--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: time_sim.vhd
-- /___/   /\     Timestamp: Tue Mar 25 22:04:43 2014
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -w -sim -ofmt vhdl -pcf group_photos_top2.pcf -tpw 0 -rpw 100 -s 5 -ar Structure -insert_pp_buffers true group_photos_top2.ncd time_sim.vhd 
-- Device	: 3s500efg320-5 (PRODUCTION 1.27 2013-10-13)
-- Input file	: group_photos_top2.ncd
-- Output file	: time_sim.vhd
-- # of Entities	: 1
-- Design Name	: group_photos_top2
-- Xilinx	: C:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity group_photos_top2 is
  port (
    vsync : out STD_LOGIC; 
    hsync : out STD_LOGIC; 
    mclk : in STD_LOGIC := 'X'; 
    blue : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    green : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    red : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    btn : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    sw : in STD_LOGIC_VECTOR ( 7 downto 0 ) 
  );
end group_photos_top2;

architecture Structure of group_photos_top2 is
  signal mclk_BUFGP : STD_LOGIC; 
  signal U1_q_01 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q : STD_LOGIC; 
  signal U2_vidon_and000026 : STD_LOGIC; 
  signal U2_vidon_and000018 : STD_LOGIC; 
  signal U2_vidon_and000065 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_0 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon : STD_LOGIC; 
  signal U2_N2 : STD_LOGIC; 
  signal N2_0 : STD_LOGIC; 
  signal b_rmonav_not0001 : STD_LOGIC; 
  signal b_dcvskye_not00027_0 : STD_LOGIC; 
  signal b_dcvskye_not00024_O : STD_LOGIC; 
  signal b_dcvskye_not0002_0 : STD_LOGIC; 
  signal b_dcvmona_not00027_0 : STD_LOGIC; 
  signal b_dcvmona_not00024_O : STD_LOGIC; 
  signal b_dcvmona_not0002_0 : STD_LOGIC; 
  signal b_drvskye_not000221_SW0_O : STD_LOGIC; 
  signal N21_0 : STD_LOGIC; 
  signal b_drvskye_not00026_0 : STD_LOGIC; 
  signal go1_0 : STD_LOGIC; 
  signal b_calc_5041 : STD_LOGIC; 
  signal b_drvskye_not0002_0 : STD_LOGIC; 
  signal b_dcvrey_not00027_0 : STD_LOGIC; 
  signal b_dcvrey_not00024_O : STD_LOGIC; 
  signal b_dcvrey_not0002_0 : STD_LOGIC; 
  signal b_drvmona_not000221_SW0_O : STD_LOGIC; 
  signal N27_0 : STD_LOGIC; 
  signal b_drvmona_not00026_0 : STD_LOGIC; 
  signal b_drvmona_not0002_0 : STD_LOGIC; 
  signal U2_VSENABLE_5058 : STD_LOGIC; 
  signal btn_3_IBUF_5059 : STD_LOGIC; 
  signal U2_vcs_cmp_eq0000_5061 : STD_LOGIC; 
  signal b_drvskye_not00021_O : STD_LOGIC; 
  signal b_drvmona_not00021_O : STD_LOGIC; 
  signal U2_N3 : STD_LOGIC; 
  signal U2_HCS_cmp_eq00005_0 : STD_LOGIC; 
  signal b_drvrey_not000221_SW0_O : STD_LOGIC; 
  signal N24_0 : STD_LOGIC; 
  signal b_drvrey_not00026_0 : STD_LOGIC; 
  signal b_drvrey_not0002_0 : STD_LOGIC; 
  signal b_drvrey_not00021_O : STD_LOGIC; 
  signal U2_Result_1_1 : STD_LOGIC; 
  signal U2_HCS_cmp_eq000010_5095 : STD_LOGIC; 
  signal U2_Result_0_1 : STD_LOGIC; 
  signal U2_Result_3_1 : STD_LOGIC; 
  signal U2_Result_2_1 : STD_LOGIC; 
  signal U2_Result_5_1 : STD_LOGIC; 
  signal U2_Result_4_1 : STD_LOGIC; 
  signal U2_Result_7_1 : STD_LOGIC; 
  signal U2_Result_6_1 : STD_LOGIC; 
  signal U2_Result_9_1 : STD_LOGIC; 
  signal U2_Result_8_1 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0001_3_0 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0000_5_0 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0001_5_0 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0001_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0001_lut_8_0 : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_5_0 : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_4_0 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0003_5_0 : STD_LOGIC; 
  signal vga_sprite_N5 : STD_LOGIC; 
  signal MMona_2_0 : STD_LOGIC; 
  signal vga_sprite_N3_0 : STD_LOGIC; 
  signal MSkye_2_0 : STD_LOGIC; 
  signal MMona_5_0 : STD_LOGIC; 
  signal MSkye_5_0 : STD_LOGIC; 
  signal N18_0 : STD_LOGIC; 
  signal N12_0 : STD_LOGIC; 
  signal MMona_3_0 : STD_LOGIC; 
  signal MSkye_3_0 : STD_LOGIC; 
  signal MMona_6_0 : STD_LOGIC; 
  signal MSkye_6_0 : STD_LOGIC; 
  signal N16_0 : STD_LOGIC; 
  signal N10_0 : STD_LOGIC; 
  signal U2_vidon_and00006_0 : STD_LOGIC; 
  signal U2_vidon_and00000_5159 : STD_LOGIC; 
  signal U2_vidon_and000039_0 : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_7_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0001_5_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0000_5_0 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0000_4_0 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0001_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0001_lut_8_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0001_3_0 : STD_LOGIC; 
  signal cp_delay3_5183 : STD_LOGIC; 
  signal cp_delay1_5184 : STD_LOGIC; 
  signal cp_delay2_5185 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd2_5186 : STD_LOGIC; 
  signal vga_sprite_N4 : STD_LOGIC; 
  signal vga_sprite_N11_0 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0001_6_0 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0001_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0001_9_0 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd3_5205 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd1_5207 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000 : STD_LOGIC; 
  signal N31 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0003_5_0 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_7_0 : STD_LOGIC; 
  signal N01_0 : STD_LOGIC; 
  signal U2_vidon_and000080_0 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0001_6_0 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0001_9_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0001_6_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0001_9_0 : STD_LOGIC; 
  signal vidon_0 : STD_LOGIC; 
  signal vga_sprite_blue_0_19_0 : STD_LOGIC; 
  signal vga_sprite_blue_0_3_5246 : STD_LOGIC; 
  signal MSkye_0_0 : STD_LOGIC; 
  signal MMona_0_0 : STD_LOGIC; 
  signal vga_sprite_blue_1_19_0 : STD_LOGIC; 
  signal vga_sprite_blue_1_3_5251 : STD_LOGIC; 
  signal MSkye_1_0 : STD_LOGIC; 
  signal MMona_1_0 : STD_LOGIC; 
  signal MMona_4_0 : STD_LOGIC; 
  signal MSkye_4_0 : STD_LOGIC; 
  signal N14_0 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_7_0 : STD_LOGIC; 
  signal U2_vidon_and0000105_0 : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_6_0 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_7_0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11 : STD_LOGIC; 
  signal MRey_0_0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11 : STD_LOGIC; 
  signal MRey_3_0 : STD_LOGIC; 
  signal vga_sprite_N01 : STD_LOGIC; 
  signal MRey_2_0 : STD_LOGIC; 
  signal vga_sprite_N2_0 : STD_LOGIC; 
  signal MRey_5_0 : STD_LOGIC; 
  signal MRey_4_0 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0000_5_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0000_4_0 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0000_4_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0001_5_0 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0001_lut_8_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0001_3_0 : STD_LOGIC; 
  signal U2_vidon_and0000117_5309 : STD_LOGIC; 
  signal MRey_6_0 : STD_LOGIC; 
  signal MRey_7_0 : STD_LOGIC; 
  signal MRey_1_0 : STD_LOGIC; 
  signal MMona_7_0 : STD_LOGIC; 
  signal MSkye_7_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0001_2_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0001_2_0 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0001_2_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0003_5_0 : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_8_bdd0 : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_8_0 : STD_LOGIC; 
  signal N8_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_1_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_9_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_5_Q : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_5_Q : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_1_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_9_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_1_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_9_Q : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_5_Q : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_1_Q : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_3_Q : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_6_Q : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_5_Q : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_1_Q : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_3_Q : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_6_Q : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_1_Q : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_3_Q : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_5_Q : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_1_Q : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_3_Q : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_5_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_1_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_3_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_5_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_7_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_9_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_11_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_13_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_15_Q : STD_LOGIC; 
  signal U1_q_171 : STD_LOGIC; 
  signal U1_Mcount_q_cy_17_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_19_Q : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_5_Q : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_1_Q : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_3_Q : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_9_Q : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_1_Q : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_3_Q : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_5_Q : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_6_Q : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_1_Q : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_3_Q : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_5_Q : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_5_Q : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_5_Q : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_5_Q : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_5_Q : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_5_Q : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_5_Q : STD_LOGIC; 
  signal b_Maccum_creyv_cy_1_Q : STD_LOGIC; 
  signal b_Maccum_creyv_cy_3_Q : STD_LOGIC; 
  signal b_Maccum_creyv_cy_5_Q : STD_LOGIC; 
  signal sw_0_IBUF_5787 : STD_LOGIC; 
  signal sw_1_IBUF_5788 : STD_LOGIC; 
  signal sw_2_IBUF_5789 : STD_LOGIC; 
  signal sw_3_IBUF_5790 : STD_LOGIC; 
  signal sw_4_IBUF_5791 : STD_LOGIC; 
  signal sw_5_IBUF_5792 : STD_LOGIC; 
  signal sw_6_IBUF_5793 : STD_LOGIC; 
  signal sw_7_IBUF_5794 : STD_LOGIC; 
  signal btn_1_IBUF_5795 : STD_LOGIC; 
  signal btn_2_IBUF_5796 : STD_LOGIC; 
  signal mclk_BUFGP_BUFG_S_INVNOT : STD_LOGIC; 
  signal mclk_BUFGP_BUFG_I0_INV : STD_LOGIC; 
  signal U1_q_0_BUFG_S_INVNOT : STD_LOGIC; 
  signal U1_q_0_BUFG_I0_INV : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPB0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB7 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB6 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB5 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB4 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB3 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB2 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPA0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIPA0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA7 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA6 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA5 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA4 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA3 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA2 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPB0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB7 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB6 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB5 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB4 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB3 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB2 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIPA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA7 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA6 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA5 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA4 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA3 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA2 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPB0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB7 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB6 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB5 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB4 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB3 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB2 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIPA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA7 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA6 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA5 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA4 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA3 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA2 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA0 : STD_LOGIC; 
  signal U2_vidon_and000026_F5MUX_6544 : STD_LOGIC; 
  signal U2_vidon_and0000261_6542 : STD_LOGIC; 
  signal U2_vidon_and000026_BXINV_6537 : STD_LOGIC; 
  signal U2_vidon_and000026_G : STD_LOGIC; 
  signal U2_vidon_and000018_F5MUX_6569 : STD_LOGIC; 
  signal U2_vidon_and000018_F : STD_LOGIC; 
  signal U2_vidon_and000018_BXINV_6558 : STD_LOGIC; 
  signal U2_vidon_and0000181_6556 : STD_LOGIC; 
  signal U2_vidon_and000065_F5MUX_6594 : STD_LOGIC; 
  signal U2_vidon_and0000651_6592 : STD_LOGIC; 
  signal U2_vidon_and000065_BXINV_6587 : STD_LOGIC; 
  signal U2_vidon_and000065_G : STD_LOGIC; 
  signal vga_sprite_reyspriteon_F5MUX_6619 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_F : STD_LOGIC; 
  signal vga_sprite_reyspriteon_BXINV_6608 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_and0000 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal U2_N2_pack_1 : STD_LOGIC; 
  signal b_dcvskye_not0002 : STD_LOGIC; 
  signal b_dcvskye_not00024_O_pack_1 : STD_LOGIC; 
  signal b_dcvmona_not0002 : STD_LOGIC; 
  signal b_dcvmona_not00024_O_pack_1 : STD_LOGIC; 
  signal b_drvskye_not0002 : STD_LOGIC; 
  signal b_drvskye_not000221_SW0_O_pack_1 : STD_LOGIC; 
  signal b_dcvrey_not0002 : STD_LOGIC; 
  signal b_dcvrey_not00024_O_pack_1 : STD_LOGIC; 
  signal b_drvmona_not0002 : STD_LOGIC; 
  signal b_drvmona_not000221_SW0_O_pack_1 : STD_LOGIC; 
  signal U2_vcs_0_DXMUX_6795 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_0 : STD_LOGIC; 
  signal U2_vcs_cmp_eq0000_pack_2 : STD_LOGIC; 
  signal U2_vcs_0_CLKINV_6777 : STD_LOGIC; 
  signal U2_vcs_0_CEINV_6776 : STD_LOGIC; 
  signal b_drvskye_not00026_6824 : STD_LOGIC; 
  signal b_drvskye_not00021_O_pack_1 : STD_LOGIC; 
  signal b_drvmona_not00026_6848 : STD_LOGIC; 
  signal b_drvmona_not00021_O_pack_1 : STD_LOGIC; 
  signal U2_HCS_cmp_eq00005_6872 : STD_LOGIC; 
  signal U2_N3_pack_1 : STD_LOGIC; 
  signal b_drvrey_not0002 : STD_LOGIC; 
  signal b_drvrey_not000221_SW0_O_pack_1 : STD_LOGIC; 
  signal b_drvrey_not00026_6920 : STD_LOGIC; 
  signal b_drvrey_not00021_O_pack_1 : STD_LOGIC; 
  signal U2_HCS_1_DXMUX_6958 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_1 : STD_LOGIC; 
  signal U2_HCS_1_DYMUX_6943 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_0 : STD_LOGIC; 
  signal U2_HCS_1_SRINV_6934 : STD_LOGIC; 
  signal U2_HCS_1_CLKINV_6933 : STD_LOGIC; 
  signal U2_HCS_3_FFX_RST : STD_LOGIC; 
  signal U2_HCS_3_DXMUX_7000 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_3 : STD_LOGIC; 
  signal U2_HCS_3_DYMUX_6985 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_2 : STD_LOGIC; 
  signal U2_HCS_3_SRINV_6976 : STD_LOGIC; 
  signal U2_HCS_3_CLKINV_6975 : STD_LOGIC; 
  signal U2_HCS_5_FFY_RST : STD_LOGIC; 
  signal U2_HCS_5_FFX_RST : STD_LOGIC; 
  signal U2_HCS_5_DXMUX_7042 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_5 : STD_LOGIC; 
  signal U2_HCS_5_DYMUX_7027 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_4 : STD_LOGIC; 
  signal U2_HCS_5_SRINV_7018 : STD_LOGIC; 
  signal U2_HCS_5_CLKINV_7017 : STD_LOGIC; 
  signal U2_HCS_7_FFY_RST : STD_LOGIC; 
  signal U2_HCS_7_FFX_RST : STD_LOGIC; 
  signal U2_HCS_7_DXMUX_7084 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_7 : STD_LOGIC; 
  signal U2_HCS_7_DYMUX_7069 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_6 : STD_LOGIC; 
  signal U2_HCS_7_SRINV_7060 : STD_LOGIC; 
  signal U2_HCS_7_CLKINV_7059 : STD_LOGIC; 
  signal U2_HCS_9_FFY_RST : STD_LOGIC; 
  signal U2_HCS_9_FFX_RST : STD_LOGIC; 
  signal U2_HCS_9_DXMUX_7126 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_9 : STD_LOGIC; 
  signal U2_HCS_9_DYMUX_7111 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_8 : STD_LOGIC; 
  signal U2_HCS_9_SRINV_7102 : STD_LOGIC; 
  signal U2_HCS_9_CLKINV_7101 : STD_LOGIC; 
  signal U2_vcs_1_FFY_RST : STD_LOGIC; 
  signal U2_vcs_1_DYMUX_7151 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_1 : STD_LOGIC; 
  signal U2_vcs_1_CLKINV_7140 : STD_LOGIC; 
  signal U2_vcs_1_CEINV_7139 : STD_LOGIC; 
  signal U2_vcs_3_FFY_RST : STD_LOGIC; 
  signal U2_vcs_3_FFX_RST : STD_LOGIC; 
  signal U2_vcs_3_DXMUX_7197 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_3 : STD_LOGIC; 
  signal U2_vcs_3_DYMUX_7180 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_2 : STD_LOGIC; 
  signal U2_vcs_3_SRINV_7170 : STD_LOGIC; 
  signal U2_vcs_3_CLKINV_7169 : STD_LOGIC; 
  signal U2_vcs_3_CEINV_7168 : STD_LOGIC; 
  signal U2_vcs_5_FFY_RST : STD_LOGIC; 
  signal U2_vcs_5_FFX_RST : STD_LOGIC; 
  signal U2_vcs_5_DXMUX_7243 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_5 : STD_LOGIC; 
  signal U2_vcs_5_DYMUX_7226 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_4 : STD_LOGIC; 
  signal U2_vcs_5_SRINV_7216 : STD_LOGIC; 
  signal U2_vcs_5_CLKINV_7215 : STD_LOGIC; 
  signal U2_vcs_5_CEINV_7214 : STD_LOGIC; 
  signal U2_vcs_7_DXMUX_7289 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_7 : STD_LOGIC; 
  signal U2_vcs_7_DYMUX_7272 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_6 : STD_LOGIC; 
  signal U2_vcs_7_SRINV_7262 : STD_LOGIC; 
  signal U2_vcs_7_CLKINV_7261 : STD_LOGIC; 
  signal U2_vcs_7_CEINV_7260 : STD_LOGIC; 
  signal U2_vcs_9_DXMUX_7335 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_9 : STD_LOGIC; 
  signal U2_vcs_9_DYMUX_7318 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_8 : STD_LOGIC; 
  signal U2_vcs_9_SRINV_7308 : STD_LOGIC; 
  signal U2_vcs_9_CLKINV_7307 : STD_LOGIC; 
  signal U2_vcs_9_CEINV_7306 : STD_LOGIC; 
  signal b_dcvskye_not00027_7460 : STD_LOGIC; 
  signal b_dcvmona_not00027_7472 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal U2_vidon_and000039_7544 : STD_LOGIC; 
  signal U2_vidon_and00000_pack_1 : STD_LOGIC; 
  signal U2_vidon_and00006_7561 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0000_6_pack_1 : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal b_rmonav_not0001_pack_1 : STD_LOGIC; 
  signal vga_sprite_N11 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0000_cy_7_pack_1 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0001_cy_5_pack_3 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0001_cy_7_pack_1 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd2_FFY_RST : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd2_FFX_RST : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd2_DXMUX_7816 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd2_DYMUX_7808 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd2_SRINV_7806 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd2_CLKINV_7805 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd3_DYMUX_7830 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd3_SRINV_7828 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd3_CLKINV_7827 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N27 : STD_LOGIC; 
  signal vga_sprite_monaspriteon : STD_LOGIC; 
  signal N31_pack_1 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0000_cy_7_pack_1 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_5_pack_1 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal U2_vidon_and000080_7957 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0000_cy_7_pack_1 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0001_cy_5_pack_3 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0001_cy_7_pack_1 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0001_cy_5_pack_3 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0001_cy_7_pack_1 : STD_LOGIC; 
  signal go1 : STD_LOGIC; 
  signal blue_0_OBUF_8121 : STD_LOGIC; 
  signal vga_sprite_blue_0_3_pack_2 : STD_LOGIC; 
  signal blue_1_OBUF_8145 : STD_LOGIC; 
  signal vga_sprite_blue_1_3_pack_2 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_5_pack_1 : STD_LOGIC; 
  signal U2_vidon_and0000105_8205 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_5_pack_1 : STD_LOGIC; 
  signal b_calc_DYMUX_8241 : STD_LOGIC; 
  signal b_calc_BYINV_8240 : STD_LOGIC; 
  signal b_calc_CLKINV_8238 : STD_LOGIC; 
  signal b_calc_CEINV_8237 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2 : STD_LOGIC; 
  signal U2_VSENABLE_DXMUX_8385 : STD_LOGIC; 
  signal U2_HCS_cmp_eq0000 : STD_LOGIC; 
  signal U2_HCS_cmp_eq000010_pack_1 : STD_LOGIC; 
  signal U2_VSENABLE_CLKINV_8368 : STD_LOGIC; 
  signal U2_VSENABLE_CEINVNOT : STD_LOGIC; 
  signal green_1_OBUF_8411 : STD_LOGIC; 
  signal green_0_OBUF_8404 : STD_LOGIC; 
  signal red_0_OBUF_8435 : STD_LOGIC; 
  signal green_2_OBUF_8428 : STD_LOGIC; 
  signal vga_sprite_skyespriteon : STD_LOGIC; 
  signal b_dcvrey_not00027_8459 : STD_LOGIC; 
  signal hsync_OBUF_8519 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0000_6_pack_1 : STD_LOGIC; 
  signal vidon : STD_LOGIC; 
  signal U2_vidon_and0000117_pack_1 : STD_LOGIC; 
  signal red_1_OBUF_8651 : STD_LOGIC; 
  signal cp_delay2_FFX_RST : STD_LOGIC; 
  signal cp_delay2_DXMUX_8671 : STD_LOGIC; 
  signal cp_delay2_DYMUX_8663 : STD_LOGIC; 
  signal cp_delay2_SRINV_8661 : STD_LOGIC; 
  signal cp_delay2_CLKINV_8660 : STD_LOGIC; 
  signal cp_delay3_FFY_RST : STD_LOGIC; 
  signal cp_delay3_DYMUX_8685 : STD_LOGIC; 
  signal cp_delay3_CLKINV_8682 : STD_LOGIC; 
  signal vsync_OBUF_8953 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0000_6_pack_1 : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_8_bdd0_pack_1 : STD_LOGIC; 
  signal red_2_OBUF_9073 : STD_LOGIC; 
  signal vga_sprite_N01_pack_1 : STD_LOGIC; 
  signal vga_sprite_N3 : STD_LOGIC; 
  signal vga_sprite_N2 : STD_LOGIC; 
  signal vga_sprite_N4_pack_1 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal vga_sprite_N5_pack_1 : STD_LOGIC; 
  signal vga_sprite_blue_1_19_9157 : STD_LOGIC; 
  signal vga_sprite_blue_0_19_9150 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_XORF_9193 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_CYINIT_9192 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_CYSELF_9183 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_BXINV_9181 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_XORG_9179 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_CYMUXG_9178 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_LOGIC_ONE_9176 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_CYSELG_9167 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORF_9231 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYINIT_9230 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORG_9219 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELF_9217 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXFAST_9216 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYAND_9215 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_FASTCARRY_9214 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXG2_9213 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXF2_9212 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE_9211 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELG_9202 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORF_9270 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ONE_9269 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYINIT_9268 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORG_9257 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELF_9255 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXFAST_9254 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYAND_9253 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_FASTCARRY_9252 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXG2_9251 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXF2_9250 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ZERO_9249 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELG_9240 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_G : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_XORF_9308 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYINIT_9307 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_F : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_XORG_9296 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYSELF_9294 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYMUXFAST_9293 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYAND_9292 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_FASTCARRY_9291 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYMUXG2_9290 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYMUXF2_9289 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO_9288 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYSELG_9279 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_G : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORF_9339 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_LOGIC_ZERO_9338 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYINIT_9337 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYSELF_9328 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_F : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORG_9325 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_8_Q : STD_LOGIC; 
  signal b_rreyv_9_rt_9322 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_XORF_9375 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_CYINIT_9374 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_CY0F_9373 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_CYSELF_9365 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_BXINV_9363 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_XORG_9361 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_CYMUXG_9360 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_CY0G_9358 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_CYSELG_9350 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_XORF_9414 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYINIT_9413 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CY0F_9412 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_XORG_9402 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYSELF_9400 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYMUXFAST_9399 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYAND_9398 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_FASTCARRY_9397 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYMUXG2_9396 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYMUXF2_9395 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CY0G_9394 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYSELG_9386 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_XORF_9453 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYINIT_9452 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CY0F_9451 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_XORG_9441 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYSELF_9439 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYMUXFAST_9438 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYAND_9437 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_FASTCARRY_9436 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYMUXG2_9435 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYMUXF2_9434 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CY0G_9433 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYSELG_9425 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_XORF_9492 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYINIT_9491 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CY0F_9490 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_XORG_9480 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYSELF_9478 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYMUXFAST_9477 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYAND_9476 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_FASTCARRY_9475 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYMUXG2_9474 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYMUXF2_9473 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CY0G_9472 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYSELG_9464 : STD_LOGIC; 
  signal vga_sprite_ypixRey_8_XORF_9523 : STD_LOGIC; 
  signal vga_sprite_ypixRey_8_CYINIT_9522 : STD_LOGIC; 
  signal vga_sprite_ypixRey_8_CY0F_9521 : STD_LOGIC; 
  signal vga_sprite_ypixRey_8_CYSELF_9513 : STD_LOGIC; 
  signal vga_sprite_ypixRey_8_XORG_9510 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_8_Q : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_CYINIT_9554 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_CY0F_9553 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_CYSELF_9545 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_BXINV_9543 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_CYMUXG_9542 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_0_Q : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_CY0G_9540 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_CYSELG_9532 : STD_LOGIC; 
  signal b_add0005_add0000_2_XORF_9592 : STD_LOGIC; 
  signal b_add0005_add0000_2_CYINIT_9591 : STD_LOGIC; 
  signal b_add0005_add0000_2_CY0F_9590 : STD_LOGIC; 
  signal b_add0005_add0000_2_XORG_9580 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_2_Q : STD_LOGIC; 
  signal b_add0005_add0000_2_CYSELF_9578 : STD_LOGIC; 
  signal b_add0005_add0000_2_CYMUXFAST_9577 : STD_LOGIC; 
  signal b_add0005_add0000_2_CYAND_9576 : STD_LOGIC; 
  signal b_add0005_add0000_2_FASTCARRY_9575 : STD_LOGIC; 
  signal b_add0005_add0000_2_CYMUXG2_9574 : STD_LOGIC; 
  signal b_add0005_add0000_2_CYMUXF2_9573 : STD_LOGIC; 
  signal b_add0005_add0000_2_CY0G_9572 : STD_LOGIC; 
  signal b_add0005_add0000_2_CYSELG_9564 : STD_LOGIC; 
  signal b_add0005_add0000_4_XORF_9631 : STD_LOGIC; 
  signal b_add0005_add0000_4_CYINIT_9630 : STD_LOGIC; 
  signal b_add0005_add0000_4_CY0F_9629 : STD_LOGIC; 
  signal b_add0005_add0000_4_XORG_9619 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_4_Q : STD_LOGIC; 
  signal b_add0005_add0000_4_CYSELF_9617 : STD_LOGIC; 
  signal b_add0005_add0000_4_CYMUXFAST_9616 : STD_LOGIC; 
  signal b_add0005_add0000_4_CYAND_9615 : STD_LOGIC; 
  signal b_add0005_add0000_4_FASTCARRY_9614 : STD_LOGIC; 
  signal b_add0005_add0000_4_CYMUXG2_9613 : STD_LOGIC; 
  signal b_add0005_add0000_4_CYMUXF2_9612 : STD_LOGIC; 
  signal b_add0005_add0000_4_CY0G_9611 : STD_LOGIC; 
  signal b_add0005_add0000_4_CYSELG_9603 : STD_LOGIC; 
  signal b_add0005_add0000_6_XORF_9670 : STD_LOGIC; 
  signal b_add0005_add0000_6_CYINIT_9669 : STD_LOGIC; 
  signal b_add0005_add0000_6_CY0F_9668 : STD_LOGIC; 
  signal b_add0005_add0000_6_XORG_9658 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_6_Q : STD_LOGIC; 
  signal b_add0005_add0000_6_CYSELF_9656 : STD_LOGIC; 
  signal b_add0005_add0000_6_CYMUXFAST_9655 : STD_LOGIC; 
  signal b_add0005_add0000_6_CYAND_9654 : STD_LOGIC; 
  signal b_add0005_add0000_6_FASTCARRY_9653 : STD_LOGIC; 
  signal b_add0005_add0000_6_CYMUXG2_9652 : STD_LOGIC; 
  signal b_add0005_add0000_6_CYMUXF2_9651 : STD_LOGIC; 
  signal b_add0005_add0000_6_CY0G_9650 : STD_LOGIC; 
  signal b_add0005_add0000_6_CYSELG_9642 : STD_LOGIC; 
  signal b_add0005_add0000_8_XORF_9701 : STD_LOGIC; 
  signal b_add0005_add0000_8_CYINIT_9700 : STD_LOGIC; 
  signal b_add0005_add0000_8_CY0F_9699 : STD_LOGIC; 
  signal b_add0005_add0000_8_CYSELF_9691 : STD_LOGIC; 
  signal b_add0005_add0000_8_XORG_9688 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_XORF_9737 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_CYINIT_9736 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_CY0F_9735 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_CYSELF_9727 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_BXINV_9725 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_XORG_9723 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_CYMUXG_9722 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_CY0G_9720 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_CYSELG_9712 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_XORF_9776 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYINIT_9775 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CY0F_9774 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_XORG_9764 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYSELF_9762 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYMUXFAST_9761 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYAND_9760 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_FASTCARRY_9759 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYMUXG2_9758 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYMUXF2_9757 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CY0G_9756 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYSELG_9748 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_XORF_9815 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYINIT_9814 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CY0F_9813 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_XORG_9803 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYSELF_9801 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYMUXFAST_9800 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYAND_9799 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_FASTCARRY_9798 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYMUXG2_9797 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYMUXF2_9796 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CY0G_9795 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYSELG_9787 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_XORF_9854 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYINIT_9853 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CY0F_9852 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_XORG_9842 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYSELF_9840 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYMUXFAST_9839 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYAND_9838 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_FASTCARRY_9837 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYMUXG2_9836 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYMUXF2_9835 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_LOGIC_ZERO_9834 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYSELG_9825 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_G : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_13_XORF_9869 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_13_CYINIT_9868 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_13_rt_9866 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYINIT_9900 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0F_9899 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELF_9891 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_BXINV_9889 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYMUXG_9888 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0G_9886 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELG_9878 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0F_9931 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELF_9922 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXFAST_9921 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYAND_9920 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_FASTCARRY_9919 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXG2_9918 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXF2_9917 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0G_9916 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELG_9908 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0F_9962 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELF_9954 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXFAST_9953 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYAND_9952 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_FASTCARRY_9951 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXG2_9950 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXF2_9949 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0G_9948 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELG_9942 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0F_9995 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELF_9987 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXFAST_9986 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYAND_9985 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_FASTCARRY_9984 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXG2_9983 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXF2_9982 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0G_9981 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELG_9973 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0F_10028 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELF_10021 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXFAST_10020 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYAND_10019 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_FASTCARRY_10018 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXG2_10017 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXF2_10016 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0G_10015 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELG_10009 : STD_LOGIC; 
  signal b_drvrey_0_DXMUX_10079 : STD_LOGIC; 
  signal b_drvrey_0_XORF_10077 : STD_LOGIC; 
  signal b_drvrey_0_LOGIC_ONE_10076 : STD_LOGIC; 
  signal b_drvrey_0_CYINIT_10075 : STD_LOGIC; 
  signal b_drvrey_0_CYSELF_10066 : STD_LOGIC; 
  signal b_drvrey_0_F : STD_LOGIC; 
  signal b_drvrey_0_BXINV_10064 : STD_LOGIC; 
  signal b_drvrey_0_DYMUX_10056 : STD_LOGIC; 
  signal b_drvrey_0_XORG_10054 : STD_LOGIC; 
  signal b_drvrey_0_CYMUXG_10053 : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_0_Q : STD_LOGIC; 
  signal b_drvrey_0_LOGIC_ZERO_10051 : STD_LOGIC; 
  signal b_drvrey_0_CYSELG_10042 : STD_LOGIC; 
  signal b_drvrey_0_SRINV_10040 : STD_LOGIC; 
  signal b_drvrey_0_CLKINV_10039 : STD_LOGIC; 
  signal b_drvrey_0_CEINV_10038 : STD_LOGIC; 
  signal b_drvrey_2_DXMUX_10138 : STD_LOGIC; 
  signal b_drvrey_2_XORF_10136 : STD_LOGIC; 
  signal b_drvrey_2_CYINIT_10135 : STD_LOGIC; 
  signal b_drvrey_2_DYMUX_10118 : STD_LOGIC; 
  signal b_drvrey_2_XORG_10116 : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_2_Q : STD_LOGIC; 
  signal b_drvrey_2_CYSELF_10114 : STD_LOGIC; 
  signal b_drvrey_2_CYMUXFAST_10113 : STD_LOGIC; 
  signal b_drvrey_2_CYAND_10112 : STD_LOGIC; 
  signal b_drvrey_2_FASTCARRY_10111 : STD_LOGIC; 
  signal b_drvrey_2_CYMUXG2_10110 : STD_LOGIC; 
  signal b_drvrey_2_CYMUXF2_10109 : STD_LOGIC; 
  signal b_drvrey_2_LOGIC_ZERO_10108 : STD_LOGIC; 
  signal b_drvrey_2_CYSELG_10099 : STD_LOGIC; 
  signal b_drvrey_2_SRINV_10097 : STD_LOGIC; 
  signal b_drvrey_2_CLKINV_10096 : STD_LOGIC; 
  signal b_drvrey_2_CEINV_10095 : STD_LOGIC; 
  signal b_drvrey_4_DXMUX_10198 : STD_LOGIC; 
  signal b_drvrey_4_XORF_10196 : STD_LOGIC; 
  signal b_drvrey_4_CYINIT_10195 : STD_LOGIC; 
  signal b_drvrey_4_DYMUX_10178 : STD_LOGIC; 
  signal b_drvrey_4_XORG_10176 : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_4_Q : STD_LOGIC; 
  signal b_drvrey_4_CYSELF_10174 : STD_LOGIC; 
  signal b_drvrey_4_CYMUXFAST_10173 : STD_LOGIC; 
  signal b_drvrey_4_CYAND_10172 : STD_LOGIC; 
  signal b_drvrey_4_FASTCARRY_10171 : STD_LOGIC; 
  signal b_drvrey_4_CYMUXG2_10170 : STD_LOGIC; 
  signal b_drvrey_4_CYMUXF2_10169 : STD_LOGIC; 
  signal b_drvrey_4_LOGIC_ZERO_10168 : STD_LOGIC; 
  signal b_drvrey_4_CYSELG_10159 : STD_LOGIC; 
  signal b_drvrey_4_SRINV_10157 : STD_LOGIC; 
  signal b_drvrey_4_CLKINV_10156 : STD_LOGIC; 
  signal b_drvrey_4_CEINV_10155 : STD_LOGIC; 
  signal b_drvrey_6_DXMUX_10258 : STD_LOGIC; 
  signal b_drvrey_6_XORF_10256 : STD_LOGIC; 
  signal b_drvrey_6_CYINIT_10255 : STD_LOGIC; 
  signal b_drvrey_6_DYMUX_10238 : STD_LOGIC; 
  signal b_drvrey_6_XORG_10236 : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_6_Q : STD_LOGIC; 
  signal b_drvrey_6_CYSELF_10234 : STD_LOGIC; 
  signal b_drvrey_6_CYMUXFAST_10233 : STD_LOGIC; 
  signal b_drvrey_6_CYAND_10232 : STD_LOGIC; 
  signal b_drvrey_6_FASTCARRY_10231 : STD_LOGIC; 
  signal b_drvrey_6_CYMUXG2_10230 : STD_LOGIC; 
  signal b_drvrey_6_CYMUXF2_10229 : STD_LOGIC; 
  signal b_drvrey_6_LOGIC_ZERO_10228 : STD_LOGIC; 
  signal b_drvrey_6_CYSELG_10219 : STD_LOGIC; 
  signal b_drvrey_6_SRINV_10217 : STD_LOGIC; 
  signal b_drvrey_6_CLKINV_10216 : STD_LOGIC; 
  signal b_drvrey_6_CEINV_10215 : STD_LOGIC; 
  signal b_drvrey_8_DXMUX_10311 : STD_LOGIC; 
  signal b_drvrey_8_XORF_10309 : STD_LOGIC; 
  signal b_drvrey_8_LOGIC_ZERO_10308 : STD_LOGIC; 
  signal b_drvrey_8_CYINIT_10307 : STD_LOGIC; 
  signal b_drvrey_8_CYSELF_10298 : STD_LOGIC; 
  signal b_drvrey_8_DYMUX_10289 : STD_LOGIC; 
  signal b_drvrey_8_XORG_10287 : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_8_Q : STD_LOGIC; 
  signal b_drvrey_8_SRINV_10276 : STD_LOGIC; 
  signal b_drvrey_8_CLKINV_10275 : STD_LOGIC; 
  signal b_drvrey_8_CEINV_10274 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYINIT_10348 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0F_10347 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELF_10339 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_BXINV_10337 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYMUXG_10336 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0G_10334 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELG_10326 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0F_10379 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELF_10370 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXFAST_10369 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYAND_10368 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_FASTCARRY_10367 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXG2_10366 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXF2_10365 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0G_10364 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELG_10357 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0F_10410 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELF_10403 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXFAST_10402 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYAND_10401 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_FASTCARRY_10400 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXG2_10399 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXF2_10398 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0G_10397 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELG_10389 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0F_10441 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELF_10433 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXFAST_10432 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYAND_10431 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_FASTCARRY_10430 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXG2_10429 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXF2_10428 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0G_10427 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELG_10421 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0F_10472 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELF_10464 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXFAST_10463 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYAND_10462 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_FASTCARRY_10461 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXG2_10460 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXF2_10459 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0G_10458 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELG_10452 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_XORF_10507 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_CYINIT_10506 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_CY0F_10505 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_CYSELF_10497 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_BXINV_10495 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_XORG_10493 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_CYMUXG_10492 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_CY0G_10490 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_CYSELG_10482 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_XORF_10546 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYINIT_10545 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CY0F_10544 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_XORG_10534 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYSELF_10532 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYMUXFAST_10531 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYAND_10530 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_FASTCARRY_10529 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYMUXG2_10528 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYMUXF2_10527 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CY0G_10526 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYSELG_10518 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_XORF_10585 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYINIT_10584 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CY0F_10583 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_XORG_10573 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYSELF_10571 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYMUXFAST_10570 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYAND_10569 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_FASTCARRY_10568 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYMUXG2_10567 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYMUXF2_10566 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CY0G_10565 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYSELG_10557 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_XORF_10624 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYINIT_10623 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CY0F_10622 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_XORG_10612 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYSELF_10610 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYMUXFAST_10609 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYAND_10608 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_FASTCARRY_10607 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYMUXG2_10606 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYMUXF2_10605 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CY0G_10604 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYSELG_10596 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_8_XORF_10655 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_8_CYINIT_10654 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_8_CY0F_10653 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_8_CYSELF_10645 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_8_XORG_10642 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYINIT_10686 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0F_10685 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELF_10677 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_BXINV_10675 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYMUXG_10674 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0G_10672 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELG_10664 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0F_10717 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELF_10708 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXFAST_10707 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYAND_10706 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_FASTCARRY_10705 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXG2_10704 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXF2_10703 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0G_10702 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELG_10694 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0F_10748 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELF_10739 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXFAST_10738 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYAND_10737 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_FASTCARRY_10736 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXG2_10735 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXF2_10734 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0G_10733 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELG_10725 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0F_10779 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELF_10770 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXFAST_10769 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYAND_10768 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_FASTCARRY_10767 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXG2_10766 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXF2_10765 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0G_10764 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELG_10756 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CY0F_10810 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CYSELF_10801 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CYMUXFAST_10800 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CYAND_10799 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_FASTCARRY_10798 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CYMUXG2_10797 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CYMUXF2_10796 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CY0G_10795 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CYSELG_10787 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYINIT_10840 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0F_10839 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELF_10831 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_BXINV_10829 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYMUXG_10828 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0G_10826 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELG_10818 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0F_10871 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELF_10863 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXFAST_10862 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYAND_10861 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_FASTCARRY_10860 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXG2_10859 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXF2_10858 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0G_10857 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELG_10851 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0F_10904 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELF_10896 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXFAST_10895 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYAND_10894 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_FASTCARRY_10893 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXG2_10892 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXF2_10891 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0G_10890 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELG_10882 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0F_10937 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELF_10930 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXFAST_10929 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYAND_10928 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_FASTCARRY_10927 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXG2_10926 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXF2_10925 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0G_10924 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELG_10918 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CY0F_10970 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CYSELF_10962 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CYMUXFAST_10961 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CYAND_10960 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_FASTCARRY_10959 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CYMUXG2_10958 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CYMUXF2_10957 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CY0G_10956 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CYSELG_10948 : STD_LOGIC; 
  signal b_dcvrey_0_DXMUX_11021 : STD_LOGIC; 
  signal b_dcvrey_0_XORF_11019 : STD_LOGIC; 
  signal b_dcvrey_0_LOGIC_ONE_11018 : STD_LOGIC; 
  signal b_dcvrey_0_CYINIT_11017 : STD_LOGIC; 
  signal b_dcvrey_0_CYSELF_11008 : STD_LOGIC; 
  signal b_dcvrey_0_F : STD_LOGIC; 
  signal b_dcvrey_0_BXINV_11006 : STD_LOGIC; 
  signal b_dcvrey_0_DYMUX_10998 : STD_LOGIC; 
  signal b_dcvrey_0_XORG_10996 : STD_LOGIC; 
  signal b_dcvrey_0_CYMUXG_10995 : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_0_Q : STD_LOGIC; 
  signal b_dcvrey_0_LOGIC_ZERO_10993 : STD_LOGIC; 
  signal b_dcvrey_0_CYSELG_10984 : STD_LOGIC; 
  signal b_dcvrey_0_SRINV_10982 : STD_LOGIC; 
  signal b_dcvrey_0_CLKINV_10981 : STD_LOGIC; 
  signal b_dcvrey_0_CEINV_10980 : STD_LOGIC; 
  signal b_dcvrey_2_DXMUX_11080 : STD_LOGIC; 
  signal b_dcvrey_2_XORF_11078 : STD_LOGIC; 
  signal b_dcvrey_2_CYINIT_11077 : STD_LOGIC; 
  signal b_dcvrey_2_DYMUX_11060 : STD_LOGIC; 
  signal b_dcvrey_2_XORG_11058 : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_2_Q : STD_LOGIC; 
  signal b_dcvrey_2_CYSELF_11056 : STD_LOGIC; 
  signal b_dcvrey_2_CYMUXFAST_11055 : STD_LOGIC; 
  signal b_dcvrey_2_CYAND_11054 : STD_LOGIC; 
  signal b_dcvrey_2_FASTCARRY_11053 : STD_LOGIC; 
  signal b_dcvrey_2_CYMUXG2_11052 : STD_LOGIC; 
  signal b_dcvrey_2_CYMUXF2_11051 : STD_LOGIC; 
  signal b_dcvrey_2_LOGIC_ZERO_11050 : STD_LOGIC; 
  signal b_dcvrey_2_CYSELG_11041 : STD_LOGIC; 
  signal b_dcvrey_2_SRINV_11039 : STD_LOGIC; 
  signal b_dcvrey_2_CLKINV_11038 : STD_LOGIC; 
  signal b_dcvrey_2_CEINV_11037 : STD_LOGIC; 
  signal b_dcvrey_4_DXMUX_11140 : STD_LOGIC; 
  signal b_dcvrey_4_XORF_11138 : STD_LOGIC; 
  signal b_dcvrey_4_CYINIT_11137 : STD_LOGIC; 
  signal b_dcvrey_4_DYMUX_11120 : STD_LOGIC; 
  signal b_dcvrey_4_XORG_11118 : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_4_Q : STD_LOGIC; 
  signal b_dcvrey_4_CYSELF_11116 : STD_LOGIC; 
  signal b_dcvrey_4_CYMUXFAST_11115 : STD_LOGIC; 
  signal b_dcvrey_4_CYAND_11114 : STD_LOGIC; 
  signal b_dcvrey_4_FASTCARRY_11113 : STD_LOGIC; 
  signal b_dcvrey_4_CYMUXG2_11112 : STD_LOGIC; 
  signal b_dcvrey_4_CYMUXF2_11111 : STD_LOGIC; 
  signal b_dcvrey_4_LOGIC_ZERO_11110 : STD_LOGIC; 
  signal b_dcvrey_4_CYSELG_11101 : STD_LOGIC; 
  signal b_dcvrey_4_SRINV_11099 : STD_LOGIC; 
  signal b_dcvrey_4_CLKINV_11098 : STD_LOGIC; 
  signal b_dcvrey_4_CEINV_11097 : STD_LOGIC; 
  signal b_dcvrey_6_DXMUX_11200 : STD_LOGIC; 
  signal b_dcvrey_6_XORF_11198 : STD_LOGIC; 
  signal b_dcvrey_6_CYINIT_11197 : STD_LOGIC; 
  signal b_dcvrey_6_DYMUX_11180 : STD_LOGIC; 
  signal b_dcvrey_6_XORG_11178 : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_6_Q : STD_LOGIC; 
  signal b_dcvrey_6_CYSELF_11176 : STD_LOGIC; 
  signal b_dcvrey_6_CYMUXFAST_11175 : STD_LOGIC; 
  signal b_dcvrey_6_CYAND_11174 : STD_LOGIC; 
  signal b_dcvrey_6_FASTCARRY_11173 : STD_LOGIC; 
  signal b_dcvrey_6_CYMUXG2_11172 : STD_LOGIC; 
  signal b_dcvrey_6_CYMUXF2_11171 : STD_LOGIC; 
  signal b_dcvrey_6_LOGIC_ZERO_11170 : STD_LOGIC; 
  signal b_dcvrey_6_CYSELG_11161 : STD_LOGIC; 
  signal b_dcvrey_6_SRINV_11159 : STD_LOGIC; 
  signal b_dcvrey_6_CLKINV_11158 : STD_LOGIC; 
  signal b_dcvrey_6_CEINV_11157 : STD_LOGIC; 
  signal b_dcvrey_8_DXMUX_11253 : STD_LOGIC; 
  signal b_dcvrey_8_XORF_11251 : STD_LOGIC; 
  signal b_dcvrey_8_LOGIC_ZERO_11250 : STD_LOGIC; 
  signal b_dcvrey_8_CYINIT_11249 : STD_LOGIC; 
  signal b_dcvrey_8_CYSELF_11240 : STD_LOGIC; 
  signal b_dcvrey_8_DYMUX_11231 : STD_LOGIC; 
  signal b_dcvrey_8_XORG_11229 : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_8_Q : STD_LOGIC; 
  signal b_dcvrey_8_SRINV_11218 : STD_LOGIC; 
  signal b_dcvrey_8_CLKINV_11217 : STD_LOGIC; 
  signal b_dcvrey_8_CEINV_11216 : STD_LOGIC; 
  signal U2_Result_0_XORF_11295 : STD_LOGIC; 
  signal U2_Result_0_LOGIC_ONE_11294 : STD_LOGIC; 
  signal U2_Result_0_CYINIT_11293 : STD_LOGIC; 
  signal U2_Result_0_CYSELF_11284 : STD_LOGIC; 
  signal U2_Result_0_BXINV_11282 : STD_LOGIC; 
  signal U2_Result_0_XORG_11280 : STD_LOGIC; 
  signal U2_Result_0_CYMUXG_11279 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_0_Q : STD_LOGIC; 
  signal U2_Result_0_LOGIC_ZERO_11277 : STD_LOGIC; 
  signal U2_Result_0_CYSELG_11268 : STD_LOGIC; 
  signal U2_Result_0_G : STD_LOGIC; 
  signal U2_Result_2_XORF_11333 : STD_LOGIC; 
  signal U2_Result_2_CYINIT_11332 : STD_LOGIC; 
  signal U2_Result_2_F : STD_LOGIC; 
  signal U2_Result_2_XORG_11321 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_2_Q : STD_LOGIC; 
  signal U2_Result_2_CYSELF_11319 : STD_LOGIC; 
  signal U2_Result_2_CYMUXFAST_11318 : STD_LOGIC; 
  signal U2_Result_2_CYAND_11317 : STD_LOGIC; 
  signal U2_Result_2_FASTCARRY_11316 : STD_LOGIC; 
  signal U2_Result_2_CYMUXG2_11315 : STD_LOGIC; 
  signal U2_Result_2_CYMUXF2_11314 : STD_LOGIC; 
  signal U2_Result_2_LOGIC_ZERO_11313 : STD_LOGIC; 
  signal U2_Result_2_CYSELG_11304 : STD_LOGIC; 
  signal U2_Result_2_G : STD_LOGIC; 
  signal U2_Result_4_XORF_11371 : STD_LOGIC; 
  signal U2_Result_4_CYINIT_11370 : STD_LOGIC; 
  signal U2_Result_4_F : STD_LOGIC; 
  signal U2_Result_4_XORG_11359 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_4_Q : STD_LOGIC; 
  signal U2_Result_4_CYSELF_11357 : STD_LOGIC; 
  signal U2_Result_4_CYMUXFAST_11356 : STD_LOGIC; 
  signal U2_Result_4_CYAND_11355 : STD_LOGIC; 
  signal U2_Result_4_FASTCARRY_11354 : STD_LOGIC; 
  signal U2_Result_4_CYMUXG2_11353 : STD_LOGIC; 
  signal U2_Result_4_CYMUXF2_11352 : STD_LOGIC; 
  signal U2_Result_4_LOGIC_ZERO_11351 : STD_LOGIC; 
  signal U2_Result_4_CYSELG_11342 : STD_LOGIC; 
  signal U2_Result_4_G : STD_LOGIC; 
  signal U2_Result_6_XORF_11409 : STD_LOGIC; 
  signal U2_Result_6_CYINIT_11408 : STD_LOGIC; 
  signal U2_Result_6_F : STD_LOGIC; 
  signal U2_Result_6_XORG_11397 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_6_Q : STD_LOGIC; 
  signal U2_Result_6_CYSELF_11395 : STD_LOGIC; 
  signal U2_Result_6_CYMUXFAST_11394 : STD_LOGIC; 
  signal U2_Result_6_CYAND_11393 : STD_LOGIC; 
  signal U2_Result_6_FASTCARRY_11392 : STD_LOGIC; 
  signal U2_Result_6_CYMUXG2_11391 : STD_LOGIC; 
  signal U2_Result_6_CYMUXF2_11390 : STD_LOGIC; 
  signal U2_Result_6_LOGIC_ZERO_11389 : STD_LOGIC; 
  signal U2_Result_6_CYSELG_11380 : STD_LOGIC; 
  signal U2_Result_6_G : STD_LOGIC; 
  signal U2_Result_8_XORF_11440 : STD_LOGIC; 
  signal U2_Result_8_LOGIC_ZERO_11439 : STD_LOGIC; 
  signal U2_Result_8_CYINIT_11438 : STD_LOGIC; 
  signal U2_Result_8_CYSELF_11429 : STD_LOGIC; 
  signal U2_Result_8_F : STD_LOGIC; 
  signal U2_Result_8_XORG_11426 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_8_Q : STD_LOGIC; 
  signal U2_vcs_9_rt_11423 : STD_LOGIC; 
  signal romRey_addr14_2_XORF_11476 : STD_LOGIC; 
  signal romRey_addr14_2_CYINIT_11475 : STD_LOGIC; 
  signal romRey_addr14_2_CY0F_11474 : STD_LOGIC; 
  signal romRey_addr14_2_CYSELF_11466 : STD_LOGIC; 
  signal romRey_addr14_2_BXINV_11464 : STD_LOGIC; 
  signal romRey_addr14_2_XORG_11462 : STD_LOGIC; 
  signal romRey_addr14_2_CYMUXG_11461 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_2_Q : STD_LOGIC; 
  signal romRey_addr14_2_CY0G_11459 : STD_LOGIC; 
  signal romRey_addr14_2_CYSELG_11451 : STD_LOGIC; 
  signal romRey_addr14_4_XORF_11515 : STD_LOGIC; 
  signal romRey_addr14_4_CYINIT_11514 : STD_LOGIC; 
  signal romRey_addr14_4_CY0F_11513 : STD_LOGIC; 
  signal romRey_addr14_4_XORG_11503 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_4_Q : STD_LOGIC; 
  signal romRey_addr14_4_CYSELF_11501 : STD_LOGIC; 
  signal romRey_addr14_4_CYMUXFAST_11500 : STD_LOGIC; 
  signal romRey_addr14_4_CYAND_11499 : STD_LOGIC; 
  signal romRey_addr14_4_FASTCARRY_11498 : STD_LOGIC; 
  signal romRey_addr14_4_CYMUXG2_11497 : STD_LOGIC; 
  signal romRey_addr14_4_CYMUXF2_11496 : STD_LOGIC; 
  signal romRey_addr14_4_CY0G_11495 : STD_LOGIC; 
  signal romRey_addr14_4_CYSELG_11487 : STD_LOGIC; 
  signal romRey_addr14_6_XORF_11554 : STD_LOGIC; 
  signal romRey_addr14_6_CYINIT_11553 : STD_LOGIC; 
  signal romRey_addr14_6_CY0F_11552 : STD_LOGIC; 
  signal romRey_addr14_6_XORG_11542 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_6_Q : STD_LOGIC; 
  signal romRey_addr14_6_CYSELF_11540 : STD_LOGIC; 
  signal romRey_addr14_6_CYMUXFAST_11539 : STD_LOGIC; 
  signal romRey_addr14_6_CYAND_11538 : STD_LOGIC; 
  signal romRey_addr14_6_FASTCARRY_11537 : STD_LOGIC; 
  signal romRey_addr14_6_CYMUXG2_11536 : STD_LOGIC; 
  signal romRey_addr14_6_CYMUXF2_11535 : STD_LOGIC; 
  signal romRey_addr14_6_CY0G_11534 : STD_LOGIC; 
  signal romRey_addr14_6_CYSELG_11526 : STD_LOGIC; 
  signal romRey_addr14_8_XORF_11593 : STD_LOGIC; 
  signal romRey_addr14_8_CYINIT_11592 : STD_LOGIC; 
  signal romRey_addr14_8_CY0F_11591 : STD_LOGIC; 
  signal romRey_addr14_8_XORG_11581 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_8_Q : STD_LOGIC; 
  signal romRey_addr14_8_CYSELF_11579 : STD_LOGIC; 
  signal romRey_addr14_8_CYMUXFAST_11578 : STD_LOGIC; 
  signal romRey_addr14_8_CYAND_11577 : STD_LOGIC; 
  signal romRey_addr14_8_FASTCARRY_11576 : STD_LOGIC; 
  signal romRey_addr14_8_CYMUXG2_11575 : STD_LOGIC; 
  signal romRey_addr14_8_CYMUXF2_11574 : STD_LOGIC; 
  signal romRey_addr14_8_CY0G_11573 : STD_LOGIC; 
  signal romRey_addr14_8_CYSELG_11565 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_11638 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_11637 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_11624 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_11623 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_11622 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_10_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_11620 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_11619 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_11618 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_11617 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_11616 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_11615 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_11614 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_11605 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_11603 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_11679 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_11678 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_11677 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_11676 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_11675 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_11666 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_11661 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_11660 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_11659 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_12_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_13_rt_11656 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_11648 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_XORF_11717 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_CYINIT_11716 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_CY0F_11715 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_CYSELF_11707 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_BXINV_11705 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_XORG_11703 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_CYMUXG_11702 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_CY0G_11700 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_CYSELG_11692 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_XORF_11756 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYINIT_11755 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CY0F_11754 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_XORG_11744 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYSELF_11742 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYMUXFAST_11741 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYAND_11740 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_FASTCARRY_11739 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYMUXG2_11738 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYMUXF2_11737 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CY0G_11736 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYSELG_11728 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_XORF_11795 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYINIT_11794 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CY0F_11793 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_XORG_11783 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYSELF_11781 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYMUXFAST_11780 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYAND_11779 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_FASTCARRY_11778 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYMUXG2_11777 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYMUXF2_11776 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CY0G_11775 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYSELG_11767 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_12_XORF_11826 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_12_CYINIT_11825 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_12_CY0F_11824 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_12_CYSELF_11816 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_12_XORG_11813 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_9_Q : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_CYINIT_11857 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_CY0F_11856 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_CYSELF_11848 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_BXINV_11846 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_CYMUXG_11845 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_0_Q : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_CY0G_11843 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_CYSELG_11835 : STD_LOGIC; 
  signal b_add0002_add0000_2_XORF_11895 : STD_LOGIC; 
  signal b_add0002_add0000_2_CYINIT_11894 : STD_LOGIC; 
  signal b_add0002_add0000_2_CY0F_11893 : STD_LOGIC; 
  signal b_add0002_add0000_2_XORG_11883 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_2_Q : STD_LOGIC; 
  signal b_add0002_add0000_2_CYSELF_11881 : STD_LOGIC; 
  signal b_add0002_add0000_2_CYMUXFAST_11880 : STD_LOGIC; 
  signal b_add0002_add0000_2_CYAND_11879 : STD_LOGIC; 
  signal b_add0002_add0000_2_FASTCARRY_11878 : STD_LOGIC; 
  signal b_add0002_add0000_2_CYMUXG2_11877 : STD_LOGIC; 
  signal b_add0002_add0000_2_CYMUXF2_11876 : STD_LOGIC; 
  signal b_add0002_add0000_2_CY0G_11875 : STD_LOGIC; 
  signal b_add0002_add0000_2_CYSELG_11867 : STD_LOGIC; 
  signal b_add0002_add0000_4_XORF_11934 : STD_LOGIC; 
  signal b_add0002_add0000_4_CYINIT_11933 : STD_LOGIC; 
  signal b_add0002_add0000_4_CY0F_11932 : STD_LOGIC; 
  signal b_add0002_add0000_4_XORG_11922 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_4_Q : STD_LOGIC; 
  signal b_add0002_add0000_4_CYSELF_11920 : STD_LOGIC; 
  signal b_add0002_add0000_4_CYMUXFAST_11919 : STD_LOGIC; 
  signal b_add0002_add0000_4_CYAND_11918 : STD_LOGIC; 
  signal b_add0002_add0000_4_FASTCARRY_11917 : STD_LOGIC; 
  signal b_add0002_add0000_4_CYMUXG2_11916 : STD_LOGIC; 
  signal b_add0002_add0000_4_CYMUXF2_11915 : STD_LOGIC; 
  signal b_add0002_add0000_4_CY0G_11914 : STD_LOGIC; 
  signal b_add0002_add0000_4_CYSELG_11906 : STD_LOGIC; 
  signal b_add0002_add0000_6_XORF_11973 : STD_LOGIC; 
  signal b_add0002_add0000_6_CYINIT_11972 : STD_LOGIC; 
  signal b_add0002_add0000_6_CY0F_11971 : STD_LOGIC; 
  signal b_add0002_add0000_6_XORG_11961 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_6_Q : STD_LOGIC; 
  signal b_add0002_add0000_6_CYSELF_11959 : STD_LOGIC; 
  signal b_add0002_add0000_6_CYMUXFAST_11958 : STD_LOGIC; 
  signal b_add0002_add0000_6_CYAND_11957 : STD_LOGIC; 
  signal b_add0002_add0000_6_FASTCARRY_11956 : STD_LOGIC; 
  signal b_add0002_add0000_6_CYMUXG2_11955 : STD_LOGIC; 
  signal b_add0002_add0000_6_CYMUXF2_11954 : STD_LOGIC; 
  signal b_add0002_add0000_6_CY0G_11953 : STD_LOGIC; 
  signal b_add0002_add0000_6_CYSELG_11945 : STD_LOGIC; 
  signal b_add0002_add0000_8_XORF_12004 : STD_LOGIC; 
  signal b_add0002_add0000_8_CYINIT_12003 : STD_LOGIC; 
  signal b_add0002_add0000_8_CY0F_12002 : STD_LOGIC; 
  signal b_add0002_add0000_8_CYSELF_11994 : STD_LOGIC; 
  signal b_add0002_add0000_8_XORG_11991 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_XORF_12039 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_CYINIT_12038 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_CYSELF_12029 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_BXINV_12027 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_XORG_12025 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_CYMUXG_12024 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_LOGIC_ONE_12022 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_CYSELG_12013 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORF_12077 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYINIT_12076 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORG_12065 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELF_12063 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXFAST_12062 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYAND_12061 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_FASTCARRY_12060 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXG2_12059 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXF2_12058 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE_12057 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELG_12048 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORF_12116 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ONE_12115 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYINIT_12114 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORG_12103 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELF_12101 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXFAST_12100 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYAND_12099 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_FASTCARRY_12098 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXG2_12097 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXF2_12096 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ZERO_12095 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELG_12086 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_G : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_XORF_12154 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYINIT_12153 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_F : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_XORG_12142 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYSELF_12140 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYMUXFAST_12139 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYAND_12138 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_FASTCARRY_12137 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYMUXG2_12136 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYMUXF2_12135 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO_12134 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYSELG_12125 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_G : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORF_12185 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_LOGIC_ZERO_12184 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYINIT_12183 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYSELF_12174 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_F : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORG_12171 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_8_Q : STD_LOGIC; 
  signal b_rmonav_9_rt_12168 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYINIT_12216 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0F_12215 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELF_12207 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_BXINV_12205 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYMUXG_12204 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0G_12202 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELG_12194 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0F_12247 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELF_12238 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXFAST_12237 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYAND_12236 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_FASTCARRY_12235 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXG2_12234 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXF2_12233 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0G_12232 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELG_12224 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0F_12278 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELF_12269 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXFAST_12268 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYAND_12267 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_FASTCARRY_12266 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXG2_12265 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXF2_12264 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0G_12263 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELG_12255 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0F_12309 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELF_12300 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXFAST_12299 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYAND_12298 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_FASTCARRY_12297 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXG2_12296 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXF2_12295 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0G_12294 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELG_12286 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CY0F_12340 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CYSELF_12331 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CYMUXFAST_12330 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CYAND_12329 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_FASTCARRY_12328 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CYMUXG2_12327 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CYMUXF2_12326 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CY0G_12325 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CYSELG_12317 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYINIT_12370 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0F_12369 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELF_12361 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_BXINV_12359 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYMUXG_12358 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0G_12356 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELG_12348 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0F_12401 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELF_12393 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXFAST_12392 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYAND_12391 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_FASTCARRY_12390 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXG2_12389 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXF2_12388 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0G_12387 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELG_12381 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0F_12434 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELF_12426 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXFAST_12425 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYAND_12424 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_FASTCARRY_12423 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXG2_12422 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXF2_12421 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0G_12420 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELG_12412 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0F_12467 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELF_12460 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXFAST_12459 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYAND_12458 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_FASTCARRY_12457 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXG2_12456 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXF2_12455 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0G_12454 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELG_12448 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CY0F_12500 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CYSELF_12492 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CYMUXFAST_12491 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CYAND_12490 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_FASTCARRY_12489 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CYMUXG2_12488 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CYMUXF2_12487 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CY0G_12486 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CYSELG_12478 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_XORF_12534 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_CYINIT_12533 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_CYSELF_12524 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_F : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_BXINV_12522 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_XORG_12520 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_CYMUXG_12519 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_LOGIC_ZERO_12517 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_CYSELG_12508 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_G : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_XORF_12572 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYINIT_12571 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_F : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_XORG_12560 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYSELF_12558 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYMUXFAST_12557 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYAND_12556 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_FASTCARRY_12555 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYMUXG2_12554 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYMUXF2_12553 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO_12552 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYSELG_12543 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_G : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_XORF_12611 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_LOGIC_ZERO_12610 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYINIT_12609 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_F : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_XORG_12598 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYSELF_12596 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYMUXFAST_12595 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYAND_12594 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_FASTCARRY_12593 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYMUXG2_12592 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYMUXF2_12591 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_LOGIC_ONE_12590 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYSELG_12581 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_XORF_12649 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYINIT_12648 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_XORG_12637 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYSELF_12635 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYMUXFAST_12634 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYAND_12633 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_FASTCARRY_12632 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYMUXG2_12631 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYMUXF2_12630 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_LOGIC_ONE_12629 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYSELG_12620 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_8_XORF_12680 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_8_LOGIC_ONE_12679 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_8_CYINIT_12678 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_8_CYSELF_12669 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_8_XORG_12666 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_8_Q : STD_LOGIC; 
  signal b_cskyev_0_FFY_RST : STD_LOGIC; 
  signal b_cskyev_0_DXMUX_12732 : STD_LOGIC; 
  signal b_cskyev_0_XORF_12730 : STD_LOGIC; 
  signal b_cskyev_0_CYINIT_12729 : STD_LOGIC; 
  signal b_cskyev_0_CY0F_12728 : STD_LOGIC; 
  signal b_cskyev_0_CYSELF_12720 : STD_LOGIC; 
  signal b_cskyev_0_BXINV_12718 : STD_LOGIC; 
  signal b_cskyev_0_DYMUX_12710 : STD_LOGIC; 
  signal b_cskyev_0_XORG_12708 : STD_LOGIC; 
  signal b_cskyev_0_CYMUXG_12707 : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_0_Q : STD_LOGIC; 
  signal b_cskyev_0_CY0G_12705 : STD_LOGIC; 
  signal b_cskyev_0_CYSELG_12697 : STD_LOGIC; 
  signal b_cskyev_0_SRINV_12695 : STD_LOGIC; 
  signal b_cskyev_0_CLKINV_12694 : STD_LOGIC; 
  signal b_cskyev_0_CEINV_12693 : STD_LOGIC; 
  signal b_cskyev_2_DXMUX_12793 : STD_LOGIC; 
  signal b_cskyev_2_XORF_12791 : STD_LOGIC; 
  signal b_cskyev_2_CYINIT_12790 : STD_LOGIC; 
  signal b_cskyev_2_CY0F_12789 : STD_LOGIC; 
  signal b_cskyev_2_DYMUX_12773 : STD_LOGIC; 
  signal b_cskyev_2_XORG_12771 : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_2_Q : STD_LOGIC; 
  signal b_cskyev_2_CYSELF_12769 : STD_LOGIC; 
  signal b_cskyev_2_CYMUXFAST_12768 : STD_LOGIC; 
  signal b_cskyev_2_CYAND_12767 : STD_LOGIC; 
  signal b_cskyev_2_FASTCARRY_12766 : STD_LOGIC; 
  signal b_cskyev_2_CYMUXG2_12765 : STD_LOGIC; 
  signal b_cskyev_2_CYMUXF2_12764 : STD_LOGIC; 
  signal b_cskyev_2_CY0G_12763 : STD_LOGIC; 
  signal b_cskyev_2_CYSELG_12755 : STD_LOGIC; 
  signal b_cskyev_2_SRINV_12753 : STD_LOGIC; 
  signal b_cskyev_2_CLKINV_12752 : STD_LOGIC; 
  signal b_cskyev_2_CEINV_12751 : STD_LOGIC; 
  signal b_cskyev_4_DXMUX_12854 : STD_LOGIC; 
  signal b_cskyev_4_XORF_12852 : STD_LOGIC; 
  signal b_cskyev_4_CYINIT_12851 : STD_LOGIC; 
  signal b_cskyev_4_CY0F_12850 : STD_LOGIC; 
  signal b_cskyev_4_DYMUX_12834 : STD_LOGIC; 
  signal b_cskyev_4_XORG_12832 : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_4_Q : STD_LOGIC; 
  signal b_cskyev_4_CYSELF_12830 : STD_LOGIC; 
  signal b_cskyev_4_CYMUXFAST_12829 : STD_LOGIC; 
  signal b_cskyev_4_CYAND_12828 : STD_LOGIC; 
  signal b_cskyev_4_FASTCARRY_12827 : STD_LOGIC; 
  signal b_cskyev_4_CYMUXG2_12826 : STD_LOGIC; 
  signal b_cskyev_4_CYMUXF2_12825 : STD_LOGIC; 
  signal b_cskyev_4_CY0G_12824 : STD_LOGIC; 
  signal b_cskyev_4_CYSELG_12816 : STD_LOGIC; 
  signal b_cskyev_4_SRINV_12814 : STD_LOGIC; 
  signal b_cskyev_4_CLKINV_12813 : STD_LOGIC; 
  signal b_cskyev_4_CEINV_12812 : STD_LOGIC; 
  signal b_cskyev_6_DXMUX_12914 : STD_LOGIC; 
  signal b_cskyev_6_XORF_12912 : STD_LOGIC; 
  signal b_cskyev_6_CYINIT_12911 : STD_LOGIC; 
  signal b_cskyev_6_CY0F_12910 : STD_LOGIC; 
  signal b_cskyev_6_DYMUX_12894 : STD_LOGIC; 
  signal b_cskyev_6_XORG_12892 : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_6_Q : STD_LOGIC; 
  signal b_cskyev_6_CYSELF_12890 : STD_LOGIC; 
  signal b_cskyev_6_CYMUXFAST_12889 : STD_LOGIC; 
  signal b_cskyev_6_CYAND_12888 : STD_LOGIC; 
  signal b_cskyev_6_FASTCARRY_12887 : STD_LOGIC; 
  signal b_cskyev_6_CYMUXG2_12886 : STD_LOGIC; 
  signal b_cskyev_6_CYMUXF2_12885 : STD_LOGIC; 
  signal b_cskyev_6_CY0G_12884 : STD_LOGIC; 
  signal b_cskyev_6_CYSELG_12876 : STD_LOGIC; 
  signal b_cskyev_6_SRINV_12874 : STD_LOGIC; 
  signal b_cskyev_6_CLKINV_12873 : STD_LOGIC; 
  signal b_cskyev_6_CEINV_12872 : STD_LOGIC; 
  signal b_cskyev_8_DXMUX_12966 : STD_LOGIC; 
  signal b_cskyev_8_XORF_12964 : STD_LOGIC; 
  signal b_cskyev_8_CYINIT_12963 : STD_LOGIC; 
  signal b_cskyev_8_CY0F_12962 : STD_LOGIC; 
  signal b_cskyev_8_CYSELF_12954 : STD_LOGIC; 
  signal b_cskyev_8_DYMUX_12945 : STD_LOGIC; 
  signal b_cskyev_8_XORG_12943 : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_8_Q : STD_LOGIC; 
  signal b_Maccum_cskyev_lut_9_1_12940 : STD_LOGIC; 
  signal b_cskyev_8_SRINV_12933 : STD_LOGIC; 
  signal b_cskyev_8_CLKINV_12932 : STD_LOGIC; 
  signal b_cskyev_8_CEINV_12931 : STD_LOGIC; 
  signal romSkye_addr14_0_XORF_13008 : STD_LOGIC; 
  signal romSkye_addr14_0_CYINIT_13007 : STD_LOGIC; 
  signal romSkye_addr14_0_CY0F_13006 : STD_LOGIC; 
  signal romSkye_addr14_0_CYSELF_12998 : STD_LOGIC; 
  signal romSkye_addr14_0_BXINV_12996 : STD_LOGIC; 
  signal romSkye_addr14_0_XORG_12994 : STD_LOGIC; 
  signal romSkye_addr14_0_CYMUXG_12993 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_0_Q : STD_LOGIC; 
  signal romSkye_addr14_0_CY0G_12991 : STD_LOGIC; 
  signal romSkye_addr14_0_CYSELG_12983 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_XORF_13047 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYINIT_13046 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CY0F_13045 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_XORG_13035 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYSELF_13033 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYMUXFAST_13032 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYAND_13031 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_FASTCARRY_13030 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYMUXG2_13029 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYMUXF2_13028 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CY0G_13027 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYSELG_13019 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_XORF_13086 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYINIT_13085 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CY0F_13084 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_XORG_13075 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYSELF_13073 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYMUXFAST_13072 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYAND_13071 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_FASTCARRY_13070 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYMUXG2_13069 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYMUXF2_13068 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CY0G_13067 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYSELG_13061 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_XORF_13127 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYINIT_13126 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CY0F_13125 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_XORG_13116 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYSELF_13114 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYMUXFAST_13113 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYAND_13112 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_FASTCARRY_13111 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYMUXG2_13110 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYMUXF2_13109 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CY0G_13108 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYSELG_13100 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_8_XORF_13158 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_8_CYINIT_13157 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_8_CY0F_13156 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_8_CYSELF_13150 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_8_XORG_13147 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_XORF_13194 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_CYINIT_13193 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_CY0F_13192 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_CYSELF_13184 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_BXINV_13182 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_XORG_13180 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_CYMUXG_13179 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_CY0G_13177 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_CYSELG_13169 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_XORF_13233 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYINIT_13232 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CY0F_13231 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_XORG_13221 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYSELF_13219 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYMUXFAST_13218 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYAND_13217 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_FASTCARRY_13216 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYMUXG2_13215 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYMUXF2_13214 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CY0G_13213 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYSELG_13205 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_XORF_13272 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYINIT_13271 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CY0F_13270 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_XORG_13260 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYSELF_13258 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYMUXFAST_13257 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYAND_13256 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_FASTCARRY_13255 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYMUXG2_13254 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYMUXF2_13253 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CY0G_13252 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYSELG_13244 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_12_XORF_13303 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_12_CYINIT_13302 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_12_CY0F_13301 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_12_CYSELF_13293 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_12_XORG_13290 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_XORF_13339 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_CYINIT_13338 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_CY0F_13337 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_CYSELF_13329 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_BXINV_13327 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_XORG_13325 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_CYMUXG_13324 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_CY0G_13322 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_CYSELG_13314 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_XORF_13378 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYINIT_13377 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CY0F_13376 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_XORG_13366 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYSELF_13364 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYMUXFAST_13363 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYAND_13362 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_FASTCARRY_13361 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYMUXG2_13360 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYMUXF2_13359 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CY0G_13358 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYSELG_13350 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_XORF_13417 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYINIT_13416 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CY0F_13415 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_XORG_13405 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYSELF_13403 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYMUXFAST_13402 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYAND_13401 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_FASTCARRY_13400 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYMUXG2_13399 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYMUXF2_13398 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CY0G_13397 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYSELG_13389 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_XORF_13456 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYINIT_13455 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CY0F_13454 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_XORG_13444 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYSELF_13442 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYMUXFAST_13441 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYAND_13440 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_FASTCARRY_13439 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYMUXG2_13438 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYMUXF2_13437 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_LOGIC_ZERO_13436 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYSELG_13427 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_G : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_13_XORF_13471 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_13_CYINIT_13470 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_13_rt_13468 : STD_LOGIC; 
  signal b_rskyev_0_DXMUX_13523 : STD_LOGIC; 
  signal b_rskyev_0_XORF_13521 : STD_LOGIC; 
  signal b_rskyev_0_CYINIT_13520 : STD_LOGIC; 
  signal b_rskyev_0_CY0F_13519 : STD_LOGIC; 
  signal b_rskyev_0_CYSELF_13511 : STD_LOGIC; 
  signal b_rskyev_0_BXINV_13509 : STD_LOGIC; 
  signal b_rskyev_0_DYMUX_13501 : STD_LOGIC; 
  signal b_rskyev_0_XORG_13499 : STD_LOGIC; 
  signal b_rskyev_0_CYMUXG_13498 : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_0_Q : STD_LOGIC; 
  signal b_rskyev_0_CY0G_13496 : STD_LOGIC; 
  signal b_rskyev_0_CYSELG_13488 : STD_LOGIC; 
  signal b_rskyev_0_SRINV_13486 : STD_LOGIC; 
  signal b_rskyev_0_CLKINV_13485 : STD_LOGIC; 
  signal b_rskyev_0_CEINV_13484 : STD_LOGIC; 
  signal b_rskyev_2_DXMUX_13583 : STD_LOGIC; 
  signal b_rskyev_2_XORF_13581 : STD_LOGIC; 
  signal b_rskyev_2_CYINIT_13580 : STD_LOGIC; 
  signal b_rskyev_2_CY0F_13579 : STD_LOGIC; 
  signal b_rskyev_2_DYMUX_13564 : STD_LOGIC; 
  signal b_rskyev_2_XORG_13562 : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_2_Q : STD_LOGIC; 
  signal b_rskyev_2_CYSELF_13560 : STD_LOGIC; 
  signal b_rskyev_2_CYMUXFAST_13559 : STD_LOGIC; 
  signal b_rskyev_2_CYAND_13558 : STD_LOGIC; 
  signal b_rskyev_2_FASTCARRY_13557 : STD_LOGIC; 
  signal b_rskyev_2_CYMUXG2_13556 : STD_LOGIC; 
  signal b_rskyev_2_CYMUXF2_13555 : STD_LOGIC; 
  signal b_rskyev_2_CY0G_13554 : STD_LOGIC; 
  signal b_rskyev_2_CYSELG_13546 : STD_LOGIC; 
  signal b_rskyev_2_SRINV_13544 : STD_LOGIC; 
  signal b_rskyev_2_CLKINV_13543 : STD_LOGIC; 
  signal b_rskyev_2_CEINV_13542 : STD_LOGIC; 
  signal b_rskyev_4_DXMUX_13643 : STD_LOGIC; 
  signal b_rskyev_4_XORF_13641 : STD_LOGIC; 
  signal b_rskyev_4_CYINIT_13640 : STD_LOGIC; 
  signal b_rskyev_4_CY0F_13639 : STD_LOGIC; 
  signal b_rskyev_4_DYMUX_13623 : STD_LOGIC; 
  signal b_rskyev_4_XORG_13621 : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_4_Q : STD_LOGIC; 
  signal b_rskyev_4_CYSELF_13619 : STD_LOGIC; 
  signal b_rskyev_4_CYMUXFAST_13618 : STD_LOGIC; 
  signal b_rskyev_4_CYAND_13617 : STD_LOGIC; 
  signal b_rskyev_4_FASTCARRY_13616 : STD_LOGIC; 
  signal b_rskyev_4_CYMUXG2_13615 : STD_LOGIC; 
  signal b_rskyev_4_CYMUXF2_13614 : STD_LOGIC; 
  signal b_rskyev_4_CY0G_13613 : STD_LOGIC; 
  signal b_rskyev_4_CYSELG_13605 : STD_LOGIC; 
  signal b_rskyev_4_SRINV_13603 : STD_LOGIC; 
  signal b_rskyev_4_CLKINV_13602 : STD_LOGIC; 
  signal b_rskyev_4_CEINV_13601 : STD_LOGIC; 
  signal b_rskyev_6_DXMUX_13703 : STD_LOGIC; 
  signal b_rskyev_6_XORF_13701 : STD_LOGIC; 
  signal b_rskyev_6_CYINIT_13700 : STD_LOGIC; 
  signal b_rskyev_6_CY0F_13699 : STD_LOGIC; 
  signal b_rskyev_6_DYMUX_13684 : STD_LOGIC; 
  signal b_rskyev_6_XORG_13682 : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_6_Q : STD_LOGIC; 
  signal b_rskyev_6_CYSELF_13680 : STD_LOGIC; 
  signal b_rskyev_6_CYMUXFAST_13679 : STD_LOGIC; 
  signal b_rskyev_6_CYAND_13678 : STD_LOGIC; 
  signal b_rskyev_6_FASTCARRY_13677 : STD_LOGIC; 
  signal b_rskyev_6_CYMUXG2_13676 : STD_LOGIC; 
  signal b_rskyev_6_CYMUXF2_13675 : STD_LOGIC; 
  signal b_rskyev_6_CY0G_13674 : STD_LOGIC; 
  signal b_rskyev_6_CYSELG_13666 : STD_LOGIC; 
  signal b_rskyev_6_SRINV_13664 : STD_LOGIC; 
  signal b_rskyev_6_CLKINV_13663 : STD_LOGIC; 
  signal b_rskyev_6_CEINV_13662 : STD_LOGIC; 
  signal b_rskyev_8_DXMUX_13756 : STD_LOGIC; 
  signal b_rskyev_8_XORF_13754 : STD_LOGIC; 
  signal b_rskyev_8_CYINIT_13753 : STD_LOGIC; 
  signal b_rskyev_8_CY0F_13752 : STD_LOGIC; 
  signal b_rskyev_8_CYSELF_13744 : STD_LOGIC; 
  signal b_rskyev_8_DYMUX_13735 : STD_LOGIC; 
  signal b_rskyev_8_XORG_13733 : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_8_Q : STD_LOGIC; 
  signal b_Maccum_rskyev_lut_9_1_13730 : STD_LOGIC; 
  signal b_rskyev_8_SRINV_13723 : STD_LOGIC; 
  signal b_rskyev_8_CLKINV_13722 : STD_LOGIC; 
  signal b_rskyev_8_CEINV_13721 : STD_LOGIC; 
  signal U2_Result_0_1_XORF_13798 : STD_LOGIC; 
  signal U2_Result_0_1_LOGIC_ONE_13797 : STD_LOGIC; 
  signal U2_Result_0_1_CYINIT_13796 : STD_LOGIC; 
  signal U2_Result_0_1_CYSELF_13787 : STD_LOGIC; 
  signal U2_Result_0_1_BXINV_13785 : STD_LOGIC; 
  signal U2_Result_0_1_XORG_13783 : STD_LOGIC; 
  signal U2_Result_0_1_CYMUXG_13782 : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_0_Q : STD_LOGIC; 
  signal U2_Result_0_1_LOGIC_ZERO_13780 : STD_LOGIC; 
  signal U2_Result_0_1_CYSELG_13771 : STD_LOGIC; 
  signal U2_Result_0_1_G : STD_LOGIC; 
  signal U2_Result_2_1_XORF_13836 : STD_LOGIC; 
  signal U2_Result_2_1_CYINIT_13835 : STD_LOGIC; 
  signal U2_Result_2_1_F : STD_LOGIC; 
  signal U2_Result_2_1_XORG_13824 : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_2_Q : STD_LOGIC; 
  signal U2_Result_2_1_CYSELF_13822 : STD_LOGIC; 
  signal U2_Result_2_1_CYMUXFAST_13821 : STD_LOGIC; 
  signal U2_Result_2_1_CYAND_13820 : STD_LOGIC; 
  signal U2_Result_2_1_FASTCARRY_13819 : STD_LOGIC; 
  signal U2_Result_2_1_CYMUXG2_13818 : STD_LOGIC; 
  signal U2_Result_2_1_CYMUXF2_13817 : STD_LOGIC; 
  signal U2_Result_2_1_LOGIC_ZERO_13816 : STD_LOGIC; 
  signal U2_Result_2_1_CYSELG_13807 : STD_LOGIC; 
  signal U2_Result_2_1_G : STD_LOGIC; 
  signal U2_Result_4_1_XORF_13874 : STD_LOGIC; 
  signal U2_Result_4_1_CYINIT_13873 : STD_LOGIC; 
  signal U2_Result_4_1_F : STD_LOGIC; 
  signal U2_Result_4_1_XORG_13862 : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_4_Q : STD_LOGIC; 
  signal U2_Result_4_1_CYSELF_13860 : STD_LOGIC; 
  signal U2_Result_4_1_CYMUXFAST_13859 : STD_LOGIC; 
  signal U2_Result_4_1_CYAND_13858 : STD_LOGIC; 
  signal U2_Result_4_1_FASTCARRY_13857 : STD_LOGIC; 
  signal U2_Result_4_1_CYMUXG2_13856 : STD_LOGIC; 
  signal U2_Result_4_1_CYMUXF2_13855 : STD_LOGIC; 
  signal U2_Result_4_1_LOGIC_ZERO_13854 : STD_LOGIC; 
  signal U2_Result_4_1_CYSELG_13845 : STD_LOGIC; 
  signal U2_Result_4_1_G : STD_LOGIC; 
  signal U2_Result_6_1_XORF_13912 : STD_LOGIC; 
  signal U2_Result_6_1_CYINIT_13911 : STD_LOGIC; 
  signal U2_Result_6_1_F : STD_LOGIC; 
  signal U2_Result_6_1_XORG_13900 : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_6_Q : STD_LOGIC; 
  signal U2_Result_6_1_CYSELF_13898 : STD_LOGIC; 
  signal U2_Result_6_1_CYMUXFAST_13897 : STD_LOGIC; 
  signal U2_Result_6_1_CYAND_13896 : STD_LOGIC; 
  signal U2_Result_6_1_FASTCARRY_13895 : STD_LOGIC; 
  signal U2_Result_6_1_CYMUXG2_13894 : STD_LOGIC; 
  signal U2_Result_6_1_CYMUXF2_13893 : STD_LOGIC; 
  signal U2_Result_6_1_LOGIC_ZERO_13892 : STD_LOGIC; 
  signal U2_Result_6_1_CYSELG_13883 : STD_LOGIC; 
  signal U2_Result_6_1_G : STD_LOGIC; 
  signal U2_Result_8_1_XORF_13943 : STD_LOGIC; 
  signal U2_Result_8_1_LOGIC_ZERO_13942 : STD_LOGIC; 
  signal U2_Result_8_1_CYINIT_13941 : STD_LOGIC; 
  signal U2_Result_8_1_CYSELF_13932 : STD_LOGIC; 
  signal U2_Result_8_1_F : STD_LOGIC; 
  signal U2_Result_8_1_XORG_13929 : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_8_Q : STD_LOGIC; 
  signal U2_HCS_9_rt_13926 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_XORF_13979 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_CYINIT_13978 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_CY0F_13977 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_CYSELF_13969 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_BXINV_13967 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_XORG_13965 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_CYMUXG_13964 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_CY0G_13962 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_CYSELG_13954 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_XORF_14018 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYINIT_14017 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CY0F_14016 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_XORG_14006 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYSELF_14004 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYMUXFAST_14003 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYAND_14002 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_FASTCARRY_14001 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYMUXG2_14000 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYMUXF2_13999 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CY0G_13998 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYSELG_13990 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_XORF_14057 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYINIT_14056 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CY0F_14055 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_XORG_14045 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYSELF_14043 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYMUXFAST_14042 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYAND_14041 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_FASTCARRY_14040 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYMUXG2_14039 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYMUXF2_14038 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CY0G_14037 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYSELG_14029 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_XORF_14096 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYINIT_14095 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CY0F_14094 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_XORG_14084 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYSELF_14082 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYMUXFAST_14081 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYAND_14080 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_FASTCARRY_14079 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYMUXG2_14078 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYMUXF2_14077 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_LOGIC_ZERO_14076 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYSELG_14067 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_G : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_13_XORF_14111 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_13_CYINIT_14110 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_13_rt_14108 : STD_LOGIC; 
  signal U1_q_01_DXMUX_14160 : STD_LOGIC; 
  signal U1_q_01_XORF_14158 : STD_LOGIC; 
  signal U1_q_01_LOGIC_ONE_14157 : STD_LOGIC; 
  signal U1_q_01_CYINIT_14156 : STD_LOGIC; 
  signal U1_q_01_CYSELF_14147 : STD_LOGIC; 
  signal U1_q_01_BXINV_14145 : STD_LOGIC; 
  signal U1_q_01_DYMUX_14138 : STD_LOGIC; 
  signal U1_q_01_XORG_14136 : STD_LOGIC; 
  signal U1_q_01_CYMUXG_14135 : STD_LOGIC; 
  signal U1_Mcount_q_cy_0_Q : STD_LOGIC; 
  signal U1_q_01_LOGIC_ZERO_14133 : STD_LOGIC; 
  signal U1_q_01_CYSELG_14124 : STD_LOGIC; 
  signal U1_q_01_G : STD_LOGIC; 
  signal U1_q_01_SRINV_14122 : STD_LOGIC; 
  signal U1_q_01_CLKINV_14121 : STD_LOGIC; 
  signal U1_q_2_DXMUX_14216 : STD_LOGIC; 
  signal U1_q_2_XORF_14214 : STD_LOGIC; 
  signal U1_q_2_CYINIT_14213 : STD_LOGIC; 
  signal U1_q_2_F : STD_LOGIC; 
  signal U1_q_2_DYMUX_14197 : STD_LOGIC; 
  signal U1_q_2_XORG_14195 : STD_LOGIC; 
  signal U1_Mcount_q_cy_2_Q : STD_LOGIC; 
  signal U1_q_2_CYSELF_14193 : STD_LOGIC; 
  signal U1_q_2_CYMUXFAST_14192 : STD_LOGIC; 
  signal U1_q_2_CYAND_14191 : STD_LOGIC; 
  signal U1_q_2_FASTCARRY_14190 : STD_LOGIC; 
  signal U1_q_2_CYMUXG2_14189 : STD_LOGIC; 
  signal U1_q_2_CYMUXF2_14188 : STD_LOGIC; 
  signal U1_q_2_LOGIC_ZERO_14187 : STD_LOGIC; 
  signal U1_q_2_CYSELG_14178 : STD_LOGIC; 
  signal U1_q_2_G : STD_LOGIC; 
  signal U1_q_2_SRINV_14176 : STD_LOGIC; 
  signal U1_q_2_CLKINV_14175 : STD_LOGIC; 
  signal U1_q_4_DXMUX_14272 : STD_LOGIC; 
  signal U1_q_4_XORF_14270 : STD_LOGIC; 
  signal U1_q_4_CYINIT_14269 : STD_LOGIC; 
  signal U1_q_4_F : STD_LOGIC; 
  signal U1_q_4_DYMUX_14253 : STD_LOGIC; 
  signal U1_q_4_XORG_14251 : STD_LOGIC; 
  signal U1_Mcount_q_cy_4_Q : STD_LOGIC; 
  signal U1_q_4_CYSELF_14249 : STD_LOGIC; 
  signal U1_q_4_CYMUXFAST_14248 : STD_LOGIC; 
  signal U1_q_4_CYAND_14247 : STD_LOGIC; 
  signal U1_q_4_FASTCARRY_14246 : STD_LOGIC; 
  signal U1_q_4_CYMUXG2_14245 : STD_LOGIC; 
  signal U1_q_4_CYMUXF2_14244 : STD_LOGIC; 
  signal U1_q_4_LOGIC_ZERO_14243 : STD_LOGIC; 
  signal U1_q_4_CYSELG_14234 : STD_LOGIC; 
  signal U1_q_4_G : STD_LOGIC; 
  signal U1_q_4_SRINV_14232 : STD_LOGIC; 
  signal U1_q_4_CLKINV_14231 : STD_LOGIC; 
  signal U1_q_6_DXMUX_14328 : STD_LOGIC; 
  signal U1_q_6_XORF_14326 : STD_LOGIC; 
  signal U1_q_6_CYINIT_14325 : STD_LOGIC; 
  signal U1_q_6_F : STD_LOGIC; 
  signal U1_q_6_DYMUX_14309 : STD_LOGIC; 
  signal U1_q_6_XORG_14307 : STD_LOGIC; 
  signal U1_Mcount_q_cy_6_Q : STD_LOGIC; 
  signal U1_q_6_CYSELF_14305 : STD_LOGIC; 
  signal U1_q_6_CYMUXFAST_14304 : STD_LOGIC; 
  signal U1_q_6_CYAND_14303 : STD_LOGIC; 
  signal U1_q_6_FASTCARRY_14302 : STD_LOGIC; 
  signal U1_q_6_CYMUXG2_14301 : STD_LOGIC; 
  signal U1_q_6_CYMUXF2_14300 : STD_LOGIC; 
  signal U1_q_6_LOGIC_ZERO_14299 : STD_LOGIC; 
  signal U1_q_6_CYSELG_14290 : STD_LOGIC; 
  signal U1_q_6_G : STD_LOGIC; 
  signal U1_q_6_SRINV_14288 : STD_LOGIC; 
  signal U1_q_6_CLKINV_14287 : STD_LOGIC; 
  signal U1_q_8_DXMUX_14384 : STD_LOGIC; 
  signal U1_q_8_XORF_14382 : STD_LOGIC; 
  signal U1_q_8_CYINIT_14381 : STD_LOGIC; 
  signal U1_q_8_F : STD_LOGIC; 
  signal U1_q_8_DYMUX_14365 : STD_LOGIC; 
  signal U1_q_8_XORG_14363 : STD_LOGIC; 
  signal U1_Mcount_q_cy_8_Q : STD_LOGIC; 
  signal U1_q_8_CYSELF_14361 : STD_LOGIC; 
  signal U1_q_8_CYMUXFAST_14360 : STD_LOGIC; 
  signal U1_q_8_CYAND_14359 : STD_LOGIC; 
  signal U1_q_8_FASTCARRY_14358 : STD_LOGIC; 
  signal U1_q_8_CYMUXG2_14357 : STD_LOGIC; 
  signal U1_q_8_CYMUXF2_14356 : STD_LOGIC; 
  signal U1_q_8_LOGIC_ZERO_14355 : STD_LOGIC; 
  signal U1_q_8_CYSELG_14346 : STD_LOGIC; 
  signal U1_q_8_G : STD_LOGIC; 
  signal U1_q_8_SRINV_14344 : STD_LOGIC; 
  signal U1_q_8_CLKINV_14343 : STD_LOGIC; 
  signal U1_q_10_DXMUX_14440 : STD_LOGIC; 
  signal U1_q_10_XORF_14438 : STD_LOGIC; 
  signal U1_q_10_CYINIT_14437 : STD_LOGIC; 
  signal U1_q_10_F : STD_LOGIC; 
  signal U1_q_10_DYMUX_14421 : STD_LOGIC; 
  signal U1_q_10_XORG_14419 : STD_LOGIC; 
  signal U1_Mcount_q_cy_10_Q : STD_LOGIC; 
  signal U1_q_10_CYSELF_14417 : STD_LOGIC; 
  signal U1_q_10_CYMUXFAST_14416 : STD_LOGIC; 
  signal U1_q_10_CYAND_14415 : STD_LOGIC; 
  signal U1_q_10_FASTCARRY_14414 : STD_LOGIC; 
  signal U1_q_10_CYMUXG2_14413 : STD_LOGIC; 
  signal U1_q_10_CYMUXF2_14412 : STD_LOGIC; 
  signal U1_q_10_LOGIC_ZERO_14411 : STD_LOGIC; 
  signal U1_q_10_CYSELG_14402 : STD_LOGIC; 
  signal U1_q_10_G : STD_LOGIC; 
  signal U1_q_10_SRINV_14400 : STD_LOGIC; 
  signal U1_q_10_CLKINV_14399 : STD_LOGIC; 
  signal U1_q_12_DXMUX_14496 : STD_LOGIC; 
  signal U1_q_12_XORF_14494 : STD_LOGIC; 
  signal U1_q_12_CYINIT_14493 : STD_LOGIC; 
  signal U1_q_12_F : STD_LOGIC; 
  signal U1_q_12_DYMUX_14477 : STD_LOGIC; 
  signal U1_q_12_XORG_14475 : STD_LOGIC; 
  signal U1_Mcount_q_cy_12_Q : STD_LOGIC; 
  signal U1_q_12_CYSELF_14473 : STD_LOGIC; 
  signal U1_q_12_CYMUXFAST_14472 : STD_LOGIC; 
  signal U1_q_12_CYAND_14471 : STD_LOGIC; 
  signal U1_q_12_FASTCARRY_14470 : STD_LOGIC; 
  signal U1_q_12_CYMUXG2_14469 : STD_LOGIC; 
  signal U1_q_12_CYMUXF2_14468 : STD_LOGIC; 
  signal U1_q_12_LOGIC_ZERO_14467 : STD_LOGIC; 
  signal U1_q_12_CYSELG_14458 : STD_LOGIC; 
  signal U1_q_12_G : STD_LOGIC; 
  signal U1_q_12_SRINV_14456 : STD_LOGIC; 
  signal U1_q_12_CLKINV_14455 : STD_LOGIC; 
  signal U1_q_14_DXMUX_14552 : STD_LOGIC; 
  signal U1_q_14_XORF_14550 : STD_LOGIC; 
  signal U1_q_14_CYINIT_14549 : STD_LOGIC; 
  signal U1_q_14_F : STD_LOGIC; 
  signal U1_q_14_DYMUX_14533 : STD_LOGIC; 
  signal U1_q_14_XORG_14531 : STD_LOGIC; 
  signal U1_Mcount_q_cy_14_Q : STD_LOGIC; 
  signal U1_q_14_CYSELF_14529 : STD_LOGIC; 
  signal U1_q_14_CYMUXFAST_14528 : STD_LOGIC; 
  signal U1_q_14_CYAND_14527 : STD_LOGIC; 
  signal U1_q_14_FASTCARRY_14526 : STD_LOGIC; 
  signal U1_q_14_CYMUXG2_14525 : STD_LOGIC; 
  signal U1_q_14_CYMUXF2_14524 : STD_LOGIC; 
  signal U1_q_14_LOGIC_ZERO_14523 : STD_LOGIC; 
  signal U1_q_14_CYSELG_14514 : STD_LOGIC; 
  signal U1_q_14_G : STD_LOGIC; 
  signal U1_q_14_SRINV_14512 : STD_LOGIC; 
  signal U1_q_14_CLKINV_14511 : STD_LOGIC; 
  signal U1_q_16_DXMUX_14608 : STD_LOGIC; 
  signal U1_q_16_XORF_14606 : STD_LOGIC; 
  signal U1_q_16_CYINIT_14605 : STD_LOGIC; 
  signal U1_q_16_F : STD_LOGIC; 
  signal U1_q_16_DYMUX_14589 : STD_LOGIC; 
  signal U1_q_16_XORG_14587 : STD_LOGIC; 
  signal U1_Mcount_q_cy_16_Q : STD_LOGIC; 
  signal U1_q_16_CYSELF_14585 : STD_LOGIC; 
  signal U1_q_16_CYMUXFAST_14584 : STD_LOGIC; 
  signal U1_q_16_CYAND_14583 : STD_LOGIC; 
  signal U1_q_16_FASTCARRY_14582 : STD_LOGIC; 
  signal U1_q_16_CYMUXG2_14581 : STD_LOGIC; 
  signal U1_q_16_CYMUXF2_14580 : STD_LOGIC; 
  signal U1_q_16_LOGIC_ZERO_14579 : STD_LOGIC; 
  signal U1_q_16_CYSELG_14570 : STD_LOGIC; 
  signal U1_q_16_G : STD_LOGIC; 
  signal U1_q_16_SRINV_14568 : STD_LOGIC; 
  signal U1_q_16_CLKINV_14567 : STD_LOGIC; 
  signal U1_q_18_DXMUX_14664 : STD_LOGIC; 
  signal U1_q_18_XORF_14662 : STD_LOGIC; 
  signal U1_q_18_CYINIT_14661 : STD_LOGIC; 
  signal U1_q_18_F : STD_LOGIC; 
  signal U1_q_18_DYMUX_14645 : STD_LOGIC; 
  signal U1_q_18_XORG_14643 : STD_LOGIC; 
  signal U1_Mcount_q_cy_18_Q : STD_LOGIC; 
  signal U1_q_18_CYSELF_14641 : STD_LOGIC; 
  signal U1_q_18_CYMUXFAST_14640 : STD_LOGIC; 
  signal U1_q_18_CYAND_14639 : STD_LOGIC; 
  signal U1_q_18_FASTCARRY_14638 : STD_LOGIC; 
  signal U1_q_18_CYMUXG2_14637 : STD_LOGIC; 
  signal U1_q_18_CYMUXF2_14636 : STD_LOGIC; 
  signal U1_q_18_LOGIC_ZERO_14635 : STD_LOGIC; 
  signal U1_q_18_CYSELG_14626 : STD_LOGIC; 
  signal U1_q_18_G : STD_LOGIC; 
  signal U1_q_18_SRINV_14624 : STD_LOGIC; 
  signal U1_q_18_CLKINV_14623 : STD_LOGIC; 
  signal U1_q_20_DXMUX_14720 : STD_LOGIC; 
  signal U1_q_20_XORF_14718 : STD_LOGIC; 
  signal U1_q_20_CYINIT_14717 : STD_LOGIC; 
  signal U1_q_20_F : STD_LOGIC; 
  signal U1_q_20_DYMUX_14701 : STD_LOGIC; 
  signal U1_q_20_XORG_14699 : STD_LOGIC; 
  signal U1_Mcount_q_cy_20_Q : STD_LOGIC; 
  signal U1_q_20_CYSELF_14697 : STD_LOGIC; 
  signal U1_q_20_CYMUXFAST_14696 : STD_LOGIC; 
  signal U1_q_20_CYAND_14695 : STD_LOGIC; 
  signal U1_q_20_FASTCARRY_14694 : STD_LOGIC; 
  signal U1_q_20_CYMUXG2_14693 : STD_LOGIC; 
  signal U1_q_20_CYMUXF2_14692 : STD_LOGIC; 
  signal U1_q_20_LOGIC_ZERO_14691 : STD_LOGIC; 
  signal U1_q_20_CYSELG_14682 : STD_LOGIC; 
  signal U1_q_20_G : STD_LOGIC; 
  signal U1_q_20_SRINV_14680 : STD_LOGIC; 
  signal U1_q_20_CLKINV_14679 : STD_LOGIC; 
  signal U1_q_22_DXMUX_14769 : STD_LOGIC; 
  signal U1_q_22_XORF_14767 : STD_LOGIC; 
  signal U1_q_22_LOGIC_ZERO_14766 : STD_LOGIC; 
  signal U1_q_22_CYINIT_14765 : STD_LOGIC; 
  signal U1_q_22_CYSELF_14756 : STD_LOGIC; 
  signal U1_q_22_F : STD_LOGIC; 
  signal U1_q_22_DYMUX_14748 : STD_LOGIC; 
  signal U1_q_22_XORG_14746 : STD_LOGIC; 
  signal U1_Mcount_q_cy_22_Q : STD_LOGIC; 
  signal U1_q_23_rt_14743 : STD_LOGIC; 
  signal U1_q_22_SRINV_14735 : STD_LOGIC; 
  signal U1_q_22_CLKINV_14734 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_CYINIT_14805 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_CY0F_14804 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_CYSELF_14796 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_BXINV_14794 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_CYMUXG_14793 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_0_Q : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_CY0G_14791 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_CYSELG_14783 : STD_LOGIC; 
  signal b_add0004_add0000_2_XORF_14843 : STD_LOGIC; 
  signal b_add0004_add0000_2_CYINIT_14842 : STD_LOGIC; 
  signal b_add0004_add0000_2_CY0F_14841 : STD_LOGIC; 
  signal b_add0004_add0000_2_XORG_14831 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_2_Q : STD_LOGIC; 
  signal b_add0004_add0000_2_CYSELF_14829 : STD_LOGIC; 
  signal b_add0004_add0000_2_CYMUXFAST_14828 : STD_LOGIC; 
  signal b_add0004_add0000_2_CYAND_14827 : STD_LOGIC; 
  signal b_add0004_add0000_2_FASTCARRY_14826 : STD_LOGIC; 
  signal b_add0004_add0000_2_CYMUXG2_14825 : STD_LOGIC; 
  signal b_add0004_add0000_2_CYMUXF2_14824 : STD_LOGIC; 
  signal b_add0004_add0000_2_CY0G_14823 : STD_LOGIC; 
  signal b_add0004_add0000_2_CYSELG_14815 : STD_LOGIC; 
  signal b_add0004_add0000_4_XORF_14882 : STD_LOGIC; 
  signal b_add0004_add0000_4_CYINIT_14881 : STD_LOGIC; 
  signal b_add0004_add0000_4_CY0F_14880 : STD_LOGIC; 
  signal b_add0004_add0000_4_XORG_14870 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_4_Q : STD_LOGIC; 
  signal b_add0004_add0000_4_CYSELF_14868 : STD_LOGIC; 
  signal b_add0004_add0000_4_CYMUXFAST_14867 : STD_LOGIC; 
  signal b_add0004_add0000_4_CYAND_14866 : STD_LOGIC; 
  signal b_add0004_add0000_4_FASTCARRY_14865 : STD_LOGIC; 
  signal b_add0004_add0000_4_CYMUXG2_14864 : STD_LOGIC; 
  signal b_add0004_add0000_4_CYMUXF2_14863 : STD_LOGIC; 
  signal b_add0004_add0000_4_CY0G_14862 : STD_LOGIC; 
  signal b_add0004_add0000_4_CYSELG_14854 : STD_LOGIC; 
  signal b_add0004_add0000_6_XORF_14921 : STD_LOGIC; 
  signal b_add0004_add0000_6_CYINIT_14920 : STD_LOGIC; 
  signal b_add0004_add0000_6_CY0F_14919 : STD_LOGIC; 
  signal b_add0004_add0000_6_XORG_14909 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_6_Q : STD_LOGIC; 
  signal b_add0004_add0000_6_CYSELF_14907 : STD_LOGIC; 
  signal b_add0004_add0000_6_CYMUXFAST_14906 : STD_LOGIC; 
  signal b_add0004_add0000_6_CYAND_14905 : STD_LOGIC; 
  signal b_add0004_add0000_6_FASTCARRY_14904 : STD_LOGIC; 
  signal b_add0004_add0000_6_CYMUXG2_14903 : STD_LOGIC; 
  signal b_add0004_add0000_6_CYMUXF2_14902 : STD_LOGIC; 
  signal b_add0004_add0000_6_CY0G_14901 : STD_LOGIC; 
  signal b_add0004_add0000_6_CYSELG_14893 : STD_LOGIC; 
  signal b_add0004_add0000_8_XORF_14952 : STD_LOGIC; 
  signal b_add0004_add0000_8_CYINIT_14951 : STD_LOGIC; 
  signal b_add0004_add0000_8_CY0F_14950 : STD_LOGIC; 
  signal b_add0004_add0000_8_CYSELF_14942 : STD_LOGIC; 
  signal b_add0004_add0000_8_XORG_14939 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_8_Q : STD_LOGIC; 
  signal b_rreyv_0_DXMUX_15004 : STD_LOGIC; 
  signal b_rreyv_0_XORF_15002 : STD_LOGIC; 
  signal b_rreyv_0_CYINIT_15001 : STD_LOGIC; 
  signal b_rreyv_0_CY0F_15000 : STD_LOGIC; 
  signal b_rreyv_0_CYSELF_14992 : STD_LOGIC; 
  signal b_rreyv_0_BXINV_14990 : STD_LOGIC; 
  signal b_rreyv_0_DYMUX_14982 : STD_LOGIC; 
  signal b_rreyv_0_XORG_14980 : STD_LOGIC; 
  signal b_rreyv_0_CYMUXG_14979 : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_0_Q : STD_LOGIC; 
  signal b_rreyv_0_CY0G_14977 : STD_LOGIC; 
  signal b_rreyv_0_CYSELG_14969 : STD_LOGIC; 
  signal b_rreyv_0_SRINV_14967 : STD_LOGIC; 
  signal b_rreyv_0_CLKINV_14966 : STD_LOGIC; 
  signal b_rreyv_0_CEINV_14965 : STD_LOGIC; 
  signal b_rreyv_2_DXMUX_15064 : STD_LOGIC; 
  signal b_rreyv_2_XORF_15062 : STD_LOGIC; 
  signal b_rreyv_2_CYINIT_15061 : STD_LOGIC; 
  signal b_rreyv_2_CY0F_15060 : STD_LOGIC; 
  signal b_rreyv_2_DYMUX_15045 : STD_LOGIC; 
  signal b_rreyv_2_XORG_15043 : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_2_Q : STD_LOGIC; 
  signal b_rreyv_2_CYSELF_15041 : STD_LOGIC; 
  signal b_rreyv_2_CYMUXFAST_15040 : STD_LOGIC; 
  signal b_rreyv_2_CYAND_15039 : STD_LOGIC; 
  signal b_rreyv_2_FASTCARRY_15038 : STD_LOGIC; 
  signal b_rreyv_2_CYMUXG2_15037 : STD_LOGIC; 
  signal b_rreyv_2_CYMUXF2_15036 : STD_LOGIC; 
  signal b_rreyv_2_CY0G_15035 : STD_LOGIC; 
  signal b_rreyv_2_CYSELG_15027 : STD_LOGIC; 
  signal b_rreyv_2_SRINV_15025 : STD_LOGIC; 
  signal b_rreyv_2_CLKINV_15024 : STD_LOGIC; 
  signal b_rreyv_2_CEINV_15023 : STD_LOGIC; 
  signal b_rreyv_4_FFY_RST : STD_LOGIC; 
  signal b_rreyv_4_FFX_RST : STD_LOGIC; 
  signal b_rreyv_4_DXMUX_15124 : STD_LOGIC; 
  signal b_rreyv_4_XORF_15122 : STD_LOGIC; 
  signal b_rreyv_4_CYINIT_15121 : STD_LOGIC; 
  signal b_rreyv_4_CY0F_15120 : STD_LOGIC; 
  signal b_rreyv_4_DYMUX_15104 : STD_LOGIC; 
  signal b_rreyv_4_XORG_15102 : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_4_Q : STD_LOGIC; 
  signal b_rreyv_4_CYSELF_15100 : STD_LOGIC; 
  signal b_rreyv_4_CYMUXFAST_15099 : STD_LOGIC; 
  signal b_rreyv_4_CYAND_15098 : STD_LOGIC; 
  signal b_rreyv_4_FASTCARRY_15097 : STD_LOGIC; 
  signal b_rreyv_4_CYMUXG2_15096 : STD_LOGIC; 
  signal b_rreyv_4_CYMUXF2_15095 : STD_LOGIC; 
  signal b_rreyv_4_CY0G_15094 : STD_LOGIC; 
  signal b_rreyv_4_CYSELG_15086 : STD_LOGIC; 
  signal b_rreyv_4_SRINV_15084 : STD_LOGIC; 
  signal b_rreyv_4_CLKINV_15083 : STD_LOGIC; 
  signal b_rreyv_4_CEINV_15082 : STD_LOGIC; 
  signal b_rreyv_6_FFX_RST : STD_LOGIC; 
  signal b_rreyv_6_DXMUX_15184 : STD_LOGIC; 
  signal b_rreyv_6_XORF_15182 : STD_LOGIC; 
  signal b_rreyv_6_CYINIT_15181 : STD_LOGIC; 
  signal b_rreyv_6_CY0F_15180 : STD_LOGIC; 
  signal b_rreyv_6_DYMUX_15165 : STD_LOGIC; 
  signal b_rreyv_6_XORG_15163 : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_6_Q : STD_LOGIC; 
  signal b_rreyv_6_CYSELF_15161 : STD_LOGIC; 
  signal b_rreyv_6_CYMUXFAST_15160 : STD_LOGIC; 
  signal b_rreyv_6_CYAND_15159 : STD_LOGIC; 
  signal b_rreyv_6_FASTCARRY_15158 : STD_LOGIC; 
  signal b_rreyv_6_CYMUXG2_15157 : STD_LOGIC; 
  signal b_rreyv_6_CYMUXF2_15156 : STD_LOGIC; 
  signal b_rreyv_6_CY0G_15155 : STD_LOGIC; 
  signal b_rreyv_6_CYSELG_15147 : STD_LOGIC; 
  signal b_rreyv_6_SRINV_15145 : STD_LOGIC; 
  signal b_rreyv_6_CLKINV_15144 : STD_LOGIC; 
  signal b_rreyv_6_CEINV_15143 : STD_LOGIC; 
  signal b_rreyv_8_FFY_RST : STD_LOGIC; 
  signal b_rreyv_8_FFX_RST : STD_LOGIC; 
  signal b_rreyv_8_DXMUX_15237 : STD_LOGIC; 
  signal b_rreyv_8_XORF_15235 : STD_LOGIC; 
  signal b_rreyv_8_CYINIT_15234 : STD_LOGIC; 
  signal b_rreyv_8_CY0F_15233 : STD_LOGIC; 
  signal b_rreyv_8_CYSELF_15225 : STD_LOGIC; 
  signal b_rreyv_8_DYMUX_15216 : STD_LOGIC; 
  signal b_rreyv_8_XORG_15214 : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_8_Q : STD_LOGIC; 
  signal b_Maccum_rreyv_lut_9_1_15211 : STD_LOGIC; 
  signal b_rreyv_8_SRINV_15204 : STD_LOGIC; 
  signal b_rreyv_8_CLKINV_15203 : STD_LOGIC; 
  signal b_rreyv_8_CEINV_15202 : STD_LOGIC; 
  signal romSkye_addr14_2_XORF_15279 : STD_LOGIC; 
  signal romSkye_addr14_2_CYINIT_15278 : STD_LOGIC; 
  signal romSkye_addr14_2_CY0F_15277 : STD_LOGIC; 
  signal romSkye_addr14_2_CYSELF_15269 : STD_LOGIC; 
  signal romSkye_addr14_2_BXINV_15267 : STD_LOGIC; 
  signal romSkye_addr14_2_XORG_15265 : STD_LOGIC; 
  signal romSkye_addr14_2_CYMUXG_15264 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_2_Q : STD_LOGIC; 
  signal romSkye_addr14_2_CY0G_15262 : STD_LOGIC; 
  signal romSkye_addr14_2_CYSELG_15254 : STD_LOGIC; 
  signal romSkye_addr14_4_XORF_15318 : STD_LOGIC; 
  signal romSkye_addr14_4_CYINIT_15317 : STD_LOGIC; 
  signal romSkye_addr14_4_CY0F_15316 : STD_LOGIC; 
  signal romSkye_addr14_4_XORG_15306 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_4_Q : STD_LOGIC; 
  signal romSkye_addr14_4_CYSELF_15304 : STD_LOGIC; 
  signal romSkye_addr14_4_CYMUXFAST_15303 : STD_LOGIC; 
  signal romSkye_addr14_4_CYAND_15302 : STD_LOGIC; 
  signal romSkye_addr14_4_FASTCARRY_15301 : STD_LOGIC; 
  signal romSkye_addr14_4_CYMUXG2_15300 : STD_LOGIC; 
  signal romSkye_addr14_4_CYMUXF2_15299 : STD_LOGIC; 
  signal romSkye_addr14_4_CY0G_15298 : STD_LOGIC; 
  signal romSkye_addr14_4_CYSELG_15290 : STD_LOGIC; 
  signal romSkye_addr14_6_XORF_15357 : STD_LOGIC; 
  signal romSkye_addr14_6_CYINIT_15356 : STD_LOGIC; 
  signal romSkye_addr14_6_CY0F_15355 : STD_LOGIC; 
  signal romSkye_addr14_6_XORG_15345 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_6_Q : STD_LOGIC; 
  signal romSkye_addr14_6_CYSELF_15343 : STD_LOGIC; 
  signal romSkye_addr14_6_CYMUXFAST_15342 : STD_LOGIC; 
  signal romSkye_addr14_6_CYAND_15341 : STD_LOGIC; 
  signal romSkye_addr14_6_FASTCARRY_15340 : STD_LOGIC; 
  signal romSkye_addr14_6_CYMUXG2_15339 : STD_LOGIC; 
  signal romSkye_addr14_6_CYMUXF2_15338 : STD_LOGIC; 
  signal romSkye_addr14_6_CY0G_15337 : STD_LOGIC; 
  signal romSkye_addr14_6_CYSELG_15329 : STD_LOGIC; 
  signal romSkye_addr14_8_XORF_15396 : STD_LOGIC; 
  signal romSkye_addr14_8_CYINIT_15395 : STD_LOGIC; 
  signal romSkye_addr14_8_CY0F_15394 : STD_LOGIC; 
  signal romSkye_addr14_8_XORG_15384 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_8_Q : STD_LOGIC; 
  signal romSkye_addr14_8_CYSELF_15382 : STD_LOGIC; 
  signal romSkye_addr14_8_CYMUXFAST_15381 : STD_LOGIC; 
  signal romSkye_addr14_8_CYAND_15380 : STD_LOGIC; 
  signal romSkye_addr14_8_FASTCARRY_15379 : STD_LOGIC; 
  signal romSkye_addr14_8_CYMUXG2_15378 : STD_LOGIC; 
  signal romSkye_addr14_8_CYMUXF2_15377 : STD_LOGIC; 
  signal romSkye_addr14_8_CY0G_15376 : STD_LOGIC; 
  signal romSkye_addr14_8_CYSELG_15368 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_15441 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_15440 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_15427 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_15426 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_15425 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_10_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_15423 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_15422 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_15421 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_15420 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_15419 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_15418 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_15417 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_15408 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_15406 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_15482 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_15481 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_15480 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_15479 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_15478 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_15469 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_15464 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_15463 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_15462 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_12_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_13_rt_15459 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_15451 : STD_LOGIC; 
  signal romMona_addr14_2_XORF_15520 : STD_LOGIC; 
  signal romMona_addr14_2_CYINIT_15519 : STD_LOGIC; 
  signal romMona_addr14_2_CY0F_15518 : STD_LOGIC; 
  signal romMona_addr14_2_CYSELF_15510 : STD_LOGIC; 
  signal romMona_addr14_2_BXINV_15508 : STD_LOGIC; 
  signal romMona_addr14_2_XORG_15506 : STD_LOGIC; 
  signal romMona_addr14_2_CYMUXG_15505 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_2_Q : STD_LOGIC; 
  signal romMona_addr14_2_CY0G_15503 : STD_LOGIC; 
  signal romMona_addr14_2_CYSELG_15495 : STD_LOGIC; 
  signal romMona_addr14_4_XORF_15559 : STD_LOGIC; 
  signal romMona_addr14_4_CYINIT_15558 : STD_LOGIC; 
  signal romMona_addr14_4_CY0F_15557 : STD_LOGIC; 
  signal romMona_addr14_4_XORG_15547 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_4_Q : STD_LOGIC; 
  signal romMona_addr14_4_CYSELF_15545 : STD_LOGIC; 
  signal romMona_addr14_4_CYMUXFAST_15544 : STD_LOGIC; 
  signal romMona_addr14_4_CYAND_15543 : STD_LOGIC; 
  signal romMona_addr14_4_FASTCARRY_15542 : STD_LOGIC; 
  signal romMona_addr14_4_CYMUXG2_15541 : STD_LOGIC; 
  signal romMona_addr14_4_CYMUXF2_15540 : STD_LOGIC; 
  signal romMona_addr14_4_CY0G_15539 : STD_LOGIC; 
  signal romMona_addr14_4_CYSELG_15531 : STD_LOGIC; 
  signal romMona_addr14_6_XORF_15598 : STD_LOGIC; 
  signal romMona_addr14_6_CYINIT_15597 : STD_LOGIC; 
  signal romMona_addr14_6_CY0F_15596 : STD_LOGIC; 
  signal romMona_addr14_6_XORG_15586 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_6_Q : STD_LOGIC; 
  signal romMona_addr14_6_CYSELF_15584 : STD_LOGIC; 
  signal romMona_addr14_6_CYMUXFAST_15583 : STD_LOGIC; 
  signal romMona_addr14_6_CYAND_15582 : STD_LOGIC; 
  signal romMona_addr14_6_FASTCARRY_15581 : STD_LOGIC; 
  signal romMona_addr14_6_CYMUXG2_15580 : STD_LOGIC; 
  signal romMona_addr14_6_CYMUXF2_15579 : STD_LOGIC; 
  signal romMona_addr14_6_CY0G_15578 : STD_LOGIC; 
  signal romMona_addr14_6_CYSELG_15570 : STD_LOGIC; 
  signal romMona_addr14_8_XORF_15637 : STD_LOGIC; 
  signal romMona_addr14_8_CYINIT_15636 : STD_LOGIC; 
  signal romMona_addr14_8_CY0F_15635 : STD_LOGIC; 
  signal romMona_addr14_8_XORG_15625 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_8_Q : STD_LOGIC; 
  signal romMona_addr14_8_CYSELF_15623 : STD_LOGIC; 
  signal romMona_addr14_8_CYMUXFAST_15622 : STD_LOGIC; 
  signal romMona_addr14_8_CYAND_15621 : STD_LOGIC; 
  signal romMona_addr14_8_FASTCARRY_15620 : STD_LOGIC; 
  signal romMona_addr14_8_CYMUXG2_15619 : STD_LOGIC; 
  signal romMona_addr14_8_CYMUXF2_15618 : STD_LOGIC; 
  signal romMona_addr14_8_CY0G_15617 : STD_LOGIC; 
  signal romMona_addr14_8_CYSELG_15609 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_15682 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_15681 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_15668 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_15667 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_15666 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_10_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_15664 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_15663 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_15662 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_15661 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_15660 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_15659 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_15658 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_15649 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_15647 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_15723 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_15722 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_15721 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_15720 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_15719 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_15710 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_15705 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_15704 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_15703 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_12_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_13_rt_15700 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_15692 : STD_LOGIC; 
  signal b_cmonav_0_FFY_RST : STD_LOGIC; 
  signal b_cmonav_0_FFX_RST : STD_LOGIC; 
  signal b_cmonav_0_DXMUX_15777 : STD_LOGIC; 
  signal b_cmonav_0_XORF_15775 : STD_LOGIC; 
  signal b_cmonav_0_CYINIT_15774 : STD_LOGIC; 
  signal b_cmonav_0_CY0F_15773 : STD_LOGIC; 
  signal b_cmonav_0_CYSELF_15765 : STD_LOGIC; 
  signal b_cmonav_0_BXINV_15763 : STD_LOGIC; 
  signal b_cmonav_0_DYMUX_15755 : STD_LOGIC; 
  signal b_cmonav_0_XORG_15753 : STD_LOGIC; 
  signal b_cmonav_0_CYMUXG_15752 : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_0_Q : STD_LOGIC; 
  signal b_cmonav_0_CY0G_15750 : STD_LOGIC; 
  signal b_cmonav_0_CYSELG_15742 : STD_LOGIC; 
  signal b_cmonav_0_SRINV_15740 : STD_LOGIC; 
  signal b_cmonav_0_CLKINV_15739 : STD_LOGIC; 
  signal b_cmonav_0_CEINV_15738 : STD_LOGIC; 
  signal b_cmonav_2_FFY_RST : STD_LOGIC; 
  signal b_cmonav_2_FFX_RST : STD_LOGIC; 
  signal b_cmonav_2_DXMUX_15838 : STD_LOGIC; 
  signal b_cmonav_2_XORF_15836 : STD_LOGIC; 
  signal b_cmonav_2_CYINIT_15835 : STD_LOGIC; 
  signal b_cmonav_2_CY0F_15834 : STD_LOGIC; 
  signal b_cmonav_2_DYMUX_15818 : STD_LOGIC; 
  signal b_cmonav_2_XORG_15816 : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_2_Q : STD_LOGIC; 
  signal b_cmonav_2_CYSELF_15814 : STD_LOGIC; 
  signal b_cmonav_2_CYMUXFAST_15813 : STD_LOGIC; 
  signal b_cmonav_2_CYAND_15812 : STD_LOGIC; 
  signal b_cmonav_2_FASTCARRY_15811 : STD_LOGIC; 
  signal b_cmonav_2_CYMUXG2_15810 : STD_LOGIC; 
  signal b_cmonav_2_CYMUXF2_15809 : STD_LOGIC; 
  signal b_cmonav_2_CY0G_15808 : STD_LOGIC; 
  signal b_cmonav_2_CYSELG_15800 : STD_LOGIC; 
  signal b_cmonav_2_SRINV_15798 : STD_LOGIC; 
  signal b_cmonav_2_CLKINV_15797 : STD_LOGIC; 
  signal b_cmonav_2_CEINV_15796 : STD_LOGIC; 
  signal b_cmonav_4_FFY_RST : STD_LOGIC; 
  signal b_cmonav_4_DXMUX_15899 : STD_LOGIC; 
  signal b_cmonav_4_XORF_15897 : STD_LOGIC; 
  signal b_cmonav_4_CYINIT_15896 : STD_LOGIC; 
  signal b_cmonav_4_CY0F_15895 : STD_LOGIC; 
  signal b_cmonav_4_DYMUX_15879 : STD_LOGIC; 
  signal b_cmonav_4_XORG_15877 : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_4_Q : STD_LOGIC; 
  signal b_cmonav_4_CYSELF_15875 : STD_LOGIC; 
  signal b_cmonav_4_CYMUXFAST_15874 : STD_LOGIC; 
  signal b_cmonav_4_CYAND_15873 : STD_LOGIC; 
  signal b_cmonav_4_FASTCARRY_15872 : STD_LOGIC; 
  signal b_cmonav_4_CYMUXG2_15871 : STD_LOGIC; 
  signal b_cmonav_4_CYMUXF2_15870 : STD_LOGIC; 
  signal b_cmonav_4_CY0G_15869 : STD_LOGIC; 
  signal b_cmonav_4_CYSELG_15861 : STD_LOGIC; 
  signal b_cmonav_4_SRINV_15859 : STD_LOGIC; 
  signal b_cmonav_4_CLKINV_15858 : STD_LOGIC; 
  signal b_cmonav_4_CEINV_15857 : STD_LOGIC; 
  signal b_cmonav_6_FFY_RST : STD_LOGIC; 
  signal b_cmonav_6_DXMUX_15959 : STD_LOGIC; 
  signal b_cmonav_6_XORF_15957 : STD_LOGIC; 
  signal b_cmonav_6_CYINIT_15956 : STD_LOGIC; 
  signal b_cmonav_6_CY0F_15955 : STD_LOGIC; 
  signal b_cmonav_6_DYMUX_15939 : STD_LOGIC; 
  signal b_cmonav_6_XORG_15937 : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_6_Q : STD_LOGIC; 
  signal b_cmonav_6_CYSELF_15935 : STD_LOGIC; 
  signal b_cmonav_6_CYMUXFAST_15934 : STD_LOGIC; 
  signal b_cmonav_6_CYAND_15933 : STD_LOGIC; 
  signal b_cmonav_6_FASTCARRY_15932 : STD_LOGIC; 
  signal b_cmonav_6_CYMUXG2_15931 : STD_LOGIC; 
  signal b_cmonav_6_CYMUXF2_15930 : STD_LOGIC; 
  signal b_cmonav_6_CY0G_15929 : STD_LOGIC; 
  signal b_cmonav_6_CYSELG_15921 : STD_LOGIC; 
  signal b_cmonav_6_SRINV_15919 : STD_LOGIC; 
  signal b_cmonav_6_CLKINV_15918 : STD_LOGIC; 
  signal b_cmonav_6_CEINV_15917 : STD_LOGIC; 
  signal b_cmonav_8_FFY_RST : STD_LOGIC; 
  signal b_cmonav_8_FFX_RST : STD_LOGIC; 
  signal b_cmonav_8_DXMUX_16011 : STD_LOGIC; 
  signal b_cmonav_8_XORF_16009 : STD_LOGIC; 
  signal b_cmonav_8_CYINIT_16008 : STD_LOGIC; 
  signal b_cmonav_8_CY0F_16007 : STD_LOGIC; 
  signal b_cmonav_8_CYSELF_15999 : STD_LOGIC; 
  signal b_cmonav_8_DYMUX_15990 : STD_LOGIC; 
  signal b_cmonav_8_XORG_15988 : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_8_Q : STD_LOGIC; 
  signal b_Maccum_cmonav_lut_9_1_15985 : STD_LOGIC; 
  signal b_cmonav_8_SRINV_15978 : STD_LOGIC; 
  signal b_cmonav_8_CLKINV_15977 : STD_LOGIC; 
  signal b_cmonav_8_CEINV_15976 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_CYINIT_16048 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_CY0F_16047 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_CYSELF_16039 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_BXINV_16037 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_CYMUXG_16036 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_0_Q : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_CY0G_16034 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_CYSELG_16026 : STD_LOGIC; 
  signal b_add0001_add0000_2_XORF_16086 : STD_LOGIC; 
  signal b_add0001_add0000_2_CYINIT_16085 : STD_LOGIC; 
  signal b_add0001_add0000_2_CY0F_16084 : STD_LOGIC; 
  signal b_add0001_add0000_2_XORG_16074 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_2_Q : STD_LOGIC; 
  signal b_add0001_add0000_2_CYSELF_16072 : STD_LOGIC; 
  signal b_add0001_add0000_2_CYMUXFAST_16071 : STD_LOGIC; 
  signal b_add0001_add0000_2_CYAND_16070 : STD_LOGIC; 
  signal b_add0001_add0000_2_FASTCARRY_16069 : STD_LOGIC; 
  signal b_add0001_add0000_2_CYMUXG2_16068 : STD_LOGIC; 
  signal b_add0001_add0000_2_CYMUXF2_16067 : STD_LOGIC; 
  signal b_add0001_add0000_2_CY0G_16066 : STD_LOGIC; 
  signal b_add0001_add0000_2_CYSELG_16058 : STD_LOGIC; 
  signal b_add0001_add0000_4_XORF_16125 : STD_LOGIC; 
  signal b_add0001_add0000_4_CYINIT_16124 : STD_LOGIC; 
  signal b_add0001_add0000_4_CY0F_16123 : STD_LOGIC; 
  signal b_add0001_add0000_4_XORG_16113 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_4_Q : STD_LOGIC; 
  signal b_add0001_add0000_4_CYSELF_16111 : STD_LOGIC; 
  signal b_add0001_add0000_4_CYMUXFAST_16110 : STD_LOGIC; 
  signal b_add0001_add0000_4_CYAND_16109 : STD_LOGIC; 
  signal b_add0001_add0000_4_FASTCARRY_16108 : STD_LOGIC; 
  signal b_add0001_add0000_4_CYMUXG2_16107 : STD_LOGIC; 
  signal b_add0001_add0000_4_CYMUXF2_16106 : STD_LOGIC; 
  signal b_add0001_add0000_4_CY0G_16105 : STD_LOGIC; 
  signal b_add0001_add0000_4_CYSELG_16097 : STD_LOGIC; 
  signal b_add0001_add0000_6_XORF_16164 : STD_LOGIC; 
  signal b_add0001_add0000_6_CYINIT_16163 : STD_LOGIC; 
  signal b_add0001_add0000_6_CY0F_16162 : STD_LOGIC; 
  signal b_add0001_add0000_6_XORG_16152 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_6_Q : STD_LOGIC; 
  signal b_add0001_add0000_6_CYSELF_16150 : STD_LOGIC; 
  signal b_add0001_add0000_6_CYMUXFAST_16149 : STD_LOGIC; 
  signal b_add0001_add0000_6_CYAND_16148 : STD_LOGIC; 
  signal b_add0001_add0000_6_FASTCARRY_16147 : STD_LOGIC; 
  signal b_add0001_add0000_6_CYMUXG2_16146 : STD_LOGIC; 
  signal b_add0001_add0000_6_CYMUXF2_16145 : STD_LOGIC; 
  signal b_add0001_add0000_6_CY0G_16144 : STD_LOGIC; 
  signal b_add0001_add0000_6_CYSELG_16136 : STD_LOGIC; 
  signal b_add0001_add0000_8_XORF_16195 : STD_LOGIC; 
  signal b_add0001_add0000_8_CYINIT_16194 : STD_LOGIC; 
  signal b_add0001_add0000_8_CY0F_16193 : STD_LOGIC; 
  signal b_add0001_add0000_8_CYSELF_16185 : STD_LOGIC; 
  signal b_add0001_add0000_8_XORG_16182 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYINIT_16226 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0F_16225 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELF_16217 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_BXINV_16215 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYMUXG_16214 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0G_16212 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELG_16204 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0F_16257 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELF_16248 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXFAST_16247 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYAND_16246 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_FASTCARRY_16245 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXG2_16244 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXF2_16243 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0G_16242 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELG_16234 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0F_16288 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELF_16279 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXFAST_16278 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYAND_16277 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_FASTCARRY_16276 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXG2_16275 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXF2_16274 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0G_16273 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELG_16265 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0F_16319 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELF_16310 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXFAST_16309 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYAND_16308 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_FASTCARRY_16307 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXG2_16306 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXF2_16305 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0G_16304 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELG_16296 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CY0F_16350 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CYSELF_16341 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CYMUXFAST_16340 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CYAND_16339 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_FASTCARRY_16338 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CYMUXG2_16337 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CYMUXF2_16336 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CY0G_16335 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CYSELG_16327 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_XORF_16385 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_CYINIT_16384 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_CY0F_16383 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_CYSELF_16375 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_BXINV_16373 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_XORG_16371 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_CYMUXG_16370 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_CY0G_16368 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_CYSELG_16360 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_XORF_16424 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYINIT_16423 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CY0F_16422 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_XORG_16412 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYSELF_16410 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYMUXFAST_16409 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYAND_16408 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_FASTCARRY_16407 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYMUXG2_16406 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYMUXF2_16405 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CY0G_16404 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYSELG_16396 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_XORF_16463 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYINIT_16462 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CY0F_16461 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_XORG_16451 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYSELF_16449 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYMUXFAST_16448 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYAND_16447 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_FASTCARRY_16446 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYMUXG2_16445 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYMUXF2_16444 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CY0G_16443 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYSELG_16435 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_12_XORF_16494 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_12_CYINIT_16493 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_12_CY0F_16492 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_12_CYSELF_16484 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_12_XORG_16481 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYINIT_16525 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0F_16524 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELF_16516 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_BXINV_16514 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYMUXG_16513 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0G_16511 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELG_16503 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0F_16556 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELF_16548 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXFAST_16547 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYAND_16546 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_FASTCARRY_16545 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXG2_16544 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXF2_16543 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0G_16542 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELG_16536 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0F_16589 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELF_16581 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXFAST_16580 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYAND_16579 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_FASTCARRY_16578 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXG2_16577 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXF2_16576 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0G_16575 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELG_16567 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0F_16622 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELF_16615 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXFAST_16614 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYAND_16613 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_FASTCARRY_16612 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXG2_16611 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXF2_16610 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0G_16609 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELG_16603 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CY0F_16655 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CYSELF_16647 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CYMUXFAST_16646 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CYAND_16645 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_FASTCARRY_16644 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CYMUXG2_16643 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CYMUXF2_16642 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CY0G_16641 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CYSELG_16633 : STD_LOGIC; 
  signal b_rmonav_0_FFX_RST : STD_LOGIC; 
  signal b_rmonav_0_DXMUX_16706 : STD_LOGIC; 
  signal b_rmonav_0_XORF_16704 : STD_LOGIC; 
  signal b_rmonav_0_CYINIT_16703 : STD_LOGIC; 
  signal b_rmonav_0_CY0F_16702 : STD_LOGIC; 
  signal b_rmonav_0_CYSELF_16694 : STD_LOGIC; 
  signal b_rmonav_0_BXINV_16692 : STD_LOGIC; 
  signal b_rmonav_0_DYMUX_16684 : STD_LOGIC; 
  signal b_rmonav_0_XORG_16682 : STD_LOGIC; 
  signal b_rmonav_0_CYMUXG_16681 : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_0_Q : STD_LOGIC; 
  signal b_rmonav_0_CY0G_16679 : STD_LOGIC; 
  signal b_rmonav_0_CYSELG_16671 : STD_LOGIC; 
  signal b_rmonav_0_SRINV_16669 : STD_LOGIC; 
  signal b_rmonav_0_CLKINV_16668 : STD_LOGIC; 
  signal b_rmonav_0_CEINV_16667 : STD_LOGIC; 
  signal b_rmonav_2_DXMUX_16766 : STD_LOGIC; 
  signal b_rmonav_2_XORF_16764 : STD_LOGIC; 
  signal b_rmonav_2_CYINIT_16763 : STD_LOGIC; 
  signal b_rmonav_2_CY0F_16762 : STD_LOGIC; 
  signal b_rmonav_2_DYMUX_16747 : STD_LOGIC; 
  signal b_rmonav_2_XORG_16745 : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_2_Q : STD_LOGIC; 
  signal b_rmonav_2_CYSELF_16743 : STD_LOGIC; 
  signal b_rmonav_2_CYMUXFAST_16742 : STD_LOGIC; 
  signal b_rmonav_2_CYAND_16741 : STD_LOGIC; 
  signal b_rmonav_2_FASTCARRY_16740 : STD_LOGIC; 
  signal b_rmonav_2_CYMUXG2_16739 : STD_LOGIC; 
  signal b_rmonav_2_CYMUXF2_16738 : STD_LOGIC; 
  signal b_rmonav_2_CY0G_16737 : STD_LOGIC; 
  signal b_rmonav_2_CYSELG_16729 : STD_LOGIC; 
  signal b_rmonav_2_SRINV_16727 : STD_LOGIC; 
  signal b_rmonav_2_CLKINV_16726 : STD_LOGIC; 
  signal b_rmonav_2_CEINV_16725 : STD_LOGIC; 
  signal b_rmonav_4_DXMUX_16826 : STD_LOGIC; 
  signal b_rmonav_4_XORF_16824 : STD_LOGIC; 
  signal b_rmonav_4_CYINIT_16823 : STD_LOGIC; 
  signal b_rmonav_4_CY0F_16822 : STD_LOGIC; 
  signal b_rmonav_4_DYMUX_16806 : STD_LOGIC; 
  signal b_rmonav_4_XORG_16804 : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_4_Q : STD_LOGIC; 
  signal b_rmonav_4_CYSELF_16802 : STD_LOGIC; 
  signal b_rmonav_4_CYMUXFAST_16801 : STD_LOGIC; 
  signal b_rmonav_4_CYAND_16800 : STD_LOGIC; 
  signal b_rmonav_4_FASTCARRY_16799 : STD_LOGIC; 
  signal b_rmonav_4_CYMUXG2_16798 : STD_LOGIC; 
  signal b_rmonav_4_CYMUXF2_16797 : STD_LOGIC; 
  signal b_rmonav_4_CY0G_16796 : STD_LOGIC; 
  signal b_rmonav_4_CYSELG_16788 : STD_LOGIC; 
  signal b_rmonav_4_SRINV_16786 : STD_LOGIC; 
  signal b_rmonav_4_CLKINV_16785 : STD_LOGIC; 
  signal b_rmonav_4_CEINV_16784 : STD_LOGIC; 
  signal b_rmonav_6_DXMUX_16886 : STD_LOGIC; 
  signal b_rmonav_6_XORF_16884 : STD_LOGIC; 
  signal b_rmonav_6_CYINIT_16883 : STD_LOGIC; 
  signal b_rmonav_6_CY0F_16882 : STD_LOGIC; 
  signal b_rmonav_6_DYMUX_16867 : STD_LOGIC; 
  signal b_rmonav_6_XORG_16865 : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_6_Q : STD_LOGIC; 
  signal b_rmonav_6_CYSELF_16863 : STD_LOGIC; 
  signal b_rmonav_6_CYMUXFAST_16862 : STD_LOGIC; 
  signal b_rmonav_6_CYAND_16861 : STD_LOGIC; 
  signal b_rmonav_6_FASTCARRY_16860 : STD_LOGIC; 
  signal b_rmonav_6_CYMUXG2_16859 : STD_LOGIC; 
  signal b_rmonav_6_CYMUXF2_16858 : STD_LOGIC; 
  signal b_rmonav_6_CY0G_16857 : STD_LOGIC; 
  signal b_rmonav_6_CYSELG_16849 : STD_LOGIC; 
  signal b_rmonav_6_SRINV_16847 : STD_LOGIC; 
  signal b_rmonav_6_CLKINV_16846 : STD_LOGIC; 
  signal b_rmonav_6_CEINV_16845 : STD_LOGIC; 
  signal b_rmonav_8_FFX_RST : STD_LOGIC; 
  signal b_rmonav_8_DXMUX_16939 : STD_LOGIC; 
  signal b_rmonav_8_XORF_16937 : STD_LOGIC; 
  signal b_rmonav_8_CYINIT_16936 : STD_LOGIC; 
  signal b_rmonav_8_CY0F_16935 : STD_LOGIC; 
  signal b_rmonav_8_CYSELF_16927 : STD_LOGIC; 
  signal b_rmonav_8_DYMUX_16918 : STD_LOGIC; 
  signal b_rmonav_8_XORG_16916 : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_8_Q : STD_LOGIC; 
  signal b_Maccum_rmonav_lut_9_1_16913 : STD_LOGIC; 
  signal b_rmonav_8_SRINV_16906 : STD_LOGIC; 
  signal b_rmonav_8_CLKINV_16905 : STD_LOGIC; 
  signal b_rmonav_8_CEINV_16904 : STD_LOGIC; 
  signal romRey_addr14_0_XORF_16981 : STD_LOGIC; 
  signal romRey_addr14_0_CYINIT_16980 : STD_LOGIC; 
  signal romRey_addr14_0_CY0F_16979 : STD_LOGIC; 
  signal romRey_addr14_0_CYSELF_16971 : STD_LOGIC; 
  signal romRey_addr14_0_BXINV_16969 : STD_LOGIC; 
  signal romRey_addr14_0_XORG_16967 : STD_LOGIC; 
  signal romRey_addr14_0_CYMUXG_16966 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_0_Q : STD_LOGIC; 
  signal romRey_addr14_0_CY0G_16964 : STD_LOGIC; 
  signal romRey_addr14_0_CYSELG_16956 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_XORF_17020 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYINIT_17019 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CY0F_17018 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_XORG_17008 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYSELF_17006 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYMUXFAST_17005 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYAND_17004 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_FASTCARRY_17003 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYMUXG2_17002 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYMUXF2_17001 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CY0G_17000 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYSELG_16992 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_XORF_17059 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYINIT_17058 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CY0F_17057 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_XORG_17048 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYSELF_17046 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYMUXFAST_17045 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYAND_17044 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_FASTCARRY_17043 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYMUXG2_17042 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYMUXF2_17041 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CY0G_17040 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYSELG_17034 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_XORF_17100 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYINIT_17099 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CY0F_17098 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_XORG_17089 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYSELF_17087 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYMUXFAST_17086 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYAND_17085 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_FASTCARRY_17084 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYMUXG2_17083 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYMUXF2_17082 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CY0G_17081 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYSELG_17073 : STD_LOGIC; 
  signal vga_sprite_xpixRey_8_XORF_17131 : STD_LOGIC; 
  signal vga_sprite_xpixRey_8_CYINIT_17130 : STD_LOGIC; 
  signal vga_sprite_xpixRey_8_CY0F_17129 : STD_LOGIC; 
  signal vga_sprite_xpixRey_8_CYSELF_17123 : STD_LOGIC; 
  signal vga_sprite_xpixRey_8_XORG_17120 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYINIT_17162 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0F_17161 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELF_17153 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_BXINV_17151 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYMUXG_17150 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0G_17148 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELG_17140 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0F_17193 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELF_17184 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXFAST_17183 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYAND_17182 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_FASTCARRY_17181 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXG2_17180 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXF2_17179 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0G_17178 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELG_17170 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0F_17224 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELF_17216 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXFAST_17215 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYAND_17214 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_FASTCARRY_17213 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXG2_17212 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXF2_17211 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0G_17210 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELG_17204 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0F_17257 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELF_17249 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXFAST_17248 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYAND_17247 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_FASTCARRY_17246 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXG2_17245 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXF2_17244 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0G_17243 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELG_17235 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0F_17290 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELF_17283 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXFAST_17282 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYAND_17281 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_FASTCARRY_17280 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXG2_17279 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXF2_17278 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0G_17277 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELG_17271 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYINIT_17320 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0F_17319 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELF_17311 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_BXINV_17309 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYMUXG_17308 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0G_17306 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELG_17298 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0F_17351 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELF_17342 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXFAST_17341 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYAND_17340 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_FASTCARRY_17339 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXG2_17338 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXF2_17337 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0G_17336 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELG_17329 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0F_17382 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELF_17375 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXFAST_17374 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYAND_17373 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_FASTCARRY_17372 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXG2_17371 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXF2_17370 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0G_17369 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELG_17361 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0F_17413 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELF_17405 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXFAST_17404 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYAND_17403 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_FASTCARRY_17402 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXG2_17401 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXF2_17400 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0G_17399 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELG_17393 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0F_17444 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELF_17436 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXFAST_17435 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYAND_17434 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_FASTCARRY_17433 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXG2_17432 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXF2_17431 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0G_17430 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELG_17424 : STD_LOGIC; 
  signal b_drvskye_0_DXMUX_17495 : STD_LOGIC; 
  signal b_drvskye_0_XORF_17493 : STD_LOGIC; 
  signal b_drvskye_0_LOGIC_ONE_17492 : STD_LOGIC; 
  signal b_drvskye_0_CYINIT_17491 : STD_LOGIC; 
  signal b_drvskye_0_CYSELF_17482 : STD_LOGIC; 
  signal b_drvskye_0_F : STD_LOGIC; 
  signal b_drvskye_0_BXINV_17480 : STD_LOGIC; 
  signal b_drvskye_0_DYMUX_17472 : STD_LOGIC; 
  signal b_drvskye_0_XORG_17470 : STD_LOGIC; 
  signal b_drvskye_0_CYMUXG_17469 : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_0_Q : STD_LOGIC; 
  signal b_drvskye_0_LOGIC_ZERO_17467 : STD_LOGIC; 
  signal b_drvskye_0_CYSELG_17458 : STD_LOGIC; 
  signal b_drvskye_0_SRINV_17456 : STD_LOGIC; 
  signal b_drvskye_0_CLKINV_17455 : STD_LOGIC; 
  signal b_drvskye_0_CEINV_17454 : STD_LOGIC; 
  signal b_drvskye_2_DXMUX_17554 : STD_LOGIC; 
  signal b_drvskye_2_XORF_17552 : STD_LOGIC; 
  signal b_drvskye_2_CYINIT_17551 : STD_LOGIC; 
  signal b_drvskye_2_DYMUX_17534 : STD_LOGIC; 
  signal b_drvskye_2_XORG_17532 : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_2_Q : STD_LOGIC; 
  signal b_drvskye_2_CYSELF_17530 : STD_LOGIC; 
  signal b_drvskye_2_CYMUXFAST_17529 : STD_LOGIC; 
  signal b_drvskye_2_CYAND_17528 : STD_LOGIC; 
  signal b_drvskye_2_FASTCARRY_17527 : STD_LOGIC; 
  signal b_drvskye_2_CYMUXG2_17526 : STD_LOGIC; 
  signal b_drvskye_2_CYMUXF2_17525 : STD_LOGIC; 
  signal b_drvskye_2_LOGIC_ZERO_17524 : STD_LOGIC; 
  signal b_drvskye_2_CYSELG_17515 : STD_LOGIC; 
  signal b_drvskye_2_SRINV_17513 : STD_LOGIC; 
  signal b_drvskye_2_CLKINV_17512 : STD_LOGIC; 
  signal b_drvskye_2_CEINV_17511 : STD_LOGIC; 
  signal b_drvskye_4_FFY_RST : STD_LOGIC; 
  signal b_drvskye_4_FFX_RST : STD_LOGIC; 
  signal b_drvskye_4_DXMUX_17614 : STD_LOGIC; 
  signal b_drvskye_4_XORF_17612 : STD_LOGIC; 
  signal b_drvskye_4_CYINIT_17611 : STD_LOGIC; 
  signal b_drvskye_4_DYMUX_17594 : STD_LOGIC; 
  signal b_drvskye_4_XORG_17592 : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_4_Q : STD_LOGIC; 
  signal b_drvskye_4_CYSELF_17590 : STD_LOGIC; 
  signal b_drvskye_4_CYMUXFAST_17589 : STD_LOGIC; 
  signal b_drvskye_4_CYAND_17588 : STD_LOGIC; 
  signal b_drvskye_4_FASTCARRY_17587 : STD_LOGIC; 
  signal b_drvskye_4_CYMUXG2_17586 : STD_LOGIC; 
  signal b_drvskye_4_CYMUXF2_17585 : STD_LOGIC; 
  signal b_drvskye_4_LOGIC_ZERO_17584 : STD_LOGIC; 
  signal b_drvskye_4_CYSELG_17575 : STD_LOGIC; 
  signal b_drvskye_4_SRINV_17573 : STD_LOGIC; 
  signal b_drvskye_4_CLKINV_17572 : STD_LOGIC; 
  signal b_drvskye_4_CEINV_17571 : STD_LOGIC; 
  signal b_drvskye_6_FFY_RST : STD_LOGIC; 
  signal b_drvskye_6_DXMUX_17674 : STD_LOGIC; 
  signal b_drvskye_6_XORF_17672 : STD_LOGIC; 
  signal b_drvskye_6_CYINIT_17671 : STD_LOGIC; 
  signal b_drvskye_6_DYMUX_17654 : STD_LOGIC; 
  signal b_drvskye_6_XORG_17652 : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_6_Q : STD_LOGIC; 
  signal b_drvskye_6_CYSELF_17650 : STD_LOGIC; 
  signal b_drvskye_6_CYMUXFAST_17649 : STD_LOGIC; 
  signal b_drvskye_6_CYAND_17648 : STD_LOGIC; 
  signal b_drvskye_6_FASTCARRY_17647 : STD_LOGIC; 
  signal b_drvskye_6_CYMUXG2_17646 : STD_LOGIC; 
  signal b_drvskye_6_CYMUXF2_17645 : STD_LOGIC; 
  signal b_drvskye_6_LOGIC_ZERO_17644 : STD_LOGIC; 
  signal b_drvskye_6_CYSELG_17635 : STD_LOGIC; 
  signal b_drvskye_6_SRINV_17633 : STD_LOGIC; 
  signal b_drvskye_6_CLKINV_17632 : STD_LOGIC; 
  signal b_drvskye_6_CEINV_17631 : STD_LOGIC; 
  signal b_drvskye_8_DXMUX_17727 : STD_LOGIC; 
  signal b_drvskye_8_XORF_17725 : STD_LOGIC; 
  signal b_drvskye_8_LOGIC_ZERO_17724 : STD_LOGIC; 
  signal b_drvskye_8_CYINIT_17723 : STD_LOGIC; 
  signal b_drvskye_8_CYSELF_17714 : STD_LOGIC; 
  signal b_drvskye_8_DYMUX_17705 : STD_LOGIC; 
  signal b_drvskye_8_XORG_17703 : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_8_Q : STD_LOGIC; 
  signal b_drvskye_8_SRINV_17692 : STD_LOGIC; 
  signal b_drvskye_8_CLKINV_17691 : STD_LOGIC; 
  signal b_drvskye_8_CEINV_17690 : STD_LOGIC; 
  signal b_drvmona_0_DXMUX_17784 : STD_LOGIC; 
  signal b_drvmona_0_XORF_17782 : STD_LOGIC; 
  signal b_drvmona_0_LOGIC_ONE_17781 : STD_LOGIC; 
  signal b_drvmona_0_CYINIT_17780 : STD_LOGIC; 
  signal b_drvmona_0_CYSELF_17771 : STD_LOGIC; 
  signal b_drvmona_0_F : STD_LOGIC; 
  signal b_drvmona_0_BXINV_17769 : STD_LOGIC; 
  signal b_drvmona_0_DYMUX_17762 : STD_LOGIC; 
  signal b_drvmona_0_XORG_17760 : STD_LOGIC; 
  signal b_drvmona_0_CYMUXG_17759 : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_0_Q : STD_LOGIC; 
  signal b_drvmona_0_LOGIC_ZERO_17757 : STD_LOGIC; 
  signal b_drvmona_0_CYSELG_17748 : STD_LOGIC; 
  signal b_drvmona_0_SRINV_17746 : STD_LOGIC; 
  signal b_drvmona_0_CLKINV_17745 : STD_LOGIC; 
  signal b_drvmona_0_CEINV_17744 : STD_LOGIC; 
  signal b_drvmona_2_DXMUX_17842 : STD_LOGIC; 
  signal b_drvmona_2_XORF_17840 : STD_LOGIC; 
  signal b_drvmona_2_CYINIT_17839 : STD_LOGIC; 
  signal b_drvmona_2_DYMUX_17823 : STD_LOGIC; 
  signal b_drvmona_2_XORG_17821 : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_2_Q : STD_LOGIC; 
  signal b_drvmona_2_CYSELF_17819 : STD_LOGIC; 
  signal b_drvmona_2_CYMUXFAST_17818 : STD_LOGIC; 
  signal b_drvmona_2_CYAND_17817 : STD_LOGIC; 
  signal b_drvmona_2_FASTCARRY_17816 : STD_LOGIC; 
  signal b_drvmona_2_CYMUXG2_17815 : STD_LOGIC; 
  signal b_drvmona_2_CYMUXF2_17814 : STD_LOGIC; 
  signal b_drvmona_2_LOGIC_ZERO_17813 : STD_LOGIC; 
  signal b_drvmona_2_CYSELG_17804 : STD_LOGIC; 
  signal b_drvmona_2_SRINV_17802 : STD_LOGIC; 
  signal b_drvmona_2_CLKINV_17801 : STD_LOGIC; 
  signal b_drvmona_2_CEINV_17800 : STD_LOGIC; 
  signal b_drvmona_4_DXMUX_17900 : STD_LOGIC; 
  signal b_drvmona_4_XORF_17898 : STD_LOGIC; 
  signal b_drvmona_4_CYINIT_17897 : STD_LOGIC; 
  signal b_drvmona_4_DYMUX_17881 : STD_LOGIC; 
  signal b_drvmona_4_XORG_17879 : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_4_Q : STD_LOGIC; 
  signal b_drvmona_4_CYSELF_17877 : STD_LOGIC; 
  signal b_drvmona_4_CYMUXFAST_17876 : STD_LOGIC; 
  signal b_drvmona_4_CYAND_17875 : STD_LOGIC; 
  signal b_drvmona_4_FASTCARRY_17874 : STD_LOGIC; 
  signal b_drvmona_4_CYMUXG2_17873 : STD_LOGIC; 
  signal b_drvmona_4_CYMUXF2_17872 : STD_LOGIC; 
  signal b_drvmona_4_LOGIC_ZERO_17871 : STD_LOGIC; 
  signal b_drvmona_4_CYSELG_17862 : STD_LOGIC; 
  signal b_drvmona_4_SRINV_17860 : STD_LOGIC; 
  signal b_drvmona_4_CLKINV_17859 : STD_LOGIC; 
  signal b_drvmona_4_CEINV_17858 : STD_LOGIC; 
  signal b_drvmona_6_DXMUX_17958 : STD_LOGIC; 
  signal b_drvmona_6_XORF_17956 : STD_LOGIC; 
  signal b_drvmona_6_CYINIT_17955 : STD_LOGIC; 
  signal b_drvmona_6_DYMUX_17939 : STD_LOGIC; 
  signal b_drvmona_6_XORG_17937 : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_6_Q : STD_LOGIC; 
  signal b_drvmona_6_CYSELF_17935 : STD_LOGIC; 
  signal b_drvmona_6_CYMUXFAST_17934 : STD_LOGIC; 
  signal b_drvmona_6_CYAND_17933 : STD_LOGIC; 
  signal b_drvmona_6_FASTCARRY_17932 : STD_LOGIC; 
  signal b_drvmona_6_CYMUXG2_17931 : STD_LOGIC; 
  signal b_drvmona_6_CYMUXF2_17930 : STD_LOGIC; 
  signal b_drvmona_6_LOGIC_ZERO_17929 : STD_LOGIC; 
  signal b_drvmona_6_CYSELG_17920 : STD_LOGIC; 
  signal b_drvmona_6_SRINV_17918 : STD_LOGIC; 
  signal b_drvmona_6_CLKINV_17917 : STD_LOGIC; 
  signal b_drvmona_6_CEINV_17916 : STD_LOGIC; 
  signal b_drvmona_8_DXMUX_18009 : STD_LOGIC; 
  signal b_drvmona_8_XORF_18007 : STD_LOGIC; 
  signal b_drvmona_8_LOGIC_ZERO_18006 : STD_LOGIC; 
  signal b_drvmona_8_CYINIT_18005 : STD_LOGIC; 
  signal b_drvmona_8_CYSELF_17996 : STD_LOGIC; 
  signal b_drvmona_8_DYMUX_17988 : STD_LOGIC; 
  signal b_drvmona_8_XORG_17986 : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_8_Q : STD_LOGIC; 
  signal b_drvmona_8_SRINV_17975 : STD_LOGIC; 
  signal b_drvmona_8_CLKINV_17974 : STD_LOGIC; 
  signal b_drvmona_8_CEINV_17973 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_XORF_18050 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_CYINIT_18049 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_CY0F_18048 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_CYSELF_18040 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_BXINV_18038 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_XORG_18036 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_CYMUXG_18035 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_CY0G_18033 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_CYSELG_18025 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_XORF_18089 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYINIT_18088 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CY0F_18087 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_XORG_18077 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYSELF_18075 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYMUXFAST_18074 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYAND_18073 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_FASTCARRY_18072 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYMUXG2_18071 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYMUXF2_18070 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CY0G_18069 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYSELG_18061 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_XORF_18128 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYINIT_18127 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CY0F_18126 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_XORG_18116 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYSELF_18114 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYMUXFAST_18113 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYAND_18112 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_FASTCARRY_18111 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYMUXG2_18110 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYMUXF2_18109 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CY0G_18108 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYSELG_18100 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_XORF_18167 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYINIT_18166 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CY0F_18165 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_XORG_18155 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYSELF_18153 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYMUXFAST_18152 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYAND_18151 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_FASTCARRY_18150 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYMUXG2_18149 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYMUXF2_18148 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CY0G_18147 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYSELG_18139 : STD_LOGIC; 
  signal vga_sprite_ypixMona_8_XORF_18198 : STD_LOGIC; 
  signal vga_sprite_ypixMona_8_CYINIT_18197 : STD_LOGIC; 
  signal vga_sprite_ypixMona_8_CY0F_18196 : STD_LOGIC; 
  signal vga_sprite_ypixMona_8_CYSELF_18188 : STD_LOGIC; 
  signal vga_sprite_ypixMona_8_XORG_18185 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYINIT_18229 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0F_18228 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELF_18220 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_BXINV_18218 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYMUXG_18217 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0G_18215 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELG_18207 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0F_18260 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELF_18251 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXFAST_18250 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYAND_18249 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_FASTCARRY_18248 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXG2_18247 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXF2_18246 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0G_18245 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELG_18237 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0F_18291 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELF_18283 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXFAST_18282 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYAND_18281 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_FASTCARRY_18280 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXG2_18279 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXF2_18278 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0G_18277 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELG_18271 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0F_18324 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELF_18316 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXFAST_18315 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYAND_18314 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_FASTCARRY_18313 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXG2_18312 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXF2_18311 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0G_18310 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELG_18302 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0F_18357 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELF_18350 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXFAST_18349 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYAND_18348 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_FASTCARRY_18347 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXG2_18346 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXF2_18345 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0G_18344 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELG_18338 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYINIT_18387 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0F_18386 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELF_18378 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_BXINV_18376 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYMUXG_18375 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0G_18373 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELG_18365 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0F_18418 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELF_18409 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXFAST_18408 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYAND_18407 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_FASTCARRY_18406 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXG2_18405 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXF2_18404 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0G_18403 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELG_18396 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0F_18449 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELF_18442 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXFAST_18441 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYAND_18440 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_FASTCARRY_18439 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXG2_18438 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXF2_18437 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0G_18436 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELG_18428 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0F_18480 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELF_18472 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXFAST_18471 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYAND_18470 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_FASTCARRY_18469 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXG2_18468 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXF2_18467 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0G_18466 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELG_18460 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0F_18511 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELF_18503 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXFAST_18502 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYAND_18501 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_FASTCARRY_18500 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXG2_18499 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXF2_18498 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0G_18497 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELG_18491 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_XORF_18545 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_CYINIT_18544 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_CYSELF_18535 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_BXINV_18533 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_XORG_18531 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_CYMUXG_18530 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_LOGIC_ONE_18528 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_CYSELG_18519 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORF_18583 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYINIT_18582 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORG_18571 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELF_18569 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXFAST_18568 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYAND_18567 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_FASTCARRY_18566 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXG2_18565 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXF2_18564 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE_18563 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELG_18554 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORF_18622 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ONE_18621 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYINIT_18620 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORG_18609 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELF_18607 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXFAST_18606 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYAND_18605 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_FASTCARRY_18604 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXG2_18603 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXF2_18602 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ZERO_18601 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELG_18592 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_G : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_XORF_18660 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYINIT_18659 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_F : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_XORG_18648 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYSELF_18646 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYMUXFAST_18645 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYAND_18644 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_FASTCARRY_18643 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYMUXG2_18642 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYMUXF2_18641 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO_18640 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYSELG_18631 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_G : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORF_18691 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_LOGIC_ZERO_18690 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYINIT_18689 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYSELF_18680 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_F : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORG_18677 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_8_Q : STD_LOGIC; 
  signal b_rskyev_9_rt_18674 : STD_LOGIC; 
  signal b_dcvskye_0_DXMUX_18742 : STD_LOGIC; 
  signal b_dcvskye_0_XORF_18740 : STD_LOGIC; 
  signal b_dcvskye_0_LOGIC_ONE_18739 : STD_LOGIC; 
  signal b_dcvskye_0_CYINIT_18738 : STD_LOGIC; 
  signal b_dcvskye_0_CYSELF_18729 : STD_LOGIC; 
  signal b_dcvskye_0_F : STD_LOGIC; 
  signal b_dcvskye_0_BXINV_18727 : STD_LOGIC; 
  signal b_dcvskye_0_DYMUX_18720 : STD_LOGIC; 
  signal b_dcvskye_0_XORG_18718 : STD_LOGIC; 
  signal b_dcvskye_0_CYMUXG_18717 : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_0_Q : STD_LOGIC; 
  signal b_dcvskye_0_LOGIC_ZERO_18715 : STD_LOGIC; 
  signal b_dcvskye_0_CYSELG_18706 : STD_LOGIC; 
  signal b_dcvskye_0_SRINV_18704 : STD_LOGIC; 
  signal b_dcvskye_0_CLKINV_18703 : STD_LOGIC; 
  signal b_dcvskye_0_CEINV_18702 : STD_LOGIC; 
  signal b_dcvskye_2_DXMUX_18800 : STD_LOGIC; 
  signal b_dcvskye_2_XORF_18798 : STD_LOGIC; 
  signal b_dcvskye_2_CYINIT_18797 : STD_LOGIC; 
  signal b_dcvskye_2_DYMUX_18781 : STD_LOGIC; 
  signal b_dcvskye_2_XORG_18779 : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_2_Q : STD_LOGIC; 
  signal b_dcvskye_2_CYSELF_18777 : STD_LOGIC; 
  signal b_dcvskye_2_CYMUXFAST_18776 : STD_LOGIC; 
  signal b_dcvskye_2_CYAND_18775 : STD_LOGIC; 
  signal b_dcvskye_2_FASTCARRY_18774 : STD_LOGIC; 
  signal b_dcvskye_2_CYMUXG2_18773 : STD_LOGIC; 
  signal b_dcvskye_2_CYMUXF2_18772 : STD_LOGIC; 
  signal b_dcvskye_2_LOGIC_ZERO_18771 : STD_LOGIC; 
  signal b_dcvskye_2_CYSELG_18762 : STD_LOGIC; 
  signal b_dcvskye_2_SRINV_18760 : STD_LOGIC; 
  signal b_dcvskye_2_CLKINV_18759 : STD_LOGIC; 
  signal b_dcvskye_2_CEINV_18758 : STD_LOGIC; 
  signal b_dcvskye_4_DXMUX_18858 : STD_LOGIC; 
  signal b_dcvskye_4_XORF_18856 : STD_LOGIC; 
  signal b_dcvskye_4_CYINIT_18855 : STD_LOGIC; 
  signal b_dcvskye_4_DYMUX_18839 : STD_LOGIC; 
  signal b_dcvskye_4_XORG_18837 : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_4_Q : STD_LOGIC; 
  signal b_dcvskye_4_CYSELF_18835 : STD_LOGIC; 
  signal b_dcvskye_4_CYMUXFAST_18834 : STD_LOGIC; 
  signal b_dcvskye_4_CYAND_18833 : STD_LOGIC; 
  signal b_dcvskye_4_FASTCARRY_18832 : STD_LOGIC; 
  signal b_dcvskye_4_CYMUXG2_18831 : STD_LOGIC; 
  signal b_dcvskye_4_CYMUXF2_18830 : STD_LOGIC; 
  signal b_dcvskye_4_LOGIC_ZERO_18829 : STD_LOGIC; 
  signal b_dcvskye_4_CYSELG_18820 : STD_LOGIC; 
  signal b_dcvskye_4_SRINV_18818 : STD_LOGIC; 
  signal b_dcvskye_4_CLKINV_18817 : STD_LOGIC; 
  signal b_dcvskye_4_CEINV_18816 : STD_LOGIC; 
  signal b_dcvskye_6_DXMUX_18916 : STD_LOGIC; 
  signal b_dcvskye_6_XORF_18914 : STD_LOGIC; 
  signal b_dcvskye_6_CYINIT_18913 : STD_LOGIC; 
  signal b_dcvskye_6_DYMUX_18897 : STD_LOGIC; 
  signal b_dcvskye_6_XORG_18895 : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_6_Q : STD_LOGIC; 
  signal b_dcvskye_6_CYSELF_18893 : STD_LOGIC; 
  signal b_dcvskye_6_CYMUXFAST_18892 : STD_LOGIC; 
  signal b_dcvskye_6_CYAND_18891 : STD_LOGIC; 
  signal b_dcvskye_6_FASTCARRY_18890 : STD_LOGIC; 
  signal b_dcvskye_6_CYMUXG2_18889 : STD_LOGIC; 
  signal b_dcvskye_6_CYMUXF2_18888 : STD_LOGIC; 
  signal b_dcvskye_6_LOGIC_ZERO_18887 : STD_LOGIC; 
  signal b_dcvskye_6_CYSELG_18878 : STD_LOGIC; 
  signal b_dcvskye_6_SRINV_18876 : STD_LOGIC; 
  signal b_dcvskye_6_CLKINV_18875 : STD_LOGIC; 
  signal b_dcvskye_6_CEINV_18874 : STD_LOGIC; 
  signal b_dcvskye_8_DXMUX_18967 : STD_LOGIC; 
  signal b_dcvskye_8_XORF_18965 : STD_LOGIC; 
  signal b_dcvskye_8_LOGIC_ZERO_18964 : STD_LOGIC; 
  signal b_dcvskye_8_CYINIT_18963 : STD_LOGIC; 
  signal b_dcvskye_8_CYSELF_18954 : STD_LOGIC; 
  signal b_dcvskye_8_DYMUX_18946 : STD_LOGIC; 
  signal b_dcvskye_8_XORG_18944 : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_8_Q : STD_LOGIC; 
  signal b_dcvskye_8_SRINV_18933 : STD_LOGIC; 
  signal b_dcvskye_8_CLKINV_18932 : STD_LOGIC; 
  signal b_dcvskye_8_CEINV_18931 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_CYINIT_19003 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_CY0F_19002 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_CYSELF_18994 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_BXINV_18992 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_CYMUXG_18991 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_0_Q : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_CY0G_18989 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_CYSELG_18981 : STD_LOGIC; 
  signal b_add0003_add0000_2_XORF_19041 : STD_LOGIC; 
  signal b_add0003_add0000_2_CYINIT_19040 : STD_LOGIC; 
  signal b_add0003_add0000_2_CY0F_19039 : STD_LOGIC; 
  signal b_add0003_add0000_2_XORG_19029 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_2_Q : STD_LOGIC; 
  signal b_add0003_add0000_2_CYSELF_19027 : STD_LOGIC; 
  signal b_add0003_add0000_2_CYMUXFAST_19026 : STD_LOGIC; 
  signal b_add0003_add0000_2_CYAND_19025 : STD_LOGIC; 
  signal b_add0003_add0000_2_FASTCARRY_19024 : STD_LOGIC; 
  signal b_add0003_add0000_2_CYMUXG2_19023 : STD_LOGIC; 
  signal b_add0003_add0000_2_CYMUXF2_19022 : STD_LOGIC; 
  signal b_add0003_add0000_2_CY0G_19021 : STD_LOGIC; 
  signal b_add0003_add0000_2_CYSELG_19013 : STD_LOGIC; 
  signal b_add0003_add0000_4_XORF_19080 : STD_LOGIC; 
  signal b_add0003_add0000_4_CYINIT_19079 : STD_LOGIC; 
  signal b_add0003_add0000_4_CY0F_19078 : STD_LOGIC; 
  signal b_add0003_add0000_4_XORG_19068 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_4_Q : STD_LOGIC; 
  signal b_add0003_add0000_4_CYSELF_19066 : STD_LOGIC; 
  signal b_add0003_add0000_4_CYMUXFAST_19065 : STD_LOGIC; 
  signal b_add0003_add0000_4_CYAND_19064 : STD_LOGIC; 
  signal b_add0003_add0000_4_FASTCARRY_19063 : STD_LOGIC; 
  signal b_add0003_add0000_4_CYMUXG2_19062 : STD_LOGIC; 
  signal b_add0003_add0000_4_CYMUXF2_19061 : STD_LOGIC; 
  signal b_add0003_add0000_4_CY0G_19060 : STD_LOGIC; 
  signal b_add0003_add0000_4_CYSELG_19052 : STD_LOGIC; 
  signal b_add0003_add0000_6_XORF_19119 : STD_LOGIC; 
  signal b_add0003_add0000_6_CYINIT_19118 : STD_LOGIC; 
  signal b_add0003_add0000_6_CY0F_19117 : STD_LOGIC; 
  signal b_add0003_add0000_6_XORG_19107 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_6_Q : STD_LOGIC; 
  signal b_add0003_add0000_6_CYSELF_19105 : STD_LOGIC; 
  signal b_add0003_add0000_6_CYMUXFAST_19104 : STD_LOGIC; 
  signal b_add0003_add0000_6_CYAND_19103 : STD_LOGIC; 
  signal b_add0003_add0000_6_FASTCARRY_19102 : STD_LOGIC; 
  signal b_add0003_add0000_6_CYMUXG2_19101 : STD_LOGIC; 
  signal b_add0003_add0000_6_CYMUXF2_19100 : STD_LOGIC; 
  signal b_add0003_add0000_6_CY0G_19099 : STD_LOGIC; 
  signal b_add0003_add0000_6_CYSELG_19091 : STD_LOGIC; 
  signal b_add0003_add0000_8_XORF_19150 : STD_LOGIC; 
  signal b_add0003_add0000_8_CYINIT_19149 : STD_LOGIC; 
  signal b_add0003_add0000_8_CY0F_19148 : STD_LOGIC; 
  signal b_add0003_add0000_8_CYSELF_19140 : STD_LOGIC; 
  signal b_add0003_add0000_8_XORG_19137 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_8_Q : STD_LOGIC; 
  signal b_dcvmona_0_DXMUX_19202 : STD_LOGIC; 
  signal b_dcvmona_0_XORF_19200 : STD_LOGIC; 
  signal b_dcvmona_0_LOGIC_ONE_19199 : STD_LOGIC; 
  signal b_dcvmona_0_CYINIT_19198 : STD_LOGIC; 
  signal b_dcvmona_0_CYSELF_19189 : STD_LOGIC; 
  signal b_dcvmona_0_F : STD_LOGIC; 
  signal b_dcvmona_0_BXINV_19187 : STD_LOGIC; 
  signal b_dcvmona_0_DYMUX_19179 : STD_LOGIC; 
  signal b_dcvmona_0_XORG_19177 : STD_LOGIC; 
  signal b_dcvmona_0_CYMUXG_19176 : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_0_Q : STD_LOGIC; 
  signal b_dcvmona_0_LOGIC_ZERO_19174 : STD_LOGIC; 
  signal b_dcvmona_0_CYSELG_19165 : STD_LOGIC; 
  signal b_dcvmona_0_SRINV_19163 : STD_LOGIC; 
  signal b_dcvmona_0_CLKINV_19162 : STD_LOGIC; 
  signal b_dcvmona_0_CEINV_19161 : STD_LOGIC; 
  signal b_dcvmona_2_FFY_RST : STD_LOGIC; 
  signal b_dcvmona_2_FFX_RST : STD_LOGIC; 
  signal b_dcvmona_2_DXMUX_19261 : STD_LOGIC; 
  signal b_dcvmona_2_XORF_19259 : STD_LOGIC; 
  signal b_dcvmona_2_CYINIT_19258 : STD_LOGIC; 
  signal b_dcvmona_2_DYMUX_19241 : STD_LOGIC; 
  signal b_dcvmona_2_XORG_19239 : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_2_Q : STD_LOGIC; 
  signal b_dcvmona_2_CYSELF_19237 : STD_LOGIC; 
  signal b_dcvmona_2_CYMUXFAST_19236 : STD_LOGIC; 
  signal b_dcvmona_2_CYAND_19235 : STD_LOGIC; 
  signal b_dcvmona_2_FASTCARRY_19234 : STD_LOGIC; 
  signal b_dcvmona_2_CYMUXG2_19233 : STD_LOGIC; 
  signal b_dcvmona_2_CYMUXF2_19232 : STD_LOGIC; 
  signal b_dcvmona_2_LOGIC_ZERO_19231 : STD_LOGIC; 
  signal b_dcvmona_2_CYSELG_19222 : STD_LOGIC; 
  signal b_dcvmona_2_SRINV_19220 : STD_LOGIC; 
  signal b_dcvmona_2_CLKINV_19219 : STD_LOGIC; 
  signal b_dcvmona_2_CEINV_19218 : STD_LOGIC; 
  signal b_dcvmona_4_DXMUX_19321 : STD_LOGIC; 
  signal b_dcvmona_4_XORF_19319 : STD_LOGIC; 
  signal b_dcvmona_4_CYINIT_19318 : STD_LOGIC; 
  signal b_dcvmona_4_DYMUX_19301 : STD_LOGIC; 
  signal b_dcvmona_4_XORG_19299 : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_4_Q : STD_LOGIC; 
  signal b_dcvmona_4_CYSELF_19297 : STD_LOGIC; 
  signal b_dcvmona_4_CYMUXFAST_19296 : STD_LOGIC; 
  signal b_dcvmona_4_CYAND_19295 : STD_LOGIC; 
  signal b_dcvmona_4_FASTCARRY_19294 : STD_LOGIC; 
  signal b_dcvmona_4_CYMUXG2_19293 : STD_LOGIC; 
  signal b_dcvmona_4_CYMUXF2_19292 : STD_LOGIC; 
  signal b_dcvmona_4_LOGIC_ZERO_19291 : STD_LOGIC; 
  signal b_dcvmona_4_CYSELG_19282 : STD_LOGIC; 
  signal b_dcvmona_4_SRINV_19280 : STD_LOGIC; 
  signal b_dcvmona_4_CLKINV_19279 : STD_LOGIC; 
  signal b_dcvmona_4_CEINV_19278 : STD_LOGIC; 
  signal b_dcvmona_6_DXMUX_19381 : STD_LOGIC; 
  signal b_dcvmona_6_XORF_19379 : STD_LOGIC; 
  signal b_dcvmona_6_CYINIT_19378 : STD_LOGIC; 
  signal b_dcvmona_6_DYMUX_19361 : STD_LOGIC; 
  signal b_dcvmona_6_XORG_19359 : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_6_Q : STD_LOGIC; 
  signal b_dcvmona_6_CYSELF_19357 : STD_LOGIC; 
  signal b_dcvmona_6_CYMUXFAST_19356 : STD_LOGIC; 
  signal b_dcvmona_6_CYAND_19355 : STD_LOGIC; 
  signal b_dcvmona_6_FASTCARRY_19354 : STD_LOGIC; 
  signal b_dcvmona_6_CYMUXG2_19353 : STD_LOGIC; 
  signal b_dcvmona_6_CYMUXF2_19352 : STD_LOGIC; 
  signal b_dcvmona_6_LOGIC_ZERO_19351 : STD_LOGIC; 
  signal b_dcvmona_6_CYSELG_19342 : STD_LOGIC; 
  signal b_dcvmona_6_SRINV_19340 : STD_LOGIC; 
  signal b_dcvmona_6_CLKINV_19339 : STD_LOGIC; 
  signal b_dcvmona_6_CEINV_19338 : STD_LOGIC; 
  signal b_dcvmona_8_DXMUX_19434 : STD_LOGIC; 
  signal b_dcvmona_8_XORF_19432 : STD_LOGIC; 
  signal b_dcvmona_8_LOGIC_ZERO_19431 : STD_LOGIC; 
  signal b_dcvmona_8_CYINIT_19430 : STD_LOGIC; 
  signal b_dcvmona_8_CYSELF_19421 : STD_LOGIC; 
  signal b_dcvmona_8_DYMUX_19412 : STD_LOGIC; 
  signal b_dcvmona_8_XORG_19410 : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_8_Q : STD_LOGIC; 
  signal b_dcvmona_8_SRINV_19399 : STD_LOGIC; 
  signal b_dcvmona_8_CLKINV_19398 : STD_LOGIC; 
  signal b_dcvmona_8_CEINV_19397 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_CYINIT_19471 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_CY0F_19470 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_CYSELF_19462 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_BXINV_19460 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_CYMUXG_19459 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_0_Q : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_CY0G_19457 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_CYSELG_19449 : STD_LOGIC; 
  signal b_add0000_add0000_2_XORF_19509 : STD_LOGIC; 
  signal b_add0000_add0000_2_CYINIT_19508 : STD_LOGIC; 
  signal b_add0000_add0000_2_CY0F_19507 : STD_LOGIC; 
  signal b_add0000_add0000_2_XORG_19497 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_2_Q : STD_LOGIC; 
  signal b_add0000_add0000_2_CYSELF_19495 : STD_LOGIC; 
  signal b_add0000_add0000_2_CYMUXFAST_19494 : STD_LOGIC; 
  signal b_add0000_add0000_2_CYAND_19493 : STD_LOGIC; 
  signal b_add0000_add0000_2_FASTCARRY_19492 : STD_LOGIC; 
  signal b_add0000_add0000_2_CYMUXG2_19491 : STD_LOGIC; 
  signal b_add0000_add0000_2_CYMUXF2_19490 : STD_LOGIC; 
  signal b_add0000_add0000_2_CY0G_19489 : STD_LOGIC; 
  signal b_add0000_add0000_2_CYSELG_19481 : STD_LOGIC; 
  signal b_add0000_add0000_4_XORF_19548 : STD_LOGIC; 
  signal b_add0000_add0000_4_CYINIT_19547 : STD_LOGIC; 
  signal b_add0000_add0000_4_CY0F_19546 : STD_LOGIC; 
  signal b_add0000_add0000_4_XORG_19536 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_4_Q : STD_LOGIC; 
  signal b_add0000_add0000_4_CYSELF_19534 : STD_LOGIC; 
  signal b_add0000_add0000_4_CYMUXFAST_19533 : STD_LOGIC; 
  signal b_add0000_add0000_4_CYAND_19532 : STD_LOGIC; 
  signal b_add0000_add0000_4_FASTCARRY_19531 : STD_LOGIC; 
  signal b_add0000_add0000_4_CYMUXG2_19530 : STD_LOGIC; 
  signal b_add0000_add0000_4_CYMUXF2_19529 : STD_LOGIC; 
  signal b_add0000_add0000_4_CY0G_19528 : STD_LOGIC; 
  signal b_add0000_add0000_4_CYSELG_19520 : STD_LOGIC; 
  signal b_add0000_add0000_6_XORF_19587 : STD_LOGIC; 
  signal b_add0000_add0000_6_CYINIT_19586 : STD_LOGIC; 
  signal b_add0000_add0000_6_CY0F_19585 : STD_LOGIC; 
  signal b_add0000_add0000_6_XORG_19575 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_6_Q : STD_LOGIC; 
  signal b_add0000_add0000_6_CYSELF_19573 : STD_LOGIC; 
  signal b_add0000_add0000_6_CYMUXFAST_19572 : STD_LOGIC; 
  signal b_add0000_add0000_6_CYAND_19571 : STD_LOGIC; 
  signal b_add0000_add0000_6_FASTCARRY_19570 : STD_LOGIC; 
  signal b_add0000_add0000_6_CYMUXG2_19569 : STD_LOGIC; 
  signal b_add0000_add0000_6_CYMUXF2_19568 : STD_LOGIC; 
  signal b_add0000_add0000_6_CY0G_19567 : STD_LOGIC; 
  signal b_add0000_add0000_6_CYSELG_19559 : STD_LOGIC; 
  signal b_add0000_add0000_8_XORF_19618 : STD_LOGIC; 
  signal b_add0000_add0000_8_CYINIT_19617 : STD_LOGIC; 
  signal b_add0000_add0000_8_CY0F_19616 : STD_LOGIC; 
  signal b_add0000_add0000_8_CYSELF_19608 : STD_LOGIC; 
  signal b_add0000_add0000_8_XORG_19605 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_8_Q : STD_LOGIC; 
  signal romMona_addr14_0_XORF_19654 : STD_LOGIC; 
  signal romMona_addr14_0_CYINIT_19653 : STD_LOGIC; 
  signal romMona_addr14_0_CY0F_19652 : STD_LOGIC; 
  signal romMona_addr14_0_CYSELF_19644 : STD_LOGIC; 
  signal romMona_addr14_0_BXINV_19642 : STD_LOGIC; 
  signal romMona_addr14_0_XORG_19640 : STD_LOGIC; 
  signal romMona_addr14_0_CYMUXG_19639 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_0_Q : STD_LOGIC; 
  signal romMona_addr14_0_CY0G_19637 : STD_LOGIC; 
  signal romMona_addr14_0_CYSELG_19629 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_XORF_19693 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYINIT_19692 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CY0F_19691 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_XORG_19681 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYSELF_19679 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYMUXFAST_19678 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYAND_19677 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_FASTCARRY_19676 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYMUXG2_19675 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYMUXF2_19674 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CY0G_19673 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYSELG_19665 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_XORF_19732 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYINIT_19731 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CY0F_19730 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_XORG_19721 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYSELF_19719 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYMUXFAST_19718 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYAND_19717 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_FASTCARRY_19716 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYMUXG2_19715 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYMUXF2_19714 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CY0G_19713 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYSELG_19707 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_XORF_19773 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYINIT_19772 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CY0F_19771 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_XORG_19762 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYSELF_19760 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYMUXFAST_19759 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYAND_19758 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_FASTCARRY_19757 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYMUXG2_19756 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYMUXF2_19755 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CY0G_19754 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYSELG_19746 : STD_LOGIC; 
  signal vga_sprite_xpixMona_8_XORF_19804 : STD_LOGIC; 
  signal vga_sprite_xpixMona_8_CYINIT_19803 : STD_LOGIC; 
  signal vga_sprite_xpixMona_8_CY0F_19802 : STD_LOGIC; 
  signal vga_sprite_xpixMona_8_CYSELF_19796 : STD_LOGIC; 
  signal vga_sprite_xpixMona_8_XORG_19793 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_8_Q : STD_LOGIC; 
  signal b_creyv_0_DXMUX_19856 : STD_LOGIC; 
  signal b_creyv_0_XORF_19854 : STD_LOGIC; 
  signal b_creyv_0_CYINIT_19853 : STD_LOGIC; 
  signal b_creyv_0_CY0F_19852 : STD_LOGIC; 
  signal b_creyv_0_CYSELF_19844 : STD_LOGIC; 
  signal b_creyv_0_BXINV_19842 : STD_LOGIC; 
  signal b_creyv_0_DYMUX_19834 : STD_LOGIC; 
  signal b_creyv_0_XORG_19832 : STD_LOGIC; 
  signal b_creyv_0_CYMUXG_19831 : STD_LOGIC; 
  signal b_Maccum_creyv_cy_0_Q : STD_LOGIC; 
  signal b_creyv_0_CY0G_19829 : STD_LOGIC; 
  signal b_creyv_0_CYSELG_19821 : STD_LOGIC; 
  signal b_creyv_0_SRINV_19819 : STD_LOGIC; 
  signal b_creyv_0_CLKINV_19818 : STD_LOGIC; 
  signal b_creyv_0_CEINV_19817 : STD_LOGIC; 
  signal b_creyv_2_DXMUX_19917 : STD_LOGIC; 
  signal b_creyv_2_XORF_19915 : STD_LOGIC; 
  signal b_creyv_2_CYINIT_19914 : STD_LOGIC; 
  signal b_creyv_2_CY0F_19913 : STD_LOGIC; 
  signal b_creyv_2_DYMUX_19897 : STD_LOGIC; 
  signal b_creyv_2_XORG_19895 : STD_LOGIC; 
  signal b_Maccum_creyv_cy_2_Q : STD_LOGIC; 
  signal b_creyv_2_CYSELF_19893 : STD_LOGIC; 
  signal b_creyv_2_CYMUXFAST_19892 : STD_LOGIC; 
  signal b_creyv_2_CYAND_19891 : STD_LOGIC; 
  signal b_creyv_2_FASTCARRY_19890 : STD_LOGIC; 
  signal b_creyv_2_CYMUXG2_19889 : STD_LOGIC; 
  signal b_creyv_2_CYMUXF2_19888 : STD_LOGIC; 
  signal b_creyv_2_CY0G_19887 : STD_LOGIC; 
  signal b_creyv_2_CYSELG_19879 : STD_LOGIC; 
  signal b_creyv_2_SRINV_19877 : STD_LOGIC; 
  signal b_creyv_2_CLKINV_19876 : STD_LOGIC; 
  signal b_creyv_2_CEINV_19875 : STD_LOGIC; 
  signal b_creyv_4_DXMUX_19978 : STD_LOGIC; 
  signal b_creyv_4_XORF_19976 : STD_LOGIC; 
  signal b_creyv_4_CYINIT_19975 : STD_LOGIC; 
  signal b_creyv_4_CY0F_19974 : STD_LOGIC; 
  signal b_creyv_4_DYMUX_19958 : STD_LOGIC; 
  signal b_creyv_4_XORG_19956 : STD_LOGIC; 
  signal b_Maccum_creyv_cy_4_Q : STD_LOGIC; 
  signal b_creyv_4_CYSELF_19954 : STD_LOGIC; 
  signal b_creyv_4_CYMUXFAST_19953 : STD_LOGIC; 
  signal b_creyv_4_CYAND_19952 : STD_LOGIC; 
  signal b_creyv_4_FASTCARRY_19951 : STD_LOGIC; 
  signal b_creyv_4_CYMUXG2_19950 : STD_LOGIC; 
  signal b_creyv_4_CYMUXF2_19949 : STD_LOGIC; 
  signal b_creyv_4_CY0G_19948 : STD_LOGIC; 
  signal b_creyv_4_CYSELG_19940 : STD_LOGIC; 
  signal b_creyv_4_SRINV_19938 : STD_LOGIC; 
  signal b_creyv_4_CLKINV_19937 : STD_LOGIC; 
  signal b_creyv_4_CEINV_19936 : STD_LOGIC; 
  signal b_creyv_6_DXMUX_20038 : STD_LOGIC; 
  signal b_creyv_6_XORF_20036 : STD_LOGIC; 
  signal b_creyv_6_CYINIT_20035 : STD_LOGIC; 
  signal b_creyv_6_CY0F_20034 : STD_LOGIC; 
  signal b_creyv_6_DYMUX_20018 : STD_LOGIC; 
  signal b_creyv_6_XORG_20016 : STD_LOGIC; 
  signal b_Maccum_creyv_cy_6_Q : STD_LOGIC; 
  signal b_creyv_6_CYSELF_20014 : STD_LOGIC; 
  signal b_creyv_6_CYMUXFAST_20013 : STD_LOGIC; 
  signal b_creyv_6_CYAND_20012 : STD_LOGIC; 
  signal b_creyv_6_FASTCARRY_20011 : STD_LOGIC; 
  signal b_creyv_6_CYMUXG2_20010 : STD_LOGIC; 
  signal b_creyv_6_CYMUXF2_20009 : STD_LOGIC; 
  signal b_creyv_6_CY0G_20008 : STD_LOGIC; 
  signal b_creyv_6_CYSELG_20000 : STD_LOGIC; 
  signal b_creyv_6_SRINV_19998 : STD_LOGIC; 
  signal b_creyv_6_CLKINV_19997 : STD_LOGIC; 
  signal b_creyv_6_CEINV_19996 : STD_LOGIC; 
  signal b_creyv_8_DXMUX_20090 : STD_LOGIC; 
  signal b_creyv_8_XORF_20088 : STD_LOGIC; 
  signal b_creyv_8_CYINIT_20087 : STD_LOGIC; 
  signal b_creyv_8_CY0F_20086 : STD_LOGIC; 
  signal b_creyv_8_CYSELF_20078 : STD_LOGIC; 
  signal b_creyv_8_DYMUX_20069 : STD_LOGIC; 
  signal b_creyv_8_XORG_20067 : STD_LOGIC; 
  signal b_Maccum_creyv_cy_8_Q : STD_LOGIC; 
  signal b_Maccum_creyv_lut_9_1_20064 : STD_LOGIC; 
  signal b_creyv_8_SRINV_20057 : STD_LOGIC; 
  signal b_creyv_8_CLKINV_20056 : STD_LOGIC; 
  signal b_creyv_8_CEINV_20055 : STD_LOGIC; 
  signal mclk_INBUF : STD_LOGIC; 
  signal blue_0_O : STD_LOGIC; 
  signal blue_1_O : STD_LOGIC; 
  signal sw_0_INBUF : STD_LOGIC; 
  signal sw_1_INBUF : STD_LOGIC; 
  signal sw_2_INBUF : STD_LOGIC; 
  signal sw_3_INBUF : STD_LOGIC; 
  signal sw_4_INBUF : STD_LOGIC; 
  signal sw_5_INBUF : STD_LOGIC; 
  signal sw_6_INBUF : STD_LOGIC; 
  signal sw_7_INBUF : STD_LOGIC; 
  signal hsync_O : STD_LOGIC; 
  signal vsync_O : STD_LOGIC; 
  signal btn_0_INBUF : STD_LOGIC; 
  signal btn_1_INBUF : STD_LOGIC; 
  signal btn_2_INBUF : STD_LOGIC; 
  signal btn_3_INBUF : STD_LOGIC; 
  signal red_0_O : STD_LOGIC; 
  signal red_1_O : STD_LOGIC; 
  signal red_2_O : STD_LOGIC; 
  signal green_0_O : STD_LOGIC; 
  signal green_1_O : STD_LOGIC; 
  signal green_2_O : STD_LOGIC; 
  signal U1_q_17_BUFG_S_INVNOT : STD_LOGIC; 
  signal U1_q_17_BUFG_I0_INV : STD_LOGIC; 
  signal U2_vcs_0_FFX_RSTAND_6801 : STD_LOGIC; 
  signal b_calc_FFY_RSTAND_8247 : STD_LOGIC; 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal GND : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal U1_q : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal romRey_addr14 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal romMona_addr14 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal romSkye_addr14 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U2_vcs : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_add0002_add0000 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal b_add0004_add0000 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal b_add0003_add0000 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal b_add0000_add0000 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal b_add0005_add0000 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal U2_Result : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U2_HCS : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_add0001_add0000 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal b_cskyev : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Madd_skyespriteon_addsub0000_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal b_cmonav : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_monaspriteon_addsub0000 : STD_LOGIC_VECTOR ( 6 downto 4 ); 
  signal vga_sprite_Madd_monaspriteon_addsub0000_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal b_creyv : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Madd_reyspriteon_addsub0000_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal vga_sprite_reyspriteon_addsub0000 : STD_LOGIC_VECTOR ( 6 downto 4 ); 
  signal vga_sprite_skyespriteon_addsub0000 : STD_LOGIC_VECTOR ( 6 downto 4 ); 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal b_rreyv : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_ypixMona_sub0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_ypixRey : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_rmonav : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_drvmona : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_ypixMona : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_rom_addr21_addsub0000 : STD_LOGIC_VECTOR ( 13 downto 6 ); 
  signal vga_sprite_rom_addr21_addsub0001 : STD_LOGIC_VECTOR ( 13 downto 5 ); 
  signal vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal b_drvrey : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_rskyev : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_ypixSkye : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_dcvrey : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_xpixRey : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_rom_addr2_addsub0001 : STD_LOGIC_VECTOR ( 13 downto 5 ); 
  signal vga_sprite_rom_addr20_addsub0000 : STD_LOGIC_VECTOR ( 13 downto 6 ); 
  signal b_dcvskye : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_xpixSkye : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_rom_addr2_addsub0000 : STD_LOGIC_VECTOR ( 13 downto 6 ); 
  signal vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal b_drvskye : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_rom_addr20_addsub0001 : STD_LOGIC_VECTOR ( 13 downto 5 ); 
  signal vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal b_dcvmona : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_xpixMona : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_skyespriteon_addsub0001 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_Madd_skyespriteon_addsub0001_lut : STD_LOGIC_VECTOR ( 9 downto 7 ); 
  signal vga_sprite_xpixMona_sub0000 : STD_LOGIC_VECTOR ( 8 downto 4 ); 
  signal vga_sprite_skyespriteon_addsub0003 : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal vga_sprite_monaspriteon_addsub0001 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_Madd_monaspriteon_addsub0001_lut : STD_LOGIC_VECTOR ( 9 downto 7 ); 
  signal vga_sprite_Madd_reyspriteon_addsub0001_lut : STD_LOGIC_VECTOR ( 9 downto 7 ); 
  signal vga_sprite_reyspriteon_addsub0001 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_monaspriteon_addsub0003 : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal MRey : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal MMona : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal MSkye : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal vga_sprite_reyspriteon_addsub0003 : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal vga_sprite_Madd_reyspriteon_addsub0002_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal vga_sprite_Msub_ypixRey_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_Madd_add0005_add0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal b_Maccum_rmonav_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_Madd_drvrey_not0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Msub_ypixSkye_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal b_Madd_dcvrey_not0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal U2_Mcount_vcs_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal b_Madd_add0002_add0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal b_Maccum_cskyev_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Madd_monaspriteon_addsub0002_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Msub_ypixMona_sub0000_lut : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal vga_sprite_Msub_xpixSkye_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal b_Maccum_rskyev_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U2_Mcount_HCS_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal U1_Mcount_q_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal b_Madd_add0004_add0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal b_Maccum_cmonav_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_Maccum_rreyv_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal b_Madd_add0001_add0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Msub_xpixRey_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_Madd_drvskye_not0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal b_Madd_drvmona_not0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal vga_sprite_Msub_ypixMona_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Madd_skyespriteon_addsub0002_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal b_Madd_dcvskye_not0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal b_Madd_add0003_add0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal b_Madd_dcvmona_not0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal b_Madd_add0000_add0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal b_Maccum_creyv_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Msub_xpixMona_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
begin
  mclk_BUFGP_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X2Y11"
    )
    port map (
      I0 => mclk_BUFGP_BUFG_I0_INV,
      I1 => GND,
      S => mclk_BUFGP_BUFG_S_INVNOT,
      O => mclk_BUFGP
    );
  mclk_BUFGP_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X2Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => mclk_BUFGP_BUFG_S_INVNOT
    );
  mclk_BUFGP_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X2Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_INBUF,
      O => mclk_BUFGP_BUFG_I0_INV
    );
  U1_q_0_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y0"
    )
    port map (
      I0 => U1_q_0_BUFG_I0_INV,
      I1 => GND,
      S => U1_q_0_BUFG_S_INVNOT,
      O => U1_q(0)
    );
  U1_q_0_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U1_q_0_BUFG_S_INVNOT
    );
  U1_q_0_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01,
      O => U1_q_0_BUFG_I0_INV
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(13),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000015501555555555555554000000000000000110000000000000",
      INIT_01 => X"0000000004154000000000000000150000155505555555550000000010000000",
      INIT_02 => X"5401555555550000000001450454000000000000000000001550016555555500",
      INIT_03 => X"0000000000501555015555555550040140504000154000000000000000000015",
      INIT_04 => X"40001101000000000000000554155555550555A5540400404040000154000000",
      INIT_05 => X"55A9540000414000004011500000000000001550055555500555A95400005100",
      INIT_06 => X"0500000555555555954000150050000500001500000000000015400015555405",
      INIT_07 => X"0054000000000000001555555555555400040000100004105100000000000000",
      INIT_08 => X"0000040000000000550000000000000015555555555554000000041400041000",
      INIT_09 => X"5555555550000000000400000000000140000001000000155555555555540000",
      INIT_0A => X"0000000000155555555565500000000000010000400001540000010000000555",
      INIT_0B => X"4140140001050001000000101555540155694000000000000140004000011500",
      INIT_0C => X"0000555550500000015440051500015000005505595501556940000500000400",
      INIT_0D => X"5541554155AA6400015555555554001559540014000055000055415555555555",
      INIT_0E => X"0000450014000015416941556A9400055555555555555AAA5400004000550000",
      INIT_0F => X"5556AAAAFFFAA950555540000000054169555056900015555555555A6AAAAA95",
      INIT_10 => X"555640005A555555AAAAABFFFEAA9555554000000001556A9550565000559555",
      INIT_11 => X"00400001551AA55555400169555556AAAAABFFFFEA9555554000400001555AAA",
      INIT_12 => X"FFFFFEA5554000000055415416955595400165555556AAAAABFFFFFEA5554140",
      INIT_13 => X"A55555555556AAAFFFFEA55540000000555540055555550005A555555596AAAA",
      INIT_14 => X"0555AA941500169555555555555AABFFFEA95540000001555400155A95150005",
      INIT_15 => X"554154000695545556AAA559001695555555555556AABFFAA955504000055540",
      INIT_16 => X"96A5AAAAAAAAAA5541550016A5555545AAA559001A55555555559556AAAFAAAA",
      INIT_17 => X"54005955555AAAAAAAAAAAAAAAAA5541154056A56A55415A5555005A55555AAA",
      INIT_18 => X"6A956AA5000555000159555556AAAAAAAAAFFAAAAA554001505A956AA5005555",
      INIT_19 => X"EAAAA95550005555555A955555540101695695956AAAAAAAFFEAAAAA55500154",
      INIT_1A => X"55556AAAAAAABFEAAAA955500015555515545555550001695555556AAAAAAAFF",
      INIT_1B => X"0550015406A540005555555AAAAFFEAAA955500015005505501555555405A555",
      INIT_1C => X"50005515555550010005540695550005555555AAAAFFAAA95540001500555550",
      INIT_1D => X"5555556AAAAA5410005555555550000055941154054001555555555AABAAA955",
      INIT_1E => X"595555550155555400015AAAAA54100055545555550001556415555500015555",
      INIT_1F => X"555555400155552AA5551004555500000055AAAA551000155555555540055565",
      INIT_20 => X"6AA50000000015550550000015552AA54500050555000005556AAA4140000015",
      INIT_21 => X"0105555000155501565000000005540140000015552A55050005400055555501",
      INIT_22 => X"55695565955554054555500001965AAA55500000015500000000595469555550",
      INIT_23 => X"00000004015405555555655555541555555004005656AE55A400000005000001",
      INIT_24 => X"0555AA5AAA56A800005400055401595555655555555555565415555596AA56B8",
      INIT_25 => X"5555555556FAA5104569AAAA55540000555015A501555015655555555556A695",
      INIT_26 => X"555515555554655555555556FFE9550556AAAA55500000555515A50155501466",
      INIT_27 => X"AA5A5000000055401556955554699555555556BFBA56A96BFAAA555000004155",
      INIT_28 => X"6AEBE9AAA6FFFAA95A90000000150014159515556A955555555AABBA95A9ABEA",
      INIT_29 => X"0019A9555555556AFAF96A5BFFFAA95680000000000154155405556A95555555",
      INIT_2A => X"000010005000000019A5555555AA9ABAA9556AFFFAA956400000000001540140",
      INIT_2B => X"6ABFFEA95A400000005400000000005565555555A655AAA955AAFFFAA9564000",
      INIT_2C => X"555540550559555AABFEA96A4000000055000000000055555555555555556955",
      INIT_2D => X"000050015565555555555500155556AAFAA9AA55400055550000001000556555",
      INIT_2E => X"F9554055540100000000015555555555555500005555AAAAAAB9554000540500",
      INIT_2F => X"506515555AAAAAF95500555000000000000056555555555555005555556AAAAA",
      INIT_30 => X"1595555555555555A9155556AAAAF85500550000000000000056955555555555",
      INIT_31 => X"000000000000000595555555555556A5555555AAAAA454005400000000000000",
      INIT_32 => X"05AAA95000000000000000000000019555555555555AA5015105AAA9A4100000",
      INIT_33 => X"05554005A9555455AAA95000000000000000000001519555500511515AA94555",
      INIT_34 => X"0000015195555506A6550055555556AAA9554000000000000000000551955550",
      INIT_35 => X"000005010000000000015565555541AA9951000555A6AAA55540000000000000",
      INIT_36 => X"00155AAAAAA4000001555550000000000155555555515A9A55400556A6AAA550",
      INIT_37 => X"9555555515555001555AAAAA9400001556555400000000015555555554055955",
      INIT_38 => X"5555000005406A9555555555555555555AAAAA9500005AAA555500000000015A",
      INIT_39 => X"AA4555555555055555000016505AE55555555556AAA5555A95AA5540015AA955",
      INIT_3A => X"555555AA955555AA055555555500155550015A945A455555555556AAA9955955",
      INIT_3B => X"AAA55001555555555405AA955555A9015554000100155555556A955401555555",
      INIT_3C => X"55555415555696AAAA90015555555555556A9555556901555400004005555555",
      INIT_3D => X"55555554001555555555555556AAAAAA40015555555555456A55555568005555",
      INIT_3E => X"555555555515AA5555556400055155559556555AAAAAA500005555555555556A",
      INIT_3F => X"AAAAAAA9000001555555555555AA555555900001505555AAAAAAAAAAAA900001",
      LOC => "RAMB16_X0Y6",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q,
      DOA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q,
      DOB(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(13),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"A800008002AAA8800A80000000AA002A82AA00200820000028880000A00AAAA8",
      INIT_01 => X"8000A802A2822AA800000002AAA080AAAA8000A0AA000AA0A8000022002802AA",
      INIT_02 => X"82A8AA0002A0A8AA82AAA820A202A800000002AAA0AAAAAA800AA89A0002A0A0",
      INIT_03 => X"AAAAA0AAAA0A8AA0A82A02AAA80AA2A82A0A2A2880280000002AAAA0AAAAAA8A",
      INIT_04 => X"202888A8A0AA00AA02A8AAA00282AA0000A2AA5A82A2AA2A2AA0002802002800",
      INIT_05 => X"AA5682AAAA282A00222A880AAA802A02AAA8800AA002A00AA2AA56A2AAAA88A2",
      INIT_06 => X"A0AAAAA0028002AA68282A08AA080020A8AA80AA002000AAA8802AAA802A82A2",
      INIT_07 => X"AA2A0000AAAA02AAAA800002A0AAAAA2A0A22AAA88002088082AAA00002AAA02",
      INIT_08 => X"000A80A00A2A02A2008A00AAAA0A0002802AAAAAA802A2A2AA2AA28000008A00",
      INIT_09 => X"AAAAAAAA0A22A0000282A0AAAAA002A82AA2AAA8AA0002802AAAAAA80002A2A0",
      INIT_0A => X"AAAAA8002A800AA000AA9A8AA00000020AA8822A282AA802AAAAA8AA0000A00A",
      INIT_0B => X"282A82A008A0A8A8AA00028A80AAA2A8AA96A8000AAA082AA822AA2AA2A880AA",
      INIT_0C => X"A2AA0A000A0AAAAA28022A0080A0A80A000200A0A6A0A8AA962A00A0AAAAA2AA",
      INIT_0D => X"0828AA2802559A2AA82AAAAA8002AA82A6020A82AAAA0028022828AA8000AAA8",
      INIT_0E => X"A8AA20AA82AA008028962802956002A0AAAAAA80000027FDA2888A2AAA002802",
      INIT_0F => X"AAA95FFF55DD568A00002AAAA800A02896828A2948828AAAAAAAAAA59577FF68",
      INIT_10 => X"A029A00A25AAAAAA555FFD57F7FD6000002800A000A800956A8A29800A2A6AAA",
      INIT_11 => X"0A2AAAA800855AAAAAA0A896AAAAA9555FFD7FFD7D68080020022800A8002555",
      INIT_12 => X"5FD557D8002AA00AAA002802896AAA6A02A89AAAAAA955557D7FF557D0022820",
      INIT_13 => X"5AAAAAAAAAA957F55557FA0002A02A8A00002AA2AAAA8882A25AAAAAAA69555F",
      INIT_14 => X"A00A5562888A896AAAAAAAAAAAA57D5557F68022A82A082802AA82A568888AA2",
      INIT_15 => X"A82802A0A968020009555826AA896AAAA02AAAAAA95FD55FFE800A2AAA22A82A",
      INIT_16 => X"695A555FFFFFFDAA2800A889582AAA225558A6AAA5AAAAAAAAAA6AA957F5FFFD",
      INIT_17 => X"02AA26AAAAA55F5555D5FFFFFFF5AA28802A095A95AA28A5AAA8AA25AAAAA555",
      INIT_18 => X"95609758AAA280AAA8A6AAAAA95FFD7FFFF55FFFF5822AA80AA56A9558AA0AA0",
      INIT_19 => X"7FFFF6000AAA00AAA025600002A2A8A896A96A6A9FFFFFFF557FFFF5800A2802",
      INIT_1A => X"00AA955555FFD57FFFF60008AA82000082822A8AA0AAAA96AAAAAA95557FFF55",
      INIT_1B => X"220AA8A281582AAA2AAAAAA555F557FFF60008AA82AA00A00A8A800002A25A00",
      INIT_1C => X"08022A8000000828A8A2A2A16800A0A0AAAAAA555F55FFF60028028AAA000008",
      INIT_1D => X"A0000A97FFFD828802280002800A2A8A0A620802A02AA8002AAAAAA5FDFFF600",
      INIT_1E => X"06AAA000A8000002AAA8A5FFFD82800228020AA000A808AA9A800AA0AA880002",
      INIT_1F => X"AA0A002AA800A8955AA08AA20880AAA2AA027FFD00800080002AA28028002898",
      INIT_20 => X"97D8AAA000008A80A00AA02A82A8955A20A2A0A0A0AA02802ABFFD282000AA8A",
      INIT_21 => X"A8AAA20AAA822A08090AA00000AA82A82800AA8AA895A8A0A2A00A00AAAAA8A0",
      INIT_22 => X"0096A81A6AAA02A222A20AAA0A49255F800800002800A2A80AAA26A216A8280A",
      INIT_23 => X"0002AA228802A0AAAA281AAAAA028282820AA2AAA1A97782F8000008A082AA28",
      INIT_24 => X"A00A55A7FD0BD4000002AAA2A2A8A680281AAAAA800AAAA98280002A49FF01DE",
      INIT_25 => X"AA802AAAA95FD88A20B67FFD0A280000000A8A58A8AA0AA81AAA8A820AA9F960",
      INIT_26 => X"00A082A8002A9AAAA0AAAAA9757E00A0ABFFFD0028000002208A58A82A0AAA99",
      INIT_27 => X"FD25A00000AA282A8009680A2A966AAAAAAAA9D5DD89569D5FFD2A20000028A8",
      INIT_28 => X"977D765F595D5FFE05400000A280AA828A608028956AAAAAAAA7FDDF6AD67D7F",
      INIT_29 => X"AAA656AAAA02AA975F569FA57D5FFE0960000282AAA80280A2A028956AAAA0AA",
      INIT_2A => X"02028AAA0AAAAAA8A65AAAA0025565DFF62ABF555FFE0980000A82AA2802A82A",
      INIT_2B => X"97D557F62500A8000A02A2AAAAAAAA2A9AAA800A59AA7DFE007F555FFE0B0000",
      INIT_2C => X"00AA2A20A02402A5FD57F6BD2AAA00AA00AAA8AAAAA2AAAAAA802A82A02A9E02",
      INIT_2D => X"A00A0808AA9AAA00AA8000828000097F5FF67D802A800000AAA80A8A8AAA9AAA",
      INIT_2E => X"54A8220002A8A00002A808AAAAA802AA8000AAAA000257FFFDDEAA2AAA02A0AA",
      INIT_2F => X"0A98800025FFFFD4A8A2280A2AA0002A800229AAA802200000AA00000097FFFF",
      INIT_30 => X"826AAA00AAAA0002748000097FFF56288228A00AA020280000296AAA0020AA00",
      INIT_31 => X"000000A8000008226AAA02AAAA8809F800000257FFFA228202800280A0200000",
      INIT_32 => X"A257FC8AA00000000002A800002AAA6AAA00AA802825F8A808A257FE528800A8",
      INIT_33 => X"02222AA2540002025FFC0AA000002A0002A80000A80A6AAA88A0880827F42000",
      INIT_34 => X"0000280A6AAA80815980AA000000A15FF400200000AAA802A80000A00A6AAA8A",
      INIT_35 => X"8002A0A8AA8080000008009AAAAA2A57660880A00A595FF80020000AAAAA82A8",
      INIT_36 => X"828025555FD2A800280A000A800000000880AAAAAA88256580202009595FF00A",
      INIT_37 => X"6AAAAAA08AAA0AA800A5555FEA80028AA9AA82A0000002882AAAAAAA82AAA6A2",
      INIT_38 => X"0A808000202A17EAAAAAA800AA00000025555F68800A2555AA80A800000A8825",
      INIT_39 => X"55208002AAAAA00AAAA000898A275AAAAAAA00297FD000A56A558A2AA8A556A8",
      INIT_3A => X"80000A7F402AAA55A0A80000008A82AA0A0825622F2AAAAAAA802955F64026AA",
      INIT_3B => X"5FDAA802AAAAAA8002A275402AAA56A82A02AAA8AA802A00029F60AA8AAAAAAA",
      INIT_3C => X"0000828002A9695FF54A00AAAAAAA0000295402AAA94280A82AAAA2AA002AAAA",
      INIT_3D => X"A02AAAAA02800AAA00800AAAA9557FF52000AAAAAAA0002095800AAA960A02AA",
      INIT_3E => X"8AAAAA80008255A022A89002A008AAA06AA9AAA5557FF88002AAAAAAA0000095",
      INIT_3F => X"FFFFFFF4AA0000A2AAAA00002A55A028026800A80A000055555557FFFF4A8000",
      LOC => "RAMB16_X0Y8",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q,
      DOA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q,
      DOB(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(13),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"540000400155546AA56AAAAAAAFFAABFE9550010041000001664000050055554",
      INIT_01 => X"40005401596B95540000000155506A55556AAA5AFFAAAFFA5400001120140155",
      INIT_02 => X"E956FFAAABFA54554155569A59A9540000000155505555556AA556CFAAABFA50",
      INIT_03 => X"5555505555A56FFA56BFABFFFEA5595695A595146A940000001555505555556F",
      INIT_04 => X"90146656505500550154555AA96BFFAAAA5BFF0FE959559595D00016A9001400",
      INIT_05 => X"FF03E95555969500119566A55540150155546AA55AABFAA55BFF03F95555E651",
      INIT_06 => X"5A55555AABEAABFF3E94152E55A4001A54556A5500100055546A95556ABFE95B",
      INIT_07 => X"55BD000055550155556AAAABFAFFFFF95059155564001864A615550000155501",
      INIT_08 => X"0005485005150151AA450055550500016ABFFFFFFEABF9515515596800086500",
      INIT_09 => X"FFFFFFFFA51150000149505555500156955155565500016ABFFFFFFEAAA95150",
      INIT_0A => X"55555400156AAFFAAAFFCFE55000000105564115941556A95555565500005AAF",
      INIT_0B => X"96956950065A5456550001656AFFF956FFC3D400055504155691559551566A55",
      INIT_0C => X"5155AFAAA5A5555516A9950A6A5056A50001AA5AF3FA56FFC395005A55555955",
      INIT_0D => X"AE96FF96AB00CD1556BFFFFFEAA9556BF3A905695555AA1401BE96FFEAAAFFFE",
      INIT_0E => X"54559A556955006A96C396ABC038015AFFFFFFEAAAAAB154F944459555AA1401",
      INIT_0F => X"FFFC0555AAE403E5AAAA955554005A96C3EBE5BC24416FFFFFFFFFF0C011553E",
      INIT_10 => X"FABCD005B0FFFFFF000556ABF9543AAAAA9400500056AAC03FE5BCE005BF3FFF",
      INIT_11 => X"05955556AA600FFFFFD056C3FFFFFC000556BFFE943EAEAA9001940056AAB000",
      INIT_12 => X"AFEAA94EAA95500555AA96A96C3FFF3F8156CFFFFFFC000016BFFAA94AAB9690",
      INIT_13 => X"0FFFFFFFFFFC015AAAA95FAA81501545AAAA955BFFFFEE415B0FFFFFFF3C0005",
      INIT_14 => X"5AAF00396E456C3FFFFFFFFFFFF016AAA953EA91541506BEA9556BF03E6E455B",
      INIT_15 => X"FE96A9505C3EA9AAAC000EB3556C3FFFFABFFFFFFC056AA557EAA595551BFE95",
      INIT_16 => X"3C0F0005555554FF96AA546C0EBFFF9B000EF35570FFFFFFFFFF3FFC015A5554",
      INIT_17 => X"A955B3FFFFF00500004055555550FF966A95AC0FC0FF96F0FFFE55B0FFFFF000",
      INIT_18 => X"C03AC10E555BEA5556F3FFFFFC055415555AA55550EB9556A5F03FC00E55AFFA",
      INIT_19 => X"955553AAA555AAFFFAB03AAAABF95656C3FC3F3FC5555555AA955550EAA516A9",
      INIT_1A => X"AAFFC00000556A955553AAA4556BAAAA6BE9BFEFFA5557C3FFFFFFC0001555AA",
      INIT_1B => X"1BA556F9480E9555BFFFFFF0005AA95553AAA4556B55AA5AA56FEAAAA95B0FAA",
      INIT_1C => X"A401BF6AAAAAA416545BF9583EAA505AFFFFFF0005AA5553AA94016F55AAAAA4",
      INIT_1D => X"FAAAAFC15554E96401BEAAABEAA51545AF3926A95A9556AABFFFFFF0565553AA",
      INIT_1E => X"A3FFFAAA56AAAAA95556F05554E96001BEA9AFFAAA5406FFCD6AAFFA5546AAAB",
      INIT_1F => X"FFAFAA9556AAFE400FFA6559AEEA555155AB1554AA60006AAABFFBEA940ABECE",
      INIT_20 => X"C14E555000006FEA5AA550156BFE400F9A515A5AFA55014ABFD554969000556F",
      INIT_21 => X"565FFBA5556BBF06ACA55000005FE9569400556FFE40FE5A515A8500FFFFFE52",
      INIT_22 => X"AAC3FE8F3FFFA95B9BFBA555072CB005EAA4000016AA51540555B3F983FEBEA5",
      INIT_23 => X"0001551946A95AFFFFBE8FFFFFA96BEBEBA55955F8FC19EB5C0000045A415516",
      INIT_24 => X"5AAF00F154AD400000A9555BF956F3EABE8FFFFFEAAFFFFCE96AAABF2C55A865",
      INIT_25 => X"FFEABFFFFCA54E659AD31554AFBC0000AAA56F0E56FFA57E8FFFEFEBAFFC5C3A",
      INIT_26 => X"AAFA6BFEAABDCFFFFAFFFFFCBA97AA5AFD5554AAB40000ABBA6F0E56BFA57DCC",
      INIT_27 => X"54B0F0000055BE956AAC3EAFBDC33FFFFFFFFC6A64EC03C6A554BFB0000096FE",
      INIT_28 => X"C19693050CAEA557A0200000516A55696F3A6ABEC03FFFFFFFF156653F431695",
      INIT_29 => X"557303FFFFABFFC1A5A3C5F2BEA557AC100001415556A96AF95ABEC03FFFFAFF",
      INIT_2A => X"01016555A5555554730FFFFAAB00306553BFD5AAA557ACC00005415516A95695",
      INIT_2B => X"C16AA953B080540005A95155555555BFCFFFEAAF0CFF1457AA15AAA557AD8000",
      INIT_2C => X"AAFF95BA5AB2ABF056A953D495550055AA5554555551FFFFFFEABFEBFABFC7AB",
      INIT_2D => X"5005A406FFCFFFAAFFEAAA416AAAAC15A55314EA9540AAAA5554056545FFCFFF",
      INIT_2E => X"A2FE91AAA9565000015406FFFFFEABFFEAAA5555AAAB01555467FF9555A95A55",
      INIT_2F => X"A5CE6AAAB05555E2FE51BEA5155000154001BCFFFEABBAAAAA55AAAAAAC15555",
      INIT_30 => X"6B3FFFAAFFFFAAAB126AAAAC1555A1BE41BE50055010140000BC3FFFAABAFFAA",
      INIT_31 => X"000000540000041B3FFFABFFFFEEAC5EAAAAAB01555DB941A940014050100000",
      INIT_32 => X"5B0156E550000000000154000015573FFFAAFFEABEB05E56A65B015709640054",
      INIT_33 => X"0BBB955B02AAA9AB0556A550000015000154000056A73FFFE45A66A6B1529AAA",
      INIT_34 => X"000016A73FFFEA480CEA55AAAAAAF80552AA9000005554015400005AA73FFFE5",
      INIT_35 => X"40015A56554040000006AACFFFFF970133A6405AAF0C055EAA90000555554154",
      INIT_36 => X"416AB0000549540016AFAAA54000000006EAFFFFFFE6B030EA901AAC0C055AA5",
      INIT_37 => X"3FFFFFFA6FFFA556AAF000057D40016FFCFFE95000000146BFFFFFFFE95FF3FB",
      INIT_38 => X"AFEA40001A95817FFFFFFEAAFFAAAAAAB000053E4005B000FFEA5400000546B0",
      INIT_39 => X"009AEAABFFFF5AAFFF50006CE5B18FFFFFFFAABC154AAAF03F00EF9556F003FE",
      INIT_3A => X"EAAAAF152ABFFF005AFEAAAAAA456BFFA506B039B59FFFFFFFEABC00532AB3FF",
      INIT_3B => X"054FF403FFFFFFEAA95B102ABFFF0356BFA95556556ABFAAABC53AFD47FFFFFF",
      INIT_3C => X"AAAAE96AABFC3C05502502FFFFFFFAAAABC02ABFFFC216AFE95555955AABFFFF",
      INIT_3D => X"FABFFFFD016AAFFFAAEAAFFFFC0015509002FFFFFFFAAA9AC0EAAFFFC105ABFF",
      INIT_3E => X"EFFFFFEAAA6B00FABBFEC8015AA6FFFA3FFCFFF000155E4001FFFFFFFAAAAAC0",
      INIT_3F => X"55555552550002FBFFFFAAAABF00FABEAB340056A5AAAA000000015555254002",
      LOC => "RAMB16_X0Y5",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q,
      DOA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q,
      DOB(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(13),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000015501555555555555554000000000000000110000000000000",
      INIT_01 => X"0000000004154000000000000000150000155505555555550000000010000000",
      INIT_02 => X"5401555555550000000001450454000000000000000000001550016555555500",
      INIT_03 => X"0000000000501555015555555550040140504000154000000000000000000015",
      INIT_04 => X"40001101000000000000000554155555550555A5540400404040000154000000",
      INIT_05 => X"55A9540000414000004011500000000000001550055555500555A95400005100",
      INIT_06 => X"0500000555555555954000150050000500001500000000000015400015555405",
      INIT_07 => X"0054000000000000001555555555555400040000100004105100000000000000",
      INIT_08 => X"0000040000000000550000000000000015555555555554000000041400041000",
      INIT_09 => X"5555555550000000000400000000000140000001000000155555555555540000",
      INIT_0A => X"0000000000155555555565500000000000010000400001540000010000000555",
      INIT_0B => X"4140140001050001000000101555540155694000000000000140004000011500",
      INIT_0C => X"0000555550500000015440051500015000005505595501556940000500000400",
      INIT_0D => X"5541554155AA6400015555555554001559540014000055000055415555555555",
      INIT_0E => X"0000450014000015416941556A9400055555555555555AAA5400004000550000",
      INIT_0F => X"5556AAAAFFFAA950555540000000054169555056900015555555555A6AAAAA95",
      INIT_10 => X"555640005A555555AAAAABFFFEAA9555554000000001556A9550565000559555",
      INIT_11 => X"00400001551AA55555400169555556AAAAABFFFFEA9555554000400001555AAA",
      INIT_12 => X"FFFFFEA5554000000055415416955595400165555556AAAAABFFFFFEA5554140",
      INIT_13 => X"A55555555556AAAFFFFEA55540000000555540055555550005A555555596AAAA",
      INIT_14 => X"0555AA941500169555555555555AABFFFEA95540000001555400155A95150005",
      INIT_15 => X"554154000695545556AAA559001695555555555556AABFFAA955504000055540",
      INIT_16 => X"96A5AAAAAAAAAA5541550016A5555545AAA559001A55555555559556AAAFAAAA",
      INIT_17 => X"54005955555AAAAAAAAAAAAAAAAA5541154056A56A55415A5555005A55555AAA",
      INIT_18 => X"6A956AA5000555000159555556AAAAAAAAAFFAAAAA554001505A956AA5005555",
      INIT_19 => X"EAAAA95550005555555A955555540101695695956AAAAAAAFFEAAAAA55500154",
      INIT_1A => X"55556AAAAAAABFEAAAA955500015555515545555550001695555556AAAAAAAFF",
      INIT_1B => X"0550015406A540005555555AAAAFFEAAA955500015005505501555555405A555",
      INIT_1C => X"50005515555550010005540695550005555555AAAAFFAAA95540001500555550",
      INIT_1D => X"5555556AAAAA5410005555555550000055941154054001555555555AABAAA955",
      INIT_1E => X"595555550155555400015AAAAA54100055545555550001556415555500015555",
      INIT_1F => X"555555400155552AA5551004555500000055AAAA551000155555555540055565",
      INIT_20 => X"6AA50000000015550550000015552AA54500050555000005556AAA4140000015",
      INIT_21 => X"0105555000155501565000000005540140000015552A55050005400055555501",
      INIT_22 => X"55695565955554054555500001965AAA55500000015500000000595469555550",
      INIT_23 => X"00000004015405555555655555541555555004005656AE55A400000005000001",
      INIT_24 => X"0555AA5AAA56A800005400055401595555655555555555565415555596AA56B8",
      INIT_25 => X"5555555556FAA5104569AAAA55540000555015A501555015655555555556A695",
      INIT_26 => X"555515555554655555555556FFE9550556AAAA55500000555515A50155501466",
      INIT_27 => X"AA5A5000000055401556955554699555555556BFBA56A96BFAAA555000004155",
      INIT_28 => X"6AEBE9AAA6FFFAA95A90000000150014159515556A955555555AABBA95A9ABEA",
      INIT_29 => X"0019A9555555556AFAF96A5BFFFAA95680000000000154155405556A95555555",
      INIT_2A => X"000010005000000019A5555555AA9ABAA9556AFFFAA956400000000001540140",
      INIT_2B => X"6ABFFEA95A400000005400000000005565555555A655AAA955AAFFFAA9564000",
      INIT_2C => X"555540550559555AABFEA96A4000000055000000000055555555555555556955",
      INIT_2D => X"000050015565555555555500155556AAFAA9AA55400055550000001000556555",
      INIT_2E => X"F9554055540100000000015555555555555500005555AAAAAAB9554000540500",
      INIT_2F => X"506515555AAAAAF95500555000000000000056555555555555005555556AAAAA",
      INIT_30 => X"1595555555555555A9155556AAAAF85500550000000000000056955555555555",
      INIT_31 => X"000000000000000595555555555556A5555555AAAAA454005400000000000000",
      INIT_32 => X"05AAA95000000000000000000000019555555555555AA5015105AAA9A4100000",
      INIT_33 => X"05554005A9555455AAA95000000000000000000001519555500511515AA94555",
      INIT_34 => X"0000015195555506A6550055555556AAA9554000000000000000000551955550",
      INIT_35 => X"000005010000000000015565555541AA9951000555A6AAA55540000000000000",
      INIT_36 => X"00155AAAAAA4000001555550000000000155555555515A9A55400556A6AAA550",
      INIT_37 => X"9555555515555001555AAAAA9400001556555400000000015555555554055955",
      INIT_38 => X"5555000005406A9555555555555555555AAAAA9500005AAA555500000000015A",
      INIT_39 => X"AA4555555555055555000016505AE55555555556AAA5555A95AA5540015AA955",
      INIT_3A => X"555555AA955555AA055555555500155550015A945A455555555556AAA9955955",
      INIT_3B => X"AAA55001555555555405AA955555A9015554000100155555556A955401555555",
      INIT_3C => X"55555415555696AAAA90015555555555556A9555556901555400004005555555",
      INIT_3D => X"55555554001555555555555556AAAAAA40015555555555456A55555568005555",
      INIT_3E => X"555555555515AA5555556400055155559556555AAAAAA500005555555555556A",
      INIT_3F => X"AAAAAAA9000001555555555555AA555555900001505555AAAAAAAAAAAA900001",
      LOC => "RAMB16_X0Y9",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q,
      DOA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q,
      DOB(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X1Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(13),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"AAAAA9AA9AA6965555555555557FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"ABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA55FFEAAAAAAAAAAAAAAAAAAAA",
      INIT_03 => X"AA9A5BFBFBFFAFABFBAAAAAAAA500005AAAAAAAAAAAAAAAAAAAAAA5BFABEFEBA",
      INIT_04 => X"AAAAAAAAAAAAAAAAAA9BFBBEFEBBABAFEFEAAA5000000006AAAAAAAAAAAAAAAA",
      INIT_05 => X"40000000001006AAAAAAAAAAAAAAAAAAABFBBFFABFABAFFEEAA400000000002A",
      INIT_06 => X"FFFFFAABFEFFE401500000001400AAAAAAAAAAAAAAAAAA9BFBFFFEFBEEABFAAA",
      INIT_07 => X"AAAAAAAAAAABFBAFFFABFEEEFE90000000000014001AAAAAAAAAAAAAAAAA9BFB",
      INIT_08 => X"00550002AAAAAAAAAAAAAAAAABFBFFFEFBFFFBEA40000000000014000AAAAAAA",
      INIT_09 => X"BFA4000000000000554400AAAAAAAAAAAAAAAA9BFBFEEFEABBFFFD0000000000",
      INIT_0A => X"AAABFBFFFFFEABBFA00000000001556A50006AAAAAAAAAAAAAAAABFBFFBEBABF",
      INIT_0B => X"0BAAAAAAAAAAAAAAABFBFFFFFFFFEB80000000001ABFFEE9002AAAAAAAAAAAAA",
      INIT_0C => X"0005ABFFFFFFF906AAAAAAAAAAAAAAABFBFFFFFFFBBF00000000016BFFFFFFA4",
      INIT_0D => X"FFFFFFF8000000001ABFFFFFFFEA42AABAAAAAAAAAAAABFBFFFFFFFFF9000000",
      INIT_0E => X"AAAAAAAAABFBFFFFFFFFF4000000005AFFFFFFFFFE41AABAAAAAAAAAAAABFBFF",
      INIT_0F => X"FFFFFF906AABAAAAAAAAAAABFBFFFFFFFFE0000000016AFFFFFFFFFF90AAEAAA",
      INIT_10 => X"00000005ABFFFFFFFFFFA02AAAABAAAAAAAAABFBFFFFFFFFD0000000056AFFFF",
      INIT_11 => X"ABFBFFFFFBAE8000000005ABFFFFFFFFFFA01AAAAAAAAAAAAAABFBFFFFFFFF80",
      INIT_12 => X"1AFAABAAAAAAEAABFBFFFBEAAB4000000016ABFFFFFFFFFFA017FAAAAABAAAAA",
      INIT_13 => X"BFFFFFFFFFFFE406BFAABAAAAAAAABFBBFEEAEAA000000015AAFFFFFFFFFFFE4",
      INIT_14 => X"AAA900000001AABFFFFFFFFFFFE402BFAAAAAAAAEAABFBBFBAABAA00000001AA",
      INIT_15 => X"AAAAAAABFBEBAAAA5900000001AFFFFFFFFFFFFFE801AFFAAAAAAAAAABFBAFAA",
      INIT_16 => X"FFFFE800AFFFFEBAAAAA6BFAAAAAA96900000001AFFFFFFFFFFFFFF801AEFFAA",
      INIT_17 => X"00016ABFFEAFFFFFFFE800AFFFFFAAAA5A9BF6AAAAA95800000001AAFFFFFFFF",
      INIT_18 => X"F6AAAA9554000000015AAAAAAAFFFFBFE4015FFFBEEAA695ABF6AAAAA5580000",
      INIT_19 => X"5AAFAAA5555557F6A96955540000000555556955BFFAAAA4015AAFFAB955555B",
      INIT_1A => X"01A56FE95A00005AAFFAD5555557F5AAA55554000000055005AF916FE6A95400",
      INIT_1B => X"5000000005AA5447E96FA40904004AAEBE95955557F5A565555400000005A404",
      INIT_1C => X"555457F55555555000000005AAAAAFF96FBAAE68001AAEBAD5955557F5555555",
      INIT_1D => X"AAE8001A955AA5555017F55555555000000005AAAAFFFA6FEEFFA8001AA96AB5",
      INIT_1E => X"01ABFFFFFAAFFFFFF80016855694551417F55595545000000005ABFEABFAAFFE",
      INIT_1F => X"5555555000000001ABFFFFFEAFFFFFF80015455544400007F556A55550000000",
      INIT_20 => X"414000000007F555555550000000016BFFFFFEAFFFFFF80015415440401007F5",
      INIT_21 => X"EAAFFFFFF80000414500000007F56AAAA990000000016AFFFFFAAFFFFFF80015",
      INIT_22 => X"000000005ABFFF96AFFFFFE40000000000000007F5AAAA5640000000006AFFFF",
      INIT_23 => X"0407F555544040000000005ABFFF6AAFFFFFE40000000000000007F595955500",
      INIT_24 => X"A00000000001000107F4555000000000000056BFFF69AFFFFFE0000000000000",
      INIT_25 => X"15ABFE5156AFFF900000000000000047F5554500000000000055ABFF555BFFFF",
      INIT_26 => X"00000000000000556ABE9556BFEA800000000000040007F45404000000000000",
      INIT_27 => X"0000001007F4551551000000000055AA6BA9ABFFFA400000000000001007F015",
      INIT_28 => X"FFFFFA400000000000000007F4505404000000000055A96ABEEFFFFA40000000",
      INIT_29 => X"00000015AA5065555AFA000000000000000007F4550100000000000015AA5ABF",
      INIT_2A => X"07F45554440000000000056A515BFFEBE9000000000000000007F45451140000",
      INIT_2B => X"0000000000000007F55555540000000000055A556AFFBFA80000000000000000",
      INIT_2C => X"55556AAAFE900055556A4000000007F5555554000000000005555556AABEA400",
      INIT_2D => X"54000000000000156AABFFFA4007FFFFFFE000000007F5555114000000000001",
      INIT_2E => X"01000003F5595554000000000000155AABFFE8000A2AAEAFF001000007F55551",
      INIT_2F => X"90000AAAAAAAA000000007F55555540000000000000155AAFFE4000A2AAAAAA0",
      INIT_30 => X"000000000156A940000AAAAAAAA000000003F555555000000000000000156ABF",
      INIT_31 => X"F55501100000000000000000015000000AAABAAAA000000007F5555550000000",
      INIT_32 => X"A7AAA000000007F45001000000000000000000000000000AAAAAAAB000000007",
      INIT_33 => X"00000000000AAF96AAE555000007F55540000000000000000000000000000AAB",
      INIT_34 => X"0000000055500000054000000AAFEFAAA100000007F555544000000000000000",
      INIT_35 => X"550007F45545100000000055540001558000000BFFFFAAA554400003F5555540",
      INIT_36 => X"000FFFFFAFE545440007F5A9550000000000555540015A8000000FFFFFAAE105",
      INIT_37 => X"6A95555AAA4000002FFFFFAAAE54455107F5AA55000000000459555555AA4000",
      INIT_38 => X"00000000000005AAAAA56AAA400000FFFFFFABAE44040007F555510000000005",
      INIT_39 => X"FBEAA4000007F400000001000006AAAAAAAAAA400003FFFFFFEBFA85000007F4",
      INIT_3A => X"AA94000FFFFFFFAFEAB4000007F440000001000016AEAAAAABAA50000BFFFFFF",
      INIT_3B => X"04041AAFFFEEFFEAA9003FFFBFFE5BFABC040007F40000000100001AAFAFAAAA",
      INIT_3C => X"D003F40000000104005BFFFFFFFFFFFA50BFFFFAAA5BFAAA064007F400000000",
      INIT_3D => X"BFFFFFEABFABFFF007F55540000104116AFFFFFFFBFFFA96FFFBFBAAAAF9ABBF",
      INIT_3E => X"FFFFFFFFFBABEFFFFFFFFEBEABFFF007F54000000045116BFFFFFFFFFFEAABFF",
      INIT_3F => X"00000005541AFFFFFFFFFFEFAFBBFFFFFABAFEAFFFF407F40000000045412BFF",
      LOC => "RAMB16_X1Y6",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q,
      DOA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q,
      DOB(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X1Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(13),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"55555655655828AAAAAAAAAAA89FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FDFFFFFFFFFFFF5DF7F75FF57D5755555555555AA7FD1F7DD5777FFF55555555",
      INIT_03 => X"1120A7F55D55F5FD5DFFFFFFF48AAAA23DFFDDDF55555555045544A7FFD757DF",
      INIT_04 => X"DFDF55D5157554501027F5D757DDFDF5757FFD880AAAA021FFFF7F5545555550",
      INIT_05 => X"2AAA0000008823F7FFD7DC555775551447F5D55FD5FDF5577FC2AAAA0008A89F",
      INIT_06 => X"55555FFD57557A280800002AA202FFFFFFFDF77F75514527F555575D77FD5FFF",
      INIT_07 => X"7D55F5555517F5F555FD577757C02A0000000AA2A0AFFFFFFFF5FFF5555567F5",
      INIT_08 => X"AA28AA88FFFFFFD575F55D5557F555575D555D7F002800000AAA8AAA23FFFFFF",
      INIT_09 => X"D5F00000000000AA0A22827FFFFFDFFF7FD55567F557757FDD5554000000000A",
      INIT_0A => X"5157F5555557FDD5C000000000000A8C8AA03FFFFFFD7FF5F75557F555D7DFD5",
      INIT_0B => X"2DFFFFD7FDFFF55D57F5555555557DC00000000283D55772880FFFFFFFFFFFD7",
      INIT_0C => X"00A23D55DFD55EABFFFFD77DFFDDFD57F55555555DD580000000A8BD557D75F2",
      INIT_0D => X"7555555C0000000280DFFFFDFD780BFFDFFF7FFFF7D757F5555555555E000000",
      INIT_0E => X"FFFFF7F757F7557D5555580000000A235FFFFFFFF7AAFFDFFFFFFFF7FFD7F7D5",
      INIT_0F => X"FFFFF5E03FFDFFFFFFFFFFFFF7555555557800000028837FFFFFFFF5CA7F7FFF",
      INIT_10 => X"00008022097FFFFFFFFD881FFFFDFFFFFFFDDFFF575D555540000000208B7FFF",
      INIT_11 => X"FFF575555DF7C0000020AA095FFFFFFFFDC80FFFFFFFFFFFFF7FF755555555C0",
      INIT_12 => X"255FFDFFFFFF7FFFF5555D7FFD8000000A882D57FFFFFFF5C8295FFFFFDFFFFF",
      INIT_13 => X"D555FFFFFF7D4828D5FFDFFFFFFFFFF5D577F7DF8000000820B555FFFFFF7540",
      INIT_14 => X"F7560000002A2FD557FFF7FFD5482815FFFFFFFF7FFFF5D5DFFD55000000080B",
      INIT_15 => X"FFFFF55FF57DFC15A40000002A3555FFFFFFFF55702A355FFFFFFFF57FF5F5FD",
      INIT_16 => X"FFDD700A155557DFFF5597F7FFF556940000002A3577FFFDFFFD5552003755FF",
      INIT_17 => X"00288AD557E5FF7D55700215D555FFDFE46FFFF57554A6000000083F555D5FFF",
      INIT_18 => X"FF55557A0A00000008A00AAA827DF5D57800A555D77F596A07FFF55F58060000",
      INIT_19 => X"07F5FFDAA028ABFD57D68A0000000000A00002AAD5D803F80027F55FD6AAAAA3",
      INIT_1A => X"2A00B74220A80A07F55F4AA0000BFB555A2000000000228AA2F5A8B56832A00A",
      INIT_1B => X"08000000223C822B4227C2A0A00227F7D7CA62000BFA5FDC00800000002202A2",
      INIT_1C => X"A0022BFAA2E20828000000222FEBF5DA87D0078000ADF55F4860000BFBFBA000",
      INIT_1D => X"0F7C028F60A7D0A00A8BFABEF80008000000220BA05550877675300A8FD4BFD0",
      INIT_1E => X"2A0D57FFDC375F5F5C008162894280828BFAA8780200000000222D57B9580756",
      INIT_1F => X"F0AA0200000000280D5DFFD6B77FDFDE008AA28AA22AAAABF23D5A2000000000",
      INIT_20 => X"282AA2AAAA83F088AA20800000000889575FD6375FFD5C0080088A2A228AA3F0",
      INIT_21 => X"60B77FFFD0002A0820AAAAAAA3F2D55556600000000883557F5EB7FFFF520080",
      INIT_22 => X"0000000A22D55D2827F5FF78082AAAAA2AA28A2BF3555589A00000000A8255FF",
      INIT_23 => X"A2A3F0000228000000000A20957F80A7F55F7000008AA2AA8AAAABF27F6800A0",
      INIT_24 => X"C008000A8A88AAA8A3F2000AAA800000000A08157F8237FF7D68000002AAAA8A",
      INIT_25 => X"8A0D5F880ACF5580000002AAAAAAAA23F00020A880000000020A2D7D2A2DD77D",
      INIT_26 => X"AAAA00000000020A8BD7A0A8FFFB20000008A2AAA2AAA3F202A2AA0000000002",
      INIT_27 => X"8AA0AA8A83F200800800000000020A002DF22BF550A00000008AAAAA8A03FA80",
      INIT_28 => X"7FFF5C8020008002AA2A0A03F20A02A280000000020A020FD775FD58A0000020",
      INIT_29 => X"0000008A000A8A8AA2588000000008AA28AA83F200AAAA0000000000820802D5",
      INIT_2A => X"A3F20002220000000000AA808809D5697A00000000028288AAA3F20208820000",
      INIT_2B => X"0000AA0200000A03F00000020000000000A0A080827D9DE2000000200002A202",
      INIT_2C => X"0AAA802B5400022AAA952A00802023F00000020000000000A02AA80800970000",
      INIT_2D => X"020000000000AA8280017F5C0003DD7FFFC2A2080003F0A80882000000000028",
      INIT_2E => X"A882020BF0A6888200000000002A80A00DFF720000BFF7F55AA8A82003F0AA8A",
      INIT_2F => X"000007FFFFFFF020880003F0AE828000000000000AA80A0F5D4000049FFFFFFA",
      INIT_30 => X"0000002AA8080E000007FFFFFFF20080800BF2AA0808000000000000AA8088D5",
      INIT_31 => X"F080A88800000000000000AAA80A00000FFFDFFFFAAA280003F0000008000000",
      INIT_32 => X"09FFFA82AA0003F20AA8A0000000000008000A200000000FFFE3FFDAAA820003",
      INIT_33 => X"00028000000FF50BFF7000AAA803F8022A8000000000A8A00000000000000FFD",
      INIT_34 => X"00000002000AA002A08000000FF575FFF8AAAAAAA3F800022000000000AAA000",
      INIT_35 => X"00AA03F2002088000000020202AA280A0000000D5555FFF0022AA00BF0000020",
      INIT_36 => X"0007F555F5402022AAA3FA5280A0000000022AA02AA8A0000000055555FF58A0",
      INIT_37 => X"802AAAA03F2A8000855555FFF7822008A3FA05A8A000000022A2AA002A0CA000",
      INIT_38 => X"AA2280028002A202000A8EFF0000025D5555FDF722A2AAA3F808088022000002",
      INIT_39 => X"5D6A82002083F0A00000080880280FBC000FFC2000015F55557D5AE0A82883F2",
      INIT_3A => X"FC22002754075535EA902802A3F02A00000828228837FFEABDFC800001D7FF55",
      INIT_3B => X"A28AA3B55577557FF2801740800221529600A0A3F2AA000008AAA282B5F5FFFF",
      INIT_3C => X"682BF2AAA00008A2AA2955555555555C8815400AAA2152AF290883F00020000A",
      INIT_3D => X"97FFD57FDCA9555203F800200008AA808F5555555D555C2855080882BF52A1D5",
      INIT_3E => X"57FD55D55DFD755FFF5557D6A9557803FAAA00020A28880D55557555557F8155",
      INIT_3F => X"000202AA82AB555DDF777575F5DD55FD5FDF56A1555003F2AA0000022A288155",
      LOC => "RAMB16_X1Y4",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q,
      DOA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q,
      DOB(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X1Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(13),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"00000300300FFFFFFFFFFFFFEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"555555555554100001400450000000000000000FFBFCC0100000101500000000",
      INIT_03 => X"CCFFF3F2555555555655555503A5515BD440440000000000F30033F3F555A555",
      INIT_04 => X"44400000C000030FCFF3F255555555595555549001000008445100003000000F",
      INIT_05 => X"801400000050095140000300001000C333F15555555555554574000000004041",
      INIT_06 => X"9965555555955801500000006401550100000000000C30F3F255555555565554",
      INIT_07 => X"0000000000C3F25A5555555955600400000000240035050000001000000033F2",
      INIT_08 => X"05694503555100001000000003F2A695555655558000000004142D100C155410",
      INIT_09 => X"6A580000000000145A5500150500040414000033F2A9565555AA560000000000",
      INIT_0A => X"0C03F29A5A99566A7000000000015AB39400955411000000000003F2A655556A",
      INIT_0B => X"115541004415000003F2AA956AAA9600000000001C11504E4035555440005140",
      INIT_0C => X"0016C0159A95420D5555000005000003F2AA95A6A66940000000058115555508",
      INIT_0D => X"AAAAAA94000000006F055AAAA94F805550440050400003F2AA6AA9AA96000000",
      INIT_0E => X"5055400003F2AAAAAAAA9800000001AC15AAAAAA94C21555550054100003F3AA",
      INIT_0F => X"AAAAA5209555515545500007F2AAAA6AAA9400000001BC55AAAAAAA410159445",
      INIT_10 => X"00000016BC5AAAAAAAA4F00565555514450007F3AAAAA6AAA000000005BC55AA",
      INIT_11 => X"57F2BA95A559400000005ABC156AAAAAA53426A5555551555017F3AAAA966A40",
      INIT_12 => X"2055515555555557F3AA555555C00000005BF00569AAAA95343EA55555555555",
      INIT_13 => X"004556AAAA65381B55555551555557F2AA555544400000016BC0155AAAA96434",
      INIT_14 => X"110300000002F011556AA6AA953813EA555541559557F26A55510000000001FC",
      INIT_15 => X"51555003F2AA53C0F200000006C155555A9AAA550C12D6655555555017F2AA54",
      INIT_16 => X"59554C00CAA669555500C3F2955003C200000006C0555699AAA9550C02C96955",
      INIT_17 => X"0005BF0000315655550C01C9A56955453333F2541002F100000001C00554155A",
      INIT_18 => X"F254000FAD00000005ABFFFFFF1564010801FA9A55550C3FF3F250450EA10000",
      INIT_19 => X"A19A554FFABEBFF15013FFEC00000005A5556A9A155EBC0801B1595563FFFFBF",
      INIT_1A => X"02F5452E6F0005615955BFFAAAAFFC144FFEA800000006A00601D1857ACDA401",
      INIT_1B => X"A400000016C394463E76340C0401516959AF3AA6AFFF1013AEF800000006F404",
      INIT_1C => X"FAA9AFFFFF3FFFB400000016F03C054E760FB4BC00305815BF3AAA5FFC0CFFEA",
      INIT_1D => X"B04001217AF14EFAA56FFFC30FFBA400000016FCFF010EB60314CC041542956A",
      INIT_1E => X"06F056A953C659555000682BAC2DEAA96FFFFF0FAAA000000006F000CC0FB653",
      INIT_1F => X"0FFFFBA000000005B055AA53C6565550006BDBABD9A9555FFFC00FFAA0000000",
      INIT_20 => X"96955555694BFBFFFFBEE000000005BC169553C65AA540006A9AD99595A95BFA",
      INIT_21 => X"3AC659A9580015969A5555A95BFB0000033000000005AC155543C66AA54C0066",
      INIT_22 => X"000000016B0555EAF6516548000055551555595FFC5044ECE000000005AF0555",
      INIT_23 => X"595BFAFBE9A580000000016BC059BEF2905944000045555555955FFF003FAA90",
      INIT_24 => X"30000005555655565BFABFAA5540000000006BC05A69C6956530000004555555",
      INIT_25 => X"5AF054801B3A54D0000001555555599BFAEAAAA540000000005AF05419519665",
      INIT_26 => X"9A6500000000005ABC04E5AA2A8CD0000005515959595BFAAAA9954000000000",
      INIT_27 => X"555555654BFABAAEAA00000000005ABE710EBDE94F80000045555555650BF9AA",
      INIT_28 => X"056A0380000045555515550BF9BAAA6940000000005ABE700001A94F80000015",
      INIT_29 => X"0000005AFF5065015B0F40000001555555554BF9EBABA500000000005AFE5F00",
      INIT_2A => X"5BFABFEAA900000000001ABF915C003D0E00000014055555555BFAAABBA90000",
      INIT_2B => X"000055555500150BFAFAAAA940000000001AAFA5AB10C53D0000005551155501",
      INIT_2C => X"6ABAABFC13D000BEAFC0955541515BFAAFBAB94000000000156AE95AAAC4F400",
      INIT_2D => X"A900000000005156BFFC55534006AAAEAFF15105400BFAFFAAAD000000000015",
      INIT_2E => X"5655150BFAF3AEE900000000000555AFF0554D000F415555555655104BFAFFE7",
      INIT_2F => X"D00000401545505554100BFAF3EBA8000000000001555AF01574000304155555",
      INIT_30 => X"00000015115BF34000010005555101504107FBFFAEA40000000000005455BF00",
      INIT_31 => X"FAEA9A6400000000000000005554000001445555555514000BFAEEAAA4000000",
      INIT_32 => X"E9154152554007F9AAAA9000000000000000000000000005553C415155410007",
      INIT_33 => X"00004000000556E8554AAAAA540BFFEF99400000000000000000000000000145",
      INIT_34 => X"000000005A95500056C0000005599515465555655BFFAAA99000000000550000",
      INIT_35 => X"AA554BFAAAAA64000000015AA54515ABC0000006A6A95546AA955547FEAAAA90",
      INIT_36 => X"0006AAA9557A9A99555BFF0FE950000000016BA65556FFC0000006AAA955465A",
      INIT_37 => X"BFEAAABFC081400076AAA555549AAAA65BFFF0FE5000000005AEAAA9AAF38000",
      INIT_38 => X"55514001000006FFFFFEB3004000016966A555405AA9555BFEAEA54001000006",
      INIT_39 => X"557EF500104BF85400000100000BF0C3FFF003400001695555554F0A54554BF9",
      INIT_3A => X"03E4000543F000C57AC414015BF9A500000604001BC0003FC00390000D515550",
      INIT_3B => X"094C2CC5500000000E40153FABFF1D46C004105BF96500000514401FC4000000",
      INIT_3C => X"A41BF95550000158006C005550001053A4D43FA9AE1D46B01C844BF800000005",
      INIT_3D => X"C155504157BC51500BFEAA4000015D51B0545555415153EB40FBFFEBC058A815",
      INIT_3E => X"5695555541015555A6544412AC50100BFFE5000001591160015555555540F940",
      INIT_3F => X"0000015A942C15559555554505555565000003AC40040BF9540000015A413C15",
      LOC => "RAMB16_X1Y7",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q,
      DOA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q,
      DOB(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X1Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(13),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"555555555555510051005545002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"55555555555555555555555555555555555555515BFD55555555555555555555",
      INIT_03 => X"554517F695555555555555555500000155555555555555555555555BFA556555",
      INIT_04 => X"55555555155554555557F6A55555555555555540000000015555555145555551",
      INIT_05 => X"0000000000000155555554555555555557F66555555555555550000000000015",
      INIT_06 => X"A96955555555500000000000000055555555555555555557F6A6555555555555",
      INIT_07 => X"555555555517F65AA655A55955400000000000000015555555555555555557F6",
      INIT_08 => X"00000001555555555555555557F6AAA555A55555000000000000040005555555",
      INIT_09 => X"5950000000000000000000555555555555555557F6A99A555595580000000000",
      INIT_0A => X"5157F69AAA59655650000000000000040000255555555555555557F6A6555566",
      INIT_0B => X"065555555555555557F6AA996AA9564000000000015555500015555555555555",
      INIT_0C => X"00001555555554015555555555555557F6AAAAAAA55A00000000001555555550",
      INIT_0D => X"AAAAAAA40000000000155555A551015555555555555557F6AAAAAAAA58000000",
      INIT_0E => X"5555555557F6AAAAAAAAA000000000001555A5AA55005555555555555557F6AA",
      INIT_0F => X"66A995401A59555555555557F6AAAAAAAA9000000000005555AAA69540559555",
      INIT_10 => X"000000000055555AA955001AA555555555555BF6AAAAAAAA8000000000005555",
      INIT_11 => X"5BF6AA99A55940000000000015555AA955400AA955555555555BF6AAAA966A80",
      INIT_12 => X"05A555555555555BF6AA55955640000000000055555AA9554016A95555555555",
      INIT_13 => X"00555556AA5550016555555555555BF66655555500000000000055555A995550",
      INIT_14 => X"5555000000000011555555669540016955555555555BF66A5555550000000000",
      INIT_15 => X"55555557F69A545544000000000155555555595550005A55555555555BF6AA55",
      INIT_16 => X"5555540056566955555517F69555555400000000015555555555555400596665",
      INIT_17 => X"000000555401555555540005A65555550007F655555414000000000055555555",
      INIT_18 => X"F65555510400000000000000005555555000055A55A5514007F6555550040000",
      INIT_19 => X"055A5550000007F55554450400000000000000001550015000055A5565005017",
      INIT_1A => X"00000500050000056A9580000007F55555100000000000000055001540100000",
      INIT_1B => X"0000000000150002400500040000056A5980400007F555550000000000000000",
      INIT_1C => X"000007F5515104100000000005454550050005140005596580400007F5555000",
      INIT_1D => X"00540005400550000007F5545400100000000000005540054055140005541560",
      INIT_1E => X"0001555550065555540001400140000007F55454000000000000055400500554",
      INIT_1F => X"501000000000000000555554055555540001000000000007F555540000000000",
      INIT_20 => X"400000000007F0400000400000000000155554065555540000000000000007F0",
      INIT_21 => X"40165555500000000000000007F5555555500000000000555554065555540000",
      INIT_22 => X"0000000000055500065155500000000000000007F55555454000000000001555",
      INIT_23 => X"0007F0400000000000000000055500069055500000000000000007F555540000",
      INIT_24 => X"400000000000000007F004000000000000000005560015955550000000000000",
      INIT_25 => X"00015500000A55400000000000000007F0400000000000000000055500059655",
      INIT_26 => X"0000000000000000005500006A91000000000000000003F00000000000000000",
      INIT_27 => X"0000000007F0000000000000000000000550019550000000000000000007F000",
      INIT_28 => X"556A54000000000000000003F010000000000000000000055555595000000000",
      INIT_29 => X"00000000000000000051000000000000000003F0400100000000000000040155",
      INIT_2A => X"07F0000000000000000000000001554154000000000000000007F00010000000",
      INIT_2B => X"0000000000000007F40000000000000000000000015555540000000000000000",
      INIT_2C => X"000000015400001400550000000003F400000000000000000000000000140000",
      INIT_2D => X"0000000000000000000155550003AAAAAA9000000007F0400000000000000000",
      INIT_2E => X"00000003F4140040000000000000000005555400051555555000000007F04100",
      INIT_2F => X"4000055445555000000007F00500000000000000000000005550000514155550",
      INIT_30 => X"000000000000440000054154555000000003F104040000000000000000000015",
      INIT_31 => X"F0400100000000000000000000000000054555555000000003F0000100000000",
      INIT_32 => X"01515000000003F4000000000000000000000000000000055541515000000003",
      INIT_33 => X"0000000000055501515001000007F50500000000000000000000000000000545",
      INIT_34 => X"000000000000000000400000055555515000000007F400000000000000000000",
      INIT_35 => X"000007F0000000000000000000000000400000055555505000000003F4000000",
      INIT_36 => X"00065555554000000007F5550000000000000000000001400000095555505000",
      INIT_37 => X"0000000015000000155555155500000007F45544000000000000000000040000",
      INIT_38 => X"000000000000000000000055000000555555554500000007F400000000000000",
      INIT_39 => X"554050000007F0000000000000000000000114000001555555455040000003F4",
      INIT_3A => X"00000009400101154010000007F0000000010000000000000100000005415540",
      INIT_3B => X"0004000550444140100015000004014014000007F00000000000000004040000",
      INIT_3C => X"4003F0000000000000015455514455500055000000015005010003F000000000",
      INIT_3D => X"015551555401515003F400000000000000555555415550005400000015500155",
      INIT_3E => X"55555555550145555550555401515003F5400000000000011155555555400140",
      INIT_3F => X"0000000000001155555555550551555540005401511003F00000000000000155",
      LOC => "RAMB16_X1Y8",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q,
      DOA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q,
      DOB(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(13),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFEBFAAABEBAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEA",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFEFEBFEAAABFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFABFAAAFFFFFFFFFFFFFFFFFFFFFFEAFEFFEAAAAAFBEFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFAABBEABFEAAEABFBFFFEEFBFEFFFFFFFFFFFFFFFEFFFFEAAAAEAF",
      INIT_07 => X"EAAABFABAAAAFFFFFFFFFFFFFFEBFFFFFFABEAABEFFFEAAAAABABFFFFFFFFFFF",
      INIT_08 => X"FFFEFBEFEBBEFBBFEABEBAAAAAFFFFFFFFFFFFFFFFFFFFFEABFEABBABAAEAAAB",
      INIT_09 => X"FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFBEAAAAAAFFFFFFFFFFFFFFFFFFFFFFFA",
      INIT_0A => X"FAFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAFFABFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"AAAABEABFFFFFFFFFFEABFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAFEAAFFFFFF",
      INIT_0E => X"FFFFFFFFEFFEAAAAAAAFFFFFFFFFFFEAAABFFFFFFFFFEFFFFFFFFFFABFFFFFFA",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAABEFFFFFFFFFFAAAAFFFFFFFFFFFFFFF",
      INIT_10 => X"AFAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBAAAAAAAAAAFEAAFFFFFFFFFFF",
      INIT_11 => X"FFFBAAAAAAAAFFFFFEBFBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAF",
      INIT_12 => X"FFFFFFFFFFFFFFFFEBAAAAAAAABFFFFFFFFFFAAFBFFFFFFFFBFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFEA9ABFFFFFFFFFFFFEFFFFFFFFAAAAAAAAFBFFFFFFFFFFBAAFFFFFFFFFF",
      INIT_14 => X"AAFAFFFFFFFFFFFFA500016AAAFFFFFEFFFFFFFFFFFFEAAAAAAAAABBFFBFFFFF",
      INIT_15 => X"FFFFFFFFAAEAAAAABFFFEEFAFBFFA5500015BAAA56FFFFFFFFEFFFFFFFAAAAAA",
      INIT_16 => X"AAA5AA51BFFFFFFFFFFFFEAAAAAAAAABFFEAFAFFE555550016AAA9696FFFFFFF",
      INIT_17 => X"FFE555554405AAAA9AAA950BFFFFFFFFEFFFABAAAAEAAEFFFEABFE555540056A",
      INIT_18 => X"AAAAAABAAAEFFFFE5A555544156AAAAAAAA540BFFFFFFBAEFFAEEAAAAAAFBFFF",
      INIT_19 => X"5550BFFFFFFFFFAAAAAAAABFFEBFEA59555540556AAAAAAAA5550BFFFFFFFFFF",
      INIT_1A => X"54555A6AAAAA9555551FFFFFFFFFAAAAAABFFFFFFFA655555554555A9AAAAAA5",
      INIT_1B => X"FAABFAA9555555545556AAAAA694555552FFFFFBBEAAAAAABFFBFFFE99555555",
      INIT_1C => X"FFBAAAAAAAAABAEAABEA6A555555555555AAAA9AA05555547FFEFBEEAAAAAAAB",
      INIT_1D => X"AAAA9555555552FFFFBFAAAAAABFBFEA6AAA5555555555556BA96A955555555B",
      INIT_1E => X"95565555555555AAAA9555555554FFFFFFAAAAAABBFFE9AAEA555A555555555A",
      INIT_1F => X"AAAAAFFE9AAAFAA5555555555555555955555555553FFFFFAAAAAABFFAA66AFA",
      INIT_20 => X"5555540AFFFFAAAAAAAFFA6AAFFAA9555555555541555555555555551FFFFFAA",
      INIT_21 => X"555540555555555555555FBFFFAAAAAAABEAAAAFFAA955555555554155555555",
      INIT_22 => X"AAABFFA9555555555540155555555505551EAAFFAAAAAAAAA6AAAFFEA9555555",
      INIT_23 => X"AAABAAAAAAAAAAAAAAFFA5555555555540055555555405550EAAFFAAAAAAAAAA",
      INIT_24 => X"4025555005555EAAABAAAAAAAAAAAAABFFA6A55555555540545955555405555A",
      INIT_25 => X"A69555555504105005555005551AAFABAAAAAAAAAAAAAAFFAAA5955555550144",
      INIT_26 => X"AAAAAAAAAAFEBAAA5555555504550141400005555AAFFAAAAAEAAAAAAAAABEAA",
      INIT_27 => X"01555ABEABAAAAAAAAAAAAAABAEEAA9555555510555000000001555AABAAAAAA",
      INIT_28 => X"5544551155000005552ABFABAEAAAAABAAAAAABAEAA595555555001545540000",
      INIT_29 => X"AAAFFFAAA95BEAA501554154000101552AFFEAABAAAEAAAAAEAAABEEA9A55555",
      INIT_2A => X"AAAAAABAAAAAAAAAAFEBA6A56AFA9541555555400501556BFFEAAAAABEAAAAAA",
      INIT_2B => X"55400001556AFFBBAAAAAAAABAAEAAAFEFA9A56AAA9440555555400001551EBF",
      INIT_2C => X"996AEA5540155555500001AAAFFFBEAAAAAAAAAAAEAAAFFFE9A96AAA95405555",
      INIT_2D => X"AAAAAAAABBEBFA996BFA55401556554010016AAEFEAEFAAAAAAAAAAAAAAFFFEA",
      INIT_2E => X"6A6AABFEFBAAAAAAAAAABAABEFAAA56BFA95001555550050156AAAFAEEEAAAAA",
      INIT_2F => X"44055550004155AAABABFFFBEAAAAAAAAFEAABFFFBA56BFE9400055554005045",
      INIT_30 => X"AAFFFEA56BFE9550015554000556AABEABAAFFAAAAAAAAABEAABFFABA56BFE94",
      INIT_31 => X"FAEAAAAAAEFFAAAAFFFAA56BFE954001595401555AAABEAAABFFAAAAAAABBFEA",
      INIT_32 => X"55556AAABEAAAFFEEAAAAABFFFBAABFFEEA55AFE954500555515555AAABEABAB",
      INIT_33 => X"5AFFA15115555555556AAAFAAAAAFAEAAAAABFFFEAABFFA9A55AFFA454155540",
      INIT_34 => X"ABFFEAABFFE5955AFFA5555555555555AAA9BAAAEAAAEAAAAAAAFFFAAAFBFA94",
      INIT_35 => X"AAAAAAEBEAAAAAABFFEAAAFFD64556BFE5415555555555AAA96AAAAFFAFAAAAA",
      INIT_36 => X"5569555556AAA5AEAAAAAAAEAAAAAAFEFAAAFF9A5556BFA55556A5555556AAA9",
      INIT_37 => X"EAAA6555AFE555555555555AAAA5ABAAAAEAAEAAAAAAABEAAAFAA9A556AFA555",
      INIT_38 => X"EAAAAAAAAAAAAAEAA95555ABF9569A5555555AAA96FAAAAAEABA9AAAAAAAAAAB",
      INIT_39 => X"ABEA52EAAAAAAEEAAAAAAAAAAAAAEAAA5555ABF95AA69555556AAA96EAAAAAEA",
      INIT_3A => X"6BFE6AA9A55556AFAA47EAAAAAAFEAAAAAAAAAAAAAAAA955556BF96AA6A55955",
      INIT_3B => X"AAAAAAAAA555556FFE6AAA6A655ABEA947FAAAAAABAAAAAAAAABAAAAAAA95555",
      INIT_3C => X"AAAFABAAAAAAAAAAAAAAA59555556ABE6AA6AAA95AFEA506AAAAAFABAAAAAAAA",
      INIT_3D => X"AAA9AABA9006FAAAAF9BAA9AAAAAAAAAA9AA5555556AEEAA96AAAA6BFAA401BA",
      INIT_3E => X"555556ABFFEAAAAAAAAAFA9007EAAAAAABAA9AAAAAAAAAAAA9555555ABFFAA6A",
      INIT_3F => X"5AAAAAAAAAAA96A5556ABFFFFAAAAAAAAFFA545BAAAAAAABAA5AAAAAAAAA6AA5",
      LOC => "RAMB16_X0Y3",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q,
      DOA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q,
      DOB(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(13),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DDFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"5555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD75FFFDFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFD5D7FDEAAD7DA557DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6756F",
      INIT_04 => X"FFFFFFFFFFD5F57DF57FD756F56A2AD555557555FFFFFFFFFFFFFFFFFFFFF5FF",
      INIT_05 => X"555555FDFFEF5555FFFFFFFFFFFDD75FFF7F54757A0BBF5D75D55575FFFD77FF",
      INIT_06 => X"5FFD7FFD555AFDD7FD57FF7FD59F75775D56DFFF7DF7FFFF555675FFFBEFB7F5",
      INIT_07 => X"6AABFDB9ABFF57FFFD75FFFFFD7D555555B9FFFD75557FBEFEDFD57FFFFFFF55",
      INIT_08 => X"7F575D757DD75DD57AFE9AAA007FFFFD5FFFFFFF555555578956EDDFDBF7FFF9",
      INIT_09 => X"FFFFF57DFFFFFDFFFFF5DF7FFF5FFFFDF6AAAAAAFFFFFD57FFFFFFF555FD75DF",
      INIT_0A => X"5F5AFFFFFD57FFFFFFD555FFFFF5FFFFFFFFFFDFFF77F57F2AABAEFFFFFD5FFF",
      INIT_0B => X"FFDFFFFFFFFFFFFFFDFFFFD757FFFFFFFFD5FFD5FFFFF7FFF7FFFDFF7D7FFF55",
      INIT_0C => X"FFFFD57FFFFFFFFFFFFFFFFF555FFFFFF5D57FE857E3FFFFF7FF7FFFFFFFFFFF",
      INIT_0D => X"3EFFD7CBDD5FFFF7FF7FDFFF5FFF57F7FDDD7FD7D757FFD5DFFFEA57C3FF5555",
      INIT_0E => X"75DFF55577D7F57FA2F557755FFFFFFFFFD57D5D7DD57FFD5755FFDFD55F555C",
      INIT_0F => X"FFFFFFFFFF5FF5D57FF5FFDF57F5FF0FFD75FFFFFFFFFEFEF5557DFD5D775DFF",
      INIT_10 => X"F5FF777FFFFFD55557FFFFFFFFFD55D7F55FFFDFF33F8BCFF77FF5FFFFFFD555",
      INIT_11 => X"D55DF507F0FF575557D5D577FD5777D557FFFF7FFFFF77FDDFFF5FD4CF22FFF5",
      INIT_12 => X"7FFFFFF757FD5D5D7DFD03C2FFD575555F555FF5D5DF555F5DFFFFFFFFD5557D",
      INIT_13 => X"FDFFF7023D7FFFDFF7DF7D7777FF5D5FF50FE3F5D5555557FF5DFF5577FFFFF5",
      INIT_14 => X"FB5F7F557FF7FDFFC8AAA8A0037FDFF7FFF7D557F5777FF54FEFFFDD55DDD7F5",
      INIT_15 => X"F5F75FFFDF745FFBD7F567DFFFFD480AAA801E00A8FFFFFFF57557FFFFFFF5DF",
      INIT_16 => X"FF0A00A83FFF5F7FFFFFD7F7F40FFAFD557E5F7778A800AA8AFEC28207DDFFF7",
      INIT_17 => X"77FAAA8822A22EFFA82020A37F55F7F5F555FDFC0F7FF755F7FDFFA2A22AA08B",
      INIT_18 => X"75FCDFDFFF75557FA0AA002280AAFF02A80A2A17FFF55DC755F7744FFFF5F57F",
      INIT_19 => X"000AD5557D57FF757D7FFFD557D770A2AA002A008AFBAAAA0A00A157FFF5757F",
      INIT_1A => X"020000A02820200000A555FFFFFF755DFFD555DD5508AAAA0002002020AAAA80",
      INIT_1B => X"5FFD5002AAAAA00200080A8E0A2200000BDDFFFDD755557FDDDD555422AAAA00",
      INIT_1C => X"7FDFCA555C7FDF7FFD40BCAAAAA8000002AA82228A00000295775D7755F5FFFD",
      INIT_1D => X"A002200000000B7DFFD500517FD5D57F873CAAAAA800000008AAA0A000000001",
      INIT_1E => X"2AA880002000020080000000000255FFF555517FDD55720F7CAAA0A800000002",
      INIT_1F => X"147FF55F203F5FCAAA0000A80000002200000000009FD55D574C1FD55FC8BF5C",
      INIT_20 => X"000002AF5F5554143FF55C80355FD2AA0000AA00280000000000000085FFFD44",
      INIT_21 => X"AAA02A0020000000000005D555540CDFFD7003355FD2AA8000AAA02800800000",
      INIT_22 => X"3F3D55F2AA2202AAA82A8000000000A000A7FF555405FFFF08033557F2AAA002",
      INIT_23 => X"FFFD0440F5F000FF1FD5FAAA8002AAA82AA008000002A000A7FF551507FFFC00",
      INIT_24 => X"2A80000AA00007FFFD100053FB00C31555F80A8002AAA8220222200002A0000F",
      INIT_25 => X"082002AAA8A28A0AA0000AA0008FF5FD1000D1FFF0D70755F30A0002AAA8A822",
      INIT_26 => X"C1FFFF370757DFF0AA82AAA8A200A8282AAAA0000FF55F500075FFF4F747D7FF",
      INIT_27 => X"A8002FD7DD071543FFFFD7D7DD77D02A8AAAA08A000AAAAAAAA80003FDD74101",
      INIT_28 => X"0022008800AAAAA0008FD5FD57551FFDFFDFD3DF7FCA2A8AAA80AA802002AAAA",
      INIT_29 => X"FFF555C000286800A8002802AAA8A8008F557F1D5D07FFFF77D7FD77C20A8AAA",
      INIT_2A => X"FF53555DFFFFFFFFF57DC8080A5AA0200000002AA0A80001577F5D5D57FFFFFF",
      INIT_2B => X"AA2AAAAAAA8F75DDCF557DFFDFF7DFF575C2080AA8822A0020002AAAA800A7D5",
      INIT_2C => X"200B788028AAAAAA8AAAAA28257DD737773DFFFFF75FF55572000AE8002A0AAA",
      INIT_2D => X"FFFFFFFFDD7D5F20895A802A8AA8AA2A8AA8803757F7D10D37CFFFFD7FF5557C",
      INIT_2E => X"80AFFD575D401FFFFFFFDFFD75FF08895E00AA82A800AA0A80803F5F77D4540F",
      INIT_2F => X"22A0000AAA2802003DFD557F54017FFFF57FFD555DC8895602AAA0A202AA0A20",
      INIT_30 => X"FF5557CA8956000AA80002AAA0002017FDFFD5F5057FFFFD7FFD55FD4A895602",
      INIT_31 => X"FFF3350FF755FFFF555F0A0957A02AA8A202A80000A0D7FFFDFF74774FFDD57F",
      INIT_32 => X"00020AA0D7FFF577F77D4FD555DFFD55770A2B57A020AAAAA0800022A8D7FDFD",
      INIT_33 => X"A255C80882800080008AA05FFFFF7DFFD403D5557FFD55FE082A55C20282002A",
      INIT_34 => X"FD557FFD554A02A255C00002AAAAA0000AA2DFFF7FC375510FFF555FFF5D5C22",
      INIT_35 => X"3FFFFF55F7C303FD557FFF5569AA0A95602A0AAAAA08022A828FFFF5575F0003",
      INIT_36 => X"0082AAA808AE8A37FFFFD7C70103FF575FFF5564280095E008280AAAA000AB82",
      INIT_37 => X"73DC800225782080AAAAA002AF8AF5FFFF77340443FFFD7FF75C16C800B5E020",
      INIT_38 => X"7D0143FF75FFFF773E00082D520820AAAAA022FE28537FFF77DD200DFFFFFFFD",
      INIT_39 => X"2978AB7DDFDFF7754370FFFFFFFF7FF080002D5CA0082AAA808AF8237D7FFF7D",
      INIT_3A => X"89F48C060AA800A5E0A17F547FF57500F1FF7FFFFFCFD22000895E80C80AA200",
      INIT_3B => X"FFFFF44D08880A25548C7C808802D7C2215DFF7FCDFCD1C3FFFDFFFCFF700802",
      INIT_3C => X"FFF50DF50003FFCFFFF53A2AA0282296B3D800022A5788A03FDFF5FDFD5143FF",
      INIT_3D => X"00822BDE2AA35FFFFD2DF42037FFFFFFDED08AA0A0027700690000895F02AA1F",
      INIT_3E => X"AAAA883D7D60C0C002BF5E0AA97FFFFF4DFD2130FFFFDF17F62AAAA20955C080",
      INIT_3F => X"A177FFFFF00D280AAA82F5D55073E0EAF558020DFFFFFF05FDA131FF7FF08F4A",
      LOC => "RAMB16_X0Y1",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q,
      DOA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q,
      DOB(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(13),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"A66955AAAAAAA9559556E955AAAAAAAAAAAAAAAAAAAAAAAF95AAAAAAAA595555",
      INIT_01 => X"AAFFBBEFAAAFAAAAAAAAA9AAAAAA6AAA5B96AAAAAAAAAAAAAAAEAAAAAAAAAF6A",
      INIT_02 => X"0151AAAAAAAAAAAABAAAAAAAABAAAAAAAAAAAAAAAA5556FB956AAAAAAAAAAAAA",
      INIT_03 => X"AAAAAA5550293FF000F0155AAAAAAAFAAAAAAA9AAAAAAABAAAAAAAAA66976570",
      INIT_04 => X"56AAAA59AA55B555556A5403253FFF00140100056AAAFAAAAAAAAAAA56AAA5FA",
      INIT_05 => X"05050001A0301055565AA9AAAAB95555654013254FFCC000015000155AF955AA",
      INIT_06 => X"5AA566A5400F00000000004000C51500000355697E959555404365654C30C000",
      INIT_07 => X"3FFC29CCFC0002AA9555A9556940010000CD4000000400C30300017F55559A10",
      INIT_08 => X"55540000000000154F27CFFFFF6AAAA55AA9559954050400FC5730000C00000C",
      INIT_09 => X"AA6AA555A6A561A5AAA5595665595A9827FFFFFFAAAAA556A9A5AA9555555150",
      INIT_0A => X"405FAAAAA556AAAA9A9555966565AA9AA9AA95555566A564FFFCF3AAAAA556AA",
      INIT_0B => X"9556A99556AAAAB695AEAB94449AA6966555655556A666AAA6AAA5555566AF54",
      INIT_0C => X"AA69506AAA9AA6AAA66A6A9A555ABAAAEAE5403F163DAA6A95A5556AAA9AAA69",
      INIT_0D => X"C300143E995BAAA5A90016AA599A5555955526969641AA99A4003F143CA95555",
      INIT_0E => X"119AA54002D54000FF0146655BFEEA8000001515594005585501AA90115AA953",
      INIT_0F => X"5AAAAAA9AA5AA5956AA5A95B655000F00155AAABFFFA9303010169A554515595",
      INIT_10 => X"00006A6AAAAAA5595AAAAAAAAA999556A56AAA144CC0FC30164005FFAAAA9555",
      INIT_11 => X"555550F00F005A5554151546595666955AAAAAAAAAA556A59AAA514330FF0055",
      INIT_12 => X"6BEAAFE5055559455540FC3F0115555556555005159A565A51AAAAAFA9415569",
      INIT_13 => X"B55694FEC06ABF9FFA9AA94555A5595140F03C011405556AAA50005566AAAAA5",
      INIT_14 => X"0C00691426A6A9AA3940007FAC6AAFE5AAA55555A5154100303000100019AAA5",
      INIT_15 => X"A5966AAA0043000C16A57480A2AE39554001C3FA67EBEAFEA40416AAAA440000",
      INIT_16 => X"00E5AA51FEEE996AAAAA940143F00F01594350264AA955500B032DB977EAAAA5",
      INIT_17 => X"568AAA994515B300EEBA950EAAA566A440000643F040045560007CA6AA5515BC",
      INIT_18 => X"1043001000045568EFAA655405BF00EBFEA54096AAA54030001583300006256A",
      INIT_19 => X"000015555556AA100000000040164FBFAAA694006F0CFFFEA5000D56A9545059",
      INIT_1A => X"54001A7ABEBEA400001515AAAAAA00000015555555FBAAAAA694002EAEFBBEE5",
      INIT_1B => X"50015FFEAAAAA9540006AFE3ABE000000099AFF00000000005505457EEAAAAAA",
      INIT_1C => X"6A103F0003001000007FC3AAAAA9540001EFEF9FE00000005564510000000000",
      INIT_1D => X"FAEBD0000000006DA900FF0C01101540B0C3AAAAAA9400002FFD7AE00000000D",
      INIT_1E => X"EAAF9A50000001BAFA900000000056AA94000C0010054EB043AAAFAA5000000B",
      INIT_1F => X"C3000554EFC1503AAAAA500000000169000000000015955A0033C015103BC153",
      INIT_20 => X"00000000565503C3C00553FFC5540EAAA9500000400001000000000015AAAA33",
      INIT_21 => X"0040000060000000000005155503F300014FFCC5540EAAAA5000000001500000",
      INIT_22 => X"C0C6A50EAAAA410040000010000000000024005403F00000FFFCC6940EAAAA51",
      INIT_23 => X"0045F33F000FFF00C1A55EAAAA4100004100180000000000040055C0F00003FF",
      INIT_24 => X"543000000000040041CFFF0C0CFF3CC15A1BFAAA55000001696E100000000010",
      INIT_25 => X"FBEA5010001965950000000000101545CFFF0C000F00F0690CFEE951000106A9",
      INIT_26 => X"3C0000C0F054500FEA80100459A99550000000001015510FFF40000300306440",
      INIT_27 => X"4000101405F0C03C0000000010440FFA45441155AAA555540000001C05003CFC",
      INIT_28 => X"5559AA66A5555540003025050800C00100000C11503AFA454441556A99555555",
      INIT_29 => X"0016553FFE6F3EA556AA9555555A4000305641C500F40000150045543FFE5500",
      INIT_2A => X"450C00140004050005413BFD6F0FE591A6AA6A555A40002D5641000414000015",
      INIT_2B => X"FF9555525AA06A113100100010050005453EFD6FFFD595AABAAA955500002416",
      INIT_2C => X"FD6C0F96506FFFFFE55456FFF56A15D000C00000050005954EFD6F3F96945FFF",
      INIT_2D => X"00000040159550FD6C0F9A506FFFFF955555AFC45505ACF0C030001400055543",
      INIT_2E => X"AFB00555663FC000000011055511FE6C039A556BFA565565556BC061558303F0",
      INIT_2F => X"5406AAA5555555BF810255B743FC000005400555513E6C03D5555AAAA9555555",
      INIT_30 => X"0155543EAC03D5545256A9555556FFD401419940F0000001400155513ABC03D5",
      INIT_31 => X"B58CC0F0045500015550FA6C00E55152BFA955595AFF144451FF030030011540",
      INIT_32 => X"55566FFF04000564C00030155510015554FAAC00E55515AAA955665BFE140141",
      INIT_33 => X"AF0035555A9556AAA9BFFE50000170D003FC155550015553FA6F0025555A5541",
      INIT_34 => X"01155001557EEA9B003555969AAAA555BFFE1000403C500CF0005550015557F9",
      INIT_35 => X"C0001442C03CFC0155400155689B5BC035565AAAAA9A56FFFEB400059154FFFC",
      INIT_36 => X"55BEAAAA5BF3FAC400010075FCFC005451005523AD57C0355A6BFAAAA596FCFA",
      INIT_37 => X"5C03BA55F009A995AAAAA55BF0EA01000040D7F33C0001500157C33E56C03579",
      INIT_38 => X"50FC3C0000000040C255A5F00E5BEFAAAAA56F03E75C00014010FFF000000101",
      INIT_39 => X"FC0E9050000005503C0F00000001440FA995B001BFFBEAAA957F0FA440044040",
      INIT_3A => X"7D57B3F2FAB957F03E855003000540FF0C00004000300EA6A5BC02FF3BFAAEA5",
      INIT_3B => X"00000334FA995A7403F303FFB95B003A4550000036530C3C00014013010E9A55",
      INIT_3C => X"1016F200FFFC00301040CFEAA5697FC38C0BFFFE6F00F947C4000606400C3C00",
      INIT_3D => X"FFFEBC03E15450000AF503FFC0000000034FAAA5A56B00FF28FFFFBC00E456D0",
      INIT_3E => X"AAAA9BC0547F3F3FFBC003855D5000103500FCCF000000C143AAAAA6FC053FFF",
      INIT_3F => X"FC0000000FF0EFEAAABB11400F0C3F3F000F5551000000F140FCCC00000FF13E",
      LOC => "RAMB16_X0Y0",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q,
      DOA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q,
      DOB(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(13),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"AAAAAAAAAAAAAAAAAAAAEAAAAAAAAAAAAAAAAAAAAAAAAAABAAAAAAAAAAAAAAAA",
      INIT_01 => X"AABAAAAAAAAFAAAAAAAAAAAAAAAAAAAAABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_02 => X"5555AAAAAAAAAAAABAAAAAAAAAAAAAAAAAAAAAAAAA96AAABAAAAAAAAAAAAAAAA",
      INIT_03 => X"AAAAAA9A956A55555555569AAAAAAAFAAAAAAAAAAAAAAAAAAAAAAAAAAAA9AA55",
      INIT_04 => X"9AAAAAAAAAAABAAAAAAAA55565555555555555556AAAFAAAAAAAAAAAAAAAAAFA",
      INIT_05 => X"55555555A55555555A6AAAAAAABA9A6AAA5555695555555555555555AAFA66AA",
      INIT_06 => X"AAA96AA955555555555555955555555555545AAABEAAAAAA5555656A95555555",
      INIT_07 => X"55556955555556AAA9AAAAAAA95555555555955555555555555555BEAAAAAA55",
      INIT_08 => X"6A5555555555555555695555556AAAA96AAAAAAA555555554555555555555555",
      INIT_09 => X"AAAAA555AAAAA6AAAAA59A6AAA5AAAA965555555AAAAA96AAAAAAAA555A56555",
      INIT_0A => X"9595AAAAAA5AAAAAAAA555A6AAA6AAAAAAAAAA9A9AA6A9A9555555AAAAA95AAA",
      INIT_0B => X"A5AAAAAAAAAAAAAAAAAEAAA559AAAAAAAA95A5A5AAAAAAAAA6AAA96A596AAAA5",
      INIT_0C => X"AAAA956AAAAAAAAAAAAAAAAAAAAABAAAEAEA95546A56AAAAA6A9696AAA9AAAAA",
      INIT_0D => X"55556956AAAAAAAAAA5556AA6AAA96A6AAA96AAAA656AAAAA955555955AA966A",
      INIT_0E => X"55AAA99556EAA55555569AAAABEAAA9555555959AA9559A99555AAA5655AAAA5",
      INIT_0F => X"AAAAAAAAAAAAAA99AAAAAAAAAAA55555565AAAABBAEAA555555569AA596659AA",
      INIT_10 => X"55556AAAAAAAAAAAAAAAAAAAAAAAA6AAAAAAAAAA955555555A555AFAAAAAAAAA",
      INIT_11 => X"AAAAA5555556AA99696A655AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555556AA",
      INIT_12 => X"ABFEBFEA56AAAA9AAAA5555556AAA9AAAAAAA5556AAA96AAA6ABAAAFAA965AAA",
      INIT_13 => X"BAAAA95455AABFAFFAAFA996AAAA5AAAA555555A69556AAAAAA55566AAAAAAAA",
      INIT_14 => X"5555AA656AAAAAAA5000001555AAAFFABEAAAA5AAA6AA65555555565556AAAAA",
      INIT_15 => X"AAAAAAAA9AA555556AAA5595A6AE50000000655511EFEABEA9556AAAAA9AA555",
      INIT_16 => X"555054007FFEAAAAAAAA959695555556AA95556A90000000055554141BEAAAAA",
      INIT_17 => X"AA9000000000555545554006BAAAAAA995559AA5559559AAA555AD0000000015",
      INIT_18 => X"65A95555555599A945000000001555555550006AAAAA555555AAA556555A6AAA",
      INIT_19 => X"00006AA9AA9AAA6559555555956A95550000000015555555500006AAAAA5656A",
      INIT_1A => X"0000051555555000000A6AAAAAAA6559556A96AAAA5114000000001545555550",
      INIT_1B => X"A555A55400000000000155555150000001AAABF5555555555AA5A9A945400000",
      INIT_1C => X"AA65455555556555559555000000000000555505500000002AA9A55555555555",
      INIT_1D => X"55554000000001AAAA55555555655A9515550000000000001554115000000006",
      INIT_1E => X"4015000000000055554000000000AAAAA5555555655A94159500050000000005",
      INIT_1F => X"555559A94556A550100000000000001400000000002AAAAA5555556A655116A5",
      INIT_20 => X"00000005AAAA55555555A5555AA954000000000000000000000000000AAAAA55",
      INIT_21 => X"000000001000000000000A6AAA5555555695556AA95400000000000000000000",
      INIT_22 => X"555AAA54040000000000000000000000000955A55555955555555AA954000000",
      INIT_23 => X"559A55555555555556AAA4540000000000000400000000000955AA5555555555",
      INIT_24 => X"00100000000009559655555555555556AA615040000000000415000000000009",
      INIT_25 => X"55400000000410400000000000056A9A55559555555555AA5555400000000140",
      INIT_26 => X"5555555555A9A555550000000414000000000000056AA65555A555555555A995",
      INIT_27 => X"0000056A5A56555555555555659955540000000015400000000000055A955555",
      INIT_28 => X"00001501400000000015AA5A5A555556555555A6A55054000000001144000000",
      INIT_29 => X"556AAA5554155550015540000000000015AA955A595955556A559AA955540000",
      INIT_2A => X"9A555569555A5A566A965154155540005151050001000016AA9659596955596A",
      INIT_2B => X"554000000115AA6A56556555665A569A9A54541555400055555500000000096A",
      INIT_2C => X"54155540001555555000005556AA6A65665555555A565AAA9454155540000555",
      INIT_2D => X"555555996AAAA554155540001555554000001555AA5AA55555555569559AAA95",
      INIT_2E => X"05155AAAAA5555555555665AAA5554155540001555010010001555A6AAD55555",
      INIT_2F => X"00005550000000555566AABB955555555A965AAAA65415554000055554000000",
      INIT_30 => X"56AAA5541565400000015000000155695A96EA95555555569556AA9650155540",
      INIT_31 => X"BAD5555555AA5556AAA5541569400000555400000155695AA6FF655555566A95",
      INIT_32 => X"0000155559596AA9E655556AAA6596AA99540569500000155000000555655AA6",
      INIT_33 => X"055A500001000000001555A55566B5E555556AAAA556AAA55405695000010000",
      INIT_34 => X"566AA556AA9541455A50000100000000555465599555A5555555AAA596AAA950",
      INIT_35 => X"55556996E6555556AA9556AA8105015950000400400000555415555AA6AA5555",
      INIT_36 => X"00140004015550595556559A555555A9A655AA55140156500015500000015554",
      INIT_37 => X"A555500055900000000000055550566565956955555566A556A9555400565010",
      INIT_38 => X"A9555555555555A664000056A40545400140155551A5555695A9555555555656",
      INIT_39 => X"559541A955555AA55555555595569A6500005554155140054015554195599595",
      INIT_3A => X"05541554515001569502A555555AA555555555959A9995000015545551501500",
      INIT_3B => X"56559559540000155555555550015A5402A555555AA555555556956566640000",
      INIT_3C => X"656A5A65555555556595655000001055155155540569540155555A5AA9555555",
      INIT_3D => X"555455654002A5555A5A695555555556559500000001555555555515A5500065",
      INIT_3E => X"00000156AA9555555555A54006A595665A9955555555555695000000556A5555",
      INIT_3F => X"5555555555555540001566AAA55555555AA5000A65555556A955555555555654",
      LOC => "RAMB16_X0Y4",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q,
      DOA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q,
      DOB(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram : X_RAMB16_S9_S9
    generic map(
      INIT_A => X"000",
      INIT_B => X"000",
      SRVAL_A => X"000",
      SRVAL_B => X"000",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"922400000000002424242424494924000024244949492424B6B6B6B6B6B6B6B6",
      INIT_01 => X"6D6D6D494949494949496D6D6D929292929292926D6D49496D4949494949496D",
      INIT_02 => X"B6B6B6B6B6B6B6B6B66D49242424240000000000000000496D6D49496D6D6D6D",
      INIT_03 => X"0000002424242424494949240000002424242424B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_04 => X"4949494949496D9292929292929292926D6D49496D49494949496D926D000000",
      INIT_05 => X"92929292492400242424000000000000000000496D6D49494949496D6D6D6D49",
      INIT_06 => X"2424242424494949240000000024242492929292929292929292929292929292",
      INIT_07 => X"4949496D6D6D92929292926D6D6D49494949494949496D922400000000000000",
      INIT_08 => X"242424242400000000000000000000496D6D6D49494949496D6D6D4949494949",
      INIT_09 => X"2424244924240000000000246D6D6D6D6D6D6D6D92929292926D9292926D4924",
      INIT_0A => X"496D6D6D9292926D6D49494924242424496D9249000000000000000024242424",
      INIT_0B => X"2424000000000000000000496D6D6D4949494949494949494949494949494949",
      INIT_0C => X"49242400000000006D6D6D49496D6D6D6D6D6D6D6D6D6D6D4949240024242424",
      INIT_0D => X"6D6D6D4949494924242424496D926D0000000000000000000024242424242424",
      INIT_0E => X"00000000000000496D6D6D6D494949494949494949494924244949494949496D",
      INIT_0F => X"000000006D6D6D6D6D6D6D6D6D6D6D6D6D6D6D49242400240024242424000000",
      INIT_10 => X"24242424240024496D6D24000000000000000000002424242424242424242424",
      INIT_11 => X"000000496D6D6D6D494949494949494949494924494924242424494949494949",
      INIT_12 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D49242400000000002424240000000000000000",
      INIT_13 => X"0024496D6D490000000000000000000000002424242424242424242424000000",
      INIT_14 => X"6D6D6D6D49494924494924242424242424242424242424242424242424242400",
      INIT_15 => X"6D6D6D6D6D6D4949242400000000000024242424000000000000000000002449",
      INIT_16 => X"492400000000000000000000000024242424242424242424240000006D6D6D6D",
      INIT_17 => X"6D4949242424242424242424242424242424242424242424240000000024496D",
      INIT_18 => X"49242400000000000000000024242400000000000000000000002449496D6D6D",
      INIT_19 => X"0000000000000000000000000000000024242424242400004949496D6D6D6D6D",
      INIT_1A => X"24242424242424242424242400000000240000000000000024496D4924000000",
      INIT_1B => X"00000000000000000000000000000000000000000000244949496D6D6D494949",
      INIT_1C => X"0000000000000000000000000000242424242400242449494949492400000000",
      INIT_1D => X"2424242424242424240000000000000000000024494949240000000000000000",
      INIT_1E => X"0000000000000000000000000000000000002449494949494949494924242424",
      INIT_1F => X"0000000000000000000000002424242424242424240000000000000000000000",
      INIT_20 => X"2424240000000000000000000000002449494924000000000000000000000000",
      INIT_21 => X"0000000000000000000000000024244949494949494949494924242424242424",
      INIT_22 => X"0000000000000000000024242400000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000024244924240000000000000000000000000000000000",
      INIT_24 => X"0000000000000000002424494949494949494949494924242424242424000000",
      INIT_25 => X"0000000000000024000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000242424242400000000000000000000000000002400000000000000",
      INIT_27 => X"0000000000242449494949494949494949492424242424240000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"2424242424000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0024244949494949494949494924242424242424242400000000000000000024",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"4949494949494949492424242424242424242400000000000024242424242424",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000242449",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"4949494924242424242424242424242424242424242424242424000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000242449494949",
      INIT_32 => X"0000000000000024000000000000000024000000000000000000000000000000",
      INIT_33 => X"2424242424242424242424242424242424242424240000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000024242449242424242424",
      INIT_35 => X"2424242424242424242424492424242424242424000000000000000000000000",
      INIT_36 => X"2424242424242424242424242424242400000000000000000000000000242424",
      INIT_37 => X"0000000000000000000000000000000000002424242424242424242424242424",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X0Y7",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(10) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q,
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(7) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA7,
      DIA(6) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA6,
      DIA(5) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA5,
      DIA(4) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA4,
      DIA(3) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA3,
      DIA(2) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA2,
      DIA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA1,
      DIA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA0,
      DIPA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIPA0,
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPB(0) => '0',
      DOA(7) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q,
      DOA(6) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q,
      DOA(5) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q,
      DOA(4) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q,
      DOA(3) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q,
      DOA(2) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q,
      DOA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q,
      DOA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q,
      DOPA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPA0,
      DOB(7) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB7,
      DOB(6) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB6,
      DOB(5) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB5,
      DOB(4) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB4,
      DOB(3) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB3,
      DOB(2) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB2,
      DOB(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB1,
      DOB(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB0,
      DOPB(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPB0
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram : X_RAMB16_S9_S9
    generic map(
      INIT_A => X"000",
      INIT_B => X"000",
      SRVAL_A => X"000",
      SRVAL_B => X"000",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"88A8ACA8ACACA8A8A8CCCCD0F1CCCCACACD16824240048FFFFFF492424242420",
      INIT_01 => X"F9D5D5D5F5D5F9D5D5D5D5D5B1B0D5D5D5B0B4B4D5D5D5D5D5D5F5D0CCAC8C8C",
      INIT_02 => X"0000000000000020242048682044444444688CD5D0D0D0D5D5D5D5D5F9F9D5D5",
      INIT_03 => X"88406064A8A8CCACA88888ACACD18C24482448FFFFFF48242400000000002000",
      INIT_04 => X"F9F9F9D5D5D5B5B090B0B5D5B4B0B5B4D5D1B0B0B0ACD0CCACACACACACACACAC",
      INIT_05 => X"0000000024244844442044486844B0D0D0D5D5D5D5D5F9F9F9F9F9F9D5D5F5F9",
      INIT_06 => X"88846484ACF1F5F9F5D5B124242448FFFFFF4924200000200000240000002400",
      INIT_07 => X"D5D5D5B1B5B0B0B0B0B0B5B5B0B08CACACACACCCD0B0B0B0B0B0B0B1B1ADA8A8",
      INIT_08 => X"242448484444686844ADB0D0D0D0D5D5D5D5F9F9F9F9F9F9F9F5D5D5F9F5F9D5",
      INIT_09 => X"F5F5F5F5F5F5D120242448FFFFFF492420000000002000240000000000000000",
      INIT_0A => X"B0B0B0B0B0B5D5B5B08CB0B1D5D5F5D0B0B0B0B0B0B0B1D1D188406084ADD1F5",
      INIT_0B => X"20444444448C8CB0D4D0F5F5F9F9D5F9F9F9F9F9F9F9D5F5F5F5D5D5D5D5D5D5",
      INIT_0C => X"D5D5D544484449FFFFFF48000000000020000044200000000000000020244848",
      INIT_0D => X"B5D5B0B1B0B0B0D5D5D5F5AC88ACB1B0B1B1B1B1684088ACADACD1F5F5F5D5F5",
      INIT_0E => X"20688CB0D0D4F5F5F5F5F9F5F9F9F9F9F9F5F5F5F5D5D5D5D5D5D5B5B0B0B0B0",
      INIT_0F => X"484449FFFFFF4800000020242424484844242000000000000024484824206844",
      INIT_10 => X"D58CB1B1D5D5ACACAC88B1B0B0B0B164406488ADB1D1D5F5D5D5D5D4B0D0F568",
      INIT_11 => X"D0D4D5F5F5D5F9F9F9F9F9F9F9D5F5F5F9F9D5D5D5B5B5B5B0B0B0D5D5B5B5B1",
      INIT_12 => X"FFFF4400002024444844486C4844240000000000002444444424444444448CB0",
      INIT_13 => X"D5AC8CB18C888C8CB0B1B18C202064ADADACB0D5D5D0D0D0D0ACD0D568486DFF",
      INIT_14 => X"D5D5D5F9F9F9F9F9F9D5D5F5F9D5D5D5D5B0B0B1B0B0B1D5D5B5B18CB188B1D1",
      INIT_15 => X"00000024242424448D6D6848000000000024482448446D44686868B0B0D4D5D5",
      INIT_16 => X"6888888C8C8C8D8D686488646488D1F5F5F5F5F9F5F5B0D58C486DFFFFFF2400",
      INIT_17 => X"D5F9F9F9F9D5F9F9F9D5D5D5D5B5B5B1D5B0D1D1D5B1B1B18868ACADD1D18CAD",
      INIT_18 => X"484448444444444868442400002044444424484468688CACD0D0D5D5D5D5D5D9",
      INIT_19 => X"686868688864404060CDF1F5F5D5D5F5D4F5D0D168486DFFFFFF240000244444",
      INIT_1A => X"F9D5D5F5D5F9D5D5B5B5B1B0D5B0B0B0B1B1D5B1686488A8ACAC8C6464686868",
      INIT_1B => X"8C8C8C44444448442420442444242448686868B0B0D0D5D5D5D5D5D5F9F9F9F9",
      INIT_1C => X"446440404088D1D1D1D1D1D0D0D0D0B068686DFFFFFF2400244448686868B18D",
      INIT_1D => X"F9D9D5D5D5B5B0B1D1D1B0B0B0B1B1B1B1644064888888888864444020202040",
      INIT_1E => X"B1B18C8C4848442444244848686868ACB0D0D5F5D5D5F9F9D5F9F9F9F9F5F9F9",
      INIT_1F => X"20446460606084A8ACACD18C48686DFFFFFF24000024242448686868688CB08C",
      INIT_20 => X"B5B1B0B1B1B1B0B1B0B5B5B1B1B1ACACACACACAC8C8868482400202020404040",
      INIT_21 => X"918C684844242044444488ACB0D0D5F5F5F5F9F9F9F5F9F9F9F9F9F9D5D5D5D5",
      INIT_22 => X"40606084A8ACD18C484444FFFFFF24002448696D8DB1B1B1B08C8C8C888C8C8C",
      INIT_23 => X"B1B1B1D1B0B1B1B1D1B1B0D1B0B0B18C8C8C6848240020204040402020204040",
      INIT_24 => X"684448446868688CD0D4D0D5F5F9F5F9F9F9F9F9F9F9F5F9F9D9D5D5B5B0B0B0",
      INIT_25 => X"84A8AC68440048FFFFFF24000000242444688D91B1B0B1D5B18C8C88688C8C68",
      INIT_26 => X"D5B1B1B1B1D1D1B0B0B0AC886844242000202020404040404020404040608084",
      INIT_27 => X"686888ACACD5D0F5D5F9F9F9F9F9D5F9F9F9F9F9D9D9D5D5B18CB0B0B0D1D1D1",
      INIT_28 => X"200049FFFFFF28000000242420002424486C68B1D5D5D5B068684868686C6868",
      INIT_29 => X"ACACD1D1AC8C684420000000000020202044444040404040406084A488A88C44",
      INIT_2A => X"B0D0D0D5D5D5F9F9F9F9F9F9F9F9F9F9F9D9D5B5B08CB0B0B0D0B0B0B0B0ACAC",
      INIT_2B => X"FFFF4900000000000020242424244448688CB1B1D5B1688C684868688C8C88AC",
      INIT_2C => X"AC686424000000000000002020404040404060406060A48488884444200092FF",
      INIT_2D => X"F9F9F9F9F9F9F9F9F9F9F9F9F9D9D5D5B0B0B0B0B0D1D0B0ACACACACACA8ACAC",
      INIT_2E => X"000000000000000000002020242448688DB1D5B190686868688C88B0B0D4D5F9",
      INIT_2F => X"0000000000000000202020202040404040408488888820000024FFFFFFFF9200",
      INIT_30 => X"FAFAFAFAFAFAFAFAFAD9D9D5B5B5B1B1B5D5D1B1ADACAC88ACACD1D1AC682000",
      INIT_31 => X"0000000000000000000000000044686C8C916844688C8C8CB0D5D5D5F9FAF9FA",
      INIT_32 => X"9291919292929292B2B2B2B2B2B2B2D6D6B69292B6FFFFFFFFFFFF4900000000",
      INIT_33 => X"FAFAFAFAFADADADADADADADADADAD6D6D6D6D6D6D6D6DADAB6B69191928E8E72",
      INIT_34 => X"49496D496D246D6D6D9291B2B6B6D6B6B6B6D6D6DADADAFAFAFAFAFAFAFADAFA",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB66DB6DB926D256D6D494992",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FF",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y5",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(10) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q,
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(7) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA7,
      DIA(6) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA6,
      DIA(5) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA5,
      DIA(4) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA4,
      DIA(3) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA3,
      DIA(2) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA2,
      DIA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA1,
      DIA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA0,
      DIPA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIPA0,
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPB(0) => '0',
      DOA(7) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q,
      DOA(6) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q,
      DOA(5) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q,
      DOA(4) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q,
      DOA(3) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q,
      DOA(2) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q,
      DOA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q,
      DOA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q,
      DOPA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPA0,
      DOB(7) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB7,
      DOB(6) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB6,
      DOB(5) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB5,
      DOB(4) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB4,
      DOB(3) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB3,
      DOB(2) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB2,
      DOB(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB1,
      DOB(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB0,
      DOPB(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPB0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram : X_RAMB16_S9_S9
    generic map(
      INIT_A => X"000",
      INIT_B => X"000",
      SRVAL_A => X"000",
      SRVAL_B => X"000",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"D6D2AD44446869696968D6D6D6D6B1B6B1B1B1B1B191B1B18D6DB2DAD6B1B28D",
      INIT_01 => X"D6B1B1ADF6D6B1D6D289AD89D2D2ADB1B18D8DADADB18DB1B1D2D2B1D1D1D2D2",
      INIT_02 => X"B1B18DB1B1B1B1B2B1B1B2B18D8D6D8DB1B18D6D69698D8D8D8D68686868688D",
      INIT_03 => X"446969696868B1D6B1B2B1B1B1B191B191B1B1B1918D91DAB691B28D8D8D91B1",
      INIT_04 => X"FA89D2F6AD8D8D89ADD2ADB1B18D8D8DADADADD2D6D2D2D6D6D6D2B1D2AD4444",
      INIT_05 => X"B1B1D6B1B1B2916D8D8D8D8D918D6968688D8D8D6868688D68688DFAB1FAB1D6",
      INIT_06 => X"6868B1B1D6B1B6B18D9191B19191B1B29191B6DAB6B18D6D8D8D8D91918D8DB1",
      INIT_07 => X"B1B1D6D28DD1D68D8D8D8DB1B1D2F6D6B1D6D6D6D6D6D6D2B168444848696968",
      INIT_08 => X"D6D6B1918D916D8D8D6D696D8D8D8D8868686868688DD68DFAD2ADFAB188D2F6",
      INIT_09 => X"D6B1B1B191918D91B1B1B1B16D8DDAD6B6B28D8D8D8D8D9191918DB1B1D6D6B1",
      INIT_0A => X"B189AD8D8D8DADB1F6F6ADD2F6F6D6D6D6D6F6D6B1686848484868684868B1B1",
      INIT_0B => X"B1916D916D68698D8D8D8D686868686868B18DB1F668F6FA89ADF6D2B1B1D2AD",
      INIT_0C => X"91918DB191918DB1916DB6D6DAB1918D91B1B191918D91B1B1B2D6D6B1B1B18D",
      INIT_0D => X"8D69B1F6D6ADD6FBD6D2F6FAD2D2D6F68D69696D686D6868688DB1B1B1B1B1B1",
      INIT_0E => X"8D688D8D8D8D6868686868686868ADFA8D8DF6D18DB1F6B1D2B1B18D8D8D8D8D",
      INIT_0F => X"B6B191D68D8DD6D6B68D9191B2B18D9191918DB1B1D6D6D6B18D918D8D8D9191",
      INIT_10 => X"89D6FBD6B1FAFAB1D2F6D2ADB1B1B1B1B1686868448DB1B1B1B1B1B1B18D918D",
      INIT_11 => X"8D686868686868688DADB1D28DB1F6AD8DD2D6D1D2B1AD8D8D8D8D8D89D6FAD2",
      INIT_12 => X"8D6D8DDAD6B1B1B6B2B28D918D91B1B2B1D6D6D68D8D8D8D8D6D8D8D8D6D8D8D",
      INIT_13 => X"F6FAAD64FAD6688DB1B1B18D8D8D686844B1B1D6B1B1B1B1918D9191B6D68DB1",
      INIT_14 => X"68448CB1B1D2D6AD8DF6D28D8DFAB1B1B1B1ADADAD8DB18DD6FAAD64D6FBFA68",
      INIT_15 => X"D6D6B1B1B6B6B1B2918DB1B1B2D6D6B18D8D8DB1B16D8D6D6D8D8D8D8D8D6868",
      INIT_16 => X"FBD18D8DAD8D8D8D8D8D686868B1D6B1B1B5B1B1B191B1B2B1B1B1B16D6D6DD6",
      INIT_17 => X"B1D6B1B1B1B1D1D1B1B1B1B18DB1B1AD8DADB1ADFAAD68B1FBFB64B2FFFA448D",
      INIT_18 => X"91D6B1B6B1B1B691B1D6D6B1B18D91B1918D6D8D8D8D8D8D8D8D8D68688DADB1",
      INIT_19 => X"8D8D8D8D8D8D8D8868B1D6B1B1B1B1B1918D8D8DB1B1B1B18D6D698D8DD6B16D",
      INIT_1A => X"B1B1B1B1B1B18DB1B1B1B1B1ADB1B1AD8DADADD6FA8968F6FB8D68D2FA8D8D8D",
      INIT_1B => X"B6B1B28D8D8DB2B1918D91B18D688D8D8D8D8D8D8D8D8D688DB18DB1D1B1B1AD",
      INIT_1C => X"ADADAD8D8D8D8DB1B1B1B191B1B18DB18D8DADB19169698D698DB16DB2B6B2B1",
      INIT_1D => X"8DB1B1B1B1B1B1ADB1ADADB1B18DF6FAB189B1FAB18D69FAD68D8DB1B1B1B18D",
      INIT_1E => X"B1918DB1916D8D8D6D688D8D8D8D8D8D8D8D69B1B1B1B1D6B1B1B1B1B1ADADB1",
      INIT_1F => X"B1B1AD8D8D8D6868B1B18D688D8D8D8D8D8D8D918DB18D6DB1D6B1B1B2919191",
      INIT_20 => X"B1B1B1B1B1B1B1B1B1ADB1D6AD8DF6FA8DB18DADADB1B1B1B1D1B1B1B1ADB1B1",
      INIT_21 => X"8D6D8D8D8D8D8D8D8D8D8D8D8D68ADB1B1B1B1B1B1B1B1B1ADB18DB1B1B1B1B1",
      INIT_22 => X"D6B1B1B18D8D8D8DB1B18DAD8D8D8D6D69916D69B1B6B1918DB18D8DB1918D8D",
      INIT_23 => X"B1D2D6B1B1B1B1B1B18D8DB1D1B1B1B1FAB1B1B1B18DB1ADB1B1B18DAD8DB1B1",
      INIT_24 => X"8D8D8D8D8D8D8D8D68B1D6B1B1D6B1B1B1B1B1B1B1AD8DB1B1B1B1B1B2ADB1B1",
      INIT_25 => X"B1B1B1B1B1B1B18D8DB18D6D6D8D8D69B1B68D8D8D918D8D8D8D8D8D8D8D6D8D",
      INIT_26 => X"B1ADB1B1ADADB1B1D6B1B1B1B18DAD8DB1ADADB1B1B1B1B18D8D8D8DB1ADB1D6",
      INIT_27 => X"8D8D8D69B1B1B1D6B1D6B1D1B1B1B1B18DB1ADADB1B1B1B1B1B1B1B1B1B18DAD",
      INIT_28 => X"8D8D8DAD916D918D8D6D6D8DB1B18D698D8D696D8D8D6D8D8D8D8D8D8D8D8D8D",
      INIT_29 => X"ADB1B1ADD1B18D8D91B1B1ADAD8DB1ADADB1B18D8DAD8D8DB18D8DB1B18D8D8D",
      INIT_2A => X"B1B1B1D1D1D6B1B1B1ADB1B1B1B1B1B1FAFA8DB1B1B1B18DB18DB1B1B1B1B1AD",
      INIT_2B => X"6D6D8D6DB16D91B6D6D6B1698D6D6D8D6D8D6D6D8D8D8D8D8D8D8D8D8D8D8DB1",
      INIT_2C => X"B1B1B1B1B18DB1B1ADADADB1AD8DAD8D8DAD8D8D8DADADAD8D8D8D8D8D8D8DB1",
      INIT_2D => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B18DB1B1B1B1B1B1B1B1ADB1ADADADB1B1B1B1",
      INIT_2E => X"B1D6B691D6DAB2696D6D696D8D8D6D6D8D8D8D8D8D8D8D8D8D88B1B1B1D1B1D6",
      INIT_2F => X"B1B1B1D6D6B1B1B1B1B18D8DADAD8DADAD8DADAD8DB1AD8D8D8D8D918D8D6D6D",
      INIT_30 => X"B1B18D8DB18D8DB1B1B1B1B1B1B1D6D6B1B18DB1B1B1B1B18DB19191B18D8DB1",
      INIT_31 => X"D6B68D696D6969698D8D8D8D8D8D8D8D8D8D8D8D88B1D1B1B1B1B1D6B1ADADB1",
      INIT_32 => X"D6B1B1B18DB1B18D8DADB1B1B18DB1B1B1ADAD8D8D91B6B1918D6D688DB2B191",
      INIT_33 => X"B2D6B1B18DB1B1B1B1B1B1D6B1B1B18DADB18DB18D8DB1B1B1B2B1B18DB1B1D6",
      INIT_34 => X"6D69698D8D8D8D8D8D8D8D8D8D8D8D8DB1D1B1B1B1D6D6B1ADB1B1B18DB191B1",
      INIT_35 => X"8D8D8DB1B18D8DAD8DADB18D8DB1B18DB1B2B1D68D6D6DD6D6B691D691916D6D",
      INIT_36 => X"B2B1B1B1B1B1B1B1B1D68DB1B1B1B1B1B1D6B1B2D6DAB1B1B1B1B1B1B1B1B1B1",
      INIT_37 => X"8D8D8D8D8D8DADB18D8D8DB1B1B1B1D6D6D6B1ADB1B18DD6B1DAD6FAFAB1B1B1",
      INIT_38 => X"00000000000000000000000000000000696DD6DAB6B2918D6D6D6D696D698D8D",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X0Y2",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(10) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q,
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(7) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA7,
      DIA(6) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA6,
      DIA(5) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA5,
      DIA(4) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA4,
      DIA(3) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA3,
      DIA(2) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA2,
      DIA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA1,
      DIA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA0,
      DIPA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIPA0,
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPB(0) => '0',
      DOA(7) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q,
      DOA(6) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q,
      DOA(5) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q,
      DOA(4) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q,
      DOA(3) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q,
      DOA(2) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q,
      DOA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q,
      DOA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q,
      DOPA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPA0,
      DOB(7) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB7,
      DOB(6) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB6,
      DOB(5) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB5,
      DOB(4) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB4,
      DOB(3) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB3,
      DOB(2) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB2,
      DOB(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB1,
      DOB(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB0,
      DOPB(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPB0
    );
  U2_vidon_and000026_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000026_F5MUX_6544,
      O => U2_vidon_and000026
    );
  U2_vidon_and000026_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X22Y48"
    )
    port map (
      IA => U2_vidon_and000026_G,
      IB => U2_vidon_and0000261_6542,
      SEL => U2_vidon_and000026_BXINV_6537,
      O => U2_vidon_and000026_F5MUX_6544
    );
  U2_vidon_and000026_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U2_vidon_and000026_BXINV_6537
    );
  U2_vidon_and000018_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000018_F5MUX_6569,
      O => U2_vidon_and000018
    );
  U2_vidon_and000018_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y49"
    )
    port map (
      IA => U2_vidon_and0000181_6556,
      IB => U2_vidon_and000018_F,
      SEL => U2_vidon_and000018_BXINV_6558,
      O => U2_vidon_and000018_F5MUX_6569
    );
  U2_vidon_and000018_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => U2_vidon_and000018_BXINV_6558
    );
  U2_vidon_and000065_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000065_F5MUX_6594,
      O => U2_vidon_and000065
    );
  U2_vidon_and000065_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y45"
    )
    port map (
      IA => U2_vidon_and000065_G,
      IB => U2_vidon_and0000651_6592,
      SEL => U2_vidon_and000065_BXINV_6587,
      O => U2_vidon_and000065_F5MUX_6594
    );
  U2_vidon_and000065_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => U2_vidon_and000065_BXINV_6587
    );
  vga_sprite_reyspriteon_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_F5MUX_6619,
      O => vga_sprite_reyspriteon
    );
  vga_sprite_reyspriteon_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y61"
    )
    port map (
      IA => vga_sprite_reyspriteon_and0000,
      IB => vga_sprite_reyspriteon_F,
      SEL => vga_sprite_reyspriteon_BXINV_6608,
      O => vga_sprite_reyspriteon_F5MUX_6619
    );
  vga_sprite_reyspriteon_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_0,
      O => vga_sprite_reyspriteon_BXINV_6608
    );
  N2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => N2,
      O => N2_0
    );
  N2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_N2_pack_1,
      O => U2_N2
    );
  b_dcvskye_not0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not0002,
      O => b_dcvskye_not0002_0
    );
  b_dcvskye_not0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not00024_O_pack_1,
      O => b_dcvskye_not00024_O
    );
  b_dcvmona_not0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not0002,
      O => b_dcvmona_not0002_0
    );
  b_dcvmona_not0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not00024_O_pack_1,
      O => b_dcvmona_not00024_O
    );
  b_drvskye_not0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not0002,
      O => b_drvskye_not0002_0
    );
  b_drvskye_not0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not000221_SW0_O_pack_1,
      O => b_drvskye_not000221_SW0_O
    );
  b_dcvrey_not0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not0002,
      O => b_dcvrey_not0002_0
    );
  b_dcvrey_not0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not00024_O_pack_1,
      O => b_dcvrey_not00024_O
    );
  b_drvmona_not0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not0002,
      O => b_drvmona_not0002_0
    );
  b_drvmona_not0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not000221_SW0_O_pack_1,
      O => b_drvmona_not000221_SW0_O
    );
  U2_vcs_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_0,
      O => U2_vcs_0_DXMUX_6795
    );
  U2_vcs_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs_cmp_eq0000_pack_2,
      O => U2_vcs_cmp_eq0000_5061
    );
  U2_vcs_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_0_CLKINV_6777
    );
  U2_vcs_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_VSENABLE_5058,
      O => U2_vcs_0_CEINV_6776
    );
  b_drvskye_not00026_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not00026_6824,
      O => b_drvskye_not00026_0
    );
  b_drvskye_not00026_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not00021_O_pack_1,
      O => b_drvskye_not00021_O
    );
  b_drvmona_not00026_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not00026_6848,
      O => b_drvmona_not00026_0
    );
  b_drvmona_not00026_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not00021_O_pack_1,
      O => b_drvmona_not00021_O
    );
  U2_HCS_cmp_eq00005_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS_cmp_eq00005_6872,
      O => U2_HCS_cmp_eq00005_0
    );
  U2_HCS_cmp_eq00005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_N3_pack_1,
      O => U2_N3
    );
  b_drvrey_not0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not0002,
      O => b_drvrey_not0002_0
    );
  b_drvrey_not0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not000221_SW0_O_pack_1,
      O => b_drvrey_not000221_SW0_O
    );
  b_drvrey_not00026_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not00026_6920,
      O => b_drvrey_not00026_0
    );
  b_drvrey_not00026_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not00021_O_pack_1,
      O => b_drvrey_not00021_O
    );
  U2_HCS_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_1,
      O => U2_HCS_1_DXMUX_6958
    );
  U2_HCS_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_0,
      O => U2_HCS_1_DYMUX_6943
    );
  U2_HCS_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U2_HCS_1_SRINV_6934
    );
  U2_HCS_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_HCS_1_CLKINV_6933
    );
  U2_Mcount_HCS_eqn_31 : X_LUT4
    generic map(
      INIT => X"0AAA",
      LOC => "SLICE_X32Y37"
    )
    port map (
      ADR0 => U2_Result_3_1,
      ADR1 => VCC,
      ADR2 => U2_HCS_cmp_eq00005_0,
      ADR3 => U2_HCS_cmp_eq000010_5095,
      O => U2_Mcount_HCS_eqn_3
    );
  U2_HCS_3_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X32Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS_3_SRINV_6976,
      O => U2_HCS_3_FFX_RST
    );
  U2_HCS_3 : X_FF
    generic map(
      LOC => "SLICE_X32Y37",
      INIT => '0'
    )
    port map (
      I => U2_HCS_3_DXMUX_7000,
      CE => VCC,
      CLK => U2_HCS_3_CLKINV_6975,
      SET => GND,
      RST => U2_HCS_3_FFX_RST,
      O => U2_HCS(3)
    );
  U2_HCS_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_3,
      O => U2_HCS_3_DXMUX_7000
    );
  U2_HCS_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_2,
      O => U2_HCS_3_DYMUX_6985
    );
  U2_HCS_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U2_HCS_3_SRINV_6976
    );
  U2_HCS_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_HCS_3_CLKINV_6975
    );
  U2_HCS_2 : X_FF
    generic map(
      LOC => "SLICE_X32Y37",
      INIT => '0'
    )
    port map (
      I => U2_HCS_3_DYMUX_6985,
      CE => VCC,
      CLK => U2_HCS_3_CLKINV_6975,
      SET => GND,
      RST => U2_HCS_3_SRINV_6976,
      O => U2_HCS(2)
    );
  U2_HCS_5_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X32Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS_5_SRINV_7018,
      O => U2_HCS_5_FFY_RST
    );
  U2_HCS_4 : X_FF
    generic map(
      LOC => "SLICE_X32Y38",
      INIT => '0'
    )
    port map (
      I => U2_HCS_5_DYMUX_7027,
      CE => VCC,
      CLK => U2_HCS_5_CLKINV_7017,
      SET => GND,
      RST => U2_HCS_5_FFY_RST,
      O => U2_HCS(4)
    );
  U2_Mcount_HCS_eqn_51 : X_LUT4
    generic map(
      INIT => X"44CC",
      LOC => "SLICE_X32Y38"
    )
    port map (
      ADR0 => U2_HCS_cmp_eq00005_0,
      ADR1 => U2_Result_5_1,
      ADR2 => VCC,
      ADR3 => U2_HCS_cmp_eq000010_5095,
      O => U2_Mcount_HCS_eqn_5
    );
  U2_HCS_5_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X32Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS_5_SRINV_7018,
      O => U2_HCS_5_FFX_RST
    );
  U2_HCS_5 : X_FF
    generic map(
      LOC => "SLICE_X32Y38",
      INIT => '0'
    )
    port map (
      I => U2_HCS_5_DXMUX_7042,
      CE => VCC,
      CLK => U2_HCS_5_CLKINV_7017,
      SET => GND,
      RST => U2_HCS_5_FFX_RST,
      O => U2_HCS(5)
    );
  U2_HCS_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_5,
      O => U2_HCS_5_DXMUX_7042
    );
  U2_HCS_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_4,
      O => U2_HCS_5_DYMUX_7027
    );
  U2_HCS_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U2_HCS_5_SRINV_7018
    );
  U2_HCS_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_HCS_5_CLKINV_7017
    );
  U2_Mcount_HCS_eqn_41 : X_LUT4
    generic map(
      INIT => X"50F0",
      LOC => "SLICE_X32Y38"
    )
    port map (
      ADR0 => U2_HCS_cmp_eq00005_0,
      ADR1 => VCC,
      ADR2 => U2_Result_4_1,
      ADR3 => U2_HCS_cmp_eq000010_5095,
      O => U2_Mcount_HCS_eqn_4
    );
  U2_HCS_7_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X32Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS_7_SRINV_7060,
      O => U2_HCS_7_FFY_RST
    );
  U2_HCS_6 : X_FF
    generic map(
      LOC => "SLICE_X32Y39",
      INIT => '0'
    )
    port map (
      I => U2_HCS_7_DYMUX_7069,
      CE => VCC,
      CLK => U2_HCS_7_CLKINV_7059,
      SET => GND,
      RST => U2_HCS_7_FFY_RST,
      O => U2_HCS(6)
    );
  U2_Mcount_HCS_eqn_71 : X_LUT4
    generic map(
      INIT => X"22AA",
      LOC => "SLICE_X32Y39"
    )
    port map (
      ADR0 => U2_Result_7_1,
      ADR1 => U2_HCS_cmp_eq00005_0,
      ADR2 => VCC,
      ADR3 => U2_HCS_cmp_eq000010_5095,
      O => U2_Mcount_HCS_eqn_7
    );
  U2_HCS_7_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X32Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS_7_SRINV_7060,
      O => U2_HCS_7_FFX_RST
    );
  U2_HCS_7 : X_FF
    generic map(
      LOC => "SLICE_X32Y39",
      INIT => '0'
    )
    port map (
      I => U2_HCS_7_DXMUX_7084,
      CE => VCC,
      CLK => U2_HCS_7_CLKINV_7059,
      SET => GND,
      RST => U2_HCS_7_FFX_RST,
      O => U2_HCS(7)
    );
  U2_HCS_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_7,
      O => U2_HCS_7_DXMUX_7084
    );
  U2_HCS_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_6,
      O => U2_HCS_7_DYMUX_7069
    );
  U2_HCS_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U2_HCS_7_SRINV_7060
    );
  U2_HCS_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_HCS_7_CLKINV_7059
    );
  U2_Mcount_HCS_eqn_61 : X_LUT4
    generic map(
      INIT => X"7700",
      LOC => "SLICE_X32Y39"
    )
    port map (
      ADR0 => U2_HCS_cmp_eq00005_0,
      ADR1 => U2_HCS_cmp_eq000010_5095,
      ADR2 => VCC,
      ADR3 => U2_Result_6_1,
      O => U2_Mcount_HCS_eqn_6
    );
  U2_HCS_9_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X32Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS_9_SRINV_7102,
      O => U2_HCS_9_FFY_RST
    );
  U2_HCS_8 : X_FF
    generic map(
      LOC => "SLICE_X32Y41",
      INIT => '0'
    )
    port map (
      I => U2_HCS_9_DYMUX_7111,
      CE => VCC,
      CLK => U2_HCS_9_CLKINV_7101,
      SET => GND,
      RST => U2_HCS_9_FFY_RST,
      O => U2_HCS(8)
    );
  U2_Mcount_HCS_eqn_91 : X_LUT4
    generic map(
      INIT => X"0CCC",
      LOC => "SLICE_X32Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result_9_1,
      ADR2 => U2_HCS_cmp_eq00005_0,
      ADR3 => U2_HCS_cmp_eq000010_5095,
      O => U2_Mcount_HCS_eqn_9
    );
  U2_HCS_9_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X32Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS_9_SRINV_7102,
      O => U2_HCS_9_FFX_RST
    );
  U2_HCS_9 : X_FF
    generic map(
      LOC => "SLICE_X32Y41",
      INIT => '0'
    )
    port map (
      I => U2_HCS_9_DXMUX_7126,
      CE => VCC,
      CLK => U2_HCS_9_CLKINV_7101,
      SET => GND,
      RST => U2_HCS_9_FFX_RST,
      O => U2_HCS(9)
    );
  U2_HCS_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_9,
      O => U2_HCS_9_DXMUX_7126
    );
  U2_HCS_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_8,
      O => U2_HCS_9_DYMUX_7111
    );
  U2_HCS_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U2_HCS_9_SRINV_7102
    );
  U2_HCS_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_HCS_9_CLKINV_7101
    );
  U2_Mcount_HCS_eqn_81 : X_LUT4
    generic map(
      INIT => X"50F0",
      LOC => "SLICE_X32Y41"
    )
    port map (
      ADR0 => U2_HCS_cmp_eq00005_0,
      ADR1 => VCC,
      ADR2 => U2_Result_8_1,
      ADR3 => U2_HCS_cmp_eq000010_5095,
      O => U2_Mcount_HCS_eqn_8
    );
  U2_Mcount_vcs_eqn_11 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X22Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs_cmp_eq0000_5061,
      ADR2 => VCC,
      ADR3 => U2_Result(1),
      O => U2_Mcount_vcs_eqn_1
    );
  U2_vcs_1_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X22Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U2_vcs_1_FFY_RST
    );
  U2_vcs_1 : X_FF
    generic map(
      LOC => "SLICE_X22Y44",
      INIT => '0'
    )
    port map (
      I => U2_vcs_1_DYMUX_7151,
      CE => U2_vcs_1_CEINV_7139,
      CLK => U2_vcs_1_CLKINV_7140,
      SET => GND,
      RST => U2_vcs_1_FFY_RST,
      O => U2_vcs(1)
    );
  U2_vcs_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_1,
      O => U2_vcs_1_DYMUX_7151
    );
  U2_vcs_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_1_CLKINV_7140
    );
  U2_vcs_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_VSENABLE_5058,
      O => U2_vcs_1_CEINV_7139
    );
  U2_vcs_3_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X22Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs_3_SRINV_7170,
      O => U2_vcs_3_FFY_RST
    );
  U2_vcs_2 : X_FF
    generic map(
      LOC => "SLICE_X22Y45",
      INIT => '0'
    )
    port map (
      I => U2_vcs_3_DYMUX_7180,
      CE => U2_vcs_3_CEINV_7168,
      CLK => U2_vcs_3_CLKINV_7169,
      SET => GND,
      RST => U2_vcs_3_FFY_RST,
      O => U2_vcs(2)
    );
  U2_Mcount_vcs_eqn_31 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X22Y45"
    )
    port map (
      ADR0 => U2_Result(3),
      ADR1 => U2_vcs_cmp_eq0000_5061,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_3
    );
  U2_vcs_3_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X22Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs_3_SRINV_7170,
      O => U2_vcs_3_FFX_RST
    );
  U2_vcs_3 : X_FF
    generic map(
      LOC => "SLICE_X22Y45",
      INIT => '0'
    )
    port map (
      I => U2_vcs_3_DXMUX_7197,
      CE => U2_vcs_3_CEINV_7168,
      CLK => U2_vcs_3_CLKINV_7169,
      SET => GND,
      RST => U2_vcs_3_FFX_RST,
      O => U2_vcs(3)
    );
  U2_vcs_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_3,
      O => U2_vcs_3_DXMUX_7197
    );
  U2_vcs_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_2,
      O => U2_vcs_3_DYMUX_7180
    );
  U2_vcs_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U2_vcs_3_SRINV_7170
    );
  U2_vcs_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_3_CLKINV_7169
    );
  U2_vcs_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_VSENABLE_5058,
      O => U2_vcs_3_CEINV_7168
    );
  U2_Mcount_vcs_eqn_21 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X22Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs_cmp_eq0000_5061,
      ADR2 => U2_Result(2),
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_2
    );
  U2_vcs_5_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs_5_SRINV_7216,
      O => U2_vcs_5_FFY_RST
    );
  U2_vcs_4 : X_FF
    generic map(
      LOC => "SLICE_X25Y44",
      INIT => '0'
    )
    port map (
      I => U2_vcs_5_DYMUX_7226,
      CE => U2_vcs_5_CEINV_7214,
      CLK => U2_vcs_5_CLKINV_7215,
      SET => GND,
      RST => U2_vcs_5_FFY_RST,
      O => U2_vcs(4)
    );
  U2_Mcount_vcs_eqn_51 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X25Y44"
    )
    port map (
      ADR0 => U2_vcs_cmp_eq0000_5061,
      ADR1 => U2_Result(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_5
    );
  U2_vcs_5_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs_5_SRINV_7216,
      O => U2_vcs_5_FFX_RST
    );
  U2_vcs_5 : X_FF
    generic map(
      LOC => "SLICE_X25Y44",
      INIT => '0'
    )
    port map (
      I => U2_vcs_5_DXMUX_7243,
      CE => U2_vcs_5_CEINV_7214,
      CLK => U2_vcs_5_CLKINV_7215,
      SET => GND,
      RST => U2_vcs_5_FFX_RST,
      O => U2_vcs(5)
    );
  U2_vcs_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_5,
      O => U2_vcs_5_DXMUX_7243
    );
  U2_vcs_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_4,
      O => U2_vcs_5_DYMUX_7226
    );
  U2_vcs_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U2_vcs_5_SRINV_7216
    );
  U2_vcs_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_5_CLKINV_7215
    );
  U2_vcs_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_VSENABLE_5058,
      O => U2_vcs_5_CEINV_7214
    );
  U2_Mcount_vcs_eqn_41 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X25Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs_cmp_eq0000_5061,
      ADR2 => U2_Result(4),
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_4
    );
  U2_vcs_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_7,
      O => U2_vcs_7_DXMUX_7289
    );
  U2_vcs_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_6,
      O => U2_vcs_7_DYMUX_7272
    );
  U2_vcs_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U2_vcs_7_SRINV_7262
    );
  U2_vcs_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_7_CLKINV_7261
    );
  U2_vcs_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_VSENABLE_5058,
      O => U2_vcs_7_CEINV_7260
    );
  U2_vcs_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_9,
      O => U2_vcs_9_DXMUX_7335
    );
  U2_vcs_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_8,
      O => U2_vcs_9_DYMUX_7318
    );
  U2_vcs_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U2_vcs_9_SRINV_7308
    );
  U2_vcs_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_9_CLKINV_7307
    );
  U2_vcs_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_VSENABLE_5058,
      O => U2_vcs_9_CEINV_7306
    );
  vga_sprite_skyespriteon_addsub0001_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(3),
      O => vga_sprite_skyespriteon_addsub0001_3_0
    );
  vga_sprite_skyespriteon_addsub0000_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0000(5),
      O => vga_sprite_skyespriteon_addsub0000_5_0
    );
  vga_sprite_skyespriteon_addsub0000_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(5),
      O => vga_sprite_skyespriteon_addsub0001_5_0
    );
  vga_sprite_Madd_skyespriteon_addsub0001_lut_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_lut(8),
      O => vga_sprite_Madd_skyespriteon_addsub0001_lut_8_0
    );
  vga_sprite_xpixMona_sub0000_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000(5),
      O => vga_sprite_xpixMona_sub0000_5_0
    );
  vga_sprite_xpixMona_sub0000_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000(4),
      O => vga_sprite_xpixMona_sub0000_4_0
    );
  vga_sprite_skyespriteon_addsub0003_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0003(5),
      O => vga_sprite_skyespriteon_addsub0003_5_0
    );
  b_dcvskye_not00027_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not00027_7460,
      O => b_dcvskye_not00027_0
    );
  b_dcvmona_not00027_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not00027_7472,
      O => b_dcvmona_not00027_0
    );
  b_dcvmona_not00027 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X42Y45"
    )
    port map (
      ADR0 => b_add0004_add0000(4),
      ADR1 => b_add0004_add0000(2),
      ADR2 => VCC,
      ADR3 => b_add0004_add0000(3),
      O => b_dcvmona_not00027_7472
    );
  vga_sprite_green_0_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X19Y33"
    )
    port map (
      ADR0 => vga_sprite_N5,
      ADR1 => MSkye_2_0,
      ADR2 => MMona_2_0,
      ADR3 => vga_sprite_N3_0,
      O => N18
    );
  N18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N18,
      O => N18_0
    );
  N18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N12,
      O => N12_0
    );
  vga_sprite_red_0_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X19Y33"
    )
    port map (
      ADR0 => vga_sprite_N3_0,
      ADR1 => MSkye_5_0,
      ADR2 => vga_sprite_N5,
      ADR3 => MMona_5_0,
      O => N12
    );
  vga_sprite_green_1_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X20Y33"
    )
    port map (
      ADR0 => MMona_3_0,
      ADR1 => vga_sprite_N5,
      ADR2 => MSkye_3_0,
      ADR3 => vga_sprite_N3_0,
      O => N16
    );
  N16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N16,
      O => N16_0
    );
  N16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N10,
      O => N10_0
    );
  vga_sprite_red_1_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X20Y33"
    )
    port map (
      ADR0 => MMona_6_0,
      ADR1 => vga_sprite_N5,
      ADR2 => vga_sprite_N3_0,
      ADR3 => MSkye_6_0,
      O => N10
    );
  U2_vidon_and000039 : X_LUT4
    generic map(
      INIT => X"EEE0",
      LOC => "SLICE_X22Y49"
    )
    port map (
      ADR0 => U2_vidon_and000026,
      ADR1 => U2_vidon_and000018,
      ADR2 => U2_vidon_and00000_5159,
      ADR3 => U2_vidon_and00006_0,
      O => U2_vidon_and000039_7544
    );
  U2_vidon_and000039_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000039_7544,
      O => U2_vidon_and000039_0
    );
  U2_vidon_and000039_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and00000_pack_1,
      O => U2_vidon_and00000_5159
    );
  U2_vidon_and00000 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X22Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(8),
      ADR2 => VCC,
      ADR3 => U2_HCS(9),
      O => U2_vidon_and00000_pack_1
    );
  vga_sprite_xpixMona_sub0000_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000(7),
      O => vga_sprite_xpixMona_sub0000_7_0
    );
  vga_sprite_xpixMona_sub0000_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and00006_7561,
      O => U2_vidon_and00006_0
    );
  vga_sprite_monaspriteon_addsub0001_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(5),
      O => vga_sprite_monaspriteon_addsub0001_5_0
    );
  vga_sprite_monaspriteon_addsub0001_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0000(5),
      O => vga_sprite_monaspriteon_addsub0000_5_0
    );
  vga_sprite_monaspriteon_addsub0001_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0000_6_pack_1,
      O => vga_sprite_monaspriteon_addsub0000(6)
    );
  vga_sprite_monaspriteon_addsub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0000(4),
      O => vga_sprite_monaspriteon_addsub0000_4_0
    );
  vga_sprite_monaspriteon_addsub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_lut(7),
      O => vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0
    );
  vga_sprite_monaspriteon_addsub0001_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_lut(8),
      O => vga_sprite_Madd_monaspriteon_addsub0001_lut_8_0
    );
  vga_sprite_monaspriteon_addsub0001_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(3),
      O => vga_sprite_monaspriteon_addsub0001_3_0
    );
  N21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => N21,
      O => N21_0
    );
  N21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001_pack_1,
      O => b_rmonav_not0001
    );
  vga_sprite_N11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N11,
      O => vga_sprite_N11_0
    );
  vga_sprite_Madd_reyspriteon_addsub0001_lut_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0000_cy_7_pack_1,
      O => vga_sprite_Madd_reyspriteon_addsub0000_cy(7)
    );
  vga_sprite_reyspriteon_addsub0001_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(6),
      O => vga_sprite_reyspriteon_addsub0001_6_0
    );
  vga_sprite_reyspriteon_addsub0001_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_pack_3,
      O => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_9_11 : X_LUT4
    generic map(
      INIT => X"17E8",
      LOC => "SLICE_X38Y61"
    )
    port map (
      ADR0 => b_creyv(8),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0001_cy_7_Q,
      ADR3 => b_creyv(9),
      O => vga_sprite_reyspriteon_addsub0001(9)
    );
  vga_sprite_reyspriteon_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(9),
      O => vga_sprite_reyspriteon_addsub0001_9_0
    );
  vga_sprite_reyspriteon_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_cy_7_pack_1,
      O => vga_sprite_Madd_reyspriteon_addsub0001_cy_7_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0001_cy_7_11 : X_LUT4
    generic map(
      INIT => X"AAA0",
      LOC => "SLICE_X38Y61"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0,
      ADR1 => VCC,
      ADR2 => vga_sprite_reyspriteon_addsub0000(6),
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0001_cy_7_pack_1
    );
  vga_sprite_present_state_FSM_FFd2_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_FSM_FFd2_SRINV_7806,
      O => vga_sprite_present_state_FSM_FFd2_FFY_RST
    );
  vga_sprite_present_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X25Y52",
      INIT => '0'
    )
    port map (
      I => vga_sprite_present_state_FSM_FFd2_DYMUX_7808,
      CE => VCC,
      CLK => vga_sprite_present_state_FSM_FFd2_CLKINV_7805,
      SET => GND,
      RST => vga_sprite_present_state_FSM_FFd2_FFY_RST,
      O => vga_sprite_present_state_FSM_FFd1_5207
    );
  vga_sprite_present_state_FSM_FFd2_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_FSM_FFd2_SRINV_7806,
      O => vga_sprite_present_state_FSM_FFd2_FFX_RST
    );
  vga_sprite_present_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X25Y52",
      INIT => '0'
    )
    port map (
      I => vga_sprite_present_state_FSM_FFd2_DXMUX_7816,
      CE => VCC,
      CLK => vga_sprite_present_state_FSM_FFd2_CLKINV_7805,
      SET => GND,
      RST => vga_sprite_present_state_FSM_FFd2_FFX_RST,
      O => vga_sprite_present_state_FSM_FFd2_5186
    );
  vga_sprite_present_state_FSM_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_FSM_FFd3_5205,
      O => vga_sprite_present_state_FSM_FFd2_DXMUX_7816
    );
  vga_sprite_present_state_FSM_FFd2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_FSM_FFd2_5186,
      O => vga_sprite_present_state_FSM_FFd2_DYMUX_7808
    );
  vga_sprite_present_state_FSM_FFd2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => vga_sprite_present_state_FSM_FFd2_SRINV_7806
    );
  vga_sprite_present_state_FSM_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(23),
      O => vga_sprite_present_state_FSM_FFd2_CLKINV_7805
    );
  vga_sprite_present_state_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X25Y53",
      INIT => '1'
    )
    port map (
      I => vga_sprite_present_state_FSM_FFd3_DYMUX_7830,
      CE => VCC,
      CLK => vga_sprite_present_state_FSM_FFd3_CLKINV_7827,
      SET => vga_sprite_present_state_FSM_FFd3_SRINV_7828,
      RST => GND,
      O => vga_sprite_present_state_FSM_FFd3_5205
    );
  vga_sprite_present_state_FSM_FFd3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_FSM_FFd1_5207,
      O => vga_sprite_present_state_FSM_FFd3_DYMUX_7830
    );
  vga_sprite_present_state_FSM_FFd3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => vga_sprite_present_state_FSM_FFd3_SRINV_7828
    );
  vga_sprite_present_state_FSM_FFd3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(23),
      O => vga_sprite_present_state_FSM_FFd3_CLKINV_7827
    );
  N24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => N24,
      O => N24_0
    );
  N24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => N27,
      O => N27_0
    );
  vga_sprite_monaspriteon_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon,
      O => vga_sprite_monaspriteon_0
    );
  vga_sprite_monaspriteon_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => N31_pack_1,
      O => N31
    );
  vga_sprite_monaspriteon_addsub0003_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0003(5),
      O => vga_sprite_monaspriteon_addsub0003_5_0
    );
  vga_sprite_Madd_skyespriteon_addsub0001_lut_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0000_cy_7_pack_1,
      O => vga_sprite_Madd_skyespriteon_addsub0000_cy(7)
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_cy_7_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_7_0
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_cy_5_pack_1,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_5_Q
    );
  N01_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => N01,
      O => N01_0
    );
  N01_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000080_7957,
      O => U2_vidon_and000080_0
    );
  vga_sprite_Madd_monaspriteon_addsub0001_lut_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0000_cy_7_pack_1,
      O => vga_sprite_Madd_monaspriteon_addsub0000_cy(7)
    );
  vga_sprite_skyespriteon_addsub0001_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(6),
      O => vga_sprite_skyespriteon_addsub0001_6_0
    );
  vga_sprite_skyespriteon_addsub0001_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_pack_3,
      O => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q
    );
  vga_sprite_skyespriteon_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(9),
      O => vga_sprite_skyespriteon_addsub0001_9_0
    );
  vga_sprite_skyespriteon_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_cy_7_pack_1,
      O => vga_sprite_Madd_skyespriteon_addsub0001_cy_7_Q
    );
  vga_sprite_monaspriteon_addsub0001_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(6),
      O => vga_sprite_monaspriteon_addsub0001_6_0
    );
  vga_sprite_monaspriteon_addsub0001_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_pack_3,
      O => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_9_11 : X_LUT4
    generic map(
      INIT => X"1E78",
      LOC => "SLICE_X38Y40"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      ADR1 => b_cmonav(8),
      ADR2 => b_cmonav(9),
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0001_cy_7_Q,
      O => vga_sprite_monaspriteon_addsub0001(9)
    );
  vga_sprite_monaspriteon_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(9),
      O => vga_sprite_monaspriteon_addsub0001_9_0
    );
  vga_sprite_monaspriteon_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_cy_7_pack_1,
      O => vga_sprite_Madd_monaspriteon_addsub0001_cy_7_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0001_cy_7_11 : X_LUT4
    generic map(
      INIT => X"AAA0",
      LOC => "SLICE_X38Y40"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0,
      ADR1 => VCC,
      ADR2 => vga_sprite_monaspriteon_addsub0000(6),
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0001_cy_7_pack_1
    );
  go1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => go1,
      O => go1_0
    );
  cp_outp1 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X34Y54"
    )
    port map (
      ADR0 => cp_delay1_5184,
      ADR1 => cp_delay3_5183,
      ADR2 => VCC,
      ADR3 => cp_delay2_5185,
      O => go1
    );
  vga_sprite_blue_0_44 : X_LUT4
    generic map(
      INIT => X"A0E0",
      LOC => "SLICE_X20Y38"
    )
    port map (
      ADR0 => vga_sprite_blue_0_3_5246,
      ADR1 => vga_sprite_blue_0_19_0,
      ADR2 => vidon_0,
      ADR3 => vga_sprite_skyespriteon_0,
      O => blue_0_OBUF_8121
    );
  blue_0_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_blue_0_3_pack_2,
      O => vga_sprite_blue_0_3_5246
    );
  vga_sprite_blue_0_3 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X20Y38"
    )
    port map (
      ADR0 => MSkye_0_0,
      ADR1 => vga_sprite_monaspriteon_0,
      ADR2 => MMona_0_0,
      ADR3 => vga_sprite_skyespriteon_0,
      O => vga_sprite_blue_0_3_pack_2
    );
  vga_sprite_blue_1_44 : X_LUT4
    generic map(
      INIT => X"C0C8",
      LOC => "SLICE_X20Y39"
    )
    port map (
      ADR0 => vga_sprite_blue_1_19_0,
      ADR1 => vidon_0,
      ADR2 => vga_sprite_blue_1_3_5251,
      ADR3 => vga_sprite_skyespriteon_0,
      O => blue_1_OBUF_8145
    );
  blue_1_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_blue_1_3_pack_2,
      O => vga_sprite_blue_1_3_5251
    );
  vga_sprite_blue_1_3 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X20Y39"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_0,
      ADR1 => MMona_1_0,
      ADR2 => MSkye_1_0,
      ADR3 => vga_sprite_skyespriteon_0,
      O => vga_sprite_blue_1_3_pack_2
    );
  N14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N14,
      O => N14_0
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_cy_7_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_7_0
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_cy_5_pack_1,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_5_Q
    );
  U2_vidon_and0000105_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and0000105_8205,
      O => U2_vidon_and0000105_0
    );
  U2_vidon_and0000105_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000(6),
      O => vga_sprite_xpixMona_sub0000_6_0
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_cy_7_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_7_0
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_cy_5_pack_1,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_5_Q
    );
  b_calc_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_calc_BYINV_8240,
      O => b_calc_DYMUX_8241
    );
  b_calc_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => b_calc_BYINV_8240
    );
  b_calc_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_calc_CLKINV_8238
    );
  b_calc_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => go1_0,
      O => b_calc_CEINV_8237
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(4),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(4),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(4),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0
    );
  MRey_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(0),
      O => MRey_0_0
    );
  MRey_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11
    );
  MMona_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(0),
      O => MMona_0_0
    );
  MMona_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11
    );
  MSkye_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(0),
      O => MSkye_0_0
    );
  MSkye_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11
    );
  U2_VSENABLE : X_FF
    generic map(
      LOC => "SLICE_X32Y46",
      INIT => '0'
    )
    port map (
      I => U2_VSENABLE_DXMUX_8385,
      CE => U2_VSENABLE_CEINVNOT,
      CLK => U2_VSENABLE_CLKINV_8368,
      SET => GND,
      RST => GND,
      O => U2_VSENABLE_5058
    );
  U2_VSENABLE_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS_cmp_eq0000,
      O => U2_VSENABLE_DXMUX_8385
    );
  U2_VSENABLE_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS_cmp_eq000010_pack_1,
      O => U2_HCS_cmp_eq000010_5095
    );
  U2_VSENABLE_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_VSENABLE_CLKINV_8368
    );
  U2_VSENABLE_CEINV : X_INV
    generic map(
      LOC => "SLICE_X32Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U2_VSENABLE_CEINVNOT
    );
  U2_HCS_cmp_eq0000111 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X32Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS_cmp_eq00005_0,
      ADR2 => VCC,
      ADR3 => U2_HCS_cmp_eq000010_5095,
      O => U2_HCS_cmp_eq0000
    );
  vga_sprite_green_1_Q : X_LUT4
    generic map(
      INIT => X"FEFC",
      LOC => "SLICE_X20Y32"
    )
    port map (
      ADR0 => vga_sprite_N01,
      ADR1 => N16_0,
      ADR2 => vga_sprite_N11_0,
      ADR3 => MRey_3_0,
      O => green_1_OBUF_8411
    );
  vga_sprite_green_0_Q : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X20Y32"
    )
    port map (
      ADR0 => vga_sprite_N01,
      ADR1 => MRey_2_0,
      ADR2 => vga_sprite_N11_0,
      ADR3 => N18_0,
      O => green_0_OBUF_8404
    );
  vga_sprite_red_0_Q : X_LUT4
    generic map(
      INIT => X"FFEA",
      LOC => "SLICE_X18Y32"
    )
    port map (
      ADR0 => N12_0,
      ADR1 => MRey_5_0,
      ADR2 => vga_sprite_N01,
      ADR3 => vga_sprite_N2_0,
      O => red_0_OBUF_8435
    );
  vga_sprite_green_2_Q : X_LUT4
    generic map(
      INIT => X"FEEE",
      LOC => "SLICE_X18Y32"
    )
    port map (
      ADR0 => vga_sprite_N11_0,
      ADR1 => N14_0,
      ADR2 => vga_sprite_N01,
      ADR3 => MRey_4_0,
      O => green_2_OBUF_8428
    );
  vga_sprite_skyespriteon_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon,
      O => vga_sprite_skyespriteon_0
    );
  b_dcvrey_not00027_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not00027_8459,
      O => b_dcvrey_not00027_0
    );
  vga_sprite_reyspriteon_addsub0000_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0000(5),
      O => vga_sprite_reyspriteon_addsub0000_5_0
    );
  vga_sprite_reyspriteon_addsub0000_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0000(4),
      O => vga_sprite_reyspriteon_addsub0000_4_0
    );
  vga_sprite_Madd_skyespriteon_addsub0001_lut_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_lut(7),
      O => vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0
    );
  vga_sprite_Madd_skyespriteon_addsub0001_lut_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0000(4),
      O => vga_sprite_skyespriteon_addsub0000_4_0
    );
  vga_sprite_reyspriteon_addsub0001_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0000_6_pack_1,
      O => vga_sprite_reyspriteon_addsub0000(6)
    );
  vga_sprite_reyspriteon_addsub0001_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(5),
      O => vga_sprite_reyspriteon_addsub0001_5_0
    );
  vga_sprite_reyspriteon_addsub0001_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_lut(7),
      O => vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0
    );
  vga_sprite_reyspriteon_addsub0001_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_lut(8),
      O => vga_sprite_Madd_reyspriteon_addsub0001_lut_8_0
    );
  vga_sprite_reyspriteon_addsub0001_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(3),
      O => vga_sprite_reyspriteon_addsub0001_3_0
    );
  vidon_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon,
      O => vidon_0
    );
  vidon_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and0000117_pack_1,
      O => U2_vidon_and0000117_5309
    );
  cp_delay2_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X39Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => cp_delay2_SRINV_8661,
      O => cp_delay2_FFX_RST
    );
  cp_delay2 : X_FF
    generic map(
      LOC => "SLICE_X39Y55",
      INIT => '0'
    )
    port map (
      I => cp_delay2_DXMUX_8671,
      CE => VCC,
      CLK => cp_delay2_CLKINV_8660,
      SET => GND,
      RST => cp_delay2_FFX_RST,
      O => cp_delay2_5185
    );
  cp_delay2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => cp_delay1_5184,
      O => cp_delay2_DXMUX_8671
    );
  cp_delay2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_0_INBUF,
      O => cp_delay2_DYMUX_8663
    );
  cp_delay2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => cp_delay2_SRINV_8661
    );
  cp_delay2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => cp_delay2_CLKINV_8660
    );
  cp_delay3_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X38Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => cp_delay3_FFY_RST
    );
  cp_delay3 : X_FF
    generic map(
      LOC => "SLICE_X38Y55",
      INIT => '0'
    )
    port map (
      I => cp_delay3_DYMUX_8685,
      CE => VCC,
      CLK => cp_delay3_CLKINV_8682,
      SET => GND,
      RST => cp_delay3_FFY_RST,
      O => cp_delay3_5183
    );
  cp_delay3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => cp_delay2_5185,
      O => cp_delay3_DYMUX_8685
    );
  cp_delay3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => cp_delay3_CLKINV_8682
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81 : X_LUT4
    generic map(
      INIT => X"BA30",
      LOC => "SLICE_X12Y60"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q,
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q,
      O => MRey(7)
    );
  MRey_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(7),
      O => MRey_7_0
    );
  MRey_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(1),
      O => MRey_1_0
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21 : X_LUT4
    generic map(
      INIT => X"C0EA",
      LOC => "SLICE_X12Y60"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q,
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MRey(1)
    );
  MMona_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(7),
      O => MMona_7_0
    );
  MMona_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(1),
      O => MMona_1_0
    );
  MSkye_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(7),
      O => MSkye_7_0
    );
  MSkye_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(1),
      O => MSkye_1_0
    );
  MRey_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(6),
      O => MRey_6_0
    );
  MRey_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(2),
      O => MRey_2_0
    );
  MMona_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(6),
      O => MMona_6_0
    );
  MMona_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(2),
      O => MMona_2_0
    );
  MSkye_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(6),
      O => MSkye_6_0
    );
  MSkye_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(2),
      O => MSkye_2_0
    );
  MRey_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(5),
      O => MRey_5_0
    );
  MRey_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(3),
      O => MRey_3_0
    );
  MMona_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(5),
      O => MMona_5_0
    );
  MMona_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(3),
      O => MMona_3_0
    );
  MSkye_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(5),
      O => MSkye_5_0
    );
  MSkye_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(3),
      O => MSkye_3_0
    );
  MRey_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(4),
      O => MRey_4_0
    );
  MMona_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(4),
      O => MMona_4_0
    );
  MSkye_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(4),
      O => MSkye_4_0
    );
  vga_sprite_monaspriteon_addsub0001_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(2),
      O => vga_sprite_monaspriteon_addsub0001_2_0
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_2_11_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X37Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_cmonav(2),
      ADR3 => VCC,
      O => vga_sprite_monaspriteon_addsub0001(2)
    );
  vga_sprite_reyspriteon_addsub0001_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(2),
      O => vga_sprite_reyspriteon_addsub0001_2_0
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_2_11_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X38Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_reyspriteon_addsub0001(2)
    );
  vga_sprite_skyespriteon_addsub0001_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(2),
      O => vga_sprite_skyespriteon_addsub0001_2_0
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_2_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X40Y17"
    )
    port map (
      ADR0 => b_cskyev(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_skyespriteon_addsub0001(2)
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_7_11 : X_LUT4
    generic map(
      INIT => X"0F5A",
      LOC => "SLICE_X40Y20"
    )
    port map (
      ADR0 => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q,
      ADR1 => VCC,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0,
      ADR3 => vga_sprite_skyespriteon_addsub0000(6),
      O => vga_sprite_skyespriteon_addsub0001(7)
    );
  vga_sprite_skyespriteon_addsub0001_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0000_6_pack_1,
      O => vga_sprite_skyespriteon_addsub0000(6)
    );
  vga_sprite_Madd_skyespriteon_addsub0000_xor_6_11 : X_LUT4
    generic map(
      INIT => X"66CC",
      LOC => "SLICE_X40Y20"
    )
    port map (
      ADR0 => b_cskyev(5),
      ADR1 => b_cskyev(6),
      ADR2 => VCC,
      ADR3 => b_cskyev(4),
      O => vga_sprite_skyespriteon_addsub0000_6_pack_1
    );
  vga_sprite_reyspriteon_addsub0003_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0003(5),
      O => vga_sprite_reyspriteon_addsub0003_5_0
    );
  vga_sprite_Madd_reyspriteon_addsub0003_xor_5_11 : X_LUT4
    generic map(
      INIT => X"807F",
      LOC => "SLICE_X20Y62"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q,
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_Q,
      ADR3 => vga_sprite_reyspriteon_addsub0002_5_Q,
      O => vga_sprite_reyspriteon_addsub0003(5)
    );
  vga_sprite_xpixMona_sub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000(8),
      O => vga_sprite_xpixMona_sub0000_8_0
    );
  vga_sprite_xpixMona_sub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_8_bdd0_pack_1,
      O => vga_sprite_xpixMona_sub0000_8_bdd0
    );
  vga_sprite_xpixMona_sub0000_8_11 : X_LUT4
    generic map(
      INIT => X"0F1F",
      LOC => "SLICE_X26Y46"
    )
    port map (
      ADR0 => U2_HCS(5),
      ADR1 => U2_HCS(6),
      ADR2 => U2_HCS(7),
      ADR3 => U2_HCS(4),
      O => vga_sprite_xpixMona_sub0000_8_bdd0_pack_1
    );
  red_2_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N01_pack_1,
      O => vga_sprite_N01
    );
  vga_sprite_N3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N3,
      O => vga_sprite_N3_0
    );
  vga_sprite_N2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N2,
      O => vga_sprite_N2_0
    );
  vga_sprite_N2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N4_pack_1,
      O => vga_sprite_N4
    );
  N8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => N8,
      O => N8_0
    );
  N8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N5_pack_1,
      O => vga_sprite_N5
    );
  vga_sprite_blue_1_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_blue_1_19_9157,
      O => vga_sprite_blue_1_19_0
    );
  vga_sprite_blue_1_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_blue_0_19_9150,
      O => vga_sprite_blue_0_19_0
    );
  vga_sprite_reyspriteon_addsub0002_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X23Y60"
    )
    port map (
      O => vga_sprite_reyspriteon_addsub0002_0_LOGIC_ONE_9176
    );
  vga_sprite_reyspriteon_addsub0002_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_0_XORF_9193,
      O => vga_sprite_reyspriteon_addsub0002_0_Q
    );
  vga_sprite_reyspriteon_addsub0002_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y60"
    )
    port map (
      I0 => vga_sprite_reyspriteon_addsub0002_0_CYINIT_9192,
      I1 => vga_sprite_Madd_reyspriteon_addsub0002_lut(0),
      O => vga_sprite_reyspriteon_addsub0002_0_XORF_9193
    );
  vga_sprite_reyspriteon_addsub0002_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y60"
    )
    port map (
      IA => vga_sprite_reyspriteon_addsub0002_0_LOGIC_ONE_9176,
      IB => vga_sprite_reyspriteon_addsub0002_0_CYINIT_9192,
      SEL => vga_sprite_reyspriteon_addsub0002_0_CYSELF_9183,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_0_Q
    );
  vga_sprite_reyspriteon_addsub0002_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_0_BXINV_9181,
      O => vga_sprite_reyspriteon_addsub0002_0_CYINIT_9192
    );
  vga_sprite_reyspriteon_addsub0002_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_lut(0),
      O => vga_sprite_reyspriteon_addsub0002_0_CYSELF_9183
    );
  vga_sprite_reyspriteon_addsub0002_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_reyspriteon_addsub0002_0_BXINV_9181
    );
  vga_sprite_reyspriteon_addsub0002_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_0_XORG_9179,
      O => vga_sprite_reyspriteon_addsub0002_1_Q
    );
  vga_sprite_reyspriteon_addsub0002_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y60"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0002_cy_0_Q,
      I1 => vga_sprite_Madd_reyspriteon_addsub0002_lut(1),
      O => vga_sprite_reyspriteon_addsub0002_0_XORG_9179
    );
  vga_sprite_reyspriteon_addsub0002_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_0_CYMUXG_9178,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_1_Q
    );
  vga_sprite_reyspriteon_addsub0002_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y60"
    )
    port map (
      IA => vga_sprite_reyspriteon_addsub0002_0_LOGIC_ONE_9176,
      IB => vga_sprite_Madd_reyspriteon_addsub0002_cy_0_Q,
      SEL => vga_sprite_reyspriteon_addsub0002_0_CYSELG_9167,
      O => vga_sprite_reyspriteon_addsub0002_0_CYMUXG_9178
    );
  vga_sprite_reyspriteon_addsub0002_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_lut(1),
      O => vga_sprite_reyspriteon_addsub0002_0_CYSELG_9167
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X23Y61"
    )
    port map (
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE_9211
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORF_9231,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y61"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYINIT_9230,
      I1 => vga_sprite_Madd_reyspriteon_addsub0002_lut(2),
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORF_9231
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y61"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE_9211,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYINIT_9230,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELF_9217,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_2_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y61"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE_9211,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE_9211,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELF_9217,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXF2_9212
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_cy_1_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYINIT_9230
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_lut(2),
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELF_9217
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORG_9219,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y61"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0002_cy_2_Q,
      I1 => vga_sprite_Madd_reyspriteon_addsub0002_lut(3),
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORG_9219
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXFAST_9216,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_3_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_cy_1_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_FASTCARRY_9214
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y61"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELG_9202,
      I1 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELF_9217,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYAND_9215
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y61"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXG2_9213,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_FASTCARRY_9214,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYAND_9215,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXFAST_9216
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y61"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE_9211,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXF2_9212,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELG_9202,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXG2_9213
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_lut(3),
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELG_9202
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y62"
    )
    port map (
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ZERO_9249
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X23Y62"
    )
    port map (
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ONE_9269
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORF_9270,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y62"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYINIT_9268,
      I1 => vga_sprite_Madd_reyspriteon_addsub0002_lut(4),
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORF_9270
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y62"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ONE_9269,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYINIT_9268,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELF_9255,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_4_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y62"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ONE_9269,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ONE_9269,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELF_9255,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXF2_9250
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_cy_3_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYINIT_9268
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_lut(4),
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELF_9255
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORG_9257,
      O => vga_sprite_reyspriteon_addsub0002_5_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y62"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0002_cy_4_Q,
      I1 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_G,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORG_9257
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXFAST_9254,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_5_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_cy_3_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_FASTCARRY_9252
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y62"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELG_9240,
      I1 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELF_9255,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYAND_9253
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y62"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXG2_9251,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_FASTCARRY_9252,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYAND_9253,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXFAST_9254
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y62"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ZERO_9249,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXF2_9250,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELG_9240,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXG2_9251
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_G,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELG_9240
    );
  vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y63"
    )
    port map (
      O => vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO_9288
    );
  vga_sprite_reyspriteon_addsub0002_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_6_XORF_9308,
      O => vga_sprite_reyspriteon_addsub0002_6_Q
    );
  vga_sprite_reyspriteon_addsub0002_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y63"
    )
    port map (
      I0 => vga_sprite_reyspriteon_addsub0002_6_CYINIT_9307,
      I1 => vga_sprite_reyspriteon_addsub0002_6_F,
      O => vga_sprite_reyspriteon_addsub0002_6_XORF_9308
    );
  vga_sprite_reyspriteon_addsub0002_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y63"
    )
    port map (
      IA => vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO_9288,
      IB => vga_sprite_reyspriteon_addsub0002_6_CYINIT_9307,
      SEL => vga_sprite_reyspriteon_addsub0002_6_CYSELF_9294,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_6_Q
    );
  vga_sprite_reyspriteon_addsub0002_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y63"
    )
    port map (
      IA => vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO_9288,
      IB => vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO_9288,
      SEL => vga_sprite_reyspriteon_addsub0002_6_CYSELF_9294,
      O => vga_sprite_reyspriteon_addsub0002_6_CYMUXF2_9289
    );
  vga_sprite_reyspriteon_addsub0002_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_cy_5_Q,
      O => vga_sprite_reyspriteon_addsub0002_6_CYINIT_9307
    );
  vga_sprite_reyspriteon_addsub0002_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_6_F,
      O => vga_sprite_reyspriteon_addsub0002_6_CYSELF_9294
    );
  vga_sprite_reyspriteon_addsub0002_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_6_XORG_9296,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_7_Q
    );
  vga_sprite_reyspriteon_addsub0002_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y63"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0002_cy_6_Q,
      I1 => vga_sprite_reyspriteon_addsub0002_6_G,
      O => vga_sprite_reyspriteon_addsub0002_6_XORG_9296
    );
  vga_sprite_reyspriteon_addsub0002_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_cy_5_Q,
      O => vga_sprite_reyspriteon_addsub0002_6_FASTCARRY_9291
    );
  vga_sprite_reyspriteon_addsub0002_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y63"
    )
    port map (
      I0 => vga_sprite_reyspriteon_addsub0002_6_CYSELG_9279,
      I1 => vga_sprite_reyspriteon_addsub0002_6_CYSELF_9294,
      O => vga_sprite_reyspriteon_addsub0002_6_CYAND_9292
    );
  vga_sprite_reyspriteon_addsub0002_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y63"
    )
    port map (
      IA => vga_sprite_reyspriteon_addsub0002_6_CYMUXG2_9290,
      IB => vga_sprite_reyspriteon_addsub0002_6_FASTCARRY_9291,
      SEL => vga_sprite_reyspriteon_addsub0002_6_CYAND_9292,
      O => vga_sprite_reyspriteon_addsub0002_6_CYMUXFAST_9293
    );
  vga_sprite_reyspriteon_addsub0002_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y63"
    )
    port map (
      IA => vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO_9288,
      IB => vga_sprite_reyspriteon_addsub0002_6_CYMUXF2_9289,
      SEL => vga_sprite_reyspriteon_addsub0002_6_CYSELG_9279,
      O => vga_sprite_reyspriteon_addsub0002_6_CYMUXG2_9290
    );
  vga_sprite_reyspriteon_addsub0002_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_6_G,
      O => vga_sprite_reyspriteon_addsub0002_6_CYSELG_9279
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y64"
    )
    port map (
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_LOGIC_ZERO_9338
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORF_9339,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y64"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYINIT_9337,
      I1 => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_F,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORF_9339
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y64"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_LOGIC_ZERO_9338,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYINIT_9337,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYSELF_9328,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_8_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_6_CYMUXFAST_9293,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYINIT_9337
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_F,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYSELF_9328
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORG_9325,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_9_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y64"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0002_cy_8_Q,
      I1 => b_rreyv_9_rt_9322,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORG_9325
    );
  vga_sprite_ypixRey_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_0_XORF_9375,
      O => vga_sprite_ypixRey(0)
    );
  vga_sprite_ypixRey_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y55"
    )
    port map (
      I0 => vga_sprite_ypixRey_0_CYINIT_9374,
      I1 => vga_sprite_Msub_ypixRey_lut(0),
      O => vga_sprite_ypixRey_0_XORF_9375
    );
  vga_sprite_ypixRey_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y55"
    )
    port map (
      IA => vga_sprite_ypixRey_0_CY0F_9373,
      IB => vga_sprite_ypixRey_0_CYINIT_9374,
      SEL => vga_sprite_ypixRey_0_CYSELF_9365,
      O => vga_sprite_Msub_ypixRey_cy_0_Q
    );
  vga_sprite_ypixRey_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_0_BXINV_9363,
      O => vga_sprite_ypixRey_0_CYINIT_9374
    );
  vga_sprite_ypixRey_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(0),
      O => vga_sprite_ypixRey_0_CY0F_9373
    );
  vga_sprite_ypixRey_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(0),
      O => vga_sprite_ypixRey_0_CYSELF_9365
    );
  vga_sprite_ypixRey_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_ypixRey_0_BXINV_9363
    );
  vga_sprite_ypixRey_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_0_XORG_9361,
      O => vga_sprite_ypixRey(1)
    );
  vga_sprite_ypixRey_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y55"
    )
    port map (
      I0 => vga_sprite_Msub_ypixRey_cy_0_Q,
      I1 => vga_sprite_Msub_ypixRey_lut(1),
      O => vga_sprite_ypixRey_0_XORG_9361
    );
  vga_sprite_ypixRey_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_0_CYMUXG_9360,
      O => vga_sprite_Msub_ypixRey_cy_1_Q
    );
  vga_sprite_ypixRey_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y55"
    )
    port map (
      IA => vga_sprite_ypixRey_0_CY0G_9358,
      IB => vga_sprite_Msub_ypixRey_cy_0_Q,
      SEL => vga_sprite_ypixRey_0_CYSELG_9350,
      O => vga_sprite_ypixRey_0_CYMUXG_9360
    );
  vga_sprite_ypixRey_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(1),
      O => vga_sprite_ypixRey_0_CY0G_9358
    );
  vga_sprite_ypixRey_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(1),
      O => vga_sprite_ypixRey_0_CYSELG_9350
    );
  vga_sprite_ypixRey_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_2_XORF_9414,
      O => vga_sprite_ypixRey(2)
    );
  vga_sprite_ypixRey_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y56"
    )
    port map (
      I0 => vga_sprite_ypixRey_2_CYINIT_9413,
      I1 => vga_sprite_Msub_ypixRey_lut(2),
      O => vga_sprite_ypixRey_2_XORF_9414
    );
  vga_sprite_ypixRey_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y56"
    )
    port map (
      IA => vga_sprite_ypixRey_2_CY0F_9412,
      IB => vga_sprite_ypixRey_2_CYINIT_9413,
      SEL => vga_sprite_ypixRey_2_CYSELF_9400,
      O => vga_sprite_Msub_ypixRey_cy_2_Q
    );
  vga_sprite_ypixRey_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y56"
    )
    port map (
      IA => vga_sprite_ypixRey_2_CY0F_9412,
      IB => vga_sprite_ypixRey_2_CY0F_9412,
      SEL => vga_sprite_ypixRey_2_CYSELF_9400,
      O => vga_sprite_ypixRey_2_CYMUXF2_9395
    );
  vga_sprite_ypixRey_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_cy_1_Q,
      O => vga_sprite_ypixRey_2_CYINIT_9413
    );
  vga_sprite_ypixRey_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(2),
      O => vga_sprite_ypixRey_2_CY0F_9412
    );
  vga_sprite_ypixRey_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(2),
      O => vga_sprite_ypixRey_2_CYSELF_9400
    );
  vga_sprite_ypixRey_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_2_XORG_9402,
      O => vga_sprite_ypixRey(3)
    );
  vga_sprite_ypixRey_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y56"
    )
    port map (
      I0 => vga_sprite_Msub_ypixRey_cy_2_Q,
      I1 => vga_sprite_Msub_ypixRey_lut(3),
      O => vga_sprite_ypixRey_2_XORG_9402
    );
  vga_sprite_ypixRey_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_2_CYMUXFAST_9399,
      O => vga_sprite_Msub_ypixRey_cy_3_Q
    );
  vga_sprite_ypixRey_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_cy_1_Q,
      O => vga_sprite_ypixRey_2_FASTCARRY_9397
    );
  vga_sprite_ypixRey_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y56"
    )
    port map (
      I0 => vga_sprite_ypixRey_2_CYSELG_9386,
      I1 => vga_sprite_ypixRey_2_CYSELF_9400,
      O => vga_sprite_ypixRey_2_CYAND_9398
    );
  vga_sprite_ypixRey_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y56"
    )
    port map (
      IA => vga_sprite_ypixRey_2_CYMUXG2_9396,
      IB => vga_sprite_ypixRey_2_FASTCARRY_9397,
      SEL => vga_sprite_ypixRey_2_CYAND_9398,
      O => vga_sprite_ypixRey_2_CYMUXFAST_9399
    );
  vga_sprite_ypixRey_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y56"
    )
    port map (
      IA => vga_sprite_ypixRey_2_CY0G_9394,
      IB => vga_sprite_ypixRey_2_CYMUXF2_9395,
      SEL => vga_sprite_ypixRey_2_CYSELG_9386,
      O => vga_sprite_ypixRey_2_CYMUXG2_9396
    );
  vga_sprite_ypixRey_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(3),
      O => vga_sprite_ypixRey_2_CY0G_9394
    );
  vga_sprite_ypixRey_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(3),
      O => vga_sprite_ypixRey_2_CYSELG_9386
    );
  vga_sprite_ypixRey_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_4_XORF_9453,
      O => vga_sprite_ypixRey(4)
    );
  vga_sprite_ypixRey_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y57"
    )
    port map (
      I0 => vga_sprite_ypixRey_4_CYINIT_9452,
      I1 => vga_sprite_Msub_ypixRey_lut(4),
      O => vga_sprite_ypixRey_4_XORF_9453
    );
  vga_sprite_ypixRey_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y57"
    )
    port map (
      IA => vga_sprite_ypixRey_4_CY0F_9451,
      IB => vga_sprite_ypixRey_4_CYINIT_9452,
      SEL => vga_sprite_ypixRey_4_CYSELF_9439,
      O => vga_sprite_Msub_ypixRey_cy_4_Q
    );
  vga_sprite_ypixRey_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y57"
    )
    port map (
      IA => vga_sprite_ypixRey_4_CY0F_9451,
      IB => vga_sprite_ypixRey_4_CY0F_9451,
      SEL => vga_sprite_ypixRey_4_CYSELF_9439,
      O => vga_sprite_ypixRey_4_CYMUXF2_9434
    );
  vga_sprite_ypixRey_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_cy_3_Q,
      O => vga_sprite_ypixRey_4_CYINIT_9452
    );
  vga_sprite_ypixRey_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(4),
      O => vga_sprite_ypixRey_4_CY0F_9451
    );
  vga_sprite_ypixRey_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(4),
      O => vga_sprite_ypixRey_4_CYSELF_9439
    );
  vga_sprite_ypixRey_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_4_XORG_9441,
      O => vga_sprite_ypixRey(5)
    );
  vga_sprite_ypixRey_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y57"
    )
    port map (
      I0 => vga_sprite_Msub_ypixRey_cy_4_Q,
      I1 => vga_sprite_Msub_ypixRey_lut(5),
      O => vga_sprite_ypixRey_4_XORG_9441
    );
  vga_sprite_ypixRey_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_4_CYMUXFAST_9438,
      O => vga_sprite_Msub_ypixRey_cy_5_Q
    );
  vga_sprite_ypixRey_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_cy_3_Q,
      O => vga_sprite_ypixRey_4_FASTCARRY_9436
    );
  vga_sprite_ypixRey_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y57"
    )
    port map (
      I0 => vga_sprite_ypixRey_4_CYSELG_9425,
      I1 => vga_sprite_ypixRey_4_CYSELF_9439,
      O => vga_sprite_ypixRey_4_CYAND_9437
    );
  vga_sprite_ypixRey_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y57"
    )
    port map (
      IA => vga_sprite_ypixRey_4_CYMUXG2_9435,
      IB => vga_sprite_ypixRey_4_FASTCARRY_9436,
      SEL => vga_sprite_ypixRey_4_CYAND_9437,
      O => vga_sprite_ypixRey_4_CYMUXFAST_9438
    );
  vga_sprite_ypixRey_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y57"
    )
    port map (
      IA => vga_sprite_ypixRey_4_CY0G_9433,
      IB => vga_sprite_ypixRey_4_CYMUXF2_9434,
      SEL => vga_sprite_ypixRey_4_CYSELG_9425,
      O => vga_sprite_ypixRey_4_CYMUXG2_9435
    );
  vga_sprite_ypixRey_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(5),
      O => vga_sprite_ypixRey_4_CY0G_9433
    );
  vga_sprite_ypixRey_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(5),
      O => vga_sprite_ypixRey_4_CYSELG_9425
    );
  vga_sprite_ypixRey_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_6_XORF_9492,
      O => vga_sprite_ypixRey(6)
    );
  vga_sprite_ypixRey_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y58"
    )
    port map (
      I0 => vga_sprite_ypixRey_6_CYINIT_9491,
      I1 => vga_sprite_Msub_ypixRey_lut(6),
      O => vga_sprite_ypixRey_6_XORF_9492
    );
  vga_sprite_ypixRey_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y58"
    )
    port map (
      IA => vga_sprite_ypixRey_6_CY0F_9490,
      IB => vga_sprite_ypixRey_6_CYINIT_9491,
      SEL => vga_sprite_ypixRey_6_CYSELF_9478,
      O => vga_sprite_Msub_ypixRey_cy_6_Q
    );
  vga_sprite_ypixRey_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y58"
    )
    port map (
      IA => vga_sprite_ypixRey_6_CY0F_9490,
      IB => vga_sprite_ypixRey_6_CY0F_9490,
      SEL => vga_sprite_ypixRey_6_CYSELF_9478,
      O => vga_sprite_ypixRey_6_CYMUXF2_9473
    );
  vga_sprite_ypixRey_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_cy_5_Q,
      O => vga_sprite_ypixRey_6_CYINIT_9491
    );
  vga_sprite_ypixRey_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(6),
      O => vga_sprite_ypixRey_6_CY0F_9490
    );
  vga_sprite_ypixRey_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(6),
      O => vga_sprite_ypixRey_6_CYSELF_9478
    );
  vga_sprite_ypixRey_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_6_XORG_9480,
      O => vga_sprite_ypixRey(7)
    );
  vga_sprite_ypixRey_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y58"
    )
    port map (
      I0 => vga_sprite_Msub_ypixRey_cy_6_Q,
      I1 => vga_sprite_Msub_ypixRey_lut(7),
      O => vga_sprite_ypixRey_6_XORG_9480
    );
  vga_sprite_ypixRey_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_cy_5_Q,
      O => vga_sprite_ypixRey_6_FASTCARRY_9475
    );
  vga_sprite_ypixRey_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y58"
    )
    port map (
      I0 => vga_sprite_ypixRey_6_CYSELG_9464,
      I1 => vga_sprite_ypixRey_6_CYSELF_9478,
      O => vga_sprite_ypixRey_6_CYAND_9476
    );
  vga_sprite_ypixRey_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y58"
    )
    port map (
      IA => vga_sprite_ypixRey_6_CYMUXG2_9474,
      IB => vga_sprite_ypixRey_6_FASTCARRY_9475,
      SEL => vga_sprite_ypixRey_6_CYAND_9476,
      O => vga_sprite_ypixRey_6_CYMUXFAST_9477
    );
  vga_sprite_ypixRey_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y58"
    )
    port map (
      IA => vga_sprite_ypixRey_6_CY0G_9472,
      IB => vga_sprite_ypixRey_6_CYMUXF2_9473,
      SEL => vga_sprite_ypixRey_6_CYSELG_9464,
      O => vga_sprite_ypixRey_6_CYMUXG2_9474
    );
  vga_sprite_ypixRey_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(7),
      O => vga_sprite_ypixRey_6_CY0G_9472
    );
  vga_sprite_ypixRey_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(7),
      O => vga_sprite_ypixRey_6_CYSELG_9464
    );
  vga_sprite_ypixRey_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_8_XORF_9523,
      O => vga_sprite_ypixRey(8)
    );
  vga_sprite_ypixRey_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y59"
    )
    port map (
      I0 => vga_sprite_ypixRey_8_CYINIT_9522,
      I1 => vga_sprite_Msub_ypixRey_lut(8),
      O => vga_sprite_ypixRey_8_XORF_9523
    );
  vga_sprite_ypixRey_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y59"
    )
    port map (
      IA => vga_sprite_ypixRey_8_CY0F_9521,
      IB => vga_sprite_ypixRey_8_CYINIT_9522,
      SEL => vga_sprite_ypixRey_8_CYSELF_9513,
      O => vga_sprite_Msub_ypixRey_cy_8_Q
    );
  vga_sprite_ypixRey_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_6_CYMUXFAST_9477,
      O => vga_sprite_ypixRey_8_CYINIT_9522
    );
  vga_sprite_ypixRey_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(8),
      O => vga_sprite_ypixRey_8_CY0F_9521
    );
  vga_sprite_ypixRey_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(8),
      O => vga_sprite_ypixRey_8_CYSELF_9513
    );
  vga_sprite_ypixRey_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_8_XORG_9510,
      O => vga_sprite_ypixRey(9)
    );
  vga_sprite_ypixRey_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y59"
    )
    port map (
      I0 => vga_sprite_Msub_ypixRey_cy_8_Q,
      I1 => vga_sprite_Msub_ypixRey_lut(9),
      O => vga_sprite_ypixRey_8_XORG_9510
    );
  b_Madd_add0005_add0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X24Y62"
    )
    port map (
      IA => b_Madd_add0005_add0000_cy_1_CY0F_9553,
      IB => b_Madd_add0005_add0000_cy_1_CYINIT_9554,
      SEL => b_Madd_add0005_add0000_cy_1_CYSELF_9545,
      O => b_Madd_add0005_add0000_cy_0_Q
    );
  b_Madd_add0005_add0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X24Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_1_BXINV_9543,
      O => b_Madd_add0005_add0000_cy_1_CYINIT_9554
    );
  b_Madd_add0005_add0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X24Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(0),
      O => b_Madd_add0005_add0000_cy_1_CY0F_9553
    );
  b_Madd_add0005_add0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X24Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(0),
      O => b_Madd_add0005_add0000_cy_1_CYSELF_9545
    );
  b_Madd_add0005_add0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_Madd_add0005_add0000_cy_1_BXINV_9543
    );
  b_Madd_add0005_add0000_cy_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_1_CYMUXG_9542,
      O => b_Madd_add0005_add0000_cy_1_Q
    );
  b_Madd_add0005_add0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X24Y62"
    )
    port map (
      IA => b_Madd_add0005_add0000_cy_1_CY0G_9540,
      IB => b_Madd_add0005_add0000_cy_0_Q,
      SEL => b_Madd_add0005_add0000_cy_1_CYSELG_9532,
      O => b_Madd_add0005_add0000_cy_1_CYMUXG_9542
    );
  b_Madd_add0005_add0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X24Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(1),
      O => b_Madd_add0005_add0000_cy_1_CY0G_9540
    );
  b_Madd_add0005_add0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X24Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(1),
      O => b_Madd_add0005_add0000_cy_1_CYSELG_9532
    );
  b_add0005_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_2_XORF_9592,
      O => b_add0005_add0000(2)
    );
  b_add0005_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X24Y63"
    )
    port map (
      I0 => b_add0005_add0000_2_CYINIT_9591,
      I1 => b_Madd_add0005_add0000_lut(2),
      O => b_add0005_add0000_2_XORF_9592
    );
  b_add0005_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X24Y63"
    )
    port map (
      IA => b_add0005_add0000_2_CY0F_9590,
      IB => b_add0005_add0000_2_CYINIT_9591,
      SEL => b_add0005_add0000_2_CYSELF_9578,
      O => b_Madd_add0005_add0000_cy_2_Q
    );
  b_add0005_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y63"
    )
    port map (
      IA => b_add0005_add0000_2_CY0F_9590,
      IB => b_add0005_add0000_2_CY0F_9590,
      SEL => b_add0005_add0000_2_CYSELF_9578,
      O => b_add0005_add0000_2_CYMUXF2_9573
    );
  b_add0005_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X24Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_1_Q,
      O => b_add0005_add0000_2_CYINIT_9591
    );
  b_add0005_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X24Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(2),
      O => b_add0005_add0000_2_CY0F_9590
    );
  b_add0005_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X24Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(2),
      O => b_add0005_add0000_2_CYSELF_9578
    );
  b_add0005_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_2_XORG_9580,
      O => b_add0005_add0000(3)
    );
  b_add0005_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X24Y63"
    )
    port map (
      I0 => b_Madd_add0005_add0000_cy_2_Q,
      I1 => b_Madd_add0005_add0000_lut(3),
      O => b_add0005_add0000_2_XORG_9580
    );
  b_add0005_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_2_CYMUXFAST_9577,
      O => b_Madd_add0005_add0000_cy_3_Q
    );
  b_add0005_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X24Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_1_Q,
      O => b_add0005_add0000_2_FASTCARRY_9575
    );
  b_add0005_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X24Y63"
    )
    port map (
      I0 => b_add0005_add0000_2_CYSELG_9564,
      I1 => b_add0005_add0000_2_CYSELF_9578,
      O => b_add0005_add0000_2_CYAND_9576
    );
  b_add0005_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X24Y63"
    )
    port map (
      IA => b_add0005_add0000_2_CYMUXG2_9574,
      IB => b_add0005_add0000_2_FASTCARRY_9575,
      SEL => b_add0005_add0000_2_CYAND_9576,
      O => b_add0005_add0000_2_CYMUXFAST_9577
    );
  b_add0005_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y63"
    )
    port map (
      IA => b_add0005_add0000_2_CY0G_9572,
      IB => b_add0005_add0000_2_CYMUXF2_9573,
      SEL => b_add0005_add0000_2_CYSELG_9564,
      O => b_add0005_add0000_2_CYMUXG2_9574
    );
  b_add0005_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X24Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(3),
      O => b_add0005_add0000_2_CY0G_9572
    );
  b_add0005_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X24Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(3),
      O => b_add0005_add0000_2_CYSELG_9564
    );
  b_add0005_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_4_XORF_9631,
      O => b_add0005_add0000(4)
    );
  b_add0005_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X24Y64"
    )
    port map (
      I0 => b_add0005_add0000_4_CYINIT_9630,
      I1 => b_Madd_add0005_add0000_lut(4),
      O => b_add0005_add0000_4_XORF_9631
    );
  b_add0005_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X24Y64"
    )
    port map (
      IA => b_add0005_add0000_4_CY0F_9629,
      IB => b_add0005_add0000_4_CYINIT_9630,
      SEL => b_add0005_add0000_4_CYSELF_9617,
      O => b_Madd_add0005_add0000_cy_4_Q
    );
  b_add0005_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y64"
    )
    port map (
      IA => b_add0005_add0000_4_CY0F_9629,
      IB => b_add0005_add0000_4_CY0F_9629,
      SEL => b_add0005_add0000_4_CYSELF_9617,
      O => b_add0005_add0000_4_CYMUXF2_9612
    );
  b_add0005_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X24Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_3_Q,
      O => b_add0005_add0000_4_CYINIT_9630
    );
  b_add0005_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X24Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(4),
      O => b_add0005_add0000_4_CY0F_9629
    );
  b_add0005_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X24Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(4),
      O => b_add0005_add0000_4_CYSELF_9617
    );
  b_add0005_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_4_XORG_9619,
      O => b_add0005_add0000(5)
    );
  b_add0005_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X24Y64"
    )
    port map (
      I0 => b_Madd_add0005_add0000_cy_4_Q,
      I1 => b_Madd_add0005_add0000_lut(5),
      O => b_add0005_add0000_4_XORG_9619
    );
  b_add0005_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_4_CYMUXFAST_9616,
      O => b_Madd_add0005_add0000_cy_5_Q
    );
  b_add0005_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X24Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_3_Q,
      O => b_add0005_add0000_4_FASTCARRY_9614
    );
  b_add0005_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X24Y64"
    )
    port map (
      I0 => b_add0005_add0000_4_CYSELG_9603,
      I1 => b_add0005_add0000_4_CYSELF_9617,
      O => b_add0005_add0000_4_CYAND_9615
    );
  b_add0005_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X24Y64"
    )
    port map (
      IA => b_add0005_add0000_4_CYMUXG2_9613,
      IB => b_add0005_add0000_4_FASTCARRY_9614,
      SEL => b_add0005_add0000_4_CYAND_9615,
      O => b_add0005_add0000_4_CYMUXFAST_9616
    );
  b_add0005_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y64"
    )
    port map (
      IA => b_add0005_add0000_4_CY0G_9611,
      IB => b_add0005_add0000_4_CYMUXF2_9612,
      SEL => b_add0005_add0000_4_CYSELG_9603,
      O => b_add0005_add0000_4_CYMUXG2_9613
    );
  b_add0005_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X24Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(5),
      O => b_add0005_add0000_4_CY0G_9611
    );
  b_add0005_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X24Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(5),
      O => b_add0005_add0000_4_CYSELG_9603
    );
  b_add0005_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_6_XORF_9670,
      O => b_add0005_add0000(6)
    );
  b_add0005_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X24Y65"
    )
    port map (
      I0 => b_add0005_add0000_6_CYINIT_9669,
      I1 => b_Madd_add0005_add0000_lut(6),
      O => b_add0005_add0000_6_XORF_9670
    );
  b_add0005_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X24Y65"
    )
    port map (
      IA => b_add0005_add0000_6_CY0F_9668,
      IB => b_add0005_add0000_6_CYINIT_9669,
      SEL => b_add0005_add0000_6_CYSELF_9656,
      O => b_Madd_add0005_add0000_cy_6_Q
    );
  b_add0005_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y65"
    )
    port map (
      IA => b_add0005_add0000_6_CY0F_9668,
      IB => b_add0005_add0000_6_CY0F_9668,
      SEL => b_add0005_add0000_6_CYSELF_9656,
      O => b_add0005_add0000_6_CYMUXF2_9651
    );
  b_add0005_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X24Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_5_Q,
      O => b_add0005_add0000_6_CYINIT_9669
    );
  b_add0005_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X24Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(6),
      O => b_add0005_add0000_6_CY0F_9668
    );
  b_add0005_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X24Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(6),
      O => b_add0005_add0000_6_CYSELF_9656
    );
  b_add0005_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_6_XORG_9658,
      O => b_add0005_add0000(7)
    );
  b_add0005_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X24Y65"
    )
    port map (
      I0 => b_Madd_add0005_add0000_cy_6_Q,
      I1 => b_Madd_add0005_add0000_lut(7),
      O => b_add0005_add0000_6_XORG_9658
    );
  b_add0005_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X24Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_5_Q,
      O => b_add0005_add0000_6_FASTCARRY_9653
    );
  b_add0005_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X24Y65"
    )
    port map (
      I0 => b_add0005_add0000_6_CYSELG_9642,
      I1 => b_add0005_add0000_6_CYSELF_9656,
      O => b_add0005_add0000_6_CYAND_9654
    );
  b_add0005_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X24Y65"
    )
    port map (
      IA => b_add0005_add0000_6_CYMUXG2_9652,
      IB => b_add0005_add0000_6_FASTCARRY_9653,
      SEL => b_add0005_add0000_6_CYAND_9654,
      O => b_add0005_add0000_6_CYMUXFAST_9655
    );
  b_add0005_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y65"
    )
    port map (
      IA => b_add0005_add0000_6_CY0G_9650,
      IB => b_add0005_add0000_6_CYMUXF2_9651,
      SEL => b_add0005_add0000_6_CYSELG_9642,
      O => b_add0005_add0000_6_CYMUXG2_9652
    );
  b_add0005_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X24Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(7),
      O => b_add0005_add0000_6_CY0G_9650
    );
  b_add0005_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X24Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(7),
      O => b_add0005_add0000_6_CYSELG_9642
    );
  b_add0005_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_8_XORF_9701,
      O => b_add0005_add0000(8)
    );
  b_add0005_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X24Y66"
    )
    port map (
      I0 => b_add0005_add0000_8_CYINIT_9700,
      I1 => b_Madd_add0005_add0000_lut(8),
      O => b_add0005_add0000_8_XORF_9701
    );
  b_add0005_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X24Y66"
    )
    port map (
      IA => b_add0005_add0000_8_CY0F_9699,
      IB => b_add0005_add0000_8_CYINIT_9700,
      SEL => b_add0005_add0000_8_CYSELF_9691,
      O => b_Madd_add0005_add0000_cy_8_Q
    );
  b_add0005_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X24Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_6_CYMUXFAST_9655,
      O => b_add0005_add0000_8_CYINIT_9700
    );
  b_add0005_add0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X24Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(8),
      O => b_add0005_add0000_8_CY0F_9699
    );
  b_add0005_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X24Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(8),
      O => b_add0005_add0000_8_CYSELF_9691
    );
  b_add0005_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_8_XORG_9688,
      O => b_add0005_add0000(9)
    );
  b_add0005_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X24Y66"
    )
    port map (
      I0 => b_Madd_add0005_add0000_cy_8_Q,
      I1 => b_Maccum_rmonav_lut(9),
      O => b_add0005_add0000_8_XORG_9688
    );
  vga_sprite_rom_addr21_addsub0001_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_5_XORF_9737,
      O => vga_sprite_rom_addr21_addsub0001(5)
    );
  vga_sprite_rom_addr21_addsub0001_5_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y39"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_5_CYINIT_9736,
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(5),
      O => vga_sprite_rom_addr21_addsub0001_5_XORF_9737
    );
  vga_sprite_rom_addr21_addsub0001_5_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y39"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_5_CY0F_9735,
      IB => vga_sprite_rom_addr21_addsub0001_5_CYINIT_9736,
      SEL => vga_sprite_rom_addr21_addsub0001_5_CYSELF_9727,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(5)
    );
  vga_sprite_rom_addr21_addsub0001_5_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_5_BXINV_9725,
      O => vga_sprite_rom_addr21_addsub0001_5_CYINIT_9736
    );
  vga_sprite_rom_addr21_addsub0001_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(0),
      O => vga_sprite_rom_addr21_addsub0001_5_CY0F_9735
    );
  vga_sprite_rom_addr21_addsub0001_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(5),
      O => vga_sprite_rom_addr21_addsub0001_5_CYSELF_9727
    );
  vga_sprite_rom_addr21_addsub0001_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_rom_addr21_addsub0001_5_BXINV_9725
    );
  vga_sprite_rom_addr21_addsub0001_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_5_XORG_9723,
      O => vga_sprite_rom_addr21_addsub0001(6)
    );
  vga_sprite_rom_addr21_addsub0001_5_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y39"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(5),
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(6),
      O => vga_sprite_rom_addr21_addsub0001_5_XORG_9723
    );
  vga_sprite_rom_addr21_addsub0001_5_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_5_CYMUXG_9722,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(6)
    );
  vga_sprite_rom_addr21_addsub0001_5_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y39"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_5_CY0G_9720,
      IB => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(5),
      SEL => vga_sprite_rom_addr21_addsub0001_5_CYSELG_9712,
      O => vga_sprite_rom_addr21_addsub0001_5_CYMUXG_9722
    );
  vga_sprite_rom_addr21_addsub0001_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000(6),
      O => vga_sprite_rom_addr21_addsub0001_5_CY0G_9720
    );
  vga_sprite_rom_addr21_addsub0001_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(6),
      O => vga_sprite_rom_addr21_addsub0001_5_CYSELG_9712
    );
  vga_sprite_rom_addr21_addsub0001_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_7_XORF_9776,
      O => vga_sprite_rom_addr21_addsub0001(7)
    );
  vga_sprite_rom_addr21_addsub0001_7_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y40"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_7_CYINIT_9775,
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(7),
      O => vga_sprite_rom_addr21_addsub0001_7_XORF_9776
    );
  vga_sprite_rom_addr21_addsub0001_7_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y40"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_7_CY0F_9774,
      IB => vga_sprite_rom_addr21_addsub0001_7_CYINIT_9775,
      SEL => vga_sprite_rom_addr21_addsub0001_7_CYSELF_9762,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(7)
    );
  vga_sprite_rom_addr21_addsub0001_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y40"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_7_CY0F_9774,
      IB => vga_sprite_rom_addr21_addsub0001_7_CY0F_9774,
      SEL => vga_sprite_rom_addr21_addsub0001_7_CYSELF_9762,
      O => vga_sprite_rom_addr21_addsub0001_7_CYMUXF2_9757
    );
  vga_sprite_rom_addr21_addsub0001_7_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(6),
      O => vga_sprite_rom_addr21_addsub0001_7_CYINIT_9775
    );
  vga_sprite_rom_addr21_addsub0001_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000(7),
      O => vga_sprite_rom_addr21_addsub0001_7_CY0F_9774
    );
  vga_sprite_rom_addr21_addsub0001_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(7),
      O => vga_sprite_rom_addr21_addsub0001_7_CYSELF_9762
    );
  vga_sprite_rom_addr21_addsub0001_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_7_XORG_9764,
      O => vga_sprite_rom_addr21_addsub0001(8)
    );
  vga_sprite_rom_addr21_addsub0001_7_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y40"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(7),
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(8),
      O => vga_sprite_rom_addr21_addsub0001_7_XORG_9764
    );
  vga_sprite_rom_addr21_addsub0001_7_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_7_CYMUXFAST_9761,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(8)
    );
  vga_sprite_rom_addr21_addsub0001_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(6),
      O => vga_sprite_rom_addr21_addsub0001_7_FASTCARRY_9759
    );
  vga_sprite_rom_addr21_addsub0001_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y40"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_7_CYSELG_9748,
      I1 => vga_sprite_rom_addr21_addsub0001_7_CYSELF_9762,
      O => vga_sprite_rom_addr21_addsub0001_7_CYAND_9760
    );
  vga_sprite_rom_addr21_addsub0001_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y40"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_7_CYMUXG2_9758,
      IB => vga_sprite_rom_addr21_addsub0001_7_FASTCARRY_9759,
      SEL => vga_sprite_rom_addr21_addsub0001_7_CYAND_9760,
      O => vga_sprite_rom_addr21_addsub0001_7_CYMUXFAST_9761
    );
  vga_sprite_rom_addr21_addsub0001_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y40"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_7_CY0G_9756,
      IB => vga_sprite_rom_addr21_addsub0001_7_CYMUXF2_9757,
      SEL => vga_sprite_rom_addr21_addsub0001_7_CYSELG_9748,
      O => vga_sprite_rom_addr21_addsub0001_7_CYMUXG2_9758
    );
  vga_sprite_rom_addr21_addsub0001_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000(8),
      O => vga_sprite_rom_addr21_addsub0001_7_CY0G_9756
    );
  vga_sprite_rom_addr21_addsub0001_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(8),
      O => vga_sprite_rom_addr21_addsub0001_7_CYSELG_9748
    );
  vga_sprite_rom_addr21_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_9_XORF_9815,
      O => vga_sprite_rom_addr21_addsub0001(9)
    );
  vga_sprite_rom_addr21_addsub0001_9_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y41"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_9_CYINIT_9814,
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(9),
      O => vga_sprite_rom_addr21_addsub0001_9_XORF_9815
    );
  vga_sprite_rom_addr21_addsub0001_9_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y41"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_9_CY0F_9813,
      IB => vga_sprite_rom_addr21_addsub0001_9_CYINIT_9814,
      SEL => vga_sprite_rom_addr21_addsub0001_9_CYSELF_9801,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(9)
    );
  vga_sprite_rom_addr21_addsub0001_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y41"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_9_CY0F_9813,
      IB => vga_sprite_rom_addr21_addsub0001_9_CY0F_9813,
      SEL => vga_sprite_rom_addr21_addsub0001_9_CYSELF_9801,
      O => vga_sprite_rom_addr21_addsub0001_9_CYMUXF2_9796
    );
  vga_sprite_rom_addr21_addsub0001_9_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(8),
      O => vga_sprite_rom_addr21_addsub0001_9_CYINIT_9814
    );
  vga_sprite_rom_addr21_addsub0001_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000(9),
      O => vga_sprite_rom_addr21_addsub0001_9_CY0F_9813
    );
  vga_sprite_rom_addr21_addsub0001_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(9),
      O => vga_sprite_rom_addr21_addsub0001_9_CYSELF_9801
    );
  vga_sprite_rom_addr21_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_9_XORG_9803,
      O => vga_sprite_rom_addr21_addsub0001(10)
    );
  vga_sprite_rom_addr21_addsub0001_9_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y41"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(9),
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(10),
      O => vga_sprite_rom_addr21_addsub0001_9_XORG_9803
    );
  vga_sprite_rom_addr21_addsub0001_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_9_CYMUXFAST_9800,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(10)
    );
  vga_sprite_rom_addr21_addsub0001_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(8),
      O => vga_sprite_rom_addr21_addsub0001_9_FASTCARRY_9798
    );
  vga_sprite_rom_addr21_addsub0001_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y41"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_9_CYSELG_9787,
      I1 => vga_sprite_rom_addr21_addsub0001_9_CYSELF_9801,
      O => vga_sprite_rom_addr21_addsub0001_9_CYAND_9799
    );
  vga_sprite_rom_addr21_addsub0001_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y41"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_9_CYMUXG2_9797,
      IB => vga_sprite_rom_addr21_addsub0001_9_FASTCARRY_9798,
      SEL => vga_sprite_rom_addr21_addsub0001_9_CYAND_9799,
      O => vga_sprite_rom_addr21_addsub0001_9_CYMUXFAST_9800
    );
  vga_sprite_rom_addr21_addsub0001_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y41"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_9_CY0G_9795,
      IB => vga_sprite_rom_addr21_addsub0001_9_CYMUXF2_9796,
      SEL => vga_sprite_rom_addr21_addsub0001_9_CYSELG_9787,
      O => vga_sprite_rom_addr21_addsub0001_9_CYMUXG2_9797
    );
  vga_sprite_rom_addr21_addsub0001_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000(10),
      O => vga_sprite_rom_addr21_addsub0001_9_CY0G_9795
    );
  vga_sprite_rom_addr21_addsub0001_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(10),
      O => vga_sprite_rom_addr21_addsub0001_9_CYSELG_9787
    );
  vga_sprite_rom_addr21_addsub0001_11_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y42"
    )
    port map (
      O => vga_sprite_rom_addr21_addsub0001_11_LOGIC_ZERO_9834
    );
  vga_sprite_rom_addr21_addsub0001_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_11_XORF_9854,
      O => vga_sprite_rom_addr21_addsub0001(11)
    );
  vga_sprite_rom_addr21_addsub0001_11_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y42"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_11_CYINIT_9853,
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(11),
      O => vga_sprite_rom_addr21_addsub0001_11_XORF_9854
    );
  vga_sprite_rom_addr21_addsub0001_11_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y42"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_11_CY0F_9852,
      IB => vga_sprite_rom_addr21_addsub0001_11_CYINIT_9853,
      SEL => vga_sprite_rom_addr21_addsub0001_11_CYSELF_9840,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(11)
    );
  vga_sprite_rom_addr21_addsub0001_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y42"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_11_CY0F_9852,
      IB => vga_sprite_rom_addr21_addsub0001_11_CY0F_9852,
      SEL => vga_sprite_rom_addr21_addsub0001_11_CYSELF_9840,
      O => vga_sprite_rom_addr21_addsub0001_11_CYMUXF2_9835
    );
  vga_sprite_rom_addr21_addsub0001_11_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(10),
      O => vga_sprite_rom_addr21_addsub0001_11_CYINIT_9853
    );
  vga_sprite_rom_addr21_addsub0001_11_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000(11),
      O => vga_sprite_rom_addr21_addsub0001_11_CY0F_9852
    );
  vga_sprite_rom_addr21_addsub0001_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(11),
      O => vga_sprite_rom_addr21_addsub0001_11_CYSELF_9840
    );
  vga_sprite_rom_addr21_addsub0001_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_11_XORG_9842,
      O => vga_sprite_rom_addr21_addsub0001(12)
    );
  vga_sprite_rom_addr21_addsub0001_11_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y42"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(11),
      I1 => vga_sprite_rom_addr21_addsub0001_11_G,
      O => vga_sprite_rom_addr21_addsub0001_11_XORG_9842
    );
  vga_sprite_rom_addr21_addsub0001_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(10),
      O => vga_sprite_rom_addr21_addsub0001_11_FASTCARRY_9837
    );
  vga_sprite_rom_addr21_addsub0001_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y42"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_11_CYSELG_9825,
      I1 => vga_sprite_rom_addr21_addsub0001_11_CYSELF_9840,
      O => vga_sprite_rom_addr21_addsub0001_11_CYAND_9838
    );
  vga_sprite_rom_addr21_addsub0001_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y42"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_11_CYMUXG2_9836,
      IB => vga_sprite_rom_addr21_addsub0001_11_FASTCARRY_9837,
      SEL => vga_sprite_rom_addr21_addsub0001_11_CYAND_9838,
      O => vga_sprite_rom_addr21_addsub0001_11_CYMUXFAST_9839
    );
  vga_sprite_rom_addr21_addsub0001_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y42"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_11_LOGIC_ZERO_9834,
      IB => vga_sprite_rom_addr21_addsub0001_11_CYMUXF2_9835,
      SEL => vga_sprite_rom_addr21_addsub0001_11_CYSELG_9825,
      O => vga_sprite_rom_addr21_addsub0001_11_CYMUXG2_9836
    );
  vga_sprite_rom_addr21_addsub0001_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_11_G,
      O => vga_sprite_rom_addr21_addsub0001_11_CYSELG_9825
    );
  vga_sprite_rom_addr21_addsub0001_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_13_XORF_9869,
      O => vga_sprite_rom_addr21_addsub0001(13)
    );
  vga_sprite_rom_addr21_addsub0001_13_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y43"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_13_CYINIT_9868,
      I1 => vga_sprite_rom_addr21_addsub0000_13_rt_9866,
      O => vga_sprite_rom_addr21_addsub0001_13_XORF_9869
    );
  vga_sprite_rom_addr21_addsub0001_13_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_11_CYMUXFAST_9839,
      O => vga_sprite_rom_addr21_addsub0001_13_CYINIT_9868
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y40"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0F_9899,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYINIT_9900,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELF_9891,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_0_Q
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_BXINV_9889,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYINIT_9900
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0F_9899
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELF_9891
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_BXINV_9889
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X37Y40"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0G_9886,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_0_Q,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELG_9878,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYMUXG_9888
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0G_9886
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELG_9878
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y41"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0F_9931,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0F_9931,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELF_9922,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXF2_9917
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0F_9931
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELF_9922
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYMUXG_9888,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_FASTCARRY_9919
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y41"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELG_9908,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELF_9922,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYAND_9920
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y41"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXG2_9918,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_FASTCARRY_9919,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYAND_9920,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXFAST_9921
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y41"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0G_9916,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXF2_9917,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELG_9908,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXG2_9918
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0G_9916
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELG_9908
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0F_9962,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0F_9962,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELF_9954,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXF2_9949
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0000_4_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0F_9962
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELF_9954
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXFAST_9921,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_FASTCARRY_9951
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y42"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELG_9942,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELF_9954,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYAND_9952
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXG2_9950,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_FASTCARRY_9951,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYAND_9952,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXFAST_9953
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0G_9948,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXF2_9949,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELG_9942,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXG2_9950
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0000_5_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0G_9948
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELG_9942
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y43"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0F_9995,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0F_9995,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELF_9987,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXF2_9982
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0000(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0F_9995
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELF_9987
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXFAST_9953,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_FASTCARRY_9984
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y43"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELG_9973,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELF_9987,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYAND_9985
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y43"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXG2_9983,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_FASTCARRY_9984,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYAND_9985,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXFAST_9986
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y43"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0G_9981,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXF2_9982,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELG_9973,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXG2_9983
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0G_9981
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELG_9973
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y44"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0F_10028,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0F_10028,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELF_10021,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXF2_10016
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_lut_8_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0F_10028
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(8),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELF_10021
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXFAST_10020,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_Q
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXFAST_9986,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_FASTCARRY_10018
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y44"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELG_10009,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELF_10021,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYAND_10019
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y44"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXG2_10017,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_FASTCARRY_10018,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYAND_10019,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXFAST_10020
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y44"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0G_10015,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXF2_10016,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELG_10009,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXG2_10017
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_lut(9),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0G_10015
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(9),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELG_10009
    );
  b_drvrey_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y68"
    )
    port map (
      O => b_drvrey_0_LOGIC_ZERO_10051
    );
  b_drvrey_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X25Y68"
    )
    port map (
      O => b_drvrey_0_LOGIC_ONE_10076
    );
  b_drvrey_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_0_XORF_10077,
      O => b_drvrey_0_DXMUX_10079
    );
  b_drvrey_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y68"
    )
    port map (
      I0 => b_drvrey_0_CYINIT_10075,
      I1 => b_drvrey_0_F,
      O => b_drvrey_0_XORF_10077
    );
  b_drvrey_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y68"
    )
    port map (
      IA => b_drvrey_0_LOGIC_ONE_10076,
      IB => b_drvrey_0_CYINIT_10075,
      SEL => b_drvrey_0_CYSELF_10066,
      O => b_Madd_drvrey_sub0000_cy_0_Q
    );
  b_drvrey_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_0_BXINV_10064,
      O => b_drvrey_0_CYINIT_10075
    );
  b_drvrey_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_0_F,
      O => b_drvrey_0_CYSELF_10066
    );
  b_drvrey_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_drvrey_0_BXINV_10064
    );
  b_drvrey_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_0_XORG_10054,
      O => b_drvrey_0_DYMUX_10056
    );
  b_drvrey_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y68"
    )
    port map (
      I0 => b_Madd_drvrey_sub0000_cy_0_Q,
      I1 => b_Madd_drvrey_not0000(1),
      O => b_drvrey_0_XORG_10054
    );
  b_drvrey_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_0_CYMUXG_10053,
      O => b_Madd_drvrey_sub0000_cy_1_Q
    );
  b_drvrey_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X25Y68"
    )
    port map (
      IA => b_drvrey_0_LOGIC_ZERO_10051,
      IB => b_Madd_drvrey_sub0000_cy_0_Q,
      SEL => b_drvrey_0_CYSELG_10042,
      O => b_drvrey_0_CYMUXG_10053
    );
  b_drvrey_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(1),
      O => b_drvrey_0_CYSELG_10042
    );
  b_drvrey_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_drvrey_0_SRINV_10040
    );
  b_drvrey_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvrey_0_CLKINV_10039
    );
  b_drvrey_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not0002_0,
      O => b_drvrey_0_CEINV_10038
    );
  b_drvrey_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y69"
    )
    port map (
      O => b_drvrey_2_LOGIC_ZERO_10108
    );
  b_drvrey_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_2_XORF_10136,
      O => b_drvrey_2_DXMUX_10138
    );
  b_drvrey_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y69"
    )
    port map (
      I0 => b_drvrey_2_CYINIT_10135,
      I1 => b_Madd_drvrey_not0000(2),
      O => b_drvrey_2_XORF_10136
    );
  b_drvrey_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y69"
    )
    port map (
      IA => b_drvrey_2_LOGIC_ZERO_10108,
      IB => b_drvrey_2_CYINIT_10135,
      SEL => b_drvrey_2_CYSELF_10114,
      O => b_Madd_drvrey_sub0000_cy_2_Q
    );
  b_drvrey_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y69"
    )
    port map (
      IA => b_drvrey_2_LOGIC_ZERO_10108,
      IB => b_drvrey_2_LOGIC_ZERO_10108,
      SEL => b_drvrey_2_CYSELF_10114,
      O => b_drvrey_2_CYMUXF2_10109
    );
  b_drvrey_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_sub0000_cy_1_Q,
      O => b_drvrey_2_CYINIT_10135
    );
  b_drvrey_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(2),
      O => b_drvrey_2_CYSELF_10114
    );
  b_drvrey_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_2_XORG_10116,
      O => b_drvrey_2_DYMUX_10118
    );
  b_drvrey_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y69"
    )
    port map (
      I0 => b_Madd_drvrey_sub0000_cy_2_Q,
      I1 => b_Madd_drvrey_not0000(3),
      O => b_drvrey_2_XORG_10116
    );
  b_drvrey_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_2_CYMUXFAST_10113,
      O => b_Madd_drvrey_sub0000_cy_3_Q
    );
  b_drvrey_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_sub0000_cy_1_Q,
      O => b_drvrey_2_FASTCARRY_10111
    );
  b_drvrey_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y69"
    )
    port map (
      I0 => b_drvrey_2_CYSELG_10099,
      I1 => b_drvrey_2_CYSELF_10114,
      O => b_drvrey_2_CYAND_10112
    );
  b_drvrey_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y69"
    )
    port map (
      IA => b_drvrey_2_CYMUXG2_10110,
      IB => b_drvrey_2_FASTCARRY_10111,
      SEL => b_drvrey_2_CYAND_10112,
      O => b_drvrey_2_CYMUXFAST_10113
    );
  b_drvrey_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y69"
    )
    port map (
      IA => b_drvrey_2_LOGIC_ZERO_10108,
      IB => b_drvrey_2_CYMUXF2_10109,
      SEL => b_drvrey_2_CYSELG_10099,
      O => b_drvrey_2_CYMUXG2_10110
    );
  b_drvrey_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(3),
      O => b_drvrey_2_CYSELG_10099
    );
  b_drvrey_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_drvrey_2_SRINV_10097
    );
  b_drvrey_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvrey_2_CLKINV_10096
    );
  b_drvrey_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not0002_0,
      O => b_drvrey_2_CEINV_10095
    );
  b_drvrey_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y70"
    )
    port map (
      O => b_drvrey_4_LOGIC_ZERO_10168
    );
  b_drvrey_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_4_XORF_10196,
      O => b_drvrey_4_DXMUX_10198
    );
  b_drvrey_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y70"
    )
    port map (
      I0 => b_drvrey_4_CYINIT_10195,
      I1 => b_Madd_drvrey_not0000(4),
      O => b_drvrey_4_XORF_10196
    );
  b_drvrey_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y70"
    )
    port map (
      IA => b_drvrey_4_LOGIC_ZERO_10168,
      IB => b_drvrey_4_CYINIT_10195,
      SEL => b_drvrey_4_CYSELF_10174,
      O => b_Madd_drvrey_sub0000_cy_4_Q
    );
  b_drvrey_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y70"
    )
    port map (
      IA => b_drvrey_4_LOGIC_ZERO_10168,
      IB => b_drvrey_4_LOGIC_ZERO_10168,
      SEL => b_drvrey_4_CYSELF_10174,
      O => b_drvrey_4_CYMUXF2_10169
    );
  b_drvrey_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_sub0000_cy_3_Q,
      O => b_drvrey_4_CYINIT_10195
    );
  b_drvrey_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(4),
      O => b_drvrey_4_CYSELF_10174
    );
  b_drvrey_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_4_XORG_10176,
      O => b_drvrey_4_DYMUX_10178
    );
  b_drvrey_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y70"
    )
    port map (
      I0 => b_Madd_drvrey_sub0000_cy_4_Q,
      I1 => b_Madd_drvrey_not0000(5),
      O => b_drvrey_4_XORG_10176
    );
  b_drvrey_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_4_CYMUXFAST_10173,
      O => b_Madd_drvrey_sub0000_cy_5_Q
    );
  b_drvrey_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_sub0000_cy_3_Q,
      O => b_drvrey_4_FASTCARRY_10171
    );
  b_drvrey_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y70"
    )
    port map (
      I0 => b_drvrey_4_CYSELG_10159,
      I1 => b_drvrey_4_CYSELF_10174,
      O => b_drvrey_4_CYAND_10172
    );
  b_drvrey_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y70"
    )
    port map (
      IA => b_drvrey_4_CYMUXG2_10170,
      IB => b_drvrey_4_FASTCARRY_10171,
      SEL => b_drvrey_4_CYAND_10172,
      O => b_drvrey_4_CYMUXFAST_10173
    );
  b_drvrey_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y70"
    )
    port map (
      IA => b_drvrey_4_LOGIC_ZERO_10168,
      IB => b_drvrey_4_CYMUXF2_10169,
      SEL => b_drvrey_4_CYSELG_10159,
      O => b_drvrey_4_CYMUXG2_10170
    );
  b_drvrey_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(5),
      O => b_drvrey_4_CYSELG_10159
    );
  b_drvrey_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_drvrey_4_SRINV_10157
    );
  b_drvrey_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvrey_4_CLKINV_10156
    );
  b_drvrey_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not0002_0,
      O => b_drvrey_4_CEINV_10155
    );
  b_drvrey_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y71"
    )
    port map (
      O => b_drvrey_6_LOGIC_ZERO_10228
    );
  b_drvrey_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_6_XORF_10256,
      O => b_drvrey_6_DXMUX_10258
    );
  b_drvrey_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y71"
    )
    port map (
      I0 => b_drvrey_6_CYINIT_10255,
      I1 => b_Madd_drvrey_not0000(6),
      O => b_drvrey_6_XORF_10256
    );
  b_drvrey_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y71"
    )
    port map (
      IA => b_drvrey_6_LOGIC_ZERO_10228,
      IB => b_drvrey_6_CYINIT_10255,
      SEL => b_drvrey_6_CYSELF_10234,
      O => b_Madd_drvrey_sub0000_cy_6_Q
    );
  b_drvrey_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y71"
    )
    port map (
      IA => b_drvrey_6_LOGIC_ZERO_10228,
      IB => b_drvrey_6_LOGIC_ZERO_10228,
      SEL => b_drvrey_6_CYSELF_10234,
      O => b_drvrey_6_CYMUXF2_10229
    );
  b_drvrey_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_sub0000_cy_5_Q,
      O => b_drvrey_6_CYINIT_10255
    );
  b_drvrey_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(6),
      O => b_drvrey_6_CYSELF_10234
    );
  b_drvrey_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_6_XORG_10236,
      O => b_drvrey_6_DYMUX_10238
    );
  b_drvrey_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y71"
    )
    port map (
      I0 => b_Madd_drvrey_sub0000_cy_6_Q,
      I1 => b_Madd_drvrey_not0000(7),
      O => b_drvrey_6_XORG_10236
    );
  b_drvrey_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_sub0000_cy_5_Q,
      O => b_drvrey_6_FASTCARRY_10231
    );
  b_drvrey_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y71"
    )
    port map (
      I0 => b_drvrey_6_CYSELG_10219,
      I1 => b_drvrey_6_CYSELF_10234,
      O => b_drvrey_6_CYAND_10232
    );
  b_drvrey_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y71"
    )
    port map (
      IA => b_drvrey_6_CYMUXG2_10230,
      IB => b_drvrey_6_FASTCARRY_10231,
      SEL => b_drvrey_6_CYAND_10232,
      O => b_drvrey_6_CYMUXFAST_10233
    );
  b_drvrey_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y71"
    )
    port map (
      IA => b_drvrey_6_LOGIC_ZERO_10228,
      IB => b_drvrey_6_CYMUXF2_10229,
      SEL => b_drvrey_6_CYSELG_10219,
      O => b_drvrey_6_CYMUXG2_10230
    );
  b_drvrey_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(7),
      O => b_drvrey_6_CYSELG_10219
    );
  b_drvrey_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_drvrey_6_SRINV_10217
    );
  b_drvrey_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvrey_6_CLKINV_10216
    );
  b_drvrey_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not0002_0,
      O => b_drvrey_6_CEINV_10215
    );
  b_drvrey_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y72"
    )
    port map (
      O => b_drvrey_8_LOGIC_ZERO_10308
    );
  b_drvrey_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_8_XORF_10309,
      O => b_drvrey_8_DXMUX_10311
    );
  b_drvrey_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y72"
    )
    port map (
      I0 => b_drvrey_8_CYINIT_10307,
      I1 => b_Madd_drvrey_not0000(8),
      O => b_drvrey_8_XORF_10309
    );
  b_drvrey_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y72"
    )
    port map (
      IA => b_drvrey_8_LOGIC_ZERO_10308,
      IB => b_drvrey_8_CYINIT_10307,
      SEL => b_drvrey_8_CYSELF_10298,
      O => b_Madd_drvrey_sub0000_cy_8_Q
    );
  b_drvrey_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_6_CYMUXFAST_10233,
      O => b_drvrey_8_CYINIT_10307
    );
  b_drvrey_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(8),
      O => b_drvrey_8_CYSELF_10298
    );
  b_drvrey_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_8_XORG_10287,
      O => b_drvrey_8_DYMUX_10289
    );
  b_drvrey_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y72"
    )
    port map (
      I0 => b_Madd_drvrey_sub0000_cy_8_Q,
      I1 => b_Madd_drvrey_not0000(9),
      O => b_drvrey_8_XORG_10287
    );
  b_drvrey_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_drvrey_8_SRINV_10276
    );
  b_drvrey_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvrey_8_CLKINV_10275
    );
  b_drvrey_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not0002_0,
      O => b_drvrey_8_CEINV_10274
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y50"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0F_10347,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYINIT_10348,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELF_10339,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_0_Q
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_BXINV_10337,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYINIT_10348
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0F_10347
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELF_10339
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_BXINV_10337
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X19Y50"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0G_10334,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_0_Q,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELG_10326,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYMUXG_10336
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0G_10334
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELG_10326
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0F_10379,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0F_10379,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELF_10370,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXF2_10365
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0F_10379
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELF_10370
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYMUXG_10336,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_FASTCARRY_10367
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y51"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELG_10357,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELF_10370,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYAND_10368
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXG2_10366,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_FASTCARRY_10367,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYAND_10368,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXFAST_10369
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0G_10364,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXF2_10365,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELG_10357,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXG2_10366
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0G_10364
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELG_10357
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y52"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0F_10410,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0F_10410,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELF_10403,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXF2_10398
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0F_10410
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELF_10403
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXFAST_10369,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_FASTCARRY_10400
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y52"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELG_10389,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELF_10403,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYAND_10401
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y52"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXG2_10399,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_FASTCARRY_10400,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYAND_10401,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXFAST_10402
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y52"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0G_10397,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXF2_10398,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELG_10389,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXG2_10399
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0G_10397
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELG_10389
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y53"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0F_10441,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0F_10441,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELF_10433,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXF2_10428
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0F_10441
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELF_10433
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXFAST_10402,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_FASTCARRY_10430
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y53"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELG_10421,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELF_10433,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYAND_10431
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y53"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXG2_10429,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_FASTCARRY_10430,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYAND_10431,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXFAST_10432
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y53"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0G_10427,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXF2_10428,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELG_10421,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXG2_10429
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0G_10427
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELG_10421
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y54"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0F_10472,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0F_10472,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELF_10464,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXF2_10459
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0F_10472
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(8),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELF_10464
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXFAST_10463,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_Q
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXFAST_10432,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_FASTCARRY_10461
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y54"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELG_10452,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELF_10464,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYAND_10462
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y54"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXG2_10460,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_FASTCARRY_10461,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYAND_10462,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXFAST_10463
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y54"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0G_10458,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXF2_10459,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELG_10452,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXG2_10460
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0G_10458
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(9),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELG_10452
    );
  vga_sprite_ypixSkye_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_0_XORF_10507,
      O => vga_sprite_ypixSkye(0)
    );
  vga_sprite_ypixSkye_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y41"
    )
    port map (
      I0 => vga_sprite_ypixSkye_0_CYINIT_10506,
      I1 => vga_sprite_Msub_ypixSkye_lut(0),
      O => vga_sprite_ypixSkye_0_XORF_10507
    );
  vga_sprite_ypixSkye_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y41"
    )
    port map (
      IA => vga_sprite_ypixSkye_0_CY0F_10505,
      IB => vga_sprite_ypixSkye_0_CYINIT_10506,
      SEL => vga_sprite_ypixSkye_0_CYSELF_10497,
      O => vga_sprite_Msub_ypixSkye_cy_0_Q
    );
  vga_sprite_ypixSkye_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_0_BXINV_10495,
      O => vga_sprite_ypixSkye_0_CYINIT_10506
    );
  vga_sprite_ypixSkye_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(0),
      O => vga_sprite_ypixSkye_0_CY0F_10505
    );
  vga_sprite_ypixSkye_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(0),
      O => vga_sprite_ypixSkye_0_CYSELF_10497
    );
  vga_sprite_ypixSkye_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_ypixSkye_0_BXINV_10495
    );
  vga_sprite_ypixSkye_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_0_XORG_10493,
      O => vga_sprite_ypixSkye(1)
    );
  vga_sprite_ypixSkye_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y41"
    )
    port map (
      I0 => vga_sprite_Msub_ypixSkye_cy_0_Q,
      I1 => vga_sprite_Msub_ypixSkye_lut(1),
      O => vga_sprite_ypixSkye_0_XORG_10493
    );
  vga_sprite_ypixSkye_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_0_CYMUXG_10492,
      O => vga_sprite_Msub_ypixSkye_cy_1_Q
    );
  vga_sprite_ypixSkye_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X27Y41"
    )
    port map (
      IA => vga_sprite_ypixSkye_0_CY0G_10490,
      IB => vga_sprite_Msub_ypixSkye_cy_0_Q,
      SEL => vga_sprite_ypixSkye_0_CYSELG_10482,
      O => vga_sprite_ypixSkye_0_CYMUXG_10492
    );
  vga_sprite_ypixSkye_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(1),
      O => vga_sprite_ypixSkye_0_CY0G_10490
    );
  vga_sprite_ypixSkye_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(1),
      O => vga_sprite_ypixSkye_0_CYSELG_10482
    );
  vga_sprite_ypixSkye_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_2_XORF_10546,
      O => vga_sprite_ypixSkye(2)
    );
  vga_sprite_ypixSkye_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y42"
    )
    port map (
      I0 => vga_sprite_ypixSkye_2_CYINIT_10545,
      I1 => vga_sprite_Msub_ypixSkye_lut(2),
      O => vga_sprite_ypixSkye_2_XORF_10546
    );
  vga_sprite_ypixSkye_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y42"
    )
    port map (
      IA => vga_sprite_ypixSkye_2_CY0F_10544,
      IB => vga_sprite_ypixSkye_2_CYINIT_10545,
      SEL => vga_sprite_ypixSkye_2_CYSELF_10532,
      O => vga_sprite_Msub_ypixSkye_cy_2_Q
    );
  vga_sprite_ypixSkye_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y42"
    )
    port map (
      IA => vga_sprite_ypixSkye_2_CY0F_10544,
      IB => vga_sprite_ypixSkye_2_CY0F_10544,
      SEL => vga_sprite_ypixSkye_2_CYSELF_10532,
      O => vga_sprite_ypixSkye_2_CYMUXF2_10527
    );
  vga_sprite_ypixSkye_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_cy_1_Q,
      O => vga_sprite_ypixSkye_2_CYINIT_10545
    );
  vga_sprite_ypixSkye_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(2),
      O => vga_sprite_ypixSkye_2_CY0F_10544
    );
  vga_sprite_ypixSkye_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(2),
      O => vga_sprite_ypixSkye_2_CYSELF_10532
    );
  vga_sprite_ypixSkye_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_2_XORG_10534,
      O => vga_sprite_ypixSkye(3)
    );
  vga_sprite_ypixSkye_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y42"
    )
    port map (
      I0 => vga_sprite_Msub_ypixSkye_cy_2_Q,
      I1 => vga_sprite_Msub_ypixSkye_lut(3),
      O => vga_sprite_ypixSkye_2_XORG_10534
    );
  vga_sprite_ypixSkye_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_2_CYMUXFAST_10531,
      O => vga_sprite_Msub_ypixSkye_cy_3_Q
    );
  vga_sprite_ypixSkye_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_cy_1_Q,
      O => vga_sprite_ypixSkye_2_FASTCARRY_10529
    );
  vga_sprite_ypixSkye_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y42"
    )
    port map (
      I0 => vga_sprite_ypixSkye_2_CYSELG_10518,
      I1 => vga_sprite_ypixSkye_2_CYSELF_10532,
      O => vga_sprite_ypixSkye_2_CYAND_10530
    );
  vga_sprite_ypixSkye_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y42"
    )
    port map (
      IA => vga_sprite_ypixSkye_2_CYMUXG2_10528,
      IB => vga_sprite_ypixSkye_2_FASTCARRY_10529,
      SEL => vga_sprite_ypixSkye_2_CYAND_10530,
      O => vga_sprite_ypixSkye_2_CYMUXFAST_10531
    );
  vga_sprite_ypixSkye_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y42"
    )
    port map (
      IA => vga_sprite_ypixSkye_2_CY0G_10526,
      IB => vga_sprite_ypixSkye_2_CYMUXF2_10527,
      SEL => vga_sprite_ypixSkye_2_CYSELG_10518,
      O => vga_sprite_ypixSkye_2_CYMUXG2_10528
    );
  vga_sprite_ypixSkye_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(3),
      O => vga_sprite_ypixSkye_2_CY0G_10526
    );
  vga_sprite_ypixSkye_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(3),
      O => vga_sprite_ypixSkye_2_CYSELG_10518
    );
  vga_sprite_ypixSkye_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_4_XORF_10585,
      O => vga_sprite_ypixSkye(4)
    );
  vga_sprite_ypixSkye_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y43"
    )
    port map (
      I0 => vga_sprite_ypixSkye_4_CYINIT_10584,
      I1 => vga_sprite_Msub_ypixSkye_lut(4),
      O => vga_sprite_ypixSkye_4_XORF_10585
    );
  vga_sprite_ypixSkye_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y43"
    )
    port map (
      IA => vga_sprite_ypixSkye_4_CY0F_10583,
      IB => vga_sprite_ypixSkye_4_CYINIT_10584,
      SEL => vga_sprite_ypixSkye_4_CYSELF_10571,
      O => vga_sprite_Msub_ypixSkye_cy_4_Q
    );
  vga_sprite_ypixSkye_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y43"
    )
    port map (
      IA => vga_sprite_ypixSkye_4_CY0F_10583,
      IB => vga_sprite_ypixSkye_4_CY0F_10583,
      SEL => vga_sprite_ypixSkye_4_CYSELF_10571,
      O => vga_sprite_ypixSkye_4_CYMUXF2_10566
    );
  vga_sprite_ypixSkye_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_cy_3_Q,
      O => vga_sprite_ypixSkye_4_CYINIT_10584
    );
  vga_sprite_ypixSkye_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(4),
      O => vga_sprite_ypixSkye_4_CY0F_10583
    );
  vga_sprite_ypixSkye_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(4),
      O => vga_sprite_ypixSkye_4_CYSELF_10571
    );
  vga_sprite_ypixSkye_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_4_XORG_10573,
      O => vga_sprite_ypixSkye(5)
    );
  vga_sprite_ypixSkye_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y43"
    )
    port map (
      I0 => vga_sprite_Msub_ypixSkye_cy_4_Q,
      I1 => vga_sprite_Msub_ypixSkye_lut(5),
      O => vga_sprite_ypixSkye_4_XORG_10573
    );
  vga_sprite_ypixSkye_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_4_CYMUXFAST_10570,
      O => vga_sprite_Msub_ypixSkye_cy_5_Q
    );
  vga_sprite_ypixSkye_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_cy_3_Q,
      O => vga_sprite_ypixSkye_4_FASTCARRY_10568
    );
  vga_sprite_ypixSkye_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y43"
    )
    port map (
      I0 => vga_sprite_ypixSkye_4_CYSELG_10557,
      I1 => vga_sprite_ypixSkye_4_CYSELF_10571,
      O => vga_sprite_ypixSkye_4_CYAND_10569
    );
  vga_sprite_ypixSkye_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y43"
    )
    port map (
      IA => vga_sprite_ypixSkye_4_CYMUXG2_10567,
      IB => vga_sprite_ypixSkye_4_FASTCARRY_10568,
      SEL => vga_sprite_ypixSkye_4_CYAND_10569,
      O => vga_sprite_ypixSkye_4_CYMUXFAST_10570
    );
  vga_sprite_ypixSkye_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y43"
    )
    port map (
      IA => vga_sprite_ypixSkye_4_CY0G_10565,
      IB => vga_sprite_ypixSkye_4_CYMUXF2_10566,
      SEL => vga_sprite_ypixSkye_4_CYSELG_10557,
      O => vga_sprite_ypixSkye_4_CYMUXG2_10567
    );
  vga_sprite_ypixSkye_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(5),
      O => vga_sprite_ypixSkye_4_CY0G_10565
    );
  vga_sprite_ypixSkye_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(5),
      O => vga_sprite_ypixSkye_4_CYSELG_10557
    );
  vga_sprite_ypixSkye_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_6_XORF_10624,
      O => vga_sprite_ypixSkye(6)
    );
  vga_sprite_ypixSkye_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y44"
    )
    port map (
      I0 => vga_sprite_ypixSkye_6_CYINIT_10623,
      I1 => vga_sprite_Msub_ypixSkye_lut(6),
      O => vga_sprite_ypixSkye_6_XORF_10624
    );
  vga_sprite_ypixSkye_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y44"
    )
    port map (
      IA => vga_sprite_ypixSkye_6_CY0F_10622,
      IB => vga_sprite_ypixSkye_6_CYINIT_10623,
      SEL => vga_sprite_ypixSkye_6_CYSELF_10610,
      O => vga_sprite_Msub_ypixSkye_cy_6_Q
    );
  vga_sprite_ypixSkye_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y44"
    )
    port map (
      IA => vga_sprite_ypixSkye_6_CY0F_10622,
      IB => vga_sprite_ypixSkye_6_CY0F_10622,
      SEL => vga_sprite_ypixSkye_6_CYSELF_10610,
      O => vga_sprite_ypixSkye_6_CYMUXF2_10605
    );
  vga_sprite_ypixSkye_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_cy_5_Q,
      O => vga_sprite_ypixSkye_6_CYINIT_10623
    );
  vga_sprite_ypixSkye_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(6),
      O => vga_sprite_ypixSkye_6_CY0F_10622
    );
  vga_sprite_ypixSkye_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(6),
      O => vga_sprite_ypixSkye_6_CYSELF_10610
    );
  vga_sprite_ypixSkye_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_6_XORG_10612,
      O => vga_sprite_ypixSkye(7)
    );
  vga_sprite_ypixSkye_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y44"
    )
    port map (
      I0 => vga_sprite_Msub_ypixSkye_cy_6_Q,
      I1 => vga_sprite_Msub_ypixSkye_lut(7),
      O => vga_sprite_ypixSkye_6_XORG_10612
    );
  vga_sprite_ypixSkye_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_cy_5_Q,
      O => vga_sprite_ypixSkye_6_FASTCARRY_10607
    );
  vga_sprite_ypixSkye_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y44"
    )
    port map (
      I0 => vga_sprite_ypixSkye_6_CYSELG_10596,
      I1 => vga_sprite_ypixSkye_6_CYSELF_10610,
      O => vga_sprite_ypixSkye_6_CYAND_10608
    );
  vga_sprite_ypixSkye_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y44"
    )
    port map (
      IA => vga_sprite_ypixSkye_6_CYMUXG2_10606,
      IB => vga_sprite_ypixSkye_6_FASTCARRY_10607,
      SEL => vga_sprite_ypixSkye_6_CYAND_10608,
      O => vga_sprite_ypixSkye_6_CYMUXFAST_10609
    );
  vga_sprite_ypixSkye_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y44"
    )
    port map (
      IA => vga_sprite_ypixSkye_6_CY0G_10604,
      IB => vga_sprite_ypixSkye_6_CYMUXF2_10605,
      SEL => vga_sprite_ypixSkye_6_CYSELG_10596,
      O => vga_sprite_ypixSkye_6_CYMUXG2_10606
    );
  vga_sprite_ypixSkye_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(7),
      O => vga_sprite_ypixSkye_6_CY0G_10604
    );
  vga_sprite_ypixSkye_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(7),
      O => vga_sprite_ypixSkye_6_CYSELG_10596
    );
  vga_sprite_ypixSkye_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_8_XORF_10655,
      O => vga_sprite_ypixSkye(8)
    );
  vga_sprite_ypixSkye_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      I0 => vga_sprite_ypixSkye_8_CYINIT_10654,
      I1 => vga_sprite_Msub_ypixSkye_lut(8),
      O => vga_sprite_ypixSkye_8_XORF_10655
    );
  vga_sprite_ypixSkye_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      IA => vga_sprite_ypixSkye_8_CY0F_10653,
      IB => vga_sprite_ypixSkye_8_CYINIT_10654,
      SEL => vga_sprite_ypixSkye_8_CYSELF_10645,
      O => vga_sprite_Msub_ypixSkye_cy_8_Q
    );
  vga_sprite_ypixSkye_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_6_CYMUXFAST_10609,
      O => vga_sprite_ypixSkye_8_CYINIT_10654
    );
  vga_sprite_ypixSkye_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(8),
      O => vga_sprite_ypixSkye_8_CY0F_10653
    );
  vga_sprite_ypixSkye_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(8),
      O => vga_sprite_ypixSkye_8_CYSELF_10645
    );
  vga_sprite_ypixSkye_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_8_XORG_10642,
      O => vga_sprite_ypixSkye(9)
    );
  vga_sprite_ypixSkye_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      I0 => vga_sprite_Msub_ypixSkye_cy_8_Q,
      I1 => vga_sprite_Msub_ypixSkye_lut(9),
      O => vga_sprite_ypixSkye_8_XORG_10642
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y44"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0F_10685,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYINIT_10686,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELF_10677,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy(0)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_BXINV_10675,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYINIT_10686
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0F_10685
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELF_10677
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_BXINV_10675
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X31Y44"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0G_10672,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy(0),
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELG_10664,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYMUXG_10674
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0G_10672
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELG_10664
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y45"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0F_10717,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0F_10717,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELF_10708,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXF2_10703
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0F_10717
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELF_10708
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYMUXG_10674,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_FASTCARRY_10705
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y45"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELG_10694,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELF_10708,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYAND_10706
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y45"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXG2_10704,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_FASTCARRY_10705,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYAND_10706,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXFAST_10707
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y45"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0G_10702,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXF2_10703,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELG_10694,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXG2_10704
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0G_10702
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELG_10694
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y46"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0F_10748,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0F_10748,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELF_10739,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXF2_10734
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0F_10748
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELF_10739
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXFAST_10707,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_FASTCARRY_10736
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y46"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELG_10725,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELF_10739,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYAND_10737
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y46"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXG2_10735,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_FASTCARRY_10736,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYAND_10737,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXFAST_10738
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y46"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0G_10733,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXF2_10734,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELG_10725,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXG2_10735
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0G_10733
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(5),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELG_10725
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y47"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0F_10779,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0F_10779,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELF_10770,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXF2_10765
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0F_10779
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELF_10770
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXFAST_10738,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_FASTCARRY_10767
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y47"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELG_10756,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELF_10770,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYAND_10768
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y47"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXG2_10766,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_FASTCARRY_10767,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYAND_10768,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXFAST_10769
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y47"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0G_10764,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXF2_10765,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELG_10756,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXG2_10766
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0G_10764
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELG_10756
    );
  vga_sprite_skyespriteon_cmp_ge0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y48"
    )
    port map (
      IA => vga_sprite_skyespriteon_cmp_ge0000_CY0F_10810,
      IB => vga_sprite_skyespriteon_cmp_ge0000_CY0F_10810,
      SEL => vga_sprite_skyespriteon_cmp_ge0000_CYSELF_10801,
      O => vga_sprite_skyespriteon_cmp_ge0000_CYMUXF2_10796
    );
  vga_sprite_skyespriteon_cmp_ge0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => vga_sprite_skyespriteon_cmp_ge0000_CY0F_10810
    );
  vga_sprite_skyespriteon_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(8),
      O => vga_sprite_skyespriteon_cmp_ge0000_CYSELF_10801
    );
  vga_sprite_skyespriteon_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_cmp_ge0000_CYMUXFAST_10800,
      O => vga_sprite_skyespriteon_cmp_ge0000
    );
  vga_sprite_skyespriteon_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXFAST_10769,
      O => vga_sprite_skyespriteon_cmp_ge0000_FASTCARRY_10798
    );
  vga_sprite_skyespriteon_cmp_ge0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y48"
    )
    port map (
      I0 => vga_sprite_skyespriteon_cmp_ge0000_CYSELG_10787,
      I1 => vga_sprite_skyespriteon_cmp_ge0000_CYSELF_10801,
      O => vga_sprite_skyespriteon_cmp_ge0000_CYAND_10799
    );
  vga_sprite_skyespriteon_cmp_ge0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y48"
    )
    port map (
      IA => vga_sprite_skyespriteon_cmp_ge0000_CYMUXG2_10797,
      IB => vga_sprite_skyespriteon_cmp_ge0000_FASTCARRY_10798,
      SEL => vga_sprite_skyespriteon_cmp_ge0000_CYAND_10799,
      O => vga_sprite_skyespriteon_cmp_ge0000_CYMUXFAST_10800
    );
  vga_sprite_skyespriteon_cmp_ge0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y48"
    )
    port map (
      IA => vga_sprite_skyespriteon_cmp_ge0000_CY0G_10795,
      IB => vga_sprite_skyespriteon_cmp_ge0000_CYMUXF2_10796,
      SEL => vga_sprite_skyespriteon_cmp_ge0000_CYSELG_10787,
      O => vga_sprite_skyespriteon_cmp_ge0000_CYMUXG2_10797
    );
  vga_sprite_skyespriteon_cmp_ge0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => vga_sprite_skyespriteon_cmp_ge0000_CY0G_10795
    );
  vga_sprite_skyespriteon_cmp_ge0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(9),
      O => vga_sprite_skyespriteon_cmp_ge0000_CYSELG_10787
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y16"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0F_10839,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYINIT_10840,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELF_10831,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy(0)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_BXINV_10829,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYINIT_10840
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0F_10839
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELF_10831
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_BXINV_10829
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X41Y16"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0G_10826,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy(0),
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELG_10818,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYMUXG_10828
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0G_10826
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELG_10818
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y17"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0F_10871,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0F_10871,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELF_10863,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXF2_10858
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001_2_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0F_10871
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELF_10863
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYMUXG_10828,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_FASTCARRY_10860
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y17"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELG_10851,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELF_10863,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYAND_10861
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y17"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXG2_10859,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_FASTCARRY_10860,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYAND_10861,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXFAST_10862
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y17"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0G_10857,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXF2_10858,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELG_10851,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXG2_10859
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001_3_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0G_10857
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELG_10851
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y18"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0F_10904,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0F_10904,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELF_10896,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXF2_10891
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0F_10904
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELF_10896
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXFAST_10862,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_FASTCARRY_10893
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y18"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELG_10882,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELF_10896,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYAND_10894
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y18"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXG2_10892,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_FASTCARRY_10893,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYAND_10894,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXFAST_10895
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y18"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0G_10890,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXF2_10891,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELG_10882,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXG2_10892
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001_5_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0G_10890
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(5),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELG_10882
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y19"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0F_10937,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0F_10937,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELF_10930,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXF2_10925
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001_6_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0F_10937
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELF_10930
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXFAST_10895,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_FASTCARRY_10927
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y19"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELG_10918,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELF_10930,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYAND_10928
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y19"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXG2_10926,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_FASTCARRY_10927,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYAND_10928,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXFAST_10929
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y19"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0G_10924,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXF2_10925,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELG_10918,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXG2_10926
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0G_10924
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELG_10918
    );
  vga_sprite_skyespriteon_cmp_le0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y20"
    )
    port map (
      IA => vga_sprite_skyespriteon_cmp_le0000_CY0F_10970,
      IB => vga_sprite_skyespriteon_cmp_le0000_CY0F_10970,
      SEL => vga_sprite_skyespriteon_cmp_le0000_CYSELF_10962,
      O => vga_sprite_skyespriteon_cmp_le0000_CYMUXF2_10957
    );
  vga_sprite_skyespriteon_cmp_le0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(8),
      O => vga_sprite_skyespriteon_cmp_le0000_CY0F_10970
    );
  vga_sprite_skyespriteon_cmp_le0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(8),
      O => vga_sprite_skyespriteon_cmp_le0000_CYSELF_10962
    );
  vga_sprite_skyespriteon_cmp_le0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_cmp_le0000_CYMUXFAST_10961,
      O => vga_sprite_skyespriteon_cmp_le0000
    );
  vga_sprite_skyespriteon_cmp_le0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXFAST_10929,
      O => vga_sprite_skyespriteon_cmp_le0000_FASTCARRY_10959
    );
  vga_sprite_skyespriteon_cmp_le0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y20"
    )
    port map (
      I0 => vga_sprite_skyespriteon_cmp_le0000_CYSELG_10948,
      I1 => vga_sprite_skyespriteon_cmp_le0000_CYSELF_10962,
      O => vga_sprite_skyespriteon_cmp_le0000_CYAND_10960
    );
  vga_sprite_skyespriteon_cmp_le0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y20"
    )
    port map (
      IA => vga_sprite_skyespriteon_cmp_le0000_CYMUXG2_10958,
      IB => vga_sprite_skyespriteon_cmp_le0000_FASTCARRY_10959,
      SEL => vga_sprite_skyespriteon_cmp_le0000_CYAND_10960,
      O => vga_sprite_skyespriteon_cmp_le0000_CYMUXFAST_10961
    );
  vga_sprite_skyespriteon_cmp_le0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y20"
    )
    port map (
      IA => vga_sprite_skyespriteon_cmp_le0000_CY0G_10956,
      IB => vga_sprite_skyespriteon_cmp_le0000_CYMUXF2_10957,
      SEL => vga_sprite_skyespriteon_cmp_le0000_CYSELG_10948,
      O => vga_sprite_skyespriteon_cmp_le0000_CYMUXG2_10958
    );
  vga_sprite_skyespriteon_cmp_le0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001_9_0,
      O => vga_sprite_skyespriteon_cmp_le0000_CY0G_10956
    );
  vga_sprite_skyespriteon_cmp_le0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(9),
      O => vga_sprite_skyespriteon_cmp_le0000_CYSELG_10948
    );
  b_dcvrey_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X43Y62"
    )
    port map (
      O => b_dcvrey_0_LOGIC_ZERO_10993
    );
  b_dcvrey_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X43Y62"
    )
    port map (
      O => b_dcvrey_0_LOGIC_ONE_11018
    );
  b_dcvrey_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_0_XORF_11019,
      O => b_dcvrey_0_DXMUX_11021
    );
  b_dcvrey_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y62"
    )
    port map (
      I0 => b_dcvrey_0_CYINIT_11017,
      I1 => b_dcvrey_0_F,
      O => b_dcvrey_0_XORF_11019
    );
  b_dcvrey_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y62"
    )
    port map (
      IA => b_dcvrey_0_LOGIC_ONE_11018,
      IB => b_dcvrey_0_CYINIT_11017,
      SEL => b_dcvrey_0_CYSELF_11008,
      O => b_Madd_dcvrey_sub0000_cy_0_Q
    );
  b_dcvrey_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_0_BXINV_11006,
      O => b_dcvrey_0_CYINIT_11017
    );
  b_dcvrey_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_0_F,
      O => b_dcvrey_0_CYSELF_11008
    );
  b_dcvrey_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_dcvrey_0_BXINV_11006
    );
  b_dcvrey_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_0_XORG_10996,
      O => b_dcvrey_0_DYMUX_10998
    );
  b_dcvrey_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y62"
    )
    port map (
      I0 => b_Madd_dcvrey_sub0000_cy_0_Q,
      I1 => b_Madd_dcvrey_not0000(1),
      O => b_dcvrey_0_XORG_10996
    );
  b_dcvrey_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_0_CYMUXG_10995,
      O => b_Madd_dcvrey_sub0000_cy_1_Q
    );
  b_dcvrey_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X43Y62"
    )
    port map (
      IA => b_dcvrey_0_LOGIC_ZERO_10993,
      IB => b_Madd_dcvrey_sub0000_cy_0_Q,
      SEL => b_dcvrey_0_CYSELG_10984,
      O => b_dcvrey_0_CYMUXG_10995
    );
  b_dcvrey_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(1),
      O => b_dcvrey_0_CYSELG_10984
    );
  b_dcvrey_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_dcvrey_0_SRINV_10982
    );
  b_dcvrey_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvrey_0_CLKINV_10981
    );
  b_dcvrey_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not0002_0,
      O => b_dcvrey_0_CEINV_10980
    );
  b_dcvrey_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X43Y63"
    )
    port map (
      O => b_dcvrey_2_LOGIC_ZERO_11050
    );
  b_dcvrey_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_2_XORF_11078,
      O => b_dcvrey_2_DXMUX_11080
    );
  b_dcvrey_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y63"
    )
    port map (
      I0 => b_dcvrey_2_CYINIT_11077,
      I1 => b_Madd_dcvrey_not0000(2),
      O => b_dcvrey_2_XORF_11078
    );
  b_dcvrey_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y63"
    )
    port map (
      IA => b_dcvrey_2_LOGIC_ZERO_11050,
      IB => b_dcvrey_2_CYINIT_11077,
      SEL => b_dcvrey_2_CYSELF_11056,
      O => b_Madd_dcvrey_sub0000_cy_2_Q
    );
  b_dcvrey_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y63"
    )
    port map (
      IA => b_dcvrey_2_LOGIC_ZERO_11050,
      IB => b_dcvrey_2_LOGIC_ZERO_11050,
      SEL => b_dcvrey_2_CYSELF_11056,
      O => b_dcvrey_2_CYMUXF2_11051
    );
  b_dcvrey_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_sub0000_cy_1_Q,
      O => b_dcvrey_2_CYINIT_11077
    );
  b_dcvrey_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(2),
      O => b_dcvrey_2_CYSELF_11056
    );
  b_dcvrey_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_2_XORG_11058,
      O => b_dcvrey_2_DYMUX_11060
    );
  b_dcvrey_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y63"
    )
    port map (
      I0 => b_Madd_dcvrey_sub0000_cy_2_Q,
      I1 => b_Madd_dcvrey_not0000(3),
      O => b_dcvrey_2_XORG_11058
    );
  b_dcvrey_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_2_CYMUXFAST_11055,
      O => b_Madd_dcvrey_sub0000_cy_3_Q
    );
  b_dcvrey_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_sub0000_cy_1_Q,
      O => b_dcvrey_2_FASTCARRY_11053
    );
  b_dcvrey_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y63"
    )
    port map (
      I0 => b_dcvrey_2_CYSELG_11041,
      I1 => b_dcvrey_2_CYSELF_11056,
      O => b_dcvrey_2_CYAND_11054
    );
  b_dcvrey_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y63"
    )
    port map (
      IA => b_dcvrey_2_CYMUXG2_11052,
      IB => b_dcvrey_2_FASTCARRY_11053,
      SEL => b_dcvrey_2_CYAND_11054,
      O => b_dcvrey_2_CYMUXFAST_11055
    );
  b_dcvrey_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y63"
    )
    port map (
      IA => b_dcvrey_2_LOGIC_ZERO_11050,
      IB => b_dcvrey_2_CYMUXF2_11051,
      SEL => b_dcvrey_2_CYSELG_11041,
      O => b_dcvrey_2_CYMUXG2_11052
    );
  b_dcvrey_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(3),
      O => b_dcvrey_2_CYSELG_11041
    );
  b_dcvrey_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_dcvrey_2_SRINV_11039
    );
  b_dcvrey_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvrey_2_CLKINV_11038
    );
  b_dcvrey_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not0002_0,
      O => b_dcvrey_2_CEINV_11037
    );
  b_dcvrey_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X43Y64"
    )
    port map (
      O => b_dcvrey_4_LOGIC_ZERO_11110
    );
  b_dcvrey_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_4_XORF_11138,
      O => b_dcvrey_4_DXMUX_11140
    );
  b_dcvrey_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y64"
    )
    port map (
      I0 => b_dcvrey_4_CYINIT_11137,
      I1 => b_Madd_dcvrey_not0000(4),
      O => b_dcvrey_4_XORF_11138
    );
  b_dcvrey_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y64"
    )
    port map (
      IA => b_dcvrey_4_LOGIC_ZERO_11110,
      IB => b_dcvrey_4_CYINIT_11137,
      SEL => b_dcvrey_4_CYSELF_11116,
      O => b_Madd_dcvrey_sub0000_cy_4_Q
    );
  b_dcvrey_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y64"
    )
    port map (
      IA => b_dcvrey_4_LOGIC_ZERO_11110,
      IB => b_dcvrey_4_LOGIC_ZERO_11110,
      SEL => b_dcvrey_4_CYSELF_11116,
      O => b_dcvrey_4_CYMUXF2_11111
    );
  b_dcvrey_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_sub0000_cy_3_Q,
      O => b_dcvrey_4_CYINIT_11137
    );
  b_dcvrey_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(4),
      O => b_dcvrey_4_CYSELF_11116
    );
  b_dcvrey_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_4_XORG_11118,
      O => b_dcvrey_4_DYMUX_11120
    );
  b_dcvrey_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y64"
    )
    port map (
      I0 => b_Madd_dcvrey_sub0000_cy_4_Q,
      I1 => b_Madd_dcvrey_not0000(5),
      O => b_dcvrey_4_XORG_11118
    );
  b_dcvrey_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_4_CYMUXFAST_11115,
      O => b_Madd_dcvrey_sub0000_cy_5_Q
    );
  b_dcvrey_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_sub0000_cy_3_Q,
      O => b_dcvrey_4_FASTCARRY_11113
    );
  b_dcvrey_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y64"
    )
    port map (
      I0 => b_dcvrey_4_CYSELG_11101,
      I1 => b_dcvrey_4_CYSELF_11116,
      O => b_dcvrey_4_CYAND_11114
    );
  b_dcvrey_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y64"
    )
    port map (
      IA => b_dcvrey_4_CYMUXG2_11112,
      IB => b_dcvrey_4_FASTCARRY_11113,
      SEL => b_dcvrey_4_CYAND_11114,
      O => b_dcvrey_4_CYMUXFAST_11115
    );
  b_dcvrey_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y64"
    )
    port map (
      IA => b_dcvrey_4_LOGIC_ZERO_11110,
      IB => b_dcvrey_4_CYMUXF2_11111,
      SEL => b_dcvrey_4_CYSELG_11101,
      O => b_dcvrey_4_CYMUXG2_11112
    );
  b_dcvrey_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(5),
      O => b_dcvrey_4_CYSELG_11101
    );
  b_dcvrey_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_dcvrey_4_SRINV_11099
    );
  b_dcvrey_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvrey_4_CLKINV_11098
    );
  b_dcvrey_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not0002_0,
      O => b_dcvrey_4_CEINV_11097
    );
  b_dcvrey_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X43Y65"
    )
    port map (
      O => b_dcvrey_6_LOGIC_ZERO_11170
    );
  b_dcvrey_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_6_XORF_11198,
      O => b_dcvrey_6_DXMUX_11200
    );
  b_dcvrey_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y65"
    )
    port map (
      I0 => b_dcvrey_6_CYINIT_11197,
      I1 => b_Madd_dcvrey_not0000(6),
      O => b_dcvrey_6_XORF_11198
    );
  b_dcvrey_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y65"
    )
    port map (
      IA => b_dcvrey_6_LOGIC_ZERO_11170,
      IB => b_dcvrey_6_CYINIT_11197,
      SEL => b_dcvrey_6_CYSELF_11176,
      O => b_Madd_dcvrey_sub0000_cy_6_Q
    );
  b_dcvrey_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y65"
    )
    port map (
      IA => b_dcvrey_6_LOGIC_ZERO_11170,
      IB => b_dcvrey_6_LOGIC_ZERO_11170,
      SEL => b_dcvrey_6_CYSELF_11176,
      O => b_dcvrey_6_CYMUXF2_11171
    );
  b_dcvrey_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_sub0000_cy_5_Q,
      O => b_dcvrey_6_CYINIT_11197
    );
  b_dcvrey_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(6),
      O => b_dcvrey_6_CYSELF_11176
    );
  b_dcvrey_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_6_XORG_11178,
      O => b_dcvrey_6_DYMUX_11180
    );
  b_dcvrey_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y65"
    )
    port map (
      I0 => b_Madd_dcvrey_sub0000_cy_6_Q,
      I1 => b_Madd_dcvrey_not0000(7),
      O => b_dcvrey_6_XORG_11178
    );
  b_dcvrey_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_sub0000_cy_5_Q,
      O => b_dcvrey_6_FASTCARRY_11173
    );
  b_dcvrey_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y65"
    )
    port map (
      I0 => b_dcvrey_6_CYSELG_11161,
      I1 => b_dcvrey_6_CYSELF_11176,
      O => b_dcvrey_6_CYAND_11174
    );
  b_dcvrey_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y65"
    )
    port map (
      IA => b_dcvrey_6_CYMUXG2_11172,
      IB => b_dcvrey_6_FASTCARRY_11173,
      SEL => b_dcvrey_6_CYAND_11174,
      O => b_dcvrey_6_CYMUXFAST_11175
    );
  b_dcvrey_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y65"
    )
    port map (
      IA => b_dcvrey_6_LOGIC_ZERO_11170,
      IB => b_dcvrey_6_CYMUXF2_11171,
      SEL => b_dcvrey_6_CYSELG_11161,
      O => b_dcvrey_6_CYMUXG2_11172
    );
  b_dcvrey_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(7),
      O => b_dcvrey_6_CYSELG_11161
    );
  b_dcvrey_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_dcvrey_6_SRINV_11159
    );
  b_dcvrey_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvrey_6_CLKINV_11158
    );
  b_dcvrey_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not0002_0,
      O => b_dcvrey_6_CEINV_11157
    );
  b_dcvrey_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X43Y66"
    )
    port map (
      O => b_dcvrey_8_LOGIC_ZERO_11250
    );
  b_dcvrey_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_8_XORF_11251,
      O => b_dcvrey_8_DXMUX_11253
    );
  b_dcvrey_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y66"
    )
    port map (
      I0 => b_dcvrey_8_CYINIT_11249,
      I1 => b_Madd_dcvrey_not0000(8),
      O => b_dcvrey_8_XORF_11251
    );
  b_dcvrey_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y66"
    )
    port map (
      IA => b_dcvrey_8_LOGIC_ZERO_11250,
      IB => b_dcvrey_8_CYINIT_11249,
      SEL => b_dcvrey_8_CYSELF_11240,
      O => b_Madd_dcvrey_sub0000_cy_8_Q
    );
  b_dcvrey_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_6_CYMUXFAST_11175,
      O => b_dcvrey_8_CYINIT_11249
    );
  b_dcvrey_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(8),
      O => b_dcvrey_8_CYSELF_11240
    );
  b_dcvrey_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_8_XORG_11229,
      O => b_dcvrey_8_DYMUX_11231
    );
  b_dcvrey_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y66"
    )
    port map (
      I0 => b_Madd_dcvrey_sub0000_cy_8_Q,
      I1 => b_Madd_dcvrey_not0000(9),
      O => b_dcvrey_8_XORG_11229
    );
  b_dcvrey_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_dcvrey_8_SRINV_11218
    );
  b_dcvrey_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvrey_8_CLKINV_11217
    );
  b_dcvrey_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not0002_0,
      O => b_dcvrey_8_CEINV_11216
    );
  U2_Result_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X21Y40"
    )
    port map (
      O => U2_Result_0_LOGIC_ZERO_11277
    );
  U2_Result_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X21Y40"
    )
    port map (
      O => U2_Result_0_LOGIC_ONE_11294
    );
  U2_Result_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_XORF_11295,
      O => U2_Result(0)
    );
  U2_Result_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y40"
    )
    port map (
      I0 => U2_Result_0_CYINIT_11293,
      I1 => U2_Mcount_vcs_lut(0),
      O => U2_Result_0_XORF_11295
    );
  U2_Result_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y40"
    )
    port map (
      IA => U2_Result_0_LOGIC_ONE_11294,
      IB => U2_Result_0_CYINIT_11293,
      SEL => U2_Result_0_CYSELF_11284,
      O => U2_Mcount_vcs_cy_0_Q
    );
  U2_Result_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_BXINV_11282,
      O => U2_Result_0_CYINIT_11293
    );
  U2_Result_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_lut(0),
      O => U2_Result_0_CYSELF_11284
    );
  U2_Result_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U2_Result_0_BXINV_11282
    );
  U2_Result_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_XORG_11280,
      O => U2_Result(1)
    );
  U2_Result_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y40"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_0_Q,
      I1 => U2_Result_0_G,
      O => U2_Result_0_XORG_11280
    );
  U2_Result_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_CYMUXG_11279,
      O => U2_Mcount_vcs_cy_1_Q
    );
  U2_Result_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X21Y40"
    )
    port map (
      IA => U2_Result_0_LOGIC_ZERO_11277,
      IB => U2_Mcount_vcs_cy_0_Q,
      SEL => U2_Result_0_CYSELG_11268,
      O => U2_Result_0_CYMUXG_11279
    );
  U2_Result_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_G,
      O => U2_Result_0_CYSELG_11268
    );
  U2_Result_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X21Y41"
    )
    port map (
      O => U2_Result_2_LOGIC_ZERO_11313
    );
  U2_Result_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_XORF_11333,
      O => U2_Result(2)
    );
  U2_Result_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y41"
    )
    port map (
      I0 => U2_Result_2_CYINIT_11332,
      I1 => U2_Result_2_F,
      O => U2_Result_2_XORF_11333
    );
  U2_Result_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y41"
    )
    port map (
      IA => U2_Result_2_LOGIC_ZERO_11313,
      IB => U2_Result_2_CYINIT_11332,
      SEL => U2_Result_2_CYSELF_11319,
      O => U2_Mcount_vcs_cy_2_Q
    );
  U2_Result_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y41"
    )
    port map (
      IA => U2_Result_2_LOGIC_ZERO_11313,
      IB => U2_Result_2_LOGIC_ZERO_11313,
      SEL => U2_Result_2_CYSELF_11319,
      O => U2_Result_2_CYMUXF2_11314
    );
  U2_Result_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_1_Q,
      O => U2_Result_2_CYINIT_11332
    );
  U2_Result_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_F,
      O => U2_Result_2_CYSELF_11319
    );
  U2_Result_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_XORG_11321,
      O => U2_Result(3)
    );
  U2_Result_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y41"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_2_Q,
      I1 => U2_Result_2_G,
      O => U2_Result_2_XORG_11321
    );
  U2_Result_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_CYMUXFAST_11318,
      O => U2_Mcount_vcs_cy_3_Q
    );
  U2_Result_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_1_Q,
      O => U2_Result_2_FASTCARRY_11316
    );
  U2_Result_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y41"
    )
    port map (
      I0 => U2_Result_2_CYSELG_11304,
      I1 => U2_Result_2_CYSELF_11319,
      O => U2_Result_2_CYAND_11317
    );
  U2_Result_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y41"
    )
    port map (
      IA => U2_Result_2_CYMUXG2_11315,
      IB => U2_Result_2_FASTCARRY_11316,
      SEL => U2_Result_2_CYAND_11317,
      O => U2_Result_2_CYMUXFAST_11318
    );
  U2_Result_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y41"
    )
    port map (
      IA => U2_Result_2_LOGIC_ZERO_11313,
      IB => U2_Result_2_CYMUXF2_11314,
      SEL => U2_Result_2_CYSELG_11304,
      O => U2_Result_2_CYMUXG2_11315
    );
  U2_Result_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_G,
      O => U2_Result_2_CYSELG_11304
    );
  U2_Result_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X21Y42"
    )
    port map (
      O => U2_Result_4_LOGIC_ZERO_11351
    );
  U2_Result_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_XORF_11371,
      O => U2_Result(4)
    );
  U2_Result_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y42"
    )
    port map (
      I0 => U2_Result_4_CYINIT_11370,
      I1 => U2_Result_4_F,
      O => U2_Result_4_XORF_11371
    );
  U2_Result_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y42"
    )
    port map (
      IA => U2_Result_4_LOGIC_ZERO_11351,
      IB => U2_Result_4_CYINIT_11370,
      SEL => U2_Result_4_CYSELF_11357,
      O => U2_Mcount_vcs_cy_4_Q
    );
  U2_Result_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y42"
    )
    port map (
      IA => U2_Result_4_LOGIC_ZERO_11351,
      IB => U2_Result_4_LOGIC_ZERO_11351,
      SEL => U2_Result_4_CYSELF_11357,
      O => U2_Result_4_CYMUXF2_11352
    );
  U2_Result_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_3_Q,
      O => U2_Result_4_CYINIT_11370
    );
  U2_Result_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_F,
      O => U2_Result_4_CYSELF_11357
    );
  U2_Result_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_XORG_11359,
      O => U2_Result(5)
    );
  U2_Result_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y42"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_4_Q,
      I1 => U2_Result_4_G,
      O => U2_Result_4_XORG_11359
    );
  U2_Result_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_CYMUXFAST_11356,
      O => U2_Mcount_vcs_cy_5_Q
    );
  U2_Result_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_3_Q,
      O => U2_Result_4_FASTCARRY_11354
    );
  U2_Result_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y42"
    )
    port map (
      I0 => U2_Result_4_CYSELG_11342,
      I1 => U2_Result_4_CYSELF_11357,
      O => U2_Result_4_CYAND_11355
    );
  U2_Result_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y42"
    )
    port map (
      IA => U2_Result_4_CYMUXG2_11353,
      IB => U2_Result_4_FASTCARRY_11354,
      SEL => U2_Result_4_CYAND_11355,
      O => U2_Result_4_CYMUXFAST_11356
    );
  U2_Result_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y42"
    )
    port map (
      IA => U2_Result_4_LOGIC_ZERO_11351,
      IB => U2_Result_4_CYMUXF2_11352,
      SEL => U2_Result_4_CYSELG_11342,
      O => U2_Result_4_CYMUXG2_11353
    );
  U2_Result_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_G,
      O => U2_Result_4_CYSELG_11342
    );
  U2_Result_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      O => U2_Result_6_LOGIC_ZERO_11389
    );
  U2_Result_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_XORF_11409,
      O => U2_Result(6)
    );
  U2_Result_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      I0 => U2_Result_6_CYINIT_11408,
      I1 => U2_Result_6_F,
      O => U2_Result_6_XORF_11409
    );
  U2_Result_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      IA => U2_Result_6_LOGIC_ZERO_11389,
      IB => U2_Result_6_CYINIT_11408,
      SEL => U2_Result_6_CYSELF_11395,
      O => U2_Mcount_vcs_cy_6_Q
    );
  U2_Result_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      IA => U2_Result_6_LOGIC_ZERO_11389,
      IB => U2_Result_6_LOGIC_ZERO_11389,
      SEL => U2_Result_6_CYSELF_11395,
      O => U2_Result_6_CYMUXF2_11390
    );
  U2_Result_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_5_Q,
      O => U2_Result_6_CYINIT_11408
    );
  U2_Result_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_F,
      O => U2_Result_6_CYSELF_11395
    );
  U2_Result_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_XORG_11397,
      O => U2_Result(7)
    );
  U2_Result_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_6_Q,
      I1 => U2_Result_6_G,
      O => U2_Result_6_XORG_11397
    );
  U2_Result_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_5_Q,
      O => U2_Result_6_FASTCARRY_11392
    );
  U2_Result_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      I0 => U2_Result_6_CYSELG_11380,
      I1 => U2_Result_6_CYSELF_11395,
      O => U2_Result_6_CYAND_11393
    );
  U2_Result_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      IA => U2_Result_6_CYMUXG2_11391,
      IB => U2_Result_6_FASTCARRY_11392,
      SEL => U2_Result_6_CYAND_11393,
      O => U2_Result_6_CYMUXFAST_11394
    );
  U2_Result_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      IA => U2_Result_6_LOGIC_ZERO_11389,
      IB => U2_Result_6_CYMUXF2_11390,
      SEL => U2_Result_6_CYSELG_11380,
      O => U2_Result_6_CYMUXG2_11391
    );
  U2_Result_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_G,
      O => U2_Result_6_CYSELG_11380
    );
  U2_Result_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X21Y44"
    )
    port map (
      O => U2_Result_8_LOGIC_ZERO_11439
    );
  U2_Result_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_XORF_11440,
      O => U2_Result(8)
    );
  U2_Result_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y44"
    )
    port map (
      I0 => U2_Result_8_CYINIT_11438,
      I1 => U2_Result_8_F,
      O => U2_Result_8_XORF_11440
    );
  U2_Result_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y44"
    )
    port map (
      IA => U2_Result_8_LOGIC_ZERO_11439,
      IB => U2_Result_8_CYINIT_11438,
      SEL => U2_Result_8_CYSELF_11429,
      O => U2_Mcount_vcs_cy_8_Q
    );
  U2_Result_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_CYMUXFAST_11394,
      O => U2_Result_8_CYINIT_11438
    );
  U2_Result_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_F,
      O => U2_Result_8_CYSELF_11429
    );
  U2_Result_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_XORG_11426,
      O => U2_Result(9)
    );
  U2_Result_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y44"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_8_Q,
      I1 => U2_vcs_9_rt_11423,
      O => U2_Result_8_XORG_11426
    );
  romRey_addr14_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_2_XORF_11476,
      O => romRey_addr14(2)
    );
  romRey_addr14_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y62"
    )
    port map (
      I0 => romRey_addr14_2_CYINIT_11475,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(2),
      O => romRey_addr14_2_XORF_11476
    );
  romRey_addr14_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y62"
    )
    port map (
      IA => romRey_addr14_2_CY0F_11474,
      IB => romRey_addr14_2_CYINIT_11475,
      SEL => romRey_addr14_2_CYSELF_11466,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_2_Q
    );
  romRey_addr14_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_2_BXINV_11464,
      O => romRey_addr14_2_CYINIT_11475
    );
  romRey_addr14_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(0),
      O => romRey_addr14_2_CY0F_11474
    );
  romRey_addr14_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(2),
      O => romRey_addr14_2_CYSELF_11466
    );
  romRey_addr14_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => romRey_addr14_2_BXINV_11464
    );
  romRey_addr14_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_2_XORG_11462,
      O => romRey_addr14(3)
    );
  romRey_addr14_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y62"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_2_Q,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(3),
      O => romRey_addr14_2_XORG_11462
    );
  romRey_addr14_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_2_CYMUXG_11461,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_3_Q
    );
  romRey_addr14_2_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X21Y62"
    )
    port map (
      IA => romRey_addr14_2_CY0G_11459,
      IB => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_2_Q,
      SEL => romRey_addr14_2_CYSELG_11451,
      O => romRey_addr14_2_CYMUXG_11461
    );
  romRey_addr14_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(1),
      O => romRey_addr14_2_CY0G_11459
    );
  romRey_addr14_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(3),
      O => romRey_addr14_2_CYSELG_11451
    );
  romRey_addr14_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_4_XORF_11515,
      O => romRey_addr14(4)
    );
  romRey_addr14_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y63"
    )
    port map (
      I0 => romRey_addr14_4_CYINIT_11514,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(4),
      O => romRey_addr14_4_XORF_11515
    );
  romRey_addr14_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y63"
    )
    port map (
      IA => romRey_addr14_4_CY0F_11513,
      IB => romRey_addr14_4_CYINIT_11514,
      SEL => romRey_addr14_4_CYSELF_11501,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_4_Q
    );
  romRey_addr14_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y63"
    )
    port map (
      IA => romRey_addr14_4_CY0F_11513,
      IB => romRey_addr14_4_CY0F_11513,
      SEL => romRey_addr14_4_CYSELF_11501,
      O => romRey_addr14_4_CYMUXF2_11496
    );
  romRey_addr14_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_3_Q,
      O => romRey_addr14_4_CYINIT_11514
    );
  romRey_addr14_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(2),
      O => romRey_addr14_4_CY0F_11513
    );
  romRey_addr14_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(4),
      O => romRey_addr14_4_CYSELF_11501
    );
  romRey_addr14_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_4_XORG_11503,
      O => romRey_addr14(5)
    );
  romRey_addr14_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y63"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_4_Q,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(5),
      O => romRey_addr14_4_XORG_11503
    );
  romRey_addr14_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_4_CYMUXFAST_11500,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_5_Q
    );
  romRey_addr14_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_3_Q,
      O => romRey_addr14_4_FASTCARRY_11498
    );
  romRey_addr14_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y63"
    )
    port map (
      I0 => romRey_addr14_4_CYSELG_11487,
      I1 => romRey_addr14_4_CYSELF_11501,
      O => romRey_addr14_4_CYAND_11499
    );
  romRey_addr14_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y63"
    )
    port map (
      IA => romRey_addr14_4_CYMUXG2_11497,
      IB => romRey_addr14_4_FASTCARRY_11498,
      SEL => romRey_addr14_4_CYAND_11499,
      O => romRey_addr14_4_CYMUXFAST_11500
    );
  romRey_addr14_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y63"
    )
    port map (
      IA => romRey_addr14_4_CY0G_11495,
      IB => romRey_addr14_4_CYMUXF2_11496,
      SEL => romRey_addr14_4_CYSELG_11487,
      O => romRey_addr14_4_CYMUXG2_11497
    );
  romRey_addr14_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001(5),
      O => romRey_addr14_4_CY0G_11495
    );
  romRey_addr14_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(5),
      O => romRey_addr14_4_CYSELG_11487
    );
  romRey_addr14_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_6_XORF_11554,
      O => romRey_addr14(6)
    );
  romRey_addr14_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y64"
    )
    port map (
      I0 => romRey_addr14_6_CYINIT_11553,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(6),
      O => romRey_addr14_6_XORF_11554
    );
  romRey_addr14_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y64"
    )
    port map (
      IA => romRey_addr14_6_CY0F_11552,
      IB => romRey_addr14_6_CYINIT_11553,
      SEL => romRey_addr14_6_CYSELF_11540,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_6_Q
    );
  romRey_addr14_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y64"
    )
    port map (
      IA => romRey_addr14_6_CY0F_11552,
      IB => romRey_addr14_6_CY0F_11552,
      SEL => romRey_addr14_6_CYSELF_11540,
      O => romRey_addr14_6_CYMUXF2_11535
    );
  romRey_addr14_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_5_Q,
      O => romRey_addr14_6_CYINIT_11553
    );
  romRey_addr14_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001(6),
      O => romRey_addr14_6_CY0F_11552
    );
  romRey_addr14_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(6),
      O => romRey_addr14_6_CYSELF_11540
    );
  romRey_addr14_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_6_XORG_11542,
      O => romRey_addr14(7)
    );
  romRey_addr14_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y64"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_6_Q,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(7),
      O => romRey_addr14_6_XORG_11542
    );
  romRey_addr14_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_6_CYMUXFAST_11539,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_7_Q
    );
  romRey_addr14_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_5_Q,
      O => romRey_addr14_6_FASTCARRY_11537
    );
  romRey_addr14_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y64"
    )
    port map (
      I0 => romRey_addr14_6_CYSELG_11526,
      I1 => romRey_addr14_6_CYSELF_11540,
      O => romRey_addr14_6_CYAND_11538
    );
  romRey_addr14_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y64"
    )
    port map (
      IA => romRey_addr14_6_CYMUXG2_11536,
      IB => romRey_addr14_6_FASTCARRY_11537,
      SEL => romRey_addr14_6_CYAND_11538,
      O => romRey_addr14_6_CYMUXFAST_11539
    );
  romRey_addr14_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y64"
    )
    port map (
      IA => romRey_addr14_6_CY0G_11534,
      IB => romRey_addr14_6_CYMUXF2_11535,
      SEL => romRey_addr14_6_CYSELG_11526,
      O => romRey_addr14_6_CYMUXG2_11536
    );
  romRey_addr14_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001(7),
      O => romRey_addr14_6_CY0G_11534
    );
  romRey_addr14_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(7),
      O => romRey_addr14_6_CYSELG_11526
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X21Y65"
    )
    port map (
      ADR0 => vga_sprite_xpixRey(8),
      ADR1 => vga_sprite_rom_addr2_addsub0001(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(8)
    );
  romRey_addr14_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_8_XORF_11593,
      O => romRey_addr14(8)
    );
  romRey_addr14_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y65"
    )
    port map (
      I0 => romRey_addr14_8_CYINIT_11592,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(8),
      O => romRey_addr14_8_XORF_11593
    );
  romRey_addr14_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y65"
    )
    port map (
      IA => romRey_addr14_8_CY0F_11591,
      IB => romRey_addr14_8_CYINIT_11592,
      SEL => romRey_addr14_8_CYSELF_11579,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_8_Q
    );
  romRey_addr14_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y65"
    )
    port map (
      IA => romRey_addr14_8_CY0F_11591,
      IB => romRey_addr14_8_CY0F_11591,
      SEL => romRey_addr14_8_CYSELF_11579,
      O => romRey_addr14_8_CYMUXF2_11574
    );
  romRey_addr14_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_7_Q,
      O => romRey_addr14_8_CYINIT_11592
    );
  romRey_addr14_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001(8),
      O => romRey_addr14_8_CY0F_11591
    );
  romRey_addr14_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(8),
      O => romRey_addr14_8_CYSELF_11579
    );
  romRey_addr14_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_8_XORG_11581,
      O => romRey_addr14(9)
    );
  romRey_addr14_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y65"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_8_Q,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(9),
      O => romRey_addr14_8_XORG_11581
    );
  romRey_addr14_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_8_CYMUXFAST_11578,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_9_Q
    );
  romRey_addr14_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_7_Q,
      O => romRey_addr14_8_FASTCARRY_11576
    );
  romRey_addr14_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y65"
    )
    port map (
      I0 => romRey_addr14_8_CYSELG_11565,
      I1 => romRey_addr14_8_CYSELF_11579,
      O => romRey_addr14_8_CYAND_11577
    );
  romRey_addr14_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y65"
    )
    port map (
      IA => romRey_addr14_8_CYMUXG2_11575,
      IB => romRey_addr14_8_FASTCARRY_11576,
      SEL => romRey_addr14_8_CYAND_11577,
      O => romRey_addr14_8_CYMUXFAST_11578
    );
  romRey_addr14_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y65"
    )
    port map (
      IA => romRey_addr14_8_CY0G_11573,
      IB => romRey_addr14_8_CYMUXF2_11574,
      SEL => romRey_addr14_8_CYSELG_11565,
      O => romRey_addr14_8_CYMUXG2_11575
    );
  romRey_addr14_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001(9),
      O => romRey_addr14_8_CY0G_11573
    );
  romRey_addr14_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(9),
      O => romRey_addr14_8_CYSELG_11565
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X21Y65"
    )
    port map (
      ADR0 => vga_sprite_rom_addr2_addsub0001(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixRey(9),
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(9)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0 : X_FF
    generic map(
      LOC => "SLICE_X21Y66",
      INIT => '0'
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_11624,
      CE => VCC,
      CLK => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_11603,
      SET => GND,
      RST => GND,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X21Y66"
    )
    port map (
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_11614
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_11638,
      O => romRey_addr14(10)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y66"
    )
    port map (
      I0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_11637,
      I1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_11638
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y66"
    )
    port map (
      IA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_11614,
      IB => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_11637,
      SEL => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_11620,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_10_Q
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y66"
    )
    port map (
      IA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_11614,
      IB => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_11614,
      SEL => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_11620,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_11615
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_9_Q,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_11637
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_11620
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_11623,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_11624
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_11623,
      O => romRey_addr14(11)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_11622,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_11623
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y66"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_10_Q,
      I1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_11622
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_9_Q,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_11617
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y66"
    )
    port map (
      I0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_11605,
      I1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_11620,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_11618
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y66"
    )
    port map (
      IA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_11616,
      IB => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_11617,
      SEL => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_11618,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_11619
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y66"
    )
    port map (
      IA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_11614,
      IB => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_11615,
      SEL => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_11605,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_11616
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_11605
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_11603
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1 : X_FF
    generic map(
      LOC => "SLICE_X21Y67",
      INIT => '0'
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_11679,
      CE => VCC,
      CLK => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_11648,
      SET => GND,
      RST => GND,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X21Y67"
    )
    port map (
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_11676
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_11678,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_11679
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_11678,
      O => romRey_addr14(12)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_11677,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_11678
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y67"
    )
    port map (
      I0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_11675,
      I1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_11677
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y67"
    )
    port map (
      IA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_11676,
      IB => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_11675,
      SEL => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_11666,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_12_Q
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_11619,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_11675
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_11666
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_11660,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_11661
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_11660,
      O => romRey_addr14(13)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_11659,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_11660
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y67"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_12_Q,
      I1 => vga_sprite_rom_addr2_addsub0001_13_rt_11656,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_11659
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_11648
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2 : X_FF
    generic map(
      LOC => "SLICE_X21Y67",
      INIT => '0'
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_11661,
      CE => VCC,
      CLK => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_11648,
      SET => GND,
      RST => GND,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2)
    );
  vga_sprite_rom_addr2_addsub0001_13_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X21Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr2_addsub0001(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_rom_addr2_addsub0001_13_rt_11656
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y28"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(1),
      ADR1 => vga_sprite_ypixSkye(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(4)
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X27Y28"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(0),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixSkye(1),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(3)
    );
  vga_sprite_rom_addr20_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_6_XORF_11717,
      O => vga_sprite_rom_addr20_addsub0000(6)
    );
  vga_sprite_rom_addr20_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y28"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0000_6_CYINIT_11716,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(3),
      O => vga_sprite_rom_addr20_addsub0000_6_XORF_11717
    );
  vga_sprite_rom_addr20_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y28"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_6_CY0F_11715,
      IB => vga_sprite_rom_addr20_addsub0000_6_CYINIT_11716,
      SEL => vga_sprite_rom_addr20_addsub0000_6_CYSELF_11707,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_3_Q
    );
  vga_sprite_rom_addr20_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_6_BXINV_11705,
      O => vga_sprite_rom_addr20_addsub0000_6_CYINIT_11716
    );
  vga_sprite_rom_addr20_addsub0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(0),
      O => vga_sprite_rom_addr20_addsub0000_6_CY0F_11715
    );
  vga_sprite_rom_addr20_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(3),
      O => vga_sprite_rom_addr20_addsub0000_6_CYSELF_11707
    );
  vga_sprite_rom_addr20_addsub0000_6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_rom_addr20_addsub0000_6_BXINV_11705
    );
  vga_sprite_rom_addr20_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_6_XORG_11703,
      O => vga_sprite_rom_addr20_addsub0000(7)
    );
  vga_sprite_rom_addr20_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y28"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_3_Q,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(4),
      O => vga_sprite_rom_addr20_addsub0000_6_XORG_11703
    );
  vga_sprite_rom_addr20_addsub0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_6_CYMUXG_11702,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_4_Q
    );
  vga_sprite_rom_addr20_addsub0000_6_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X27Y28"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_6_CY0G_11700,
      IB => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_3_Q,
      SEL => vga_sprite_rom_addr20_addsub0000_6_CYSELG_11692,
      O => vga_sprite_rom_addr20_addsub0000_6_CYMUXG_11702
    );
  vga_sprite_rom_addr20_addsub0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(1),
      O => vga_sprite_rom_addr20_addsub0000_6_CY0G_11700
    );
  vga_sprite_rom_addr20_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(4),
      O => vga_sprite_rom_addr20_addsub0000_6_CYSELG_11692
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X27Y29"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(3),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixSkye(4),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X27Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixSkye(2),
      ADR2 => vga_sprite_ypixSkye(3),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(5)
    );
  vga_sprite_rom_addr20_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_8_XORF_11756,
      O => vga_sprite_rom_addr20_addsub0000(8)
    );
  vga_sprite_rom_addr20_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y29"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0000_8_CYINIT_11755,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(5),
      O => vga_sprite_rom_addr20_addsub0000_8_XORF_11756
    );
  vga_sprite_rom_addr20_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y29"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_8_CY0F_11754,
      IB => vga_sprite_rom_addr20_addsub0000_8_CYINIT_11755,
      SEL => vga_sprite_rom_addr20_addsub0000_8_CYSELF_11742,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_5_Q
    );
  vga_sprite_rom_addr20_addsub0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y29"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_8_CY0F_11754,
      IB => vga_sprite_rom_addr20_addsub0000_8_CY0F_11754,
      SEL => vga_sprite_rom_addr20_addsub0000_8_CYSELF_11742,
      O => vga_sprite_rom_addr20_addsub0000_8_CYMUXF2_11737
    );
  vga_sprite_rom_addr20_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_4_Q,
      O => vga_sprite_rom_addr20_addsub0000_8_CYINIT_11755
    );
  vga_sprite_rom_addr20_addsub0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(2),
      O => vga_sprite_rom_addr20_addsub0000_8_CY0F_11754
    );
  vga_sprite_rom_addr20_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(5),
      O => vga_sprite_rom_addr20_addsub0000_8_CYSELF_11742
    );
  vga_sprite_rom_addr20_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_8_XORG_11744,
      O => vga_sprite_rom_addr20_addsub0000(9)
    );
  vga_sprite_rom_addr20_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y29"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_5_Q,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(6),
      O => vga_sprite_rom_addr20_addsub0000_8_XORG_11744
    );
  vga_sprite_rom_addr20_addsub0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_8_CYMUXFAST_11741,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_6_Q
    );
  vga_sprite_rom_addr20_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_4_Q,
      O => vga_sprite_rom_addr20_addsub0000_8_FASTCARRY_11739
    );
  vga_sprite_rom_addr20_addsub0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y29"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0000_8_CYSELG_11728,
      I1 => vga_sprite_rom_addr20_addsub0000_8_CYSELF_11742,
      O => vga_sprite_rom_addr20_addsub0000_8_CYAND_11740
    );
  vga_sprite_rom_addr20_addsub0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y29"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_8_CYMUXG2_11738,
      IB => vga_sprite_rom_addr20_addsub0000_8_FASTCARRY_11739,
      SEL => vga_sprite_rom_addr20_addsub0000_8_CYAND_11740,
      O => vga_sprite_rom_addr20_addsub0000_8_CYMUXFAST_11741
    );
  vga_sprite_rom_addr20_addsub0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y29"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_8_CY0G_11736,
      IB => vga_sprite_rom_addr20_addsub0000_8_CYMUXF2_11737,
      SEL => vga_sprite_rom_addr20_addsub0000_8_CYSELG_11728,
      O => vga_sprite_rom_addr20_addsub0000_8_CYMUXG2_11738
    );
  vga_sprite_rom_addr20_addsub0000_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(3),
      O => vga_sprite_rom_addr20_addsub0000_8_CY0G_11736
    );
  vga_sprite_rom_addr20_addsub0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(6),
      O => vga_sprite_rom_addr20_addsub0000_8_CYSELG_11728
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y30"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(6),
      ADR1 => vga_sprite_ypixSkye(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(8)
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X27Y30"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(4),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixSkye(5),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(7)
    );
  vga_sprite_rom_addr20_addsub0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_10_XORF_11795,
      O => vga_sprite_rom_addr20_addsub0000(10)
    );
  vga_sprite_rom_addr20_addsub0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y30"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0000_10_CYINIT_11794,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(7),
      O => vga_sprite_rom_addr20_addsub0000_10_XORF_11795
    );
  vga_sprite_rom_addr20_addsub0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y30"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_10_CY0F_11793,
      IB => vga_sprite_rom_addr20_addsub0000_10_CYINIT_11794,
      SEL => vga_sprite_rom_addr20_addsub0000_10_CYSELF_11781,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_7_Q
    );
  vga_sprite_rom_addr20_addsub0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y30"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_10_CY0F_11793,
      IB => vga_sprite_rom_addr20_addsub0000_10_CY0F_11793,
      SEL => vga_sprite_rom_addr20_addsub0000_10_CYSELF_11781,
      O => vga_sprite_rom_addr20_addsub0000_10_CYMUXF2_11776
    );
  vga_sprite_rom_addr20_addsub0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_6_Q,
      O => vga_sprite_rom_addr20_addsub0000_10_CYINIT_11794
    );
  vga_sprite_rom_addr20_addsub0000_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(4),
      O => vga_sprite_rom_addr20_addsub0000_10_CY0F_11793
    );
  vga_sprite_rom_addr20_addsub0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(7),
      O => vga_sprite_rom_addr20_addsub0000_10_CYSELF_11781
    );
  vga_sprite_rom_addr20_addsub0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_10_XORG_11783,
      O => vga_sprite_rom_addr20_addsub0000(11)
    );
  vga_sprite_rom_addr20_addsub0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y30"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_7_Q,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(8),
      O => vga_sprite_rom_addr20_addsub0000_10_XORG_11783
    );
  vga_sprite_rom_addr20_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_6_Q,
      O => vga_sprite_rom_addr20_addsub0000_10_FASTCARRY_11778
    );
  vga_sprite_rom_addr20_addsub0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y30"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0000_10_CYSELG_11767,
      I1 => vga_sprite_rom_addr20_addsub0000_10_CYSELF_11781,
      O => vga_sprite_rom_addr20_addsub0000_10_CYAND_11779
    );
  vga_sprite_rom_addr20_addsub0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y30"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_10_CYMUXG2_11777,
      IB => vga_sprite_rom_addr20_addsub0000_10_FASTCARRY_11778,
      SEL => vga_sprite_rom_addr20_addsub0000_10_CYAND_11779,
      O => vga_sprite_rom_addr20_addsub0000_10_CYMUXFAST_11780
    );
  vga_sprite_rom_addr20_addsub0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y30"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_10_CY0G_11775,
      IB => vga_sprite_rom_addr20_addsub0000_10_CYMUXF2_11776,
      SEL => vga_sprite_rom_addr20_addsub0000_10_CYSELG_11767,
      O => vga_sprite_rom_addr20_addsub0000_10_CYMUXG2_11777
    );
  vga_sprite_rom_addr20_addsub0000_10_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(5),
      O => vga_sprite_rom_addr20_addsub0000_10_CY0G_11775
    );
  vga_sprite_rom_addr20_addsub0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(8),
      O => vga_sprite_rom_addr20_addsub0000_10_CYSELG_11767
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X27Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixSkye(7),
      ADR3 => vga_sprite_ypixSkye(8),
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(10)
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X27Y31"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(6),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixSkye(7),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(9)
    );
  vga_sprite_rom_addr20_addsub0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_12_XORF_11826,
      O => vga_sprite_rom_addr20_addsub0000(12)
    );
  vga_sprite_rom_addr20_addsub0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y31"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0000_12_CYINIT_11825,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(9),
      O => vga_sprite_rom_addr20_addsub0000_12_XORF_11826
    );
  vga_sprite_rom_addr20_addsub0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y31"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_12_CY0F_11824,
      IB => vga_sprite_rom_addr20_addsub0000_12_CYINIT_11825,
      SEL => vga_sprite_rom_addr20_addsub0000_12_CYSELF_11816,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_9_Q
    );
  vga_sprite_rom_addr20_addsub0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_10_CYMUXFAST_11780,
      O => vga_sprite_rom_addr20_addsub0000_12_CYINIT_11825
    );
  vga_sprite_rom_addr20_addsub0000_12_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(6),
      O => vga_sprite_rom_addr20_addsub0000_12_CY0F_11824
    );
  vga_sprite_rom_addr20_addsub0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(9),
      O => vga_sprite_rom_addr20_addsub0000_12_CYSELF_11816
    );
  vga_sprite_rom_addr20_addsub0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_12_XORG_11813,
      O => vga_sprite_rom_addr20_addsub0000(13)
    );
  vga_sprite_rom_addr20_addsub0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y31"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_9_Q,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(10),
      O => vga_sprite_rom_addr20_addsub0000_12_XORG_11813
    );
  b_Madd_add0002_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X45Y20"
    )
    port map (
      ADR0 => b_cskyev(1),
      ADR1 => VCC,
      ADR2 => b_dcvskye(1),
      ADR3 => VCC,
      O => b_Madd_add0002_add0000_lut(1)
    );
  b_Madd_add0002_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X45Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(0),
      ADR2 => VCC,
      ADR3 => b_dcvskye(0),
      O => b_Madd_add0002_add0000_lut(0)
    );
  b_Madd_add0002_add0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y20"
    )
    port map (
      IA => b_Madd_add0002_add0000_cy_1_CY0F_11856,
      IB => b_Madd_add0002_add0000_cy_1_CYINIT_11857,
      SEL => b_Madd_add0002_add0000_cy_1_CYSELF_11848,
      O => b_Madd_add0002_add0000_cy_0_Q
    );
  b_Madd_add0002_add0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_1_BXINV_11846,
      O => b_Madd_add0002_add0000_cy_1_CYINIT_11857
    );
  b_Madd_add0002_add0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(0),
      O => b_Madd_add0002_add0000_cy_1_CY0F_11856
    );
  b_Madd_add0002_add0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(0),
      O => b_Madd_add0002_add0000_cy_1_CYSELF_11848
    );
  b_Madd_add0002_add0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_Madd_add0002_add0000_cy_1_BXINV_11846
    );
  b_Madd_add0002_add0000_cy_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_1_CYMUXG_11845,
      O => b_Madd_add0002_add0000_cy_1_Q
    );
  b_Madd_add0002_add0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X45Y20"
    )
    port map (
      IA => b_Madd_add0002_add0000_cy_1_CY0G_11843,
      IB => b_Madd_add0002_add0000_cy_0_Q,
      SEL => b_Madd_add0002_add0000_cy_1_CYSELG_11835,
      O => b_Madd_add0002_add0000_cy_1_CYMUXG_11845
    );
  b_Madd_add0002_add0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(1),
      O => b_Madd_add0002_add0000_cy_1_CY0G_11843
    );
  b_Madd_add0002_add0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(1),
      O => b_Madd_add0002_add0000_cy_1_CYSELG_11835
    );
  b_Madd_add0002_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y21"
    )
    port map (
      ADR0 => b_cskyev(3),
      ADR1 => b_dcvskye(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0002_add0000_lut(3)
    );
  b_Madd_add0002_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X45Y21"
    )
    port map (
      ADR0 => b_cskyev(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvskye(2),
      O => b_Madd_add0002_add0000_lut(2)
    );
  b_add0002_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_2_XORF_11895,
      O => b_add0002_add0000(2)
    );
  b_add0002_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y21"
    )
    port map (
      I0 => b_add0002_add0000_2_CYINIT_11894,
      I1 => b_Madd_add0002_add0000_lut(2),
      O => b_add0002_add0000_2_XORF_11895
    );
  b_add0002_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y21"
    )
    port map (
      IA => b_add0002_add0000_2_CY0F_11893,
      IB => b_add0002_add0000_2_CYINIT_11894,
      SEL => b_add0002_add0000_2_CYSELF_11881,
      O => b_Madd_add0002_add0000_cy_2_Q
    );
  b_add0002_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y21"
    )
    port map (
      IA => b_add0002_add0000_2_CY0F_11893,
      IB => b_add0002_add0000_2_CY0F_11893,
      SEL => b_add0002_add0000_2_CYSELF_11881,
      O => b_add0002_add0000_2_CYMUXF2_11876
    );
  b_add0002_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_1_Q,
      O => b_add0002_add0000_2_CYINIT_11894
    );
  b_add0002_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(2),
      O => b_add0002_add0000_2_CY0F_11893
    );
  b_add0002_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(2),
      O => b_add0002_add0000_2_CYSELF_11881
    );
  b_add0002_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_2_XORG_11883,
      O => b_add0002_add0000(3)
    );
  b_add0002_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y21"
    )
    port map (
      I0 => b_Madd_add0002_add0000_cy_2_Q,
      I1 => b_Madd_add0002_add0000_lut(3),
      O => b_add0002_add0000_2_XORG_11883
    );
  b_add0002_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_2_CYMUXFAST_11880,
      O => b_Madd_add0002_add0000_cy_3_Q
    );
  b_add0002_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_1_Q,
      O => b_add0002_add0000_2_FASTCARRY_11878
    );
  b_add0002_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y21"
    )
    port map (
      I0 => b_add0002_add0000_2_CYSELG_11867,
      I1 => b_add0002_add0000_2_CYSELF_11881,
      O => b_add0002_add0000_2_CYAND_11879
    );
  b_add0002_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y21"
    )
    port map (
      IA => b_add0002_add0000_2_CYMUXG2_11877,
      IB => b_add0002_add0000_2_FASTCARRY_11878,
      SEL => b_add0002_add0000_2_CYAND_11879,
      O => b_add0002_add0000_2_CYMUXFAST_11880
    );
  b_add0002_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y21"
    )
    port map (
      IA => b_add0002_add0000_2_CY0G_11875,
      IB => b_add0002_add0000_2_CYMUXF2_11876,
      SEL => b_add0002_add0000_2_CYSELG_11867,
      O => b_add0002_add0000_2_CYMUXG2_11877
    );
  b_add0002_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(3),
      O => b_add0002_add0000_2_CY0G_11875
    );
  b_add0002_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(3),
      O => b_add0002_add0000_2_CYSELG_11867
    );
  b_Madd_add0002_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X45Y22"
    )
    port map (
      ADR0 => b_cskyev(5),
      ADR1 => VCC,
      ADR2 => b_dcvskye(5),
      ADR3 => VCC,
      O => b_Madd_add0002_add0000_lut(5)
    );
  b_Madd_add0002_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y22"
    )
    port map (
      ADR0 => b_cskyev(4),
      ADR1 => b_dcvskye(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0002_add0000_lut(4)
    );
  b_add0002_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_4_XORF_11934,
      O => b_add0002_add0000(4)
    );
  b_add0002_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y22"
    )
    port map (
      I0 => b_add0002_add0000_4_CYINIT_11933,
      I1 => b_Madd_add0002_add0000_lut(4),
      O => b_add0002_add0000_4_XORF_11934
    );
  b_add0002_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y22"
    )
    port map (
      IA => b_add0002_add0000_4_CY0F_11932,
      IB => b_add0002_add0000_4_CYINIT_11933,
      SEL => b_add0002_add0000_4_CYSELF_11920,
      O => b_Madd_add0002_add0000_cy_4_Q
    );
  b_add0002_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y22"
    )
    port map (
      IA => b_add0002_add0000_4_CY0F_11932,
      IB => b_add0002_add0000_4_CY0F_11932,
      SEL => b_add0002_add0000_4_CYSELF_11920,
      O => b_add0002_add0000_4_CYMUXF2_11915
    );
  b_add0002_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_3_Q,
      O => b_add0002_add0000_4_CYINIT_11933
    );
  b_add0002_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(4),
      O => b_add0002_add0000_4_CY0F_11932
    );
  b_add0002_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(4),
      O => b_add0002_add0000_4_CYSELF_11920
    );
  b_add0002_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_4_XORG_11922,
      O => b_add0002_add0000(5)
    );
  b_add0002_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y22"
    )
    port map (
      I0 => b_Madd_add0002_add0000_cy_4_Q,
      I1 => b_Madd_add0002_add0000_lut(5),
      O => b_add0002_add0000_4_XORG_11922
    );
  b_add0002_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_4_CYMUXFAST_11919,
      O => b_Madd_add0002_add0000_cy_5_Q
    );
  b_add0002_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_3_Q,
      O => b_add0002_add0000_4_FASTCARRY_11917
    );
  b_add0002_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y22"
    )
    port map (
      I0 => b_add0002_add0000_4_CYSELG_11906,
      I1 => b_add0002_add0000_4_CYSELF_11920,
      O => b_add0002_add0000_4_CYAND_11918
    );
  b_add0002_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y22"
    )
    port map (
      IA => b_add0002_add0000_4_CYMUXG2_11916,
      IB => b_add0002_add0000_4_FASTCARRY_11917,
      SEL => b_add0002_add0000_4_CYAND_11918,
      O => b_add0002_add0000_4_CYMUXFAST_11919
    );
  b_add0002_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y22"
    )
    port map (
      IA => b_add0002_add0000_4_CY0G_11914,
      IB => b_add0002_add0000_4_CYMUXF2_11915,
      SEL => b_add0002_add0000_4_CYSELG_11906,
      O => b_add0002_add0000_4_CYMUXG2_11916
    );
  b_add0002_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(5),
      O => b_add0002_add0000_4_CY0G_11914
    );
  b_add0002_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(5),
      O => b_add0002_add0000_4_CYSELG_11906
    );
  b_Madd_add0002_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X45Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(7),
      ADR2 => VCC,
      ADR3 => b_dcvskye(7),
      O => b_Madd_add0002_add0000_lut(7)
    );
  b_Madd_add0002_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X45Y23"
    )
    port map (
      ADR0 => b_cskyev(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvskye(6),
      O => b_Madd_add0002_add0000_lut(6)
    );
  b_add0002_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_6_XORF_11973,
      O => b_add0002_add0000(6)
    );
  b_add0002_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y23"
    )
    port map (
      I0 => b_add0002_add0000_6_CYINIT_11972,
      I1 => b_Madd_add0002_add0000_lut(6),
      O => b_add0002_add0000_6_XORF_11973
    );
  b_add0002_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y23"
    )
    port map (
      IA => b_add0002_add0000_6_CY0F_11971,
      IB => b_add0002_add0000_6_CYINIT_11972,
      SEL => b_add0002_add0000_6_CYSELF_11959,
      O => b_Madd_add0002_add0000_cy_6_Q
    );
  b_add0002_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y23"
    )
    port map (
      IA => b_add0002_add0000_6_CY0F_11971,
      IB => b_add0002_add0000_6_CY0F_11971,
      SEL => b_add0002_add0000_6_CYSELF_11959,
      O => b_add0002_add0000_6_CYMUXF2_11954
    );
  b_add0002_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_5_Q,
      O => b_add0002_add0000_6_CYINIT_11972
    );
  b_add0002_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(6),
      O => b_add0002_add0000_6_CY0F_11971
    );
  b_add0002_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(6),
      O => b_add0002_add0000_6_CYSELF_11959
    );
  b_add0002_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_6_XORG_11961,
      O => b_add0002_add0000(7)
    );
  b_add0002_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y23"
    )
    port map (
      I0 => b_Madd_add0002_add0000_cy_6_Q,
      I1 => b_Madd_add0002_add0000_lut(7),
      O => b_add0002_add0000_6_XORG_11961
    );
  b_add0002_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_5_Q,
      O => b_add0002_add0000_6_FASTCARRY_11956
    );
  b_add0002_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y23"
    )
    port map (
      I0 => b_add0002_add0000_6_CYSELG_11945,
      I1 => b_add0002_add0000_6_CYSELF_11959,
      O => b_add0002_add0000_6_CYAND_11957
    );
  b_add0002_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y23"
    )
    port map (
      IA => b_add0002_add0000_6_CYMUXG2_11955,
      IB => b_add0002_add0000_6_FASTCARRY_11956,
      SEL => b_add0002_add0000_6_CYAND_11957,
      O => b_add0002_add0000_6_CYMUXFAST_11958
    );
  b_add0002_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y23"
    )
    port map (
      IA => b_add0002_add0000_6_CY0G_11953,
      IB => b_add0002_add0000_6_CYMUXF2_11954,
      SEL => b_add0002_add0000_6_CYSELG_11945,
      O => b_add0002_add0000_6_CYMUXG2_11955
    );
  b_add0002_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(7),
      O => b_add0002_add0000_6_CY0G_11953
    );
  b_add0002_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(7),
      O => b_add0002_add0000_6_CYSELG_11945
    );
  b_Maccum_cskyev_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y24"
    )
    port map (
      ADR0 => b_cskyev(9),
      ADR1 => b_dcvskye(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut(9)
    );
  b_Madd_add0002_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X45Y24"
    )
    port map (
      ADR0 => b_cskyev(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvskye(8),
      O => b_Madd_add0002_add0000_lut(8)
    );
  b_add0002_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_8_XORF_12004,
      O => b_add0002_add0000(8)
    );
  b_add0002_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y24"
    )
    port map (
      I0 => b_add0002_add0000_8_CYINIT_12003,
      I1 => b_Madd_add0002_add0000_lut(8),
      O => b_add0002_add0000_8_XORF_12004
    );
  b_add0002_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y24"
    )
    port map (
      IA => b_add0002_add0000_8_CY0F_12002,
      IB => b_add0002_add0000_8_CYINIT_12003,
      SEL => b_add0002_add0000_8_CYSELF_11994,
      O => b_Madd_add0002_add0000_cy_8_Q
    );
  b_add0002_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_6_CYMUXFAST_11958,
      O => b_add0002_add0000_8_CYINIT_12003
    );
  b_add0002_add0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(8),
      O => b_add0002_add0000_8_CY0F_12002
    );
  b_add0002_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(8),
      O => b_add0002_add0000_8_CYSELF_11994
    );
  b_add0002_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_8_XORG_11991,
      O => b_add0002_add0000(9)
    );
  b_add0002_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y24"
    )
    port map (
      I0 => b_Madd_add0002_add0000_cy_8_Q,
      I1 => b_Maccum_cskyev_lut(9),
      O => b_add0002_add0000_8_XORG_11991
    );
  vga_sprite_Madd_monaspriteon_addsub0002_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X19Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rmonav(1),
      ADR3 => VCC,
      O => vga_sprite_Madd_monaspriteon_addsub0002_lut(1)
    );
  vga_sprite_Madd_monaspriteon_addsub0002_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X19Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(0),
      O => vga_sprite_Madd_monaspriteon_addsub0002_lut(0)
    );
  vga_sprite_monaspriteon_addsub0002_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X19Y55"
    )
    port map (
      O => vga_sprite_monaspriteon_addsub0002_0_LOGIC_ONE_12022
    );
  vga_sprite_monaspriteon_addsub0002_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_0_XORF_12039,
      O => vga_sprite_monaspriteon_addsub0002_0_Q
    );
  vga_sprite_monaspriteon_addsub0002_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y55"
    )
    port map (
      I0 => vga_sprite_monaspriteon_addsub0002_0_CYINIT_12038,
      I1 => vga_sprite_Madd_monaspriteon_addsub0002_lut(0),
      O => vga_sprite_monaspriteon_addsub0002_0_XORF_12039
    );
  vga_sprite_monaspriteon_addsub0002_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y55"
    )
    port map (
      IA => vga_sprite_monaspriteon_addsub0002_0_LOGIC_ONE_12022,
      IB => vga_sprite_monaspriteon_addsub0002_0_CYINIT_12038,
      SEL => vga_sprite_monaspriteon_addsub0002_0_CYSELF_12029,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_0_Q
    );
  vga_sprite_monaspriteon_addsub0002_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_0_BXINV_12027,
      O => vga_sprite_monaspriteon_addsub0002_0_CYINIT_12038
    );
  vga_sprite_monaspriteon_addsub0002_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_lut(0),
      O => vga_sprite_monaspriteon_addsub0002_0_CYSELF_12029
    );
  vga_sprite_monaspriteon_addsub0002_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_monaspriteon_addsub0002_0_BXINV_12027
    );
  vga_sprite_monaspriteon_addsub0002_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_0_XORG_12025,
      O => vga_sprite_monaspriteon_addsub0002_1_Q
    );
  vga_sprite_monaspriteon_addsub0002_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y55"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0002_cy_0_Q,
      I1 => vga_sprite_Madd_monaspriteon_addsub0002_lut(1),
      O => vga_sprite_monaspriteon_addsub0002_0_XORG_12025
    );
  vga_sprite_monaspriteon_addsub0002_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_0_CYMUXG_12024,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_1_Q
    );
  vga_sprite_monaspriteon_addsub0002_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X19Y55"
    )
    port map (
      IA => vga_sprite_monaspriteon_addsub0002_0_LOGIC_ONE_12022,
      IB => vga_sprite_Madd_monaspriteon_addsub0002_cy_0_Q,
      SEL => vga_sprite_monaspriteon_addsub0002_0_CYSELG_12013,
      O => vga_sprite_monaspriteon_addsub0002_0_CYMUXG_12024
    );
  vga_sprite_monaspriteon_addsub0002_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_lut(1),
      O => vga_sprite_monaspriteon_addsub0002_0_CYSELG_12013
    );
  vga_sprite_Madd_monaspriteon_addsub0002_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X19Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(3),
      O => vga_sprite_Madd_monaspriteon_addsub0002_lut(3)
    );
  vga_sprite_Madd_monaspriteon_addsub0002_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X19Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rmonav(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_monaspriteon_addsub0002_lut(2)
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X19Y56"
    )
    port map (
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE_12057
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORF_12077,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y56"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYINIT_12076,
      I1 => vga_sprite_Madd_monaspriteon_addsub0002_lut(2),
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORF_12077
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y56"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE_12057,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYINIT_12076,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELF_12063,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_2_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y56"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE_12057,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE_12057,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELF_12063,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXF2_12058
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_cy_1_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYINIT_12076
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_lut(2),
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELF_12063
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORG_12065,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y56"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0002_cy_2_Q,
      I1 => vga_sprite_Madd_monaspriteon_addsub0002_lut(3),
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORG_12065
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXFAST_12062,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_3_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_cy_1_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_FASTCARRY_12060
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y56"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELG_12048,
      I1 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELF_12063,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYAND_12061
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y56"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXG2_12059,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_FASTCARRY_12060,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYAND_12061,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXFAST_12062
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y56"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE_12057,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXF2_12058,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELG_12048,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXG2_12059
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_lut(3),
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELG_12048
    );
  vga_sprite_Madd_monaspriteon_addsub0002_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X19Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(4),
      O => vga_sprite_Madd_monaspriteon_addsub0002_lut(4)
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X19Y57"
    )
    port map (
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ZERO_12095
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X19Y57"
    )
    port map (
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ONE_12115
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORF_12116,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y57"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYINIT_12114,
      I1 => vga_sprite_Madd_monaspriteon_addsub0002_lut(4),
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORF_12116
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y57"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ONE_12115,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYINIT_12114,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELF_12101,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_4_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y57"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ONE_12115,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ONE_12115,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELF_12101,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXF2_12096
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_cy_3_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYINIT_12114
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_lut(4),
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELF_12101
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORG_12103,
      O => vga_sprite_monaspriteon_addsub0002_5_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y57"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0002_cy_4_Q,
      I1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_G,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORG_12103
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXFAST_12100,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_5_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_cy_3_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_FASTCARRY_12098
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y57"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELG_12086,
      I1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELF_12101,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYAND_12099
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y57"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXG2_12097,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_FASTCARRY_12098,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYAND_12099,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXFAST_12100
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y57"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ZERO_12095,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXF2_12096,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELG_12086,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXG2_12097
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_G,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELG_12086
    );
  vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X19Y58"
    )
    port map (
      O => vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO_12134
    );
  vga_sprite_monaspriteon_addsub0002_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_6_XORF_12154,
      O => vga_sprite_monaspriteon_addsub0002_6_Q
    );
  vga_sprite_monaspriteon_addsub0002_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y58"
    )
    port map (
      I0 => vga_sprite_monaspriteon_addsub0002_6_CYINIT_12153,
      I1 => vga_sprite_monaspriteon_addsub0002_6_F,
      O => vga_sprite_monaspriteon_addsub0002_6_XORF_12154
    );
  vga_sprite_monaspriteon_addsub0002_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y58"
    )
    port map (
      IA => vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO_12134,
      IB => vga_sprite_monaspriteon_addsub0002_6_CYINIT_12153,
      SEL => vga_sprite_monaspriteon_addsub0002_6_CYSELF_12140,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_6_Q
    );
  vga_sprite_monaspriteon_addsub0002_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y58"
    )
    port map (
      IA => vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO_12134,
      IB => vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO_12134,
      SEL => vga_sprite_monaspriteon_addsub0002_6_CYSELF_12140,
      O => vga_sprite_monaspriteon_addsub0002_6_CYMUXF2_12135
    );
  vga_sprite_monaspriteon_addsub0002_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_cy_5_Q,
      O => vga_sprite_monaspriteon_addsub0002_6_CYINIT_12153
    );
  vga_sprite_monaspriteon_addsub0002_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_6_F,
      O => vga_sprite_monaspriteon_addsub0002_6_CYSELF_12140
    );
  vga_sprite_monaspriteon_addsub0002_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_6_XORG_12142,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_7_Q
    );
  vga_sprite_monaspriteon_addsub0002_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y58"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0002_cy_6_Q,
      I1 => vga_sprite_monaspriteon_addsub0002_6_G,
      O => vga_sprite_monaspriteon_addsub0002_6_XORG_12142
    );
  vga_sprite_monaspriteon_addsub0002_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_cy_5_Q,
      O => vga_sprite_monaspriteon_addsub0002_6_FASTCARRY_12137
    );
  vga_sprite_monaspriteon_addsub0002_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y58"
    )
    port map (
      I0 => vga_sprite_monaspriteon_addsub0002_6_CYSELG_12125,
      I1 => vga_sprite_monaspriteon_addsub0002_6_CYSELF_12140,
      O => vga_sprite_monaspriteon_addsub0002_6_CYAND_12138
    );
  vga_sprite_monaspriteon_addsub0002_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y58"
    )
    port map (
      IA => vga_sprite_monaspriteon_addsub0002_6_CYMUXG2_12136,
      IB => vga_sprite_monaspriteon_addsub0002_6_FASTCARRY_12137,
      SEL => vga_sprite_monaspriteon_addsub0002_6_CYAND_12138,
      O => vga_sprite_monaspriteon_addsub0002_6_CYMUXFAST_12139
    );
  vga_sprite_monaspriteon_addsub0002_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y58"
    )
    port map (
      IA => vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO_12134,
      IB => vga_sprite_monaspriteon_addsub0002_6_CYMUXF2_12135,
      SEL => vga_sprite_monaspriteon_addsub0002_6_CYSELG_12125,
      O => vga_sprite_monaspriteon_addsub0002_6_CYMUXG2_12136
    );
  vga_sprite_monaspriteon_addsub0002_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_6_G,
      O => vga_sprite_monaspriteon_addsub0002_6_CYSELG_12125
    );
  b_rmonav_9_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X19Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rmonav(9),
      ADR3 => VCC,
      O => b_rmonav_9_rt_12168
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X19Y59"
    )
    port map (
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_LOGIC_ZERO_12184
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORF_12185,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y59"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYINIT_12183,
      I1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_F,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORF_12185
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y59"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_LOGIC_ZERO_12184,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYINIT_12183,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYSELF_12174,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_8_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_6_CYMUXFAST_12139,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYINIT_12183
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_F,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYSELF_12174
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORG_12171,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_9_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y59"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0002_cy_8_Q,
      I1 => b_rmonav_9_rt_12168,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORG_12171
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X21Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(1),
      ADR2 => VCC,
      ADR3 => vga_sprite_reyspriteon_addsub0002_1_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(1)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X21Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(0),
      ADR2 => VCC,
      ADR3 => vga_sprite_reyspriteon_addsub0002_0_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(0)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y57"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0F_12215,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYINIT_12216,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELF_12207,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy(0)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_BXINV_12205,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYINIT_12216
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0F_12215
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELF_12207
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_BXINV_12205
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X21Y57"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0G_12202,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy(0),
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELG_12194,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYMUXG_12204
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0G_12202
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELG_12194
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X21Y58"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => VCC,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(3)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y58"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q,
      ADR1 => U2_vcs(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(2)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y58"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0F_12247,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0F_12247,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELF_12238,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXF2_12233
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0F_12247
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELF_12238
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYMUXG_12204,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_FASTCARRY_12235
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y58"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELG_12224,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELF_12238,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYAND_12236
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y58"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXG2_12234,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_FASTCARRY_12235,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYAND_12236,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXFAST_12237
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y58"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0G_12232,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXF2_12233,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELG_12224,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXG2_12234
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0G_12232
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELG_12224
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X21Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(5),
      ADR2 => VCC,
      ADR3 => vga_sprite_reyspriteon_addsub0002_5_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(5)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X21Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(4),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(4)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y59"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0F_12278,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0F_12278,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELF_12269,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXF2_12264
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0F_12278
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELF_12269
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXFAST_12237,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_FASTCARRY_12266
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y59"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELG_12255,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELF_12269,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYAND_12267
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y59"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXG2_12265,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_FASTCARRY_12266,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYAND_12267,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXFAST_12268
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y59"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0G_12263,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXF2_12264,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELG_12255,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXG2_12265
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0G_12263
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(5),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELG_12255
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X21Y60"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_lut_7_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(7)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X21Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(6),
      ADR2 => vga_sprite_reyspriteon_addsub0002_6_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(6)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y60"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0F_12309,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0F_12309,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELF_12300,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXF2_12295
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0F_12309
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELF_12300
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXFAST_12268,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_FASTCARRY_12297
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y60"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELG_12286,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELF_12300,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYAND_12298
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y60"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXG2_12296,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_FASTCARRY_12297,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYAND_12298,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXFAST_12299
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y60"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0G_12294,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXF2_12295,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELG_12286,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXG2_12296
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0G_12294
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELG_12286
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X21Y61"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_lut_9_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(9)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X21Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(8),
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(8)
    );
  vga_sprite_reyspriteon_cmp_ge0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y61"
    )
    port map (
      IA => vga_sprite_reyspriteon_cmp_ge0000_CY0F_12340,
      IB => vga_sprite_reyspriteon_cmp_ge0000_CY0F_12340,
      SEL => vga_sprite_reyspriteon_cmp_ge0000_CYSELF_12331,
      O => vga_sprite_reyspriteon_cmp_ge0000_CYMUXF2_12326
    );
  vga_sprite_reyspriteon_cmp_ge0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => vga_sprite_reyspriteon_cmp_ge0000_CY0F_12340
    );
  vga_sprite_reyspriteon_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(8),
      O => vga_sprite_reyspriteon_cmp_ge0000_CYSELF_12331
    );
  vga_sprite_reyspriteon_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_cmp_ge0000_CYMUXFAST_12330,
      O => vga_sprite_reyspriteon_cmp_ge0000
    );
  vga_sprite_reyspriteon_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXFAST_12299,
      O => vga_sprite_reyspriteon_cmp_ge0000_FASTCARRY_12328
    );
  vga_sprite_reyspriteon_cmp_ge0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y61"
    )
    port map (
      I0 => vga_sprite_reyspriteon_cmp_ge0000_CYSELG_12317,
      I1 => vga_sprite_reyspriteon_cmp_ge0000_CYSELF_12331,
      O => vga_sprite_reyspriteon_cmp_ge0000_CYAND_12329
    );
  vga_sprite_reyspriteon_cmp_ge0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y61"
    )
    port map (
      IA => vga_sprite_reyspriteon_cmp_ge0000_CYMUXG2_12327,
      IB => vga_sprite_reyspriteon_cmp_ge0000_FASTCARRY_12328,
      SEL => vga_sprite_reyspriteon_cmp_ge0000_CYAND_12329,
      O => vga_sprite_reyspriteon_cmp_ge0000_CYMUXFAST_12330
    );
  vga_sprite_reyspriteon_cmp_ge0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y61"
    )
    port map (
      IA => vga_sprite_reyspriteon_cmp_ge0000_CY0G_12325,
      IB => vga_sprite_reyspriteon_cmp_ge0000_CYMUXF2_12326,
      SEL => vga_sprite_reyspriteon_cmp_ge0000_CYSELG_12317,
      O => vga_sprite_reyspriteon_cmp_ge0000_CYMUXG2_12327
    );
  vga_sprite_reyspriteon_cmp_ge0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => vga_sprite_reyspriteon_cmp_ge0000_CY0G_12325
    );
  vga_sprite_reyspriteon_cmp_ge0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(9),
      O => vga_sprite_reyspriteon_cmp_ge0000_CYSELG_12317
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X39Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(1),
      ADR2 => U2_HCS(1),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(1)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X39Y56"
    )
    port map (
      ADR0 => b_creyv(0),
      ADR1 => U2_HCS(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(0)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y56"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0F_12369,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYINIT_12370,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELF_12361,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy(0)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_BXINV_12359,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYINIT_12370
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0F_12369
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELF_12361
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_BXINV_12359
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y56"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0G_12356,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy(0),
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELG_12348,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYMUXG_12358
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0G_12356
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELG_12348
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y57"
    )
    port map (
      ADR0 => b_creyv(2),
      ADR1 => vga_sprite_reyspriteon_addsub0001_2_0,
      ADR2 => VCC,
      ADR3 => U2_HCS(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(2)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y57"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0F_12401,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0F_12401,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELF_12393,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXF2_12388
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001_2_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0F_12401
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELF_12393
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYMUXG_12358,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_FASTCARRY_12390
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y57"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELG_12381,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELF_12393,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYAND_12391
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y57"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXG2_12389,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_FASTCARRY_12390,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYAND_12391,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXFAST_12392
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y57"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0G_12387,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXF2_12388,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELG_12381,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXG2_12389
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001_3_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0G_12387
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELG_12381
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X39Y57"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0001_3_0,
      ADR1 => b_creyv(3),
      ADR2 => U2_HCS(3),
      ADR3 => b_creyv(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(3)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"956A",
      LOC => "SLICE_X39Y58"
    )
    port map (
      ADR0 => b_creyv(4),
      ADR1 => b_creyv(3),
      ADR2 => b_creyv(2),
      ADR3 => U2_HCS(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(4)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y58"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0F_12434,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0F_12434,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELF_12426,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXF2_12421
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0F_12434
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELF_12426
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXFAST_12392,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_FASTCARRY_12423
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y58"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELG_12412,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELF_12426,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYAND_12424
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y58"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXG2_12422,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_FASTCARRY_12423,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYAND_12424,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXFAST_12425
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y58"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0G_12420,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXF2_12421,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELG_12412,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXG2_12422
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001_5_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0G_12420
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(5),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELG_12412
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X39Y58"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0001_5_0,
      ADR1 => U2_HCS(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(5)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X39Y59"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0001_6_0,
      ADR1 => vga_sprite_reyspriteon_addsub0000(6),
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q,
      ADR3 => U2_HCS(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(6)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y59"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0F_12467,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0F_12467,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELF_12460,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXF2_12455
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001_6_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0F_12467
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELF_12460
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXFAST_12425,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_FASTCARRY_12457
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y59"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELG_12448,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELF_12460,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYAND_12458
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y59"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXG2_12456,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_FASTCARRY_12457,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYAND_12458,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXFAST_12459
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y59"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0G_12454,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXF2_12455,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELG_12448,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXG2_12456
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0G_12454
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELG_12448
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X39Y59"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0,
      ADR1 => U2_HCS(7),
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q,
      ADR3 => vga_sprite_reyspriteon_addsub0000(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(7)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9669",
      LOC => "SLICE_X39Y60"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0001_cy_7_Q,
      ADR2 => b_creyv(8),
      ADR3 => U2_HCS(8),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(8)
    );
  vga_sprite_reyspriteon_cmp_le0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y60"
    )
    port map (
      IA => vga_sprite_reyspriteon_cmp_le0000_CY0F_12500,
      IB => vga_sprite_reyspriteon_cmp_le0000_CY0F_12500,
      SEL => vga_sprite_reyspriteon_cmp_le0000_CYSELF_12492,
      O => vga_sprite_reyspriteon_cmp_le0000_CYMUXF2_12487
    );
  vga_sprite_reyspriteon_cmp_le0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(8),
      O => vga_sprite_reyspriteon_cmp_le0000_CY0F_12500
    );
  vga_sprite_reyspriteon_cmp_le0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(8),
      O => vga_sprite_reyspriteon_cmp_le0000_CYSELF_12492
    );
  vga_sprite_reyspriteon_cmp_le0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_cmp_le0000_CYMUXFAST_12491,
      O => vga_sprite_reyspriteon_cmp_le0000
    );
  vga_sprite_reyspriteon_cmp_le0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXFAST_12459,
      O => vga_sprite_reyspriteon_cmp_le0000_FASTCARRY_12489
    );
  vga_sprite_reyspriteon_cmp_le0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y60"
    )
    port map (
      I0 => vga_sprite_reyspriteon_cmp_le0000_CYSELG_12478,
      I1 => vga_sprite_reyspriteon_cmp_le0000_CYSELF_12492,
      O => vga_sprite_reyspriteon_cmp_le0000_CYAND_12490
    );
  vga_sprite_reyspriteon_cmp_le0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y60"
    )
    port map (
      IA => vga_sprite_reyspriteon_cmp_le0000_CYMUXG2_12488,
      IB => vga_sprite_reyspriteon_cmp_le0000_FASTCARRY_12489,
      SEL => vga_sprite_reyspriteon_cmp_le0000_CYAND_12490,
      O => vga_sprite_reyspriteon_cmp_le0000_CYMUXFAST_12491
    );
  vga_sprite_reyspriteon_cmp_le0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y60"
    )
    port map (
      IA => vga_sprite_reyspriteon_cmp_le0000_CY0G_12486,
      IB => vga_sprite_reyspriteon_cmp_le0000_CYMUXF2_12487,
      SEL => vga_sprite_reyspriteon_cmp_le0000_CYSELG_12478,
      O => vga_sprite_reyspriteon_cmp_le0000_CYMUXG2_12488
    );
  vga_sprite_reyspriteon_cmp_le0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001_9_0,
      O => vga_sprite_reyspriteon_cmp_le0000_CY0G_12486
    );
  vga_sprite_reyspriteon_cmp_le0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(9),
      O => vga_sprite_reyspriteon_cmp_le0000_CYSELG_12478
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X39Y60"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0001_9_0,
      ADR1 => U2_HCS(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(9)
    );
  vga_sprite_ypixMona_sub0000_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      O => vga_sprite_ypixMona_sub0000_0_LOGIC_ZERO_12517
    );
  vga_sprite_ypixMona_sub0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_0_XORF_12534,
      O => vga_sprite_ypixMona_sub0000(0)
    );
  vga_sprite_ypixMona_sub0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_0_CYINIT_12533,
      I1 => vga_sprite_ypixMona_sub0000_0_F,
      O => vga_sprite_ypixMona_sub0000_0_XORF_12534
    );
  vga_sprite_ypixMona_sub0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_0_LOGIC_ZERO_12517,
      IB => vga_sprite_ypixMona_sub0000_0_CYINIT_12533,
      SEL => vga_sprite_ypixMona_sub0000_0_CYSELF_12524,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_0_Q
    );
  vga_sprite_ypixMona_sub0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_0_BXINV_12522,
      O => vga_sprite_ypixMona_sub0000_0_CYINIT_12533
    );
  vga_sprite_ypixMona_sub0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_0_F,
      O => vga_sprite_ypixMona_sub0000_0_CYSELF_12524
    );
  vga_sprite_ypixMona_sub0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_ypixMona_sub0000_0_BXINV_12522
    );
  vga_sprite_ypixMona_sub0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_0_XORG_12520,
      O => vga_sprite_ypixMona_sub0000(1)
    );
  vga_sprite_ypixMona_sub0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_sub0000_cy_0_Q,
      I1 => vga_sprite_ypixMona_sub0000_0_G,
      O => vga_sprite_ypixMona_sub0000_0_XORG_12520
    );
  vga_sprite_ypixMona_sub0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_0_CYMUXG_12519,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_1_Q
    );
  vga_sprite_ypixMona_sub0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_0_LOGIC_ZERO_12517,
      IB => vga_sprite_Msub_ypixMona_sub0000_cy_0_Q,
      SEL => vga_sprite_ypixMona_sub0000_0_CYSELG_12508,
      O => vga_sprite_ypixMona_sub0000_0_CYMUXG_12519
    );
  vga_sprite_ypixMona_sub0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_0_G,
      O => vga_sprite_ypixMona_sub0000_0_CYSELG_12508
    );
  vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      O => vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO_12552
    );
  vga_sprite_ypixMona_sub0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_2_XORF_12572,
      O => vga_sprite_ypixMona_sub0000(2)
    );
  vga_sprite_ypixMona_sub0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_2_CYINIT_12571,
      I1 => vga_sprite_ypixMona_sub0000_2_F,
      O => vga_sprite_ypixMona_sub0000_2_XORF_12572
    );
  vga_sprite_ypixMona_sub0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO_12552,
      IB => vga_sprite_ypixMona_sub0000_2_CYINIT_12571,
      SEL => vga_sprite_ypixMona_sub0000_2_CYSELF_12558,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_2_Q
    );
  vga_sprite_ypixMona_sub0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO_12552,
      IB => vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO_12552,
      SEL => vga_sprite_ypixMona_sub0000_2_CYSELF_12558,
      O => vga_sprite_ypixMona_sub0000_2_CYMUXF2_12553
    );
  vga_sprite_ypixMona_sub0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_cy_1_Q,
      O => vga_sprite_ypixMona_sub0000_2_CYINIT_12571
    );
  vga_sprite_ypixMona_sub0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_2_F,
      O => vga_sprite_ypixMona_sub0000_2_CYSELF_12558
    );
  vga_sprite_ypixMona_sub0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_2_XORG_12560,
      O => vga_sprite_ypixMona_sub0000(3)
    );
  vga_sprite_ypixMona_sub0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_sub0000_cy_2_Q,
      I1 => vga_sprite_ypixMona_sub0000_2_G,
      O => vga_sprite_ypixMona_sub0000_2_XORG_12560
    );
  vga_sprite_ypixMona_sub0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_2_CYMUXFAST_12557,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_3_Q
    );
  vga_sprite_ypixMona_sub0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_cy_1_Q,
      O => vga_sprite_ypixMona_sub0000_2_FASTCARRY_12555
    );
  vga_sprite_ypixMona_sub0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_2_CYSELG_12543,
      I1 => vga_sprite_ypixMona_sub0000_2_CYSELF_12558,
      O => vga_sprite_ypixMona_sub0000_2_CYAND_12556
    );
  vga_sprite_ypixMona_sub0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_2_CYMUXG2_12554,
      IB => vga_sprite_ypixMona_sub0000_2_FASTCARRY_12555,
      SEL => vga_sprite_ypixMona_sub0000_2_CYAND_12556,
      O => vga_sprite_ypixMona_sub0000_2_CYMUXFAST_12557
    );
  vga_sprite_ypixMona_sub0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO_12552,
      IB => vga_sprite_ypixMona_sub0000_2_CYMUXF2_12553,
      SEL => vga_sprite_ypixMona_sub0000_2_CYSELG_12543,
      O => vga_sprite_ypixMona_sub0000_2_CYMUXG2_12554
    );
  vga_sprite_ypixMona_sub0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_2_G,
      O => vga_sprite_ypixMona_sub0000_2_CYSELG_12543
    );
  vga_sprite_ypixMona_sub0000_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      O => vga_sprite_ypixMona_sub0000_4_LOGIC_ONE_12590
    );
  vga_sprite_ypixMona_sub0000_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      O => vga_sprite_ypixMona_sub0000_4_LOGIC_ZERO_12610
    );
  vga_sprite_ypixMona_sub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_4_XORF_12611,
      O => vga_sprite_ypixMona_sub0000(4)
    );
  vga_sprite_ypixMona_sub0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_4_CYINIT_12609,
      I1 => vga_sprite_ypixMona_sub0000_4_F,
      O => vga_sprite_ypixMona_sub0000_4_XORF_12611
    );
  vga_sprite_ypixMona_sub0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_4_LOGIC_ZERO_12610,
      IB => vga_sprite_ypixMona_sub0000_4_CYINIT_12609,
      SEL => vga_sprite_ypixMona_sub0000_4_CYSELF_12596,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_4_Q
    );
  vga_sprite_ypixMona_sub0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_4_LOGIC_ZERO_12610,
      IB => vga_sprite_ypixMona_sub0000_4_LOGIC_ZERO_12610,
      SEL => vga_sprite_ypixMona_sub0000_4_CYSELF_12596,
      O => vga_sprite_ypixMona_sub0000_4_CYMUXF2_12591
    );
  vga_sprite_ypixMona_sub0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_cy_3_Q,
      O => vga_sprite_ypixMona_sub0000_4_CYINIT_12609
    );
  vga_sprite_ypixMona_sub0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_4_F,
      O => vga_sprite_ypixMona_sub0000_4_CYSELF_12596
    );
  vga_sprite_ypixMona_sub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_4_XORG_12598,
      O => vga_sprite_ypixMona_sub0000(5)
    );
  vga_sprite_ypixMona_sub0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_sub0000_cy_4_Q,
      I1 => vga_sprite_Msub_ypixMona_sub0000_lut(5),
      O => vga_sprite_ypixMona_sub0000_4_XORG_12598
    );
  vga_sprite_ypixMona_sub0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_4_CYMUXFAST_12595,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_5_Q
    );
  vga_sprite_ypixMona_sub0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_cy_3_Q,
      O => vga_sprite_ypixMona_sub0000_4_FASTCARRY_12593
    );
  vga_sprite_ypixMona_sub0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_4_CYSELG_12581,
      I1 => vga_sprite_ypixMona_sub0000_4_CYSELF_12596,
      O => vga_sprite_ypixMona_sub0000_4_CYAND_12594
    );
  vga_sprite_ypixMona_sub0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_4_CYMUXG2_12592,
      IB => vga_sprite_ypixMona_sub0000_4_FASTCARRY_12593,
      SEL => vga_sprite_ypixMona_sub0000_4_CYAND_12594,
      O => vga_sprite_ypixMona_sub0000_4_CYMUXFAST_12595
    );
  vga_sprite_ypixMona_sub0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_4_LOGIC_ONE_12590,
      IB => vga_sprite_ypixMona_sub0000_4_CYMUXF2_12591,
      SEL => vga_sprite_ypixMona_sub0000_4_CYSELG_12581,
      O => vga_sprite_ypixMona_sub0000_4_CYMUXG2_12592
    );
  vga_sprite_ypixMona_sub0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_lut(5),
      O => vga_sprite_ypixMona_sub0000_4_CYSELG_12581
    );
  vga_sprite_Msub_ypixMona_sub0000_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X23Y47"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_sub0000_lut(5)
    );
  vga_sprite_Msub_ypixMona_sub0000_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X23Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(6),
      O => vga_sprite_Msub_ypixMona_sub0000_lut(6)
    );
  vga_sprite_ypixMona_sub0000_6_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      O => vga_sprite_ypixMona_sub0000_6_LOGIC_ONE_12629
    );
  vga_sprite_ypixMona_sub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_6_XORF_12649,
      O => vga_sprite_ypixMona_sub0000(6)
    );
  vga_sprite_ypixMona_sub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_6_CYINIT_12648,
      I1 => vga_sprite_Msub_ypixMona_sub0000_lut(6),
      O => vga_sprite_ypixMona_sub0000_6_XORF_12649
    );
  vga_sprite_ypixMona_sub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_6_LOGIC_ONE_12629,
      IB => vga_sprite_ypixMona_sub0000_6_CYINIT_12648,
      SEL => vga_sprite_ypixMona_sub0000_6_CYSELF_12635,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_6_Q
    );
  vga_sprite_ypixMona_sub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_6_LOGIC_ONE_12629,
      IB => vga_sprite_ypixMona_sub0000_6_LOGIC_ONE_12629,
      SEL => vga_sprite_ypixMona_sub0000_6_CYSELF_12635,
      O => vga_sprite_ypixMona_sub0000_6_CYMUXF2_12630
    );
  vga_sprite_ypixMona_sub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_cy_5_Q,
      O => vga_sprite_ypixMona_sub0000_6_CYINIT_12648
    );
  vga_sprite_ypixMona_sub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_lut(6),
      O => vga_sprite_ypixMona_sub0000_6_CYSELF_12635
    );
  vga_sprite_ypixMona_sub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_6_XORG_12637,
      O => vga_sprite_ypixMona_sub0000(7)
    );
  vga_sprite_ypixMona_sub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_sub0000_cy_6_Q,
      I1 => vga_sprite_Msub_ypixMona_sub0000_lut(7),
      O => vga_sprite_ypixMona_sub0000_6_XORG_12637
    );
  vga_sprite_ypixMona_sub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_cy_5_Q,
      O => vga_sprite_ypixMona_sub0000_6_FASTCARRY_12632
    );
  vga_sprite_ypixMona_sub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_6_CYSELG_12620,
      I1 => vga_sprite_ypixMona_sub0000_6_CYSELF_12635,
      O => vga_sprite_ypixMona_sub0000_6_CYAND_12633
    );
  vga_sprite_ypixMona_sub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_6_CYMUXG2_12631,
      IB => vga_sprite_ypixMona_sub0000_6_FASTCARRY_12632,
      SEL => vga_sprite_ypixMona_sub0000_6_CYAND_12633,
      O => vga_sprite_ypixMona_sub0000_6_CYMUXFAST_12634
    );
  vga_sprite_ypixMona_sub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_6_LOGIC_ONE_12629,
      IB => vga_sprite_ypixMona_sub0000_6_CYMUXF2_12630,
      SEL => vga_sprite_ypixMona_sub0000_6_CYSELG_12620,
      O => vga_sprite_ypixMona_sub0000_6_CYMUXG2_12631
    );
  vga_sprite_ypixMona_sub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_lut(7),
      O => vga_sprite_ypixMona_sub0000_6_CYSELG_12620
    );
  vga_sprite_Msub_ypixMona_sub0000_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X23Y48"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_sub0000_lut(7)
    );
  vga_sprite_Msub_ypixMona_sub0000_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X23Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(8),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_sub0000_lut(8)
    );
  vga_sprite_ypixMona_sub0000_8_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X23Y49"
    )
    port map (
      O => vga_sprite_ypixMona_sub0000_8_LOGIC_ONE_12679
    );
  vga_sprite_ypixMona_sub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_8_XORF_12680,
      O => vga_sprite_ypixMona_sub0000(8)
    );
  vga_sprite_ypixMona_sub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y49"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_8_CYINIT_12678,
      I1 => vga_sprite_Msub_ypixMona_sub0000_lut(8),
      O => vga_sprite_ypixMona_sub0000_8_XORF_12680
    );
  vga_sprite_ypixMona_sub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y49"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_8_LOGIC_ONE_12679,
      IB => vga_sprite_ypixMona_sub0000_8_CYINIT_12678,
      SEL => vga_sprite_ypixMona_sub0000_8_CYSELF_12669,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_8_Q
    );
  vga_sprite_ypixMona_sub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_6_CYMUXFAST_12634,
      O => vga_sprite_ypixMona_sub0000_8_CYINIT_12678
    );
  vga_sprite_ypixMona_sub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_lut(8),
      O => vga_sprite_ypixMona_sub0000_8_CYSELF_12669
    );
  vga_sprite_ypixMona_sub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_8_XORG_12666,
      O => vga_sprite_ypixMona_sub0000(9)
    );
  vga_sprite_ypixMona_sub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y49"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_sub0000_cy_8_Q,
      I1 => vga_sprite_Msub_ypixMona_sub0000_lut(9),
      O => vga_sprite_ypixMona_sub0000_8_XORG_12666
    );
  vga_sprite_Msub_ypixMona_sub0000_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X23Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_sub0000_lut(9)
    );
  b_cskyev_0_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X43Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_0_SRINV_12695,
      O => b_cskyev_0_FFY_RST
    );
  b_cskyev_1 : X_FF
    generic map(
      LOC => "SLICE_X43Y21",
      INIT => '0'
    )
    port map (
      I => b_cskyev_0_DYMUX_12710,
      CE => b_cskyev_0_CEINV_12693,
      CLK => b_cskyev_0_CLKINV_12694,
      SET => GND,
      RST => b_cskyev_0_FFY_RST,
      O => b_cskyev(1)
    );
  b_Maccum_cskyev_lut_0_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X43Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(0),
      ADR2 => VCC,
      ADR3 => b_dcvskye(0),
      O => b_Maccum_cskyev_lut(0)
    );
  b_cskyev_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_0_XORF_12730,
      O => b_cskyev_0_DXMUX_12732
    );
  b_cskyev_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y21"
    )
    port map (
      I0 => b_cskyev_0_CYINIT_12729,
      I1 => b_Maccum_cskyev_lut(0),
      O => b_cskyev_0_XORF_12730
    );
  b_cskyev_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y21"
    )
    port map (
      IA => b_cskyev_0_CY0F_12728,
      IB => b_cskyev_0_CYINIT_12729,
      SEL => b_cskyev_0_CYSELF_12720,
      O => b_Maccum_cskyev_cy_0_Q
    );
  b_cskyev_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_0_BXINV_12718,
      O => b_cskyev_0_CYINIT_12729
    );
  b_cskyev_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(0),
      O => b_cskyev_0_CY0F_12728
    );
  b_cskyev_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(0),
      O => b_cskyev_0_CYSELF_12720
    );
  b_cskyev_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_cskyev_0_BXINV_12718
    );
  b_cskyev_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_0_XORG_12708,
      O => b_cskyev_0_DYMUX_12710
    );
  b_cskyev_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y21"
    )
    port map (
      I0 => b_Maccum_cskyev_cy_0_Q,
      I1 => b_Maccum_cskyev_lut(1),
      O => b_cskyev_0_XORG_12708
    );
  b_cskyev_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_0_CYMUXG_12707,
      O => b_Maccum_cskyev_cy_1_Q
    );
  b_cskyev_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X43Y21"
    )
    port map (
      IA => b_cskyev_0_CY0G_12705,
      IB => b_Maccum_cskyev_cy_0_Q,
      SEL => b_cskyev_0_CYSELG_12697,
      O => b_cskyev_0_CYMUXG_12707
    );
  b_cskyev_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(1),
      O => b_cskyev_0_CY0G_12705
    );
  b_cskyev_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(1),
      O => b_cskyev_0_CYSELG_12697
    );
  b_cskyev_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_cskyev_0_SRINV_12695
    );
  b_cskyev_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cskyev_0_CLKINV_12694
    );
  b_cskyev_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cskyev_0_CEINV_12693
    );
  b_Maccum_cskyev_lut_1_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X43Y21"
    )
    port map (
      ADR0 => b_cskyev(1),
      ADR1 => VCC,
      ADR2 => b_dcvskye(1),
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut(1)
    );
  b_cskyev_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_2_XORF_12791,
      O => b_cskyev_2_DXMUX_12793
    );
  b_cskyev_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y22"
    )
    port map (
      I0 => b_cskyev_2_CYINIT_12790,
      I1 => b_Maccum_cskyev_lut(2),
      O => b_cskyev_2_XORF_12791
    );
  b_cskyev_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y22"
    )
    port map (
      IA => b_cskyev_2_CY0F_12789,
      IB => b_cskyev_2_CYINIT_12790,
      SEL => b_cskyev_2_CYSELF_12769,
      O => b_Maccum_cskyev_cy_2_Q
    );
  b_cskyev_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y22"
    )
    port map (
      IA => b_cskyev_2_CY0F_12789,
      IB => b_cskyev_2_CY0F_12789,
      SEL => b_cskyev_2_CYSELF_12769,
      O => b_cskyev_2_CYMUXF2_12764
    );
  b_cskyev_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_cy_1_Q,
      O => b_cskyev_2_CYINIT_12790
    );
  b_cskyev_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(2),
      O => b_cskyev_2_CY0F_12789
    );
  b_cskyev_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(2),
      O => b_cskyev_2_CYSELF_12769
    );
  b_cskyev_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_2_XORG_12771,
      O => b_cskyev_2_DYMUX_12773
    );
  b_cskyev_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y22"
    )
    port map (
      I0 => b_Maccum_cskyev_cy_2_Q,
      I1 => b_Maccum_cskyev_lut(3),
      O => b_cskyev_2_XORG_12771
    );
  b_cskyev_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_2_CYMUXFAST_12768,
      O => b_Maccum_cskyev_cy_3_Q
    );
  b_cskyev_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_cy_1_Q,
      O => b_cskyev_2_FASTCARRY_12766
    );
  b_cskyev_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y22"
    )
    port map (
      I0 => b_cskyev_2_CYSELG_12755,
      I1 => b_cskyev_2_CYSELF_12769,
      O => b_cskyev_2_CYAND_12767
    );
  b_cskyev_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y22"
    )
    port map (
      IA => b_cskyev_2_CYMUXG2_12765,
      IB => b_cskyev_2_FASTCARRY_12766,
      SEL => b_cskyev_2_CYAND_12767,
      O => b_cskyev_2_CYMUXFAST_12768
    );
  b_cskyev_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y22"
    )
    port map (
      IA => b_cskyev_2_CY0G_12763,
      IB => b_cskyev_2_CYMUXF2_12764,
      SEL => b_cskyev_2_CYSELG_12755,
      O => b_cskyev_2_CYMUXG2_12765
    );
  b_cskyev_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(3),
      O => b_cskyev_2_CY0G_12763
    );
  b_cskyev_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(3),
      O => b_cskyev_2_CYSELG_12755
    );
  b_cskyev_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_cskyev_2_SRINV_12753
    );
  b_cskyev_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cskyev_2_CLKINV_12752
    );
  b_cskyev_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cskyev_2_CEINV_12751
    );
  b_cskyev_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_4_XORF_12852,
      O => b_cskyev_4_DXMUX_12854
    );
  b_cskyev_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y23"
    )
    port map (
      I0 => b_cskyev_4_CYINIT_12851,
      I1 => b_Maccum_cskyev_lut(4),
      O => b_cskyev_4_XORF_12852
    );
  b_cskyev_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y23"
    )
    port map (
      IA => b_cskyev_4_CY0F_12850,
      IB => b_cskyev_4_CYINIT_12851,
      SEL => b_cskyev_4_CYSELF_12830,
      O => b_Maccum_cskyev_cy_4_Q
    );
  b_cskyev_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y23"
    )
    port map (
      IA => b_cskyev_4_CY0F_12850,
      IB => b_cskyev_4_CY0F_12850,
      SEL => b_cskyev_4_CYSELF_12830,
      O => b_cskyev_4_CYMUXF2_12825
    );
  b_cskyev_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_cy_3_Q,
      O => b_cskyev_4_CYINIT_12851
    );
  b_cskyev_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(4),
      O => b_cskyev_4_CY0F_12850
    );
  b_cskyev_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(4),
      O => b_cskyev_4_CYSELF_12830
    );
  b_cskyev_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_4_XORG_12832,
      O => b_cskyev_4_DYMUX_12834
    );
  b_cskyev_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y23"
    )
    port map (
      I0 => b_Maccum_cskyev_cy_4_Q,
      I1 => b_Maccum_cskyev_lut(5),
      O => b_cskyev_4_XORG_12832
    );
  b_cskyev_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_4_CYMUXFAST_12829,
      O => b_Maccum_cskyev_cy_5_Q
    );
  b_cskyev_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_cy_3_Q,
      O => b_cskyev_4_FASTCARRY_12827
    );
  b_cskyev_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y23"
    )
    port map (
      I0 => b_cskyev_4_CYSELG_12816,
      I1 => b_cskyev_4_CYSELF_12830,
      O => b_cskyev_4_CYAND_12828
    );
  b_cskyev_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y23"
    )
    port map (
      IA => b_cskyev_4_CYMUXG2_12826,
      IB => b_cskyev_4_FASTCARRY_12827,
      SEL => b_cskyev_4_CYAND_12828,
      O => b_cskyev_4_CYMUXFAST_12829
    );
  b_cskyev_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y23"
    )
    port map (
      IA => b_cskyev_4_CY0G_12824,
      IB => b_cskyev_4_CYMUXF2_12825,
      SEL => b_cskyev_4_CYSELG_12816,
      O => b_cskyev_4_CYMUXG2_12826
    );
  b_cskyev_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(5),
      O => b_cskyev_4_CY0G_12824
    );
  b_cskyev_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(5),
      O => b_cskyev_4_CYSELG_12816
    );
  b_cskyev_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_cskyev_4_SRINV_12814
    );
  b_cskyev_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cskyev_4_CLKINV_12813
    );
  b_cskyev_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cskyev_4_CEINV_12812
    );
  b_cskyev_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_6_XORF_12912,
      O => b_cskyev_6_DXMUX_12914
    );
  b_cskyev_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y24"
    )
    port map (
      I0 => b_cskyev_6_CYINIT_12911,
      I1 => b_Maccum_cskyev_lut(6),
      O => b_cskyev_6_XORF_12912
    );
  b_cskyev_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y24"
    )
    port map (
      IA => b_cskyev_6_CY0F_12910,
      IB => b_cskyev_6_CYINIT_12911,
      SEL => b_cskyev_6_CYSELF_12890,
      O => b_Maccum_cskyev_cy_6_Q
    );
  b_cskyev_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y24"
    )
    port map (
      IA => b_cskyev_6_CY0F_12910,
      IB => b_cskyev_6_CY0F_12910,
      SEL => b_cskyev_6_CYSELF_12890,
      O => b_cskyev_6_CYMUXF2_12885
    );
  b_cskyev_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_cy_5_Q,
      O => b_cskyev_6_CYINIT_12911
    );
  b_cskyev_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(6),
      O => b_cskyev_6_CY0F_12910
    );
  b_cskyev_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(6),
      O => b_cskyev_6_CYSELF_12890
    );
  b_cskyev_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_6_XORG_12892,
      O => b_cskyev_6_DYMUX_12894
    );
  b_cskyev_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y24"
    )
    port map (
      I0 => b_Maccum_cskyev_cy_6_Q,
      I1 => b_Maccum_cskyev_lut(7),
      O => b_cskyev_6_XORG_12892
    );
  b_cskyev_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_cy_5_Q,
      O => b_cskyev_6_FASTCARRY_12887
    );
  b_cskyev_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y24"
    )
    port map (
      I0 => b_cskyev_6_CYSELG_12876,
      I1 => b_cskyev_6_CYSELF_12890,
      O => b_cskyev_6_CYAND_12888
    );
  b_cskyev_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y24"
    )
    port map (
      IA => b_cskyev_6_CYMUXG2_12886,
      IB => b_cskyev_6_FASTCARRY_12887,
      SEL => b_cskyev_6_CYAND_12888,
      O => b_cskyev_6_CYMUXFAST_12889
    );
  b_cskyev_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y24"
    )
    port map (
      IA => b_cskyev_6_CY0G_12884,
      IB => b_cskyev_6_CYMUXF2_12885,
      SEL => b_cskyev_6_CYSELG_12876,
      O => b_cskyev_6_CYMUXG2_12886
    );
  b_cskyev_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(7),
      O => b_cskyev_6_CY0G_12884
    );
  b_cskyev_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(7),
      O => b_cskyev_6_CYSELG_12876
    );
  b_cskyev_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_cskyev_6_SRINV_12874
    );
  b_cskyev_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cskyev_6_CLKINV_12873
    );
  b_cskyev_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cskyev_6_CEINV_12872
    );
  b_cskyev_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_8_XORF_12964,
      O => b_cskyev_8_DXMUX_12966
    );
  b_cskyev_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y25"
    )
    port map (
      I0 => b_cskyev_8_CYINIT_12963,
      I1 => b_Maccum_cskyev_lut(8),
      O => b_cskyev_8_XORF_12964
    );
  b_cskyev_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y25"
    )
    port map (
      IA => b_cskyev_8_CY0F_12962,
      IB => b_cskyev_8_CYINIT_12963,
      SEL => b_cskyev_8_CYSELF_12954,
      O => b_Maccum_cskyev_cy_8_Q
    );
  b_cskyev_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_6_CYMUXFAST_12889,
      O => b_cskyev_8_CYINIT_12963
    );
  b_cskyev_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(8),
      O => b_cskyev_8_CY0F_12962
    );
  b_cskyev_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(8),
      O => b_cskyev_8_CYSELF_12954
    );
  b_cskyev_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_8_XORG_12943,
      O => b_cskyev_8_DYMUX_12945
    );
  b_cskyev_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y25"
    )
    port map (
      I0 => b_Maccum_cskyev_cy_8_Q,
      I1 => b_Maccum_cskyev_lut_9_1_12940,
      O => b_cskyev_8_XORG_12943
    );
  b_cskyev_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_cskyev_8_SRINV_12933
    );
  b_cskyev_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cskyev_8_CLKINV_12932
    );
  b_cskyev_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cskyev_8_CEINV_12931
    );
  romSkye_addr14_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_0_XORF_13008,
      O => romSkye_addr14(0)
    );
  romSkye_addr14_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y22"
    )
    port map (
      I0 => romSkye_addr14_0_CYINIT_13007,
      I1 => vga_sprite_Msub_xpixSkye_lut(0),
      O => romSkye_addr14_0_XORF_13008
    );
  romSkye_addr14_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y22"
    )
    port map (
      IA => romSkye_addr14_0_CY0F_13006,
      IB => romSkye_addr14_0_CYINIT_13007,
      SEL => romSkye_addr14_0_CYSELF_12998,
      O => vga_sprite_Msub_xpixSkye_cy_0_Q
    );
  romSkye_addr14_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_0_BXINV_12996,
      O => romSkye_addr14_0_CYINIT_13007
    );
  romSkye_addr14_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(0),
      O => romSkye_addr14_0_CY0F_13006
    );
  romSkye_addr14_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(0),
      O => romSkye_addr14_0_CYSELF_12998
    );
  romSkye_addr14_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => romSkye_addr14_0_BXINV_12996
    );
  romSkye_addr14_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_0_XORG_12994,
      O => romSkye_addr14(1)
    );
  romSkye_addr14_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y22"
    )
    port map (
      I0 => vga_sprite_Msub_xpixSkye_cy_0_Q,
      I1 => vga_sprite_Msub_xpixSkye_lut(1),
      O => romSkye_addr14_0_XORG_12994
    );
  romSkye_addr14_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_0_CYMUXG_12993,
      O => vga_sprite_Msub_xpixSkye_cy_1_Q
    );
  romSkye_addr14_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X27Y22"
    )
    port map (
      IA => romSkye_addr14_0_CY0G_12991,
      IB => vga_sprite_Msub_xpixSkye_cy_0_Q,
      SEL => romSkye_addr14_0_CYSELG_12983,
      O => romSkye_addr14_0_CYMUXG_12993
    );
  romSkye_addr14_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(1),
      O => romSkye_addr14_0_CY0G_12991
    );
  romSkye_addr14_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(1),
      O => romSkye_addr14_0_CYSELG_12983
    );
  vga_sprite_xpixSkye_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_2_XORF_13047,
      O => vga_sprite_xpixSkye(2)
    );
  vga_sprite_xpixSkye_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      I0 => vga_sprite_xpixSkye_2_CYINIT_13046,
      I1 => vga_sprite_Msub_xpixSkye_lut(2),
      O => vga_sprite_xpixSkye_2_XORF_13047
    );
  vga_sprite_xpixSkye_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      IA => vga_sprite_xpixSkye_2_CY0F_13045,
      IB => vga_sprite_xpixSkye_2_CYINIT_13046,
      SEL => vga_sprite_xpixSkye_2_CYSELF_13033,
      O => vga_sprite_Msub_xpixSkye_cy_2_Q
    );
  vga_sprite_xpixSkye_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      IA => vga_sprite_xpixSkye_2_CY0F_13045,
      IB => vga_sprite_xpixSkye_2_CY0F_13045,
      SEL => vga_sprite_xpixSkye_2_CYSELF_13033,
      O => vga_sprite_xpixSkye_2_CYMUXF2_13028
    );
  vga_sprite_xpixSkye_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_cy_1_Q,
      O => vga_sprite_xpixSkye_2_CYINIT_13046
    );
  vga_sprite_xpixSkye_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(2),
      O => vga_sprite_xpixSkye_2_CY0F_13045
    );
  vga_sprite_xpixSkye_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(2),
      O => vga_sprite_xpixSkye_2_CYSELF_13033
    );
  vga_sprite_xpixSkye_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_2_XORG_13035,
      O => vga_sprite_xpixSkye(3)
    );
  vga_sprite_xpixSkye_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      I0 => vga_sprite_Msub_xpixSkye_cy_2_Q,
      I1 => vga_sprite_Msub_xpixSkye_lut(3),
      O => vga_sprite_xpixSkye_2_XORG_13035
    );
  vga_sprite_xpixSkye_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_2_CYMUXFAST_13032,
      O => vga_sprite_Msub_xpixSkye_cy_3_Q
    );
  vga_sprite_xpixSkye_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_cy_1_Q,
      O => vga_sprite_xpixSkye_2_FASTCARRY_13030
    );
  vga_sprite_xpixSkye_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      I0 => vga_sprite_xpixSkye_2_CYSELG_13019,
      I1 => vga_sprite_xpixSkye_2_CYSELF_13033,
      O => vga_sprite_xpixSkye_2_CYAND_13031
    );
  vga_sprite_xpixSkye_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      IA => vga_sprite_xpixSkye_2_CYMUXG2_13029,
      IB => vga_sprite_xpixSkye_2_FASTCARRY_13030,
      SEL => vga_sprite_xpixSkye_2_CYAND_13031,
      O => vga_sprite_xpixSkye_2_CYMUXFAST_13032
    );
  vga_sprite_xpixSkye_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      IA => vga_sprite_xpixSkye_2_CY0G_13027,
      IB => vga_sprite_xpixSkye_2_CYMUXF2_13028,
      SEL => vga_sprite_xpixSkye_2_CYSELG_13019,
      O => vga_sprite_xpixSkye_2_CYMUXG2_13029
    );
  vga_sprite_xpixSkye_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(3),
      O => vga_sprite_xpixSkye_2_CY0G_13027
    );
  vga_sprite_xpixSkye_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(3),
      O => vga_sprite_xpixSkye_2_CYSELG_13019
    );
  vga_sprite_xpixSkye_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_4_XORF_13086,
      O => vga_sprite_xpixSkye(4)
    );
  vga_sprite_xpixSkye_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      I0 => vga_sprite_xpixSkye_4_CYINIT_13085,
      I1 => vga_sprite_Msub_xpixSkye_lut(4),
      O => vga_sprite_xpixSkye_4_XORF_13086
    );
  vga_sprite_xpixSkye_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      IA => vga_sprite_xpixSkye_4_CY0F_13084,
      IB => vga_sprite_xpixSkye_4_CYINIT_13085,
      SEL => vga_sprite_xpixSkye_4_CYSELF_13073,
      O => vga_sprite_Msub_xpixSkye_cy_4_Q
    );
  vga_sprite_xpixSkye_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      IA => vga_sprite_xpixSkye_4_CY0F_13084,
      IB => vga_sprite_xpixSkye_4_CY0F_13084,
      SEL => vga_sprite_xpixSkye_4_CYSELF_13073,
      O => vga_sprite_xpixSkye_4_CYMUXF2_13068
    );
  vga_sprite_xpixSkye_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_cy_3_Q,
      O => vga_sprite_xpixSkye_4_CYINIT_13085
    );
  vga_sprite_xpixSkye_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_4_0,
      O => vga_sprite_xpixSkye_4_CY0F_13084
    );
  vga_sprite_xpixSkye_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(4),
      O => vga_sprite_xpixSkye_4_CYSELF_13073
    );
  vga_sprite_xpixSkye_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_4_XORG_13075,
      O => vga_sprite_xpixSkye(5)
    );
  vga_sprite_xpixSkye_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      I0 => vga_sprite_Msub_xpixSkye_cy_4_Q,
      I1 => vga_sprite_Msub_xpixSkye_lut(5),
      O => vga_sprite_xpixSkye_4_XORG_13075
    );
  vga_sprite_xpixSkye_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_4_CYMUXFAST_13072,
      O => vga_sprite_Msub_xpixSkye_cy_5_Q
    );
  vga_sprite_xpixSkye_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_cy_3_Q,
      O => vga_sprite_xpixSkye_4_FASTCARRY_13070
    );
  vga_sprite_xpixSkye_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      I0 => vga_sprite_xpixSkye_4_CYSELG_13061,
      I1 => vga_sprite_xpixSkye_4_CYSELF_13073,
      O => vga_sprite_xpixSkye_4_CYAND_13071
    );
  vga_sprite_xpixSkye_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      IA => vga_sprite_xpixSkye_4_CYMUXG2_13069,
      IB => vga_sprite_xpixSkye_4_FASTCARRY_13070,
      SEL => vga_sprite_xpixSkye_4_CYAND_13071,
      O => vga_sprite_xpixSkye_4_CYMUXFAST_13072
    );
  vga_sprite_xpixSkye_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      IA => vga_sprite_xpixSkye_4_CY0G_13067,
      IB => vga_sprite_xpixSkye_4_CYMUXF2_13068,
      SEL => vga_sprite_xpixSkye_4_CYSELG_13061,
      O => vga_sprite_xpixSkye_4_CYMUXG2_13069
    );
  vga_sprite_xpixSkye_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_5_0,
      O => vga_sprite_xpixSkye_4_CY0G_13067
    );
  vga_sprite_xpixSkye_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(5),
      O => vga_sprite_xpixSkye_4_CYSELG_13061
    );
  vga_sprite_xpixSkye_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_6_XORF_13127,
      O => vga_sprite_xpixSkye(6)
    );
  vga_sprite_xpixSkye_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      I0 => vga_sprite_xpixSkye_6_CYINIT_13126,
      I1 => vga_sprite_Msub_xpixSkye_lut(6),
      O => vga_sprite_xpixSkye_6_XORF_13127
    );
  vga_sprite_xpixSkye_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      IA => vga_sprite_xpixSkye_6_CY0F_13125,
      IB => vga_sprite_xpixSkye_6_CYINIT_13126,
      SEL => vga_sprite_xpixSkye_6_CYSELF_13114,
      O => vga_sprite_Msub_xpixSkye_cy_6_Q
    );
  vga_sprite_xpixSkye_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      IA => vga_sprite_xpixSkye_6_CY0F_13125,
      IB => vga_sprite_xpixSkye_6_CY0F_13125,
      SEL => vga_sprite_xpixSkye_6_CYSELF_13114,
      O => vga_sprite_xpixSkye_6_CYMUXF2_13109
    );
  vga_sprite_xpixSkye_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_cy_5_Q,
      O => vga_sprite_xpixSkye_6_CYINIT_13126
    );
  vga_sprite_xpixSkye_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_6_0,
      O => vga_sprite_xpixSkye_6_CY0F_13125
    );
  vga_sprite_xpixSkye_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(6),
      O => vga_sprite_xpixSkye_6_CYSELF_13114
    );
  vga_sprite_xpixSkye_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_6_XORG_13116,
      O => vga_sprite_xpixSkye(7)
    );
  vga_sprite_xpixSkye_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      I0 => vga_sprite_Msub_xpixSkye_cy_6_Q,
      I1 => vga_sprite_Msub_xpixSkye_lut(7),
      O => vga_sprite_xpixSkye_6_XORG_13116
    );
  vga_sprite_xpixSkye_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_cy_5_Q,
      O => vga_sprite_xpixSkye_6_FASTCARRY_13111
    );
  vga_sprite_xpixSkye_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      I0 => vga_sprite_xpixSkye_6_CYSELG_13100,
      I1 => vga_sprite_xpixSkye_6_CYSELF_13114,
      O => vga_sprite_xpixSkye_6_CYAND_13112
    );
  vga_sprite_xpixSkye_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      IA => vga_sprite_xpixSkye_6_CYMUXG2_13110,
      IB => vga_sprite_xpixSkye_6_FASTCARRY_13111,
      SEL => vga_sprite_xpixSkye_6_CYAND_13112,
      O => vga_sprite_xpixSkye_6_CYMUXFAST_13113
    );
  vga_sprite_xpixSkye_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      IA => vga_sprite_xpixSkye_6_CY0G_13108,
      IB => vga_sprite_xpixSkye_6_CYMUXF2_13109,
      SEL => vga_sprite_xpixSkye_6_CYSELG_13100,
      O => vga_sprite_xpixSkye_6_CYMUXG2_13110
    );
  vga_sprite_xpixSkye_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_7_0,
      O => vga_sprite_xpixSkye_6_CY0G_13108
    );
  vga_sprite_xpixSkye_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(7),
      O => vga_sprite_xpixSkye_6_CYSELG_13100
    );
  vga_sprite_xpixSkye_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_8_XORF_13158,
      O => vga_sprite_xpixSkye(8)
    );
  vga_sprite_xpixSkye_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y26"
    )
    port map (
      I0 => vga_sprite_xpixSkye_8_CYINIT_13157,
      I1 => vga_sprite_Msub_xpixSkye_lut(8),
      O => vga_sprite_xpixSkye_8_XORF_13158
    );
  vga_sprite_xpixSkye_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y26"
    )
    port map (
      IA => vga_sprite_xpixSkye_8_CY0F_13156,
      IB => vga_sprite_xpixSkye_8_CYINIT_13157,
      SEL => vga_sprite_xpixSkye_8_CYSELF_13150,
      O => vga_sprite_Msub_xpixSkye_cy_8_Q
    );
  vga_sprite_xpixSkye_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_6_CYMUXFAST_13113,
      O => vga_sprite_xpixSkye_8_CYINIT_13157
    );
  vga_sprite_xpixSkye_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_8_0,
      O => vga_sprite_xpixSkye_8_CY0F_13156
    );
  vga_sprite_xpixSkye_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(8),
      O => vga_sprite_xpixSkye_8_CYSELF_13150
    );
  vga_sprite_xpixSkye_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_8_XORG_13147,
      O => vga_sprite_xpixSkye(9)
    );
  vga_sprite_xpixSkye_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y26"
    )
    port map (
      I0 => vga_sprite_Msub_xpixSkye_cy_8_Q,
      I1 => vga_sprite_Msub_xpixSkye_lut(9),
      O => vga_sprite_xpixSkye_8_XORG_13147
    );
  vga_sprite_rom_addr21_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_6_XORF_13194,
      O => vga_sprite_rom_addr21_addsub0000(6)
    );
  vga_sprite_rom_addr21_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X22Y39"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0000_6_CYINIT_13193,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(3),
      O => vga_sprite_rom_addr21_addsub0000_6_XORF_13194
    );
  vga_sprite_rom_addr21_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X22Y39"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_6_CY0F_13192,
      IB => vga_sprite_rom_addr21_addsub0000_6_CYINIT_13193,
      SEL => vga_sprite_rom_addr21_addsub0000_6_CYSELF_13184,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_3_Q
    );
  vga_sprite_rom_addr21_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X22Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_6_BXINV_13182,
      O => vga_sprite_rom_addr21_addsub0000_6_CYINIT_13193
    );
  vga_sprite_rom_addr21_addsub0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X22Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(0),
      O => vga_sprite_rom_addr21_addsub0000_6_CY0F_13192
    );
  vga_sprite_rom_addr21_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X22Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(3),
      O => vga_sprite_rom_addr21_addsub0000_6_CYSELF_13184
    );
  vga_sprite_rom_addr21_addsub0000_6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_rom_addr21_addsub0000_6_BXINV_13182
    );
  vga_sprite_rom_addr21_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_6_XORG_13180,
      O => vga_sprite_rom_addr21_addsub0000(7)
    );
  vga_sprite_rom_addr21_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X22Y39"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_3_Q,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(4),
      O => vga_sprite_rom_addr21_addsub0000_6_XORG_13180
    );
  vga_sprite_rom_addr21_addsub0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_6_CYMUXG_13179,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_4_Q
    );
  vga_sprite_rom_addr21_addsub0000_6_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X22Y39"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_6_CY0G_13177,
      IB => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_3_Q,
      SEL => vga_sprite_rom_addr21_addsub0000_6_CYSELG_13169,
      O => vga_sprite_rom_addr21_addsub0000_6_CYMUXG_13179
    );
  vga_sprite_rom_addr21_addsub0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X22Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(1),
      O => vga_sprite_rom_addr21_addsub0000_6_CY0G_13177
    );
  vga_sprite_rom_addr21_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X22Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(4),
      O => vga_sprite_rom_addr21_addsub0000_6_CYSELG_13169
    );
  vga_sprite_rom_addr21_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_8_XORF_13233,
      O => vga_sprite_rom_addr21_addsub0000(8)
    );
  vga_sprite_rom_addr21_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X22Y40"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0000_8_CYINIT_13232,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(5),
      O => vga_sprite_rom_addr21_addsub0000_8_XORF_13233
    );
  vga_sprite_rom_addr21_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X22Y40"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_8_CY0F_13231,
      IB => vga_sprite_rom_addr21_addsub0000_8_CYINIT_13232,
      SEL => vga_sprite_rom_addr21_addsub0000_8_CYSELF_13219,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_5_Q
    );
  vga_sprite_rom_addr21_addsub0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y40"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_8_CY0F_13231,
      IB => vga_sprite_rom_addr21_addsub0000_8_CY0F_13231,
      SEL => vga_sprite_rom_addr21_addsub0000_8_CYSELF_13219,
      O => vga_sprite_rom_addr21_addsub0000_8_CYMUXF2_13214
    );
  vga_sprite_rom_addr21_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X22Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_4_Q,
      O => vga_sprite_rom_addr21_addsub0000_8_CYINIT_13232
    );
  vga_sprite_rom_addr21_addsub0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X22Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(2),
      O => vga_sprite_rom_addr21_addsub0000_8_CY0F_13231
    );
  vga_sprite_rom_addr21_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X22Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(5),
      O => vga_sprite_rom_addr21_addsub0000_8_CYSELF_13219
    );
  vga_sprite_rom_addr21_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_8_XORG_13221,
      O => vga_sprite_rom_addr21_addsub0000(9)
    );
  vga_sprite_rom_addr21_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X22Y40"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_5_Q,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(6),
      O => vga_sprite_rom_addr21_addsub0000_8_XORG_13221
    );
  vga_sprite_rom_addr21_addsub0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_8_CYMUXFAST_13218,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_6_Q
    );
  vga_sprite_rom_addr21_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X22Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_4_Q,
      O => vga_sprite_rom_addr21_addsub0000_8_FASTCARRY_13216
    );
  vga_sprite_rom_addr21_addsub0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X22Y40"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0000_8_CYSELG_13205,
      I1 => vga_sprite_rom_addr21_addsub0000_8_CYSELF_13219,
      O => vga_sprite_rom_addr21_addsub0000_8_CYAND_13217
    );
  vga_sprite_rom_addr21_addsub0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X22Y40"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_8_CYMUXG2_13215,
      IB => vga_sprite_rom_addr21_addsub0000_8_FASTCARRY_13216,
      SEL => vga_sprite_rom_addr21_addsub0000_8_CYAND_13217,
      O => vga_sprite_rom_addr21_addsub0000_8_CYMUXFAST_13218
    );
  vga_sprite_rom_addr21_addsub0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y40"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_8_CY0G_13213,
      IB => vga_sprite_rom_addr21_addsub0000_8_CYMUXF2_13214,
      SEL => vga_sprite_rom_addr21_addsub0000_8_CYSELG_13205,
      O => vga_sprite_rom_addr21_addsub0000_8_CYMUXG2_13215
    );
  vga_sprite_rom_addr21_addsub0000_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X22Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(3),
      O => vga_sprite_rom_addr21_addsub0000_8_CY0G_13213
    );
  vga_sprite_rom_addr21_addsub0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X22Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(6),
      O => vga_sprite_rom_addr21_addsub0000_8_CYSELG_13205
    );
  vga_sprite_rom_addr21_addsub0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_10_XORF_13272,
      O => vga_sprite_rom_addr21_addsub0000(10)
    );
  vga_sprite_rom_addr21_addsub0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X22Y41"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0000_10_CYINIT_13271,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(7),
      O => vga_sprite_rom_addr21_addsub0000_10_XORF_13272
    );
  vga_sprite_rom_addr21_addsub0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X22Y41"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_10_CY0F_13270,
      IB => vga_sprite_rom_addr21_addsub0000_10_CYINIT_13271,
      SEL => vga_sprite_rom_addr21_addsub0000_10_CYSELF_13258,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_7_Q
    );
  vga_sprite_rom_addr21_addsub0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y41"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_10_CY0F_13270,
      IB => vga_sprite_rom_addr21_addsub0000_10_CY0F_13270,
      SEL => vga_sprite_rom_addr21_addsub0000_10_CYSELF_13258,
      O => vga_sprite_rom_addr21_addsub0000_10_CYMUXF2_13253
    );
  vga_sprite_rom_addr21_addsub0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X22Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_6_Q,
      O => vga_sprite_rom_addr21_addsub0000_10_CYINIT_13271
    );
  vga_sprite_rom_addr21_addsub0000_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X22Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(4),
      O => vga_sprite_rom_addr21_addsub0000_10_CY0F_13270
    );
  vga_sprite_rom_addr21_addsub0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X22Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(7),
      O => vga_sprite_rom_addr21_addsub0000_10_CYSELF_13258
    );
  vga_sprite_rom_addr21_addsub0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_10_XORG_13260,
      O => vga_sprite_rom_addr21_addsub0000(11)
    );
  vga_sprite_rom_addr21_addsub0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X22Y41"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_7_Q,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(8),
      O => vga_sprite_rom_addr21_addsub0000_10_XORG_13260
    );
  vga_sprite_rom_addr21_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X22Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_6_Q,
      O => vga_sprite_rom_addr21_addsub0000_10_FASTCARRY_13255
    );
  vga_sprite_rom_addr21_addsub0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X22Y41"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0000_10_CYSELG_13244,
      I1 => vga_sprite_rom_addr21_addsub0000_10_CYSELF_13258,
      O => vga_sprite_rom_addr21_addsub0000_10_CYAND_13256
    );
  vga_sprite_rom_addr21_addsub0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X22Y41"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_10_CYMUXG2_13254,
      IB => vga_sprite_rom_addr21_addsub0000_10_FASTCARRY_13255,
      SEL => vga_sprite_rom_addr21_addsub0000_10_CYAND_13256,
      O => vga_sprite_rom_addr21_addsub0000_10_CYMUXFAST_13257
    );
  vga_sprite_rom_addr21_addsub0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y41"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_10_CY0G_13252,
      IB => vga_sprite_rom_addr21_addsub0000_10_CYMUXF2_13253,
      SEL => vga_sprite_rom_addr21_addsub0000_10_CYSELG_13244,
      O => vga_sprite_rom_addr21_addsub0000_10_CYMUXG2_13254
    );
  vga_sprite_rom_addr21_addsub0000_10_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X22Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(5),
      O => vga_sprite_rom_addr21_addsub0000_10_CY0G_13252
    );
  vga_sprite_rom_addr21_addsub0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X22Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(8),
      O => vga_sprite_rom_addr21_addsub0000_10_CYSELG_13244
    );
  vga_sprite_rom_addr21_addsub0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_12_XORF_13303,
      O => vga_sprite_rom_addr21_addsub0000(12)
    );
  vga_sprite_rom_addr21_addsub0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X22Y42"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0000_12_CYINIT_13302,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(9),
      O => vga_sprite_rom_addr21_addsub0000_12_XORF_13303
    );
  vga_sprite_rom_addr21_addsub0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X22Y42"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_12_CY0F_13301,
      IB => vga_sprite_rom_addr21_addsub0000_12_CYINIT_13302,
      SEL => vga_sprite_rom_addr21_addsub0000_12_CYSELF_13293,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_9_Q
    );
  vga_sprite_rom_addr21_addsub0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X22Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_10_CYMUXFAST_13257,
      O => vga_sprite_rom_addr21_addsub0000_12_CYINIT_13302
    );
  vga_sprite_rom_addr21_addsub0000_12_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X22Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(6),
      O => vga_sprite_rom_addr21_addsub0000_12_CY0F_13301
    );
  vga_sprite_rom_addr21_addsub0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X22Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(9),
      O => vga_sprite_rom_addr21_addsub0000_12_CYSELF_13293
    );
  vga_sprite_rom_addr21_addsub0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_12_XORG_13290,
      O => vga_sprite_rom_addr21_addsub0000(13)
    );
  vga_sprite_rom_addr21_addsub0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X22Y42"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_9_Q,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(10),
      O => vga_sprite_rom_addr21_addsub0000_12_XORG_13290
    );
  vga_sprite_rom_addr2_addsub0001_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_5_XORF_13339,
      O => vga_sprite_rom_addr2_addsub0001(5)
    );
  vga_sprite_rom_addr2_addsub0001_5_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y65"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_5_CYINIT_13338,
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(5),
      O => vga_sprite_rom_addr2_addsub0001_5_XORF_13339
    );
  vga_sprite_rom_addr2_addsub0001_5_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y65"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_5_CY0F_13337,
      IB => vga_sprite_rom_addr2_addsub0001_5_CYINIT_13338,
      SEL => vga_sprite_rom_addr2_addsub0001_5_CYSELF_13329,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(5)
    );
  vga_sprite_rom_addr2_addsub0001_5_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_5_BXINV_13327,
      O => vga_sprite_rom_addr2_addsub0001_5_CYINIT_13338
    );
  vga_sprite_rom_addr2_addsub0001_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(0),
      O => vga_sprite_rom_addr2_addsub0001_5_CY0F_13337
    );
  vga_sprite_rom_addr2_addsub0001_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(5),
      O => vga_sprite_rom_addr2_addsub0001_5_CYSELF_13329
    );
  vga_sprite_rom_addr2_addsub0001_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_rom_addr2_addsub0001_5_BXINV_13327
    );
  vga_sprite_rom_addr2_addsub0001_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_5_XORG_13325,
      O => vga_sprite_rom_addr2_addsub0001(6)
    );
  vga_sprite_rom_addr2_addsub0001_5_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y65"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(5),
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(6),
      O => vga_sprite_rom_addr2_addsub0001_5_XORG_13325
    );
  vga_sprite_rom_addr2_addsub0001_5_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_5_CYMUXG_13324,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(6)
    );
  vga_sprite_rom_addr2_addsub0001_5_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y65"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_5_CY0G_13322,
      IB => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(5),
      SEL => vga_sprite_rom_addr2_addsub0001_5_CYSELG_13314,
      O => vga_sprite_rom_addr2_addsub0001_5_CYMUXG_13324
    );
  vga_sprite_rom_addr2_addsub0001_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000(6),
      O => vga_sprite_rom_addr2_addsub0001_5_CY0G_13322
    );
  vga_sprite_rom_addr2_addsub0001_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(6),
      O => vga_sprite_rom_addr2_addsub0001_5_CYSELG_13314
    );
  vga_sprite_rom_addr2_addsub0001_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_7_XORF_13378,
      O => vga_sprite_rom_addr2_addsub0001(7)
    );
  vga_sprite_rom_addr2_addsub0001_7_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y66"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_7_CYINIT_13377,
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(7),
      O => vga_sprite_rom_addr2_addsub0001_7_XORF_13378
    );
  vga_sprite_rom_addr2_addsub0001_7_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y66"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_7_CY0F_13376,
      IB => vga_sprite_rom_addr2_addsub0001_7_CYINIT_13377,
      SEL => vga_sprite_rom_addr2_addsub0001_7_CYSELF_13364,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(7)
    );
  vga_sprite_rom_addr2_addsub0001_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y66"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_7_CY0F_13376,
      IB => vga_sprite_rom_addr2_addsub0001_7_CY0F_13376,
      SEL => vga_sprite_rom_addr2_addsub0001_7_CYSELF_13364,
      O => vga_sprite_rom_addr2_addsub0001_7_CYMUXF2_13359
    );
  vga_sprite_rom_addr2_addsub0001_7_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(6),
      O => vga_sprite_rom_addr2_addsub0001_7_CYINIT_13377
    );
  vga_sprite_rom_addr2_addsub0001_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000(7),
      O => vga_sprite_rom_addr2_addsub0001_7_CY0F_13376
    );
  vga_sprite_rom_addr2_addsub0001_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(7),
      O => vga_sprite_rom_addr2_addsub0001_7_CYSELF_13364
    );
  vga_sprite_rom_addr2_addsub0001_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_7_XORG_13366,
      O => vga_sprite_rom_addr2_addsub0001(8)
    );
  vga_sprite_rom_addr2_addsub0001_7_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y66"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(7),
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(8),
      O => vga_sprite_rom_addr2_addsub0001_7_XORG_13366
    );
  vga_sprite_rom_addr2_addsub0001_7_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_7_CYMUXFAST_13363,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(8)
    );
  vga_sprite_rom_addr2_addsub0001_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(6),
      O => vga_sprite_rom_addr2_addsub0001_7_FASTCARRY_13361
    );
  vga_sprite_rom_addr2_addsub0001_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y66"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_7_CYSELG_13350,
      I1 => vga_sprite_rom_addr2_addsub0001_7_CYSELF_13364,
      O => vga_sprite_rom_addr2_addsub0001_7_CYAND_13362
    );
  vga_sprite_rom_addr2_addsub0001_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y66"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_7_CYMUXG2_13360,
      IB => vga_sprite_rom_addr2_addsub0001_7_FASTCARRY_13361,
      SEL => vga_sprite_rom_addr2_addsub0001_7_CYAND_13362,
      O => vga_sprite_rom_addr2_addsub0001_7_CYMUXFAST_13363
    );
  vga_sprite_rom_addr2_addsub0001_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y66"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_7_CY0G_13358,
      IB => vga_sprite_rom_addr2_addsub0001_7_CYMUXF2_13359,
      SEL => vga_sprite_rom_addr2_addsub0001_7_CYSELG_13350,
      O => vga_sprite_rom_addr2_addsub0001_7_CYMUXG2_13360
    );
  vga_sprite_rom_addr2_addsub0001_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000(8),
      O => vga_sprite_rom_addr2_addsub0001_7_CY0G_13358
    );
  vga_sprite_rom_addr2_addsub0001_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(8),
      O => vga_sprite_rom_addr2_addsub0001_7_CYSELG_13350
    );
  vga_sprite_rom_addr2_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_9_XORF_13417,
      O => vga_sprite_rom_addr2_addsub0001(9)
    );
  vga_sprite_rom_addr2_addsub0001_9_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y67"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_9_CYINIT_13416,
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(9),
      O => vga_sprite_rom_addr2_addsub0001_9_XORF_13417
    );
  vga_sprite_rom_addr2_addsub0001_9_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y67"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_9_CY0F_13415,
      IB => vga_sprite_rom_addr2_addsub0001_9_CYINIT_13416,
      SEL => vga_sprite_rom_addr2_addsub0001_9_CYSELF_13403,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(9)
    );
  vga_sprite_rom_addr2_addsub0001_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y67"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_9_CY0F_13415,
      IB => vga_sprite_rom_addr2_addsub0001_9_CY0F_13415,
      SEL => vga_sprite_rom_addr2_addsub0001_9_CYSELF_13403,
      O => vga_sprite_rom_addr2_addsub0001_9_CYMUXF2_13398
    );
  vga_sprite_rom_addr2_addsub0001_9_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(8),
      O => vga_sprite_rom_addr2_addsub0001_9_CYINIT_13416
    );
  vga_sprite_rom_addr2_addsub0001_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000(9),
      O => vga_sprite_rom_addr2_addsub0001_9_CY0F_13415
    );
  vga_sprite_rom_addr2_addsub0001_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(9),
      O => vga_sprite_rom_addr2_addsub0001_9_CYSELF_13403
    );
  vga_sprite_rom_addr2_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_9_XORG_13405,
      O => vga_sprite_rom_addr2_addsub0001(10)
    );
  vga_sprite_rom_addr2_addsub0001_9_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y67"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(9),
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(10),
      O => vga_sprite_rom_addr2_addsub0001_9_XORG_13405
    );
  vga_sprite_rom_addr2_addsub0001_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_9_CYMUXFAST_13402,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(10)
    );
  vga_sprite_rom_addr2_addsub0001_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(8),
      O => vga_sprite_rom_addr2_addsub0001_9_FASTCARRY_13400
    );
  vga_sprite_rom_addr2_addsub0001_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y67"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_9_CYSELG_13389,
      I1 => vga_sprite_rom_addr2_addsub0001_9_CYSELF_13403,
      O => vga_sprite_rom_addr2_addsub0001_9_CYAND_13401
    );
  vga_sprite_rom_addr2_addsub0001_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y67"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_9_CYMUXG2_13399,
      IB => vga_sprite_rom_addr2_addsub0001_9_FASTCARRY_13400,
      SEL => vga_sprite_rom_addr2_addsub0001_9_CYAND_13401,
      O => vga_sprite_rom_addr2_addsub0001_9_CYMUXFAST_13402
    );
  vga_sprite_rom_addr2_addsub0001_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y67"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_9_CY0G_13397,
      IB => vga_sprite_rom_addr2_addsub0001_9_CYMUXF2_13398,
      SEL => vga_sprite_rom_addr2_addsub0001_9_CYSELG_13389,
      O => vga_sprite_rom_addr2_addsub0001_9_CYMUXG2_13399
    );
  vga_sprite_rom_addr2_addsub0001_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000(10),
      O => vga_sprite_rom_addr2_addsub0001_9_CY0G_13397
    );
  vga_sprite_rom_addr2_addsub0001_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(10),
      O => vga_sprite_rom_addr2_addsub0001_9_CYSELG_13389
    );
  vga_sprite_rom_addr2_addsub0001_11_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y68"
    )
    port map (
      O => vga_sprite_rom_addr2_addsub0001_11_LOGIC_ZERO_13436
    );
  vga_sprite_rom_addr2_addsub0001_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_11_XORF_13456,
      O => vga_sprite_rom_addr2_addsub0001(11)
    );
  vga_sprite_rom_addr2_addsub0001_11_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y68"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_11_CYINIT_13455,
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(11),
      O => vga_sprite_rom_addr2_addsub0001_11_XORF_13456
    );
  vga_sprite_rom_addr2_addsub0001_11_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y68"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_11_CY0F_13454,
      IB => vga_sprite_rom_addr2_addsub0001_11_CYINIT_13455,
      SEL => vga_sprite_rom_addr2_addsub0001_11_CYSELF_13442,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(11)
    );
  vga_sprite_rom_addr2_addsub0001_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y68"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_11_CY0F_13454,
      IB => vga_sprite_rom_addr2_addsub0001_11_CY0F_13454,
      SEL => vga_sprite_rom_addr2_addsub0001_11_CYSELF_13442,
      O => vga_sprite_rom_addr2_addsub0001_11_CYMUXF2_13437
    );
  vga_sprite_rom_addr2_addsub0001_11_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(10),
      O => vga_sprite_rom_addr2_addsub0001_11_CYINIT_13455
    );
  vga_sprite_rom_addr2_addsub0001_11_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000(11),
      O => vga_sprite_rom_addr2_addsub0001_11_CY0F_13454
    );
  vga_sprite_rom_addr2_addsub0001_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(11),
      O => vga_sprite_rom_addr2_addsub0001_11_CYSELF_13442
    );
  vga_sprite_rom_addr2_addsub0001_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_11_XORG_13444,
      O => vga_sprite_rom_addr2_addsub0001(12)
    );
  vga_sprite_rom_addr2_addsub0001_11_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y68"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(11),
      I1 => vga_sprite_rom_addr2_addsub0001_11_G,
      O => vga_sprite_rom_addr2_addsub0001_11_XORG_13444
    );
  vga_sprite_rom_addr2_addsub0001_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(10),
      O => vga_sprite_rom_addr2_addsub0001_11_FASTCARRY_13439
    );
  vga_sprite_rom_addr2_addsub0001_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y68"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_11_CYSELG_13427,
      I1 => vga_sprite_rom_addr2_addsub0001_11_CYSELF_13442,
      O => vga_sprite_rom_addr2_addsub0001_11_CYAND_13440
    );
  vga_sprite_rom_addr2_addsub0001_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y68"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_11_CYMUXG2_13438,
      IB => vga_sprite_rom_addr2_addsub0001_11_FASTCARRY_13439,
      SEL => vga_sprite_rom_addr2_addsub0001_11_CYAND_13440,
      O => vga_sprite_rom_addr2_addsub0001_11_CYMUXFAST_13441
    );
  vga_sprite_rom_addr2_addsub0001_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y68"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_11_LOGIC_ZERO_13436,
      IB => vga_sprite_rom_addr2_addsub0001_11_CYMUXF2_13437,
      SEL => vga_sprite_rom_addr2_addsub0001_11_CYSELG_13427,
      O => vga_sprite_rom_addr2_addsub0001_11_CYMUXG2_13438
    );
  vga_sprite_rom_addr2_addsub0001_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_11_G,
      O => vga_sprite_rom_addr2_addsub0001_11_CYSELG_13427
    );
  vga_sprite_rom_addr2_addsub0001_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_13_XORF_13471,
      O => vga_sprite_rom_addr2_addsub0001(13)
    );
  vga_sprite_rom_addr2_addsub0001_13_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y69"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_13_CYINIT_13470,
      I1 => vga_sprite_rom_addr2_addsub0000_13_rt_13468,
      O => vga_sprite_rom_addr2_addsub0001_13_XORF_13471
    );
  vga_sprite_rom_addr2_addsub0001_13_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_11_CYMUXFAST_13441,
      O => vga_sprite_rom_addr2_addsub0001_13_CYINIT_13470
    );
  b_rskyev_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_0_XORF_13521,
      O => b_rskyev_0_DXMUX_13523
    );
  b_rskyev_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y49"
    )
    port map (
      I0 => b_rskyev_0_CYINIT_13520,
      I1 => b_Maccum_rskyev_lut(0),
      O => b_rskyev_0_XORF_13521
    );
  b_rskyev_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y49"
    )
    port map (
      IA => b_rskyev_0_CY0F_13519,
      IB => b_rskyev_0_CYINIT_13520,
      SEL => b_rskyev_0_CYSELF_13511,
      O => b_Maccum_rskyev_cy_0_Q
    );
  b_rskyev_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_0_BXINV_13509,
      O => b_rskyev_0_CYINIT_13520
    );
  b_rskyev_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(0),
      O => b_rskyev_0_CY0F_13519
    );
  b_rskyev_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(0),
      O => b_rskyev_0_CYSELF_13511
    );
  b_rskyev_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_rskyev_0_BXINV_13509
    );
  b_rskyev_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_0_XORG_13499,
      O => b_rskyev_0_DYMUX_13501
    );
  b_rskyev_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y49"
    )
    port map (
      I0 => b_Maccum_rskyev_cy_0_Q,
      I1 => b_Maccum_rskyev_lut(1),
      O => b_rskyev_0_XORG_13499
    );
  b_rskyev_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_0_CYMUXG_13498,
      O => b_Maccum_rskyev_cy_1_Q
    );
  b_rskyev_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X33Y49"
    )
    port map (
      IA => b_rskyev_0_CY0G_13496,
      IB => b_Maccum_rskyev_cy_0_Q,
      SEL => b_rskyev_0_CYSELG_13488,
      O => b_rskyev_0_CYMUXG_13498
    );
  b_rskyev_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(1),
      O => b_rskyev_0_CY0G_13496
    );
  b_rskyev_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(1),
      O => b_rskyev_0_CYSELG_13488
    );
  b_rskyev_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_rskyev_0_SRINV_13486
    );
  b_rskyev_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rskyev_0_CLKINV_13485
    );
  b_rskyev_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rskyev_0_CEINV_13484
    );
  b_rskyev_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_2_XORF_13581,
      O => b_rskyev_2_DXMUX_13583
    );
  b_rskyev_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y50"
    )
    port map (
      I0 => b_rskyev_2_CYINIT_13580,
      I1 => b_Maccum_rskyev_lut(2),
      O => b_rskyev_2_XORF_13581
    );
  b_rskyev_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y50"
    )
    port map (
      IA => b_rskyev_2_CY0F_13579,
      IB => b_rskyev_2_CYINIT_13580,
      SEL => b_rskyev_2_CYSELF_13560,
      O => b_Maccum_rskyev_cy_2_Q
    );
  b_rskyev_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y50"
    )
    port map (
      IA => b_rskyev_2_CY0F_13579,
      IB => b_rskyev_2_CY0F_13579,
      SEL => b_rskyev_2_CYSELF_13560,
      O => b_rskyev_2_CYMUXF2_13555
    );
  b_rskyev_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_cy_1_Q,
      O => b_rskyev_2_CYINIT_13580
    );
  b_rskyev_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(2),
      O => b_rskyev_2_CY0F_13579
    );
  b_rskyev_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(2),
      O => b_rskyev_2_CYSELF_13560
    );
  b_rskyev_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_2_XORG_13562,
      O => b_rskyev_2_DYMUX_13564
    );
  b_rskyev_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y50"
    )
    port map (
      I0 => b_Maccum_rskyev_cy_2_Q,
      I1 => b_Maccum_rskyev_lut(3),
      O => b_rskyev_2_XORG_13562
    );
  b_rskyev_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_2_CYMUXFAST_13559,
      O => b_Maccum_rskyev_cy_3_Q
    );
  b_rskyev_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_cy_1_Q,
      O => b_rskyev_2_FASTCARRY_13557
    );
  b_rskyev_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y50"
    )
    port map (
      I0 => b_rskyev_2_CYSELG_13546,
      I1 => b_rskyev_2_CYSELF_13560,
      O => b_rskyev_2_CYAND_13558
    );
  b_rskyev_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y50"
    )
    port map (
      IA => b_rskyev_2_CYMUXG2_13556,
      IB => b_rskyev_2_FASTCARRY_13557,
      SEL => b_rskyev_2_CYAND_13558,
      O => b_rskyev_2_CYMUXFAST_13559
    );
  b_rskyev_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y50"
    )
    port map (
      IA => b_rskyev_2_CY0G_13554,
      IB => b_rskyev_2_CYMUXF2_13555,
      SEL => b_rskyev_2_CYSELG_13546,
      O => b_rskyev_2_CYMUXG2_13556
    );
  b_rskyev_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(3),
      O => b_rskyev_2_CY0G_13554
    );
  b_rskyev_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(3),
      O => b_rskyev_2_CYSELG_13546
    );
  b_rskyev_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_rskyev_2_SRINV_13544
    );
  b_rskyev_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rskyev_2_CLKINV_13543
    );
  b_rskyev_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rskyev_2_CEINV_13542
    );
  b_rskyev_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_4_XORF_13641,
      O => b_rskyev_4_DXMUX_13643
    );
  b_rskyev_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y51"
    )
    port map (
      I0 => b_rskyev_4_CYINIT_13640,
      I1 => b_Maccum_rskyev_lut(4),
      O => b_rskyev_4_XORF_13641
    );
  b_rskyev_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y51"
    )
    port map (
      IA => b_rskyev_4_CY0F_13639,
      IB => b_rskyev_4_CYINIT_13640,
      SEL => b_rskyev_4_CYSELF_13619,
      O => b_Maccum_rskyev_cy_4_Q
    );
  b_rskyev_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y51"
    )
    port map (
      IA => b_rskyev_4_CY0F_13639,
      IB => b_rskyev_4_CY0F_13639,
      SEL => b_rskyev_4_CYSELF_13619,
      O => b_rskyev_4_CYMUXF2_13614
    );
  b_rskyev_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_cy_3_Q,
      O => b_rskyev_4_CYINIT_13640
    );
  b_rskyev_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(4),
      O => b_rskyev_4_CY0F_13639
    );
  b_rskyev_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(4),
      O => b_rskyev_4_CYSELF_13619
    );
  b_rskyev_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_4_XORG_13621,
      O => b_rskyev_4_DYMUX_13623
    );
  b_rskyev_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y51"
    )
    port map (
      I0 => b_Maccum_rskyev_cy_4_Q,
      I1 => b_Maccum_rskyev_lut(5),
      O => b_rskyev_4_XORG_13621
    );
  b_rskyev_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_4_CYMUXFAST_13618,
      O => b_Maccum_rskyev_cy_5_Q
    );
  b_rskyev_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_cy_3_Q,
      O => b_rskyev_4_FASTCARRY_13616
    );
  b_rskyev_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y51"
    )
    port map (
      I0 => b_rskyev_4_CYSELG_13605,
      I1 => b_rskyev_4_CYSELF_13619,
      O => b_rskyev_4_CYAND_13617
    );
  b_rskyev_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y51"
    )
    port map (
      IA => b_rskyev_4_CYMUXG2_13615,
      IB => b_rskyev_4_FASTCARRY_13616,
      SEL => b_rskyev_4_CYAND_13617,
      O => b_rskyev_4_CYMUXFAST_13618
    );
  b_rskyev_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y51"
    )
    port map (
      IA => b_rskyev_4_CY0G_13613,
      IB => b_rskyev_4_CYMUXF2_13614,
      SEL => b_rskyev_4_CYSELG_13605,
      O => b_rskyev_4_CYMUXG2_13615
    );
  b_rskyev_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(5),
      O => b_rskyev_4_CY0G_13613
    );
  b_rskyev_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(5),
      O => b_rskyev_4_CYSELG_13605
    );
  b_rskyev_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_rskyev_4_SRINV_13603
    );
  b_rskyev_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rskyev_4_CLKINV_13602
    );
  b_rskyev_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rskyev_4_CEINV_13601
    );
  b_rskyev_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_6_XORF_13701,
      O => b_rskyev_6_DXMUX_13703
    );
  b_rskyev_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y52"
    )
    port map (
      I0 => b_rskyev_6_CYINIT_13700,
      I1 => b_Maccum_rskyev_lut(6),
      O => b_rskyev_6_XORF_13701
    );
  b_rskyev_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y52"
    )
    port map (
      IA => b_rskyev_6_CY0F_13699,
      IB => b_rskyev_6_CYINIT_13700,
      SEL => b_rskyev_6_CYSELF_13680,
      O => b_Maccum_rskyev_cy_6_Q
    );
  b_rskyev_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y52"
    )
    port map (
      IA => b_rskyev_6_CY0F_13699,
      IB => b_rskyev_6_CY0F_13699,
      SEL => b_rskyev_6_CYSELF_13680,
      O => b_rskyev_6_CYMUXF2_13675
    );
  b_rskyev_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_cy_5_Q,
      O => b_rskyev_6_CYINIT_13700
    );
  b_rskyev_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(6),
      O => b_rskyev_6_CY0F_13699
    );
  b_rskyev_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(6),
      O => b_rskyev_6_CYSELF_13680
    );
  b_rskyev_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_6_XORG_13682,
      O => b_rskyev_6_DYMUX_13684
    );
  b_rskyev_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y52"
    )
    port map (
      I0 => b_Maccum_rskyev_cy_6_Q,
      I1 => b_Maccum_rskyev_lut(7),
      O => b_rskyev_6_XORG_13682
    );
  b_rskyev_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_cy_5_Q,
      O => b_rskyev_6_FASTCARRY_13677
    );
  b_rskyev_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y52"
    )
    port map (
      I0 => b_rskyev_6_CYSELG_13666,
      I1 => b_rskyev_6_CYSELF_13680,
      O => b_rskyev_6_CYAND_13678
    );
  b_rskyev_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y52"
    )
    port map (
      IA => b_rskyev_6_CYMUXG2_13676,
      IB => b_rskyev_6_FASTCARRY_13677,
      SEL => b_rskyev_6_CYAND_13678,
      O => b_rskyev_6_CYMUXFAST_13679
    );
  b_rskyev_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y52"
    )
    port map (
      IA => b_rskyev_6_CY0G_13674,
      IB => b_rskyev_6_CYMUXF2_13675,
      SEL => b_rskyev_6_CYSELG_13666,
      O => b_rskyev_6_CYMUXG2_13676
    );
  b_rskyev_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(7),
      O => b_rskyev_6_CY0G_13674
    );
  b_rskyev_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(7),
      O => b_rskyev_6_CYSELG_13666
    );
  b_rskyev_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_rskyev_6_SRINV_13664
    );
  b_rskyev_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rskyev_6_CLKINV_13663
    );
  b_rskyev_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rskyev_6_CEINV_13662
    );
  b_rskyev_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_8_XORF_13754,
      O => b_rskyev_8_DXMUX_13756
    );
  b_rskyev_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y53"
    )
    port map (
      I0 => b_rskyev_8_CYINIT_13753,
      I1 => b_Maccum_rskyev_lut(8),
      O => b_rskyev_8_XORF_13754
    );
  b_rskyev_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y53"
    )
    port map (
      IA => b_rskyev_8_CY0F_13752,
      IB => b_rskyev_8_CYINIT_13753,
      SEL => b_rskyev_8_CYSELF_13744,
      O => b_Maccum_rskyev_cy_8_Q
    );
  b_rskyev_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_6_CYMUXFAST_13679,
      O => b_rskyev_8_CYINIT_13753
    );
  b_rskyev_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(8),
      O => b_rskyev_8_CY0F_13752
    );
  b_rskyev_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(8),
      O => b_rskyev_8_CYSELF_13744
    );
  b_rskyev_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_8_XORG_13733,
      O => b_rskyev_8_DYMUX_13735
    );
  b_rskyev_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y53"
    )
    port map (
      I0 => b_Maccum_rskyev_cy_8_Q,
      I1 => b_Maccum_rskyev_lut_9_1_13730,
      O => b_rskyev_8_XORG_13733
    );
  b_rskyev_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_rskyev_8_SRINV_13723
    );
  b_rskyev_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rskyev_8_CLKINV_13722
    );
  b_rskyev_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rskyev_8_CEINV_13721
    );
  U2_Result_0_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y36"
    )
    port map (
      O => U2_Result_0_1_LOGIC_ZERO_13780
    );
  U2_Result_0_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X33Y36"
    )
    port map (
      O => U2_Result_0_1_LOGIC_ONE_13797
    );
  U2_Result_0_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_XORF_13798,
      O => U2_Result_0_1
    );
  U2_Result_0_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y36"
    )
    port map (
      I0 => U2_Result_0_1_CYINIT_13796,
      I1 => U2_Mcount_HCS_lut(0),
      O => U2_Result_0_1_XORF_13798
    );
  U2_Result_0_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y36"
    )
    port map (
      IA => U2_Result_0_1_LOGIC_ONE_13797,
      IB => U2_Result_0_1_CYINIT_13796,
      SEL => U2_Result_0_1_CYSELF_13787,
      O => U2_Mcount_HCS_cy_0_Q
    );
  U2_Result_0_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_BXINV_13785,
      O => U2_Result_0_1_CYINIT_13796
    );
  U2_Result_0_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_lut(0),
      O => U2_Result_0_1_CYSELF_13787
    );
  U2_Result_0_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U2_Result_0_1_BXINV_13785
    );
  U2_Result_0_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_XORG_13783,
      O => U2_Result_1_1
    );
  U2_Result_0_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y36"
    )
    port map (
      I0 => U2_Mcount_HCS_cy_0_Q,
      I1 => U2_Result_0_1_G,
      O => U2_Result_0_1_XORG_13783
    );
  U2_Result_0_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_CYMUXG_13782,
      O => U2_Mcount_HCS_cy_1_Q
    );
  U2_Result_0_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X33Y36"
    )
    port map (
      IA => U2_Result_0_1_LOGIC_ZERO_13780,
      IB => U2_Mcount_HCS_cy_0_Q,
      SEL => U2_Result_0_1_CYSELG_13771,
      O => U2_Result_0_1_CYMUXG_13782
    );
  U2_Result_0_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_G,
      O => U2_Result_0_1_CYSELG_13771
    );
  U2_Result_2_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y37"
    )
    port map (
      O => U2_Result_2_1_LOGIC_ZERO_13816
    );
  U2_Result_2_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_XORF_13836,
      O => U2_Result_2_1
    );
  U2_Result_2_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y37"
    )
    port map (
      I0 => U2_Result_2_1_CYINIT_13835,
      I1 => U2_Result_2_1_F,
      O => U2_Result_2_1_XORF_13836
    );
  U2_Result_2_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y37"
    )
    port map (
      IA => U2_Result_2_1_LOGIC_ZERO_13816,
      IB => U2_Result_2_1_CYINIT_13835,
      SEL => U2_Result_2_1_CYSELF_13822,
      O => U2_Mcount_HCS_cy_2_Q
    );
  U2_Result_2_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y37"
    )
    port map (
      IA => U2_Result_2_1_LOGIC_ZERO_13816,
      IB => U2_Result_2_1_LOGIC_ZERO_13816,
      SEL => U2_Result_2_1_CYSELF_13822,
      O => U2_Result_2_1_CYMUXF2_13817
    );
  U2_Result_2_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_cy_1_Q,
      O => U2_Result_2_1_CYINIT_13835
    );
  U2_Result_2_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_F,
      O => U2_Result_2_1_CYSELF_13822
    );
  U2_Result_2_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_XORG_13824,
      O => U2_Result_3_1
    );
  U2_Result_2_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y37"
    )
    port map (
      I0 => U2_Mcount_HCS_cy_2_Q,
      I1 => U2_Result_2_1_G,
      O => U2_Result_2_1_XORG_13824
    );
  U2_Result_2_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_CYMUXFAST_13821,
      O => U2_Mcount_HCS_cy_3_Q
    );
  U2_Result_2_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_cy_1_Q,
      O => U2_Result_2_1_FASTCARRY_13819
    );
  U2_Result_2_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y37"
    )
    port map (
      I0 => U2_Result_2_1_CYSELG_13807,
      I1 => U2_Result_2_1_CYSELF_13822,
      O => U2_Result_2_1_CYAND_13820
    );
  U2_Result_2_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y37"
    )
    port map (
      IA => U2_Result_2_1_CYMUXG2_13818,
      IB => U2_Result_2_1_FASTCARRY_13819,
      SEL => U2_Result_2_1_CYAND_13820,
      O => U2_Result_2_1_CYMUXFAST_13821
    );
  U2_Result_2_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y37"
    )
    port map (
      IA => U2_Result_2_1_LOGIC_ZERO_13816,
      IB => U2_Result_2_1_CYMUXF2_13817,
      SEL => U2_Result_2_1_CYSELG_13807,
      O => U2_Result_2_1_CYMUXG2_13818
    );
  U2_Result_2_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_G,
      O => U2_Result_2_1_CYSELG_13807
    );
  U2_Result_4_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y38"
    )
    port map (
      O => U2_Result_4_1_LOGIC_ZERO_13854
    );
  U2_Result_4_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_XORF_13874,
      O => U2_Result_4_1
    );
  U2_Result_4_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y38"
    )
    port map (
      I0 => U2_Result_4_1_CYINIT_13873,
      I1 => U2_Result_4_1_F,
      O => U2_Result_4_1_XORF_13874
    );
  U2_Result_4_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y38"
    )
    port map (
      IA => U2_Result_4_1_LOGIC_ZERO_13854,
      IB => U2_Result_4_1_CYINIT_13873,
      SEL => U2_Result_4_1_CYSELF_13860,
      O => U2_Mcount_HCS_cy_4_Q
    );
  U2_Result_4_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y38"
    )
    port map (
      IA => U2_Result_4_1_LOGIC_ZERO_13854,
      IB => U2_Result_4_1_LOGIC_ZERO_13854,
      SEL => U2_Result_4_1_CYSELF_13860,
      O => U2_Result_4_1_CYMUXF2_13855
    );
  U2_Result_4_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_cy_3_Q,
      O => U2_Result_4_1_CYINIT_13873
    );
  U2_Result_4_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_F,
      O => U2_Result_4_1_CYSELF_13860
    );
  U2_Result_4_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_XORG_13862,
      O => U2_Result_5_1
    );
  U2_Result_4_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y38"
    )
    port map (
      I0 => U2_Mcount_HCS_cy_4_Q,
      I1 => U2_Result_4_1_G,
      O => U2_Result_4_1_XORG_13862
    );
  U2_Result_4_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_CYMUXFAST_13859,
      O => U2_Mcount_HCS_cy_5_Q
    );
  U2_Result_4_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_cy_3_Q,
      O => U2_Result_4_1_FASTCARRY_13857
    );
  U2_Result_4_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y38"
    )
    port map (
      I0 => U2_Result_4_1_CYSELG_13845,
      I1 => U2_Result_4_1_CYSELF_13860,
      O => U2_Result_4_1_CYAND_13858
    );
  U2_Result_4_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y38"
    )
    port map (
      IA => U2_Result_4_1_CYMUXG2_13856,
      IB => U2_Result_4_1_FASTCARRY_13857,
      SEL => U2_Result_4_1_CYAND_13858,
      O => U2_Result_4_1_CYMUXFAST_13859
    );
  U2_Result_4_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y38"
    )
    port map (
      IA => U2_Result_4_1_LOGIC_ZERO_13854,
      IB => U2_Result_4_1_CYMUXF2_13855,
      SEL => U2_Result_4_1_CYSELG_13845,
      O => U2_Result_4_1_CYMUXG2_13856
    );
  U2_Result_4_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_G,
      O => U2_Result_4_1_CYSELG_13845
    );
  U2_Result_6_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y39"
    )
    port map (
      O => U2_Result_6_1_LOGIC_ZERO_13892
    );
  U2_Result_6_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_XORF_13912,
      O => U2_Result_6_1
    );
  U2_Result_6_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y39"
    )
    port map (
      I0 => U2_Result_6_1_CYINIT_13911,
      I1 => U2_Result_6_1_F,
      O => U2_Result_6_1_XORF_13912
    );
  U2_Result_6_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y39"
    )
    port map (
      IA => U2_Result_6_1_LOGIC_ZERO_13892,
      IB => U2_Result_6_1_CYINIT_13911,
      SEL => U2_Result_6_1_CYSELF_13898,
      O => U2_Mcount_HCS_cy_6_Q
    );
  U2_Result_6_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y39"
    )
    port map (
      IA => U2_Result_6_1_LOGIC_ZERO_13892,
      IB => U2_Result_6_1_LOGIC_ZERO_13892,
      SEL => U2_Result_6_1_CYSELF_13898,
      O => U2_Result_6_1_CYMUXF2_13893
    );
  U2_Result_6_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_cy_5_Q,
      O => U2_Result_6_1_CYINIT_13911
    );
  U2_Result_6_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_F,
      O => U2_Result_6_1_CYSELF_13898
    );
  U2_Result_6_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_XORG_13900,
      O => U2_Result_7_1
    );
  U2_Result_6_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y39"
    )
    port map (
      I0 => U2_Mcount_HCS_cy_6_Q,
      I1 => U2_Result_6_1_G,
      O => U2_Result_6_1_XORG_13900
    );
  U2_Result_6_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_cy_5_Q,
      O => U2_Result_6_1_FASTCARRY_13895
    );
  U2_Result_6_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y39"
    )
    port map (
      I0 => U2_Result_6_1_CYSELG_13883,
      I1 => U2_Result_6_1_CYSELF_13898,
      O => U2_Result_6_1_CYAND_13896
    );
  U2_Result_6_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y39"
    )
    port map (
      IA => U2_Result_6_1_CYMUXG2_13894,
      IB => U2_Result_6_1_FASTCARRY_13895,
      SEL => U2_Result_6_1_CYAND_13896,
      O => U2_Result_6_1_CYMUXFAST_13897
    );
  U2_Result_6_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y39"
    )
    port map (
      IA => U2_Result_6_1_LOGIC_ZERO_13892,
      IB => U2_Result_6_1_CYMUXF2_13893,
      SEL => U2_Result_6_1_CYSELG_13883,
      O => U2_Result_6_1_CYMUXG2_13894
    );
  U2_Result_6_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_G,
      O => U2_Result_6_1_CYSELG_13883
    );
  U2_Result_8_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y40"
    )
    port map (
      O => U2_Result_8_1_LOGIC_ZERO_13942
    );
  U2_Result_8_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_1_XORF_13943,
      O => U2_Result_8_1
    );
  U2_Result_8_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y40"
    )
    port map (
      I0 => U2_Result_8_1_CYINIT_13941,
      I1 => U2_Result_8_1_F,
      O => U2_Result_8_1_XORF_13943
    );
  U2_Result_8_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y40"
    )
    port map (
      IA => U2_Result_8_1_LOGIC_ZERO_13942,
      IB => U2_Result_8_1_CYINIT_13941,
      SEL => U2_Result_8_1_CYSELF_13932,
      O => U2_Mcount_HCS_cy_8_Q
    );
  U2_Result_8_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_CYMUXFAST_13897,
      O => U2_Result_8_1_CYINIT_13941
    );
  U2_Result_8_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_1_F,
      O => U2_Result_8_1_CYSELF_13932
    );
  U2_Result_8_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_1_XORG_13929,
      O => U2_Result_9_1
    );
  U2_Result_8_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y40"
    )
    port map (
      I0 => U2_Mcount_HCS_cy_8_Q,
      I1 => U2_HCS_9_rt_13926,
      O => U2_Result_8_1_XORG_13929
    );
  vga_sprite_rom_addr20_addsub0001_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_5_XORF_13979,
      O => vga_sprite_rom_addr20_addsub0001(5)
    );
  vga_sprite_rom_addr20_addsub0001_5_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y27"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_5_CYINIT_13978,
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(5),
      O => vga_sprite_rom_addr20_addsub0001_5_XORF_13979
    );
  vga_sprite_rom_addr20_addsub0001_5_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y27"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_5_CY0F_13977,
      IB => vga_sprite_rom_addr20_addsub0001_5_CYINIT_13978,
      SEL => vga_sprite_rom_addr20_addsub0001_5_CYSELF_13969,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(5)
    );
  vga_sprite_rom_addr20_addsub0001_5_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_5_BXINV_13967,
      O => vga_sprite_rom_addr20_addsub0001_5_CYINIT_13978
    );
  vga_sprite_rom_addr20_addsub0001_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(0),
      O => vga_sprite_rom_addr20_addsub0001_5_CY0F_13977
    );
  vga_sprite_rom_addr20_addsub0001_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(5),
      O => vga_sprite_rom_addr20_addsub0001_5_CYSELF_13969
    );
  vga_sprite_rom_addr20_addsub0001_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_rom_addr20_addsub0001_5_BXINV_13967
    );
  vga_sprite_rom_addr20_addsub0001_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_5_XORG_13965,
      O => vga_sprite_rom_addr20_addsub0001(6)
    );
  vga_sprite_rom_addr20_addsub0001_5_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y27"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(5),
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(6),
      O => vga_sprite_rom_addr20_addsub0001_5_XORG_13965
    );
  vga_sprite_rom_addr20_addsub0001_5_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_5_CYMUXG_13964,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(6)
    );
  vga_sprite_rom_addr20_addsub0001_5_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X25Y27"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_5_CY0G_13962,
      IB => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(5),
      SEL => vga_sprite_rom_addr20_addsub0001_5_CYSELG_13954,
      O => vga_sprite_rom_addr20_addsub0001_5_CYMUXG_13964
    );
  vga_sprite_rom_addr20_addsub0001_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000(6),
      O => vga_sprite_rom_addr20_addsub0001_5_CY0G_13962
    );
  vga_sprite_rom_addr20_addsub0001_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(6),
      O => vga_sprite_rom_addr20_addsub0001_5_CYSELG_13954
    );
  vga_sprite_rom_addr20_addsub0001_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_7_XORF_14018,
      O => vga_sprite_rom_addr20_addsub0001(7)
    );
  vga_sprite_rom_addr20_addsub0001_7_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y28"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_7_CYINIT_14017,
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(7),
      O => vga_sprite_rom_addr20_addsub0001_7_XORF_14018
    );
  vga_sprite_rom_addr20_addsub0001_7_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y28"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_7_CY0F_14016,
      IB => vga_sprite_rom_addr20_addsub0001_7_CYINIT_14017,
      SEL => vga_sprite_rom_addr20_addsub0001_7_CYSELF_14004,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(7)
    );
  vga_sprite_rom_addr20_addsub0001_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y28"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_7_CY0F_14016,
      IB => vga_sprite_rom_addr20_addsub0001_7_CY0F_14016,
      SEL => vga_sprite_rom_addr20_addsub0001_7_CYSELF_14004,
      O => vga_sprite_rom_addr20_addsub0001_7_CYMUXF2_13999
    );
  vga_sprite_rom_addr20_addsub0001_7_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(6),
      O => vga_sprite_rom_addr20_addsub0001_7_CYINIT_14017
    );
  vga_sprite_rom_addr20_addsub0001_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000(7),
      O => vga_sprite_rom_addr20_addsub0001_7_CY0F_14016
    );
  vga_sprite_rom_addr20_addsub0001_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(7),
      O => vga_sprite_rom_addr20_addsub0001_7_CYSELF_14004
    );
  vga_sprite_rom_addr20_addsub0001_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_7_XORG_14006,
      O => vga_sprite_rom_addr20_addsub0001(8)
    );
  vga_sprite_rom_addr20_addsub0001_7_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y28"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(7),
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(8),
      O => vga_sprite_rom_addr20_addsub0001_7_XORG_14006
    );
  vga_sprite_rom_addr20_addsub0001_7_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_7_CYMUXFAST_14003,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(8)
    );
  vga_sprite_rom_addr20_addsub0001_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(6),
      O => vga_sprite_rom_addr20_addsub0001_7_FASTCARRY_14001
    );
  vga_sprite_rom_addr20_addsub0001_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y28"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_7_CYSELG_13990,
      I1 => vga_sprite_rom_addr20_addsub0001_7_CYSELF_14004,
      O => vga_sprite_rom_addr20_addsub0001_7_CYAND_14002
    );
  vga_sprite_rom_addr20_addsub0001_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y28"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_7_CYMUXG2_14000,
      IB => vga_sprite_rom_addr20_addsub0001_7_FASTCARRY_14001,
      SEL => vga_sprite_rom_addr20_addsub0001_7_CYAND_14002,
      O => vga_sprite_rom_addr20_addsub0001_7_CYMUXFAST_14003
    );
  vga_sprite_rom_addr20_addsub0001_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y28"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_7_CY0G_13998,
      IB => vga_sprite_rom_addr20_addsub0001_7_CYMUXF2_13999,
      SEL => vga_sprite_rom_addr20_addsub0001_7_CYSELG_13990,
      O => vga_sprite_rom_addr20_addsub0001_7_CYMUXG2_14000
    );
  vga_sprite_rom_addr20_addsub0001_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000(8),
      O => vga_sprite_rom_addr20_addsub0001_7_CY0G_13998
    );
  vga_sprite_rom_addr20_addsub0001_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(8),
      O => vga_sprite_rom_addr20_addsub0001_7_CYSELG_13990
    );
  vga_sprite_rom_addr20_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_9_XORF_14057,
      O => vga_sprite_rom_addr20_addsub0001(9)
    );
  vga_sprite_rom_addr20_addsub0001_9_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y29"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_9_CYINIT_14056,
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(9),
      O => vga_sprite_rom_addr20_addsub0001_9_XORF_14057
    );
  vga_sprite_rom_addr20_addsub0001_9_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y29"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_9_CY0F_14055,
      IB => vga_sprite_rom_addr20_addsub0001_9_CYINIT_14056,
      SEL => vga_sprite_rom_addr20_addsub0001_9_CYSELF_14043,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(9)
    );
  vga_sprite_rom_addr20_addsub0001_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y29"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_9_CY0F_14055,
      IB => vga_sprite_rom_addr20_addsub0001_9_CY0F_14055,
      SEL => vga_sprite_rom_addr20_addsub0001_9_CYSELF_14043,
      O => vga_sprite_rom_addr20_addsub0001_9_CYMUXF2_14038
    );
  vga_sprite_rom_addr20_addsub0001_9_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(8),
      O => vga_sprite_rom_addr20_addsub0001_9_CYINIT_14056
    );
  vga_sprite_rom_addr20_addsub0001_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000(9),
      O => vga_sprite_rom_addr20_addsub0001_9_CY0F_14055
    );
  vga_sprite_rom_addr20_addsub0001_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(9),
      O => vga_sprite_rom_addr20_addsub0001_9_CYSELF_14043
    );
  vga_sprite_rom_addr20_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_9_XORG_14045,
      O => vga_sprite_rom_addr20_addsub0001(10)
    );
  vga_sprite_rom_addr20_addsub0001_9_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y29"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(9),
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(10),
      O => vga_sprite_rom_addr20_addsub0001_9_XORG_14045
    );
  vga_sprite_rom_addr20_addsub0001_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_9_CYMUXFAST_14042,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(10)
    );
  vga_sprite_rom_addr20_addsub0001_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(8),
      O => vga_sprite_rom_addr20_addsub0001_9_FASTCARRY_14040
    );
  vga_sprite_rom_addr20_addsub0001_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y29"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_9_CYSELG_14029,
      I1 => vga_sprite_rom_addr20_addsub0001_9_CYSELF_14043,
      O => vga_sprite_rom_addr20_addsub0001_9_CYAND_14041
    );
  vga_sprite_rom_addr20_addsub0001_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y29"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_9_CYMUXG2_14039,
      IB => vga_sprite_rom_addr20_addsub0001_9_FASTCARRY_14040,
      SEL => vga_sprite_rom_addr20_addsub0001_9_CYAND_14041,
      O => vga_sprite_rom_addr20_addsub0001_9_CYMUXFAST_14042
    );
  vga_sprite_rom_addr20_addsub0001_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y29"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_9_CY0G_14037,
      IB => vga_sprite_rom_addr20_addsub0001_9_CYMUXF2_14038,
      SEL => vga_sprite_rom_addr20_addsub0001_9_CYSELG_14029,
      O => vga_sprite_rom_addr20_addsub0001_9_CYMUXG2_14039
    );
  vga_sprite_rom_addr20_addsub0001_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000(10),
      O => vga_sprite_rom_addr20_addsub0001_9_CY0G_14037
    );
  vga_sprite_rom_addr20_addsub0001_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(10),
      O => vga_sprite_rom_addr20_addsub0001_9_CYSELG_14029
    );
  vga_sprite_rom_addr20_addsub0001_11_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y30"
    )
    port map (
      O => vga_sprite_rom_addr20_addsub0001_11_LOGIC_ZERO_14076
    );
  vga_sprite_rom_addr20_addsub0001_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_11_XORF_14096,
      O => vga_sprite_rom_addr20_addsub0001(11)
    );
  vga_sprite_rom_addr20_addsub0001_11_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y30"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_11_CYINIT_14095,
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(11),
      O => vga_sprite_rom_addr20_addsub0001_11_XORF_14096
    );
  vga_sprite_rom_addr20_addsub0001_11_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y30"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_11_CY0F_14094,
      IB => vga_sprite_rom_addr20_addsub0001_11_CYINIT_14095,
      SEL => vga_sprite_rom_addr20_addsub0001_11_CYSELF_14082,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(11)
    );
  vga_sprite_rom_addr20_addsub0001_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y30"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_11_CY0F_14094,
      IB => vga_sprite_rom_addr20_addsub0001_11_CY0F_14094,
      SEL => vga_sprite_rom_addr20_addsub0001_11_CYSELF_14082,
      O => vga_sprite_rom_addr20_addsub0001_11_CYMUXF2_14077
    );
  vga_sprite_rom_addr20_addsub0001_11_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(10),
      O => vga_sprite_rom_addr20_addsub0001_11_CYINIT_14095
    );
  vga_sprite_rom_addr20_addsub0001_11_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000(11),
      O => vga_sprite_rom_addr20_addsub0001_11_CY0F_14094
    );
  vga_sprite_rom_addr20_addsub0001_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(11),
      O => vga_sprite_rom_addr20_addsub0001_11_CYSELF_14082
    );
  vga_sprite_rom_addr20_addsub0001_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_11_XORG_14084,
      O => vga_sprite_rom_addr20_addsub0001(12)
    );
  vga_sprite_rom_addr20_addsub0001_11_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y30"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(11),
      I1 => vga_sprite_rom_addr20_addsub0001_11_G,
      O => vga_sprite_rom_addr20_addsub0001_11_XORG_14084
    );
  vga_sprite_rom_addr20_addsub0001_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(10),
      O => vga_sprite_rom_addr20_addsub0001_11_FASTCARRY_14079
    );
  vga_sprite_rom_addr20_addsub0001_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y30"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_11_CYSELG_14067,
      I1 => vga_sprite_rom_addr20_addsub0001_11_CYSELF_14082,
      O => vga_sprite_rom_addr20_addsub0001_11_CYAND_14080
    );
  vga_sprite_rom_addr20_addsub0001_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y30"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_11_CYMUXG2_14078,
      IB => vga_sprite_rom_addr20_addsub0001_11_FASTCARRY_14079,
      SEL => vga_sprite_rom_addr20_addsub0001_11_CYAND_14080,
      O => vga_sprite_rom_addr20_addsub0001_11_CYMUXFAST_14081
    );
  vga_sprite_rom_addr20_addsub0001_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y30"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_11_LOGIC_ZERO_14076,
      IB => vga_sprite_rom_addr20_addsub0001_11_CYMUXF2_14077,
      SEL => vga_sprite_rom_addr20_addsub0001_11_CYSELG_14067,
      O => vga_sprite_rom_addr20_addsub0001_11_CYMUXG2_14078
    );
  vga_sprite_rom_addr20_addsub0001_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_11_G,
      O => vga_sprite_rom_addr20_addsub0001_11_CYSELG_14067
    );
  vga_sprite_rom_addr20_addsub0001_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_13_XORF_14111,
      O => vga_sprite_rom_addr20_addsub0001(13)
    );
  vga_sprite_rom_addr20_addsub0001_13_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y31"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_13_CYINIT_14110,
      I1 => vga_sprite_rom_addr20_addsub0000_13_rt_14108,
      O => vga_sprite_rom_addr20_addsub0001_13_XORF_14111
    );
  vga_sprite_rom_addr20_addsub0001_13_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_11_CYMUXFAST_14081,
      O => vga_sprite_rom_addr20_addsub0001_13_CYINIT_14110
    );
  U1_q_01_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y62"
    )
    port map (
      O => U1_q_01_LOGIC_ZERO_14133
    );
  U1_q_01_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X33Y62"
    )
    port map (
      O => U1_q_01_LOGIC_ONE_14157
    );
  U1_q_01_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_XORF_14158,
      O => U1_q_01_DXMUX_14160
    );
  U1_q_01_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y62"
    )
    port map (
      I0 => U1_q_01_CYINIT_14156,
      I1 => U1_Mcount_q_lut(0),
      O => U1_q_01_XORF_14158
    );
  U1_q_01_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y62"
    )
    port map (
      IA => U1_q_01_LOGIC_ONE_14157,
      IB => U1_q_01_CYINIT_14156,
      SEL => U1_q_01_CYSELF_14147,
      O => U1_Mcount_q_cy_0_Q
    );
  U1_q_01_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_BXINV_14145,
      O => U1_q_01_CYINIT_14156
    );
  U1_q_01_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_lut(0),
      O => U1_q_01_CYSELF_14147
    );
  U1_q_01_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U1_q_01_BXINV_14145
    );
  U1_q_01_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_XORG_14136,
      O => U1_q_01_DYMUX_14138
    );
  U1_q_01_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y62"
    )
    port map (
      I0 => U1_Mcount_q_cy_0_Q,
      I1 => U1_q_01_G,
      O => U1_q_01_XORG_14136
    );
  U1_q_01_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_CYMUXG_14135,
      O => U1_Mcount_q_cy_1_Q
    );
  U1_q_01_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X33Y62"
    )
    port map (
      IA => U1_q_01_LOGIC_ZERO_14133,
      IB => U1_Mcount_q_cy_0_Q,
      SEL => U1_q_01_CYSELG_14124,
      O => U1_q_01_CYMUXG_14135
    );
  U1_q_01_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_G,
      O => U1_q_01_CYSELG_14124
    );
  U1_q_01_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U1_q_01_SRINV_14122
    );
  U1_q_01_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_01_CLKINV_14121
    );
  U1_q_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y63"
    )
    port map (
      O => U1_q_2_LOGIC_ZERO_14187
    );
  U1_q_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_XORF_14214,
      O => U1_q_2_DXMUX_14216
    );
  U1_q_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y63"
    )
    port map (
      I0 => U1_q_2_CYINIT_14213,
      I1 => U1_q_2_F,
      O => U1_q_2_XORF_14214
    );
  U1_q_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y63"
    )
    port map (
      IA => U1_q_2_LOGIC_ZERO_14187,
      IB => U1_q_2_CYINIT_14213,
      SEL => U1_q_2_CYSELF_14193,
      O => U1_Mcount_q_cy_2_Q
    );
  U1_q_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y63"
    )
    port map (
      IA => U1_q_2_LOGIC_ZERO_14187,
      IB => U1_q_2_LOGIC_ZERO_14187,
      SEL => U1_q_2_CYSELF_14193,
      O => U1_q_2_CYMUXF2_14188
    );
  U1_q_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_1_Q,
      O => U1_q_2_CYINIT_14213
    );
  U1_q_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_F,
      O => U1_q_2_CYSELF_14193
    );
  U1_q_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_XORG_14195,
      O => U1_q_2_DYMUX_14197
    );
  U1_q_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y63"
    )
    port map (
      I0 => U1_Mcount_q_cy_2_Q,
      I1 => U1_q_2_G,
      O => U1_q_2_XORG_14195
    );
  U1_q_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_CYMUXFAST_14192,
      O => U1_Mcount_q_cy_3_Q
    );
  U1_q_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_1_Q,
      O => U1_q_2_FASTCARRY_14190
    );
  U1_q_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y63"
    )
    port map (
      I0 => U1_q_2_CYSELG_14178,
      I1 => U1_q_2_CYSELF_14193,
      O => U1_q_2_CYAND_14191
    );
  U1_q_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y63"
    )
    port map (
      IA => U1_q_2_CYMUXG2_14189,
      IB => U1_q_2_FASTCARRY_14190,
      SEL => U1_q_2_CYAND_14191,
      O => U1_q_2_CYMUXFAST_14192
    );
  U1_q_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y63"
    )
    port map (
      IA => U1_q_2_LOGIC_ZERO_14187,
      IB => U1_q_2_CYMUXF2_14188,
      SEL => U1_q_2_CYSELG_14178,
      O => U1_q_2_CYMUXG2_14189
    );
  U1_q_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_G,
      O => U1_q_2_CYSELG_14178
    );
  U1_q_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U1_q_2_SRINV_14176
    );
  U1_q_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_2_CLKINV_14175
    );
  U1_q_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y64"
    )
    port map (
      O => U1_q_4_LOGIC_ZERO_14243
    );
  U1_q_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_XORF_14270,
      O => U1_q_4_DXMUX_14272
    );
  U1_q_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y64"
    )
    port map (
      I0 => U1_q_4_CYINIT_14269,
      I1 => U1_q_4_F,
      O => U1_q_4_XORF_14270
    );
  U1_q_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y64"
    )
    port map (
      IA => U1_q_4_LOGIC_ZERO_14243,
      IB => U1_q_4_CYINIT_14269,
      SEL => U1_q_4_CYSELF_14249,
      O => U1_Mcount_q_cy_4_Q
    );
  U1_q_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y64"
    )
    port map (
      IA => U1_q_4_LOGIC_ZERO_14243,
      IB => U1_q_4_LOGIC_ZERO_14243,
      SEL => U1_q_4_CYSELF_14249,
      O => U1_q_4_CYMUXF2_14244
    );
  U1_q_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_3_Q,
      O => U1_q_4_CYINIT_14269
    );
  U1_q_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_F,
      O => U1_q_4_CYSELF_14249
    );
  U1_q_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_XORG_14251,
      O => U1_q_4_DYMUX_14253
    );
  U1_q_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y64"
    )
    port map (
      I0 => U1_Mcount_q_cy_4_Q,
      I1 => U1_q_4_G,
      O => U1_q_4_XORG_14251
    );
  U1_q_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_CYMUXFAST_14248,
      O => U1_Mcount_q_cy_5_Q
    );
  U1_q_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_3_Q,
      O => U1_q_4_FASTCARRY_14246
    );
  U1_q_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y64"
    )
    port map (
      I0 => U1_q_4_CYSELG_14234,
      I1 => U1_q_4_CYSELF_14249,
      O => U1_q_4_CYAND_14247
    );
  U1_q_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y64"
    )
    port map (
      IA => U1_q_4_CYMUXG2_14245,
      IB => U1_q_4_FASTCARRY_14246,
      SEL => U1_q_4_CYAND_14247,
      O => U1_q_4_CYMUXFAST_14248
    );
  U1_q_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y64"
    )
    port map (
      IA => U1_q_4_LOGIC_ZERO_14243,
      IB => U1_q_4_CYMUXF2_14244,
      SEL => U1_q_4_CYSELG_14234,
      O => U1_q_4_CYMUXG2_14245
    );
  U1_q_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_G,
      O => U1_q_4_CYSELG_14234
    );
  U1_q_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U1_q_4_SRINV_14232
    );
  U1_q_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_4_CLKINV_14231
    );
  U1_q_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y65"
    )
    port map (
      O => U1_q_6_LOGIC_ZERO_14299
    );
  U1_q_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_XORF_14326,
      O => U1_q_6_DXMUX_14328
    );
  U1_q_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y65"
    )
    port map (
      I0 => U1_q_6_CYINIT_14325,
      I1 => U1_q_6_F,
      O => U1_q_6_XORF_14326
    );
  U1_q_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y65"
    )
    port map (
      IA => U1_q_6_LOGIC_ZERO_14299,
      IB => U1_q_6_CYINIT_14325,
      SEL => U1_q_6_CYSELF_14305,
      O => U1_Mcount_q_cy_6_Q
    );
  U1_q_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y65"
    )
    port map (
      IA => U1_q_6_LOGIC_ZERO_14299,
      IB => U1_q_6_LOGIC_ZERO_14299,
      SEL => U1_q_6_CYSELF_14305,
      O => U1_q_6_CYMUXF2_14300
    );
  U1_q_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_5_Q,
      O => U1_q_6_CYINIT_14325
    );
  U1_q_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_F,
      O => U1_q_6_CYSELF_14305
    );
  U1_q_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_XORG_14307,
      O => U1_q_6_DYMUX_14309
    );
  U1_q_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y65"
    )
    port map (
      I0 => U1_Mcount_q_cy_6_Q,
      I1 => U1_q_6_G,
      O => U1_q_6_XORG_14307
    );
  U1_q_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_CYMUXFAST_14304,
      O => U1_Mcount_q_cy_7_Q
    );
  U1_q_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_5_Q,
      O => U1_q_6_FASTCARRY_14302
    );
  U1_q_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y65"
    )
    port map (
      I0 => U1_q_6_CYSELG_14290,
      I1 => U1_q_6_CYSELF_14305,
      O => U1_q_6_CYAND_14303
    );
  U1_q_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y65"
    )
    port map (
      IA => U1_q_6_CYMUXG2_14301,
      IB => U1_q_6_FASTCARRY_14302,
      SEL => U1_q_6_CYAND_14303,
      O => U1_q_6_CYMUXFAST_14304
    );
  U1_q_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y65"
    )
    port map (
      IA => U1_q_6_LOGIC_ZERO_14299,
      IB => U1_q_6_CYMUXF2_14300,
      SEL => U1_q_6_CYSELG_14290,
      O => U1_q_6_CYMUXG2_14301
    );
  U1_q_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_G,
      O => U1_q_6_CYSELG_14290
    );
  U1_q_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U1_q_6_SRINV_14288
    );
  U1_q_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_6_CLKINV_14287
    );
  U1_q_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y66"
    )
    port map (
      O => U1_q_8_LOGIC_ZERO_14355
    );
  U1_q_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_XORF_14382,
      O => U1_q_8_DXMUX_14384
    );
  U1_q_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y66"
    )
    port map (
      I0 => U1_q_8_CYINIT_14381,
      I1 => U1_q_8_F,
      O => U1_q_8_XORF_14382
    );
  U1_q_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y66"
    )
    port map (
      IA => U1_q_8_LOGIC_ZERO_14355,
      IB => U1_q_8_CYINIT_14381,
      SEL => U1_q_8_CYSELF_14361,
      O => U1_Mcount_q_cy_8_Q
    );
  U1_q_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y66"
    )
    port map (
      IA => U1_q_8_LOGIC_ZERO_14355,
      IB => U1_q_8_LOGIC_ZERO_14355,
      SEL => U1_q_8_CYSELF_14361,
      O => U1_q_8_CYMUXF2_14356
    );
  U1_q_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_7_Q,
      O => U1_q_8_CYINIT_14381
    );
  U1_q_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_F,
      O => U1_q_8_CYSELF_14361
    );
  U1_q_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_XORG_14363,
      O => U1_q_8_DYMUX_14365
    );
  U1_q_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y66"
    )
    port map (
      I0 => U1_Mcount_q_cy_8_Q,
      I1 => U1_q_8_G,
      O => U1_q_8_XORG_14363
    );
  U1_q_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_CYMUXFAST_14360,
      O => U1_Mcount_q_cy_9_Q
    );
  U1_q_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_7_Q,
      O => U1_q_8_FASTCARRY_14358
    );
  U1_q_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y66"
    )
    port map (
      I0 => U1_q_8_CYSELG_14346,
      I1 => U1_q_8_CYSELF_14361,
      O => U1_q_8_CYAND_14359
    );
  U1_q_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y66"
    )
    port map (
      IA => U1_q_8_CYMUXG2_14357,
      IB => U1_q_8_FASTCARRY_14358,
      SEL => U1_q_8_CYAND_14359,
      O => U1_q_8_CYMUXFAST_14360
    );
  U1_q_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y66"
    )
    port map (
      IA => U1_q_8_LOGIC_ZERO_14355,
      IB => U1_q_8_CYMUXF2_14356,
      SEL => U1_q_8_CYSELG_14346,
      O => U1_q_8_CYMUXG2_14357
    );
  U1_q_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_G,
      O => U1_q_8_CYSELG_14346
    );
  U1_q_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U1_q_8_SRINV_14344
    );
  U1_q_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_8_CLKINV_14343
    );
  U1_q_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y67"
    )
    port map (
      O => U1_q_10_LOGIC_ZERO_14411
    );
  U1_q_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_XORF_14438,
      O => U1_q_10_DXMUX_14440
    );
  U1_q_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y67"
    )
    port map (
      I0 => U1_q_10_CYINIT_14437,
      I1 => U1_q_10_F,
      O => U1_q_10_XORF_14438
    );
  U1_q_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y67"
    )
    port map (
      IA => U1_q_10_LOGIC_ZERO_14411,
      IB => U1_q_10_CYINIT_14437,
      SEL => U1_q_10_CYSELF_14417,
      O => U1_Mcount_q_cy_10_Q
    );
  U1_q_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y67"
    )
    port map (
      IA => U1_q_10_LOGIC_ZERO_14411,
      IB => U1_q_10_LOGIC_ZERO_14411,
      SEL => U1_q_10_CYSELF_14417,
      O => U1_q_10_CYMUXF2_14412
    );
  U1_q_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_9_Q,
      O => U1_q_10_CYINIT_14437
    );
  U1_q_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_F,
      O => U1_q_10_CYSELF_14417
    );
  U1_q_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_XORG_14419,
      O => U1_q_10_DYMUX_14421
    );
  U1_q_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y67"
    )
    port map (
      I0 => U1_Mcount_q_cy_10_Q,
      I1 => U1_q_10_G,
      O => U1_q_10_XORG_14419
    );
  U1_q_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_CYMUXFAST_14416,
      O => U1_Mcount_q_cy_11_Q
    );
  U1_q_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_9_Q,
      O => U1_q_10_FASTCARRY_14414
    );
  U1_q_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y67"
    )
    port map (
      I0 => U1_q_10_CYSELG_14402,
      I1 => U1_q_10_CYSELF_14417,
      O => U1_q_10_CYAND_14415
    );
  U1_q_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y67"
    )
    port map (
      IA => U1_q_10_CYMUXG2_14413,
      IB => U1_q_10_FASTCARRY_14414,
      SEL => U1_q_10_CYAND_14415,
      O => U1_q_10_CYMUXFAST_14416
    );
  U1_q_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y67"
    )
    port map (
      IA => U1_q_10_LOGIC_ZERO_14411,
      IB => U1_q_10_CYMUXF2_14412,
      SEL => U1_q_10_CYSELG_14402,
      O => U1_q_10_CYMUXG2_14413
    );
  U1_q_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_G,
      O => U1_q_10_CYSELG_14402
    );
  U1_q_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U1_q_10_SRINV_14400
    );
  U1_q_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_10_CLKINV_14399
    );
  U1_q_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y68"
    )
    port map (
      O => U1_q_12_LOGIC_ZERO_14467
    );
  U1_q_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_XORF_14494,
      O => U1_q_12_DXMUX_14496
    );
  U1_q_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y68"
    )
    port map (
      I0 => U1_q_12_CYINIT_14493,
      I1 => U1_q_12_F,
      O => U1_q_12_XORF_14494
    );
  U1_q_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y68"
    )
    port map (
      IA => U1_q_12_LOGIC_ZERO_14467,
      IB => U1_q_12_CYINIT_14493,
      SEL => U1_q_12_CYSELF_14473,
      O => U1_Mcount_q_cy_12_Q
    );
  U1_q_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y68"
    )
    port map (
      IA => U1_q_12_LOGIC_ZERO_14467,
      IB => U1_q_12_LOGIC_ZERO_14467,
      SEL => U1_q_12_CYSELF_14473,
      O => U1_q_12_CYMUXF2_14468
    );
  U1_q_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_11_Q,
      O => U1_q_12_CYINIT_14493
    );
  U1_q_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_F,
      O => U1_q_12_CYSELF_14473
    );
  U1_q_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_XORG_14475,
      O => U1_q_12_DYMUX_14477
    );
  U1_q_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y68"
    )
    port map (
      I0 => U1_Mcount_q_cy_12_Q,
      I1 => U1_q_12_G,
      O => U1_q_12_XORG_14475
    );
  U1_q_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_CYMUXFAST_14472,
      O => U1_Mcount_q_cy_13_Q
    );
  U1_q_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_11_Q,
      O => U1_q_12_FASTCARRY_14470
    );
  U1_q_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y68"
    )
    port map (
      I0 => U1_q_12_CYSELG_14458,
      I1 => U1_q_12_CYSELF_14473,
      O => U1_q_12_CYAND_14471
    );
  U1_q_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y68"
    )
    port map (
      IA => U1_q_12_CYMUXG2_14469,
      IB => U1_q_12_FASTCARRY_14470,
      SEL => U1_q_12_CYAND_14471,
      O => U1_q_12_CYMUXFAST_14472
    );
  U1_q_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y68"
    )
    port map (
      IA => U1_q_12_LOGIC_ZERO_14467,
      IB => U1_q_12_CYMUXF2_14468,
      SEL => U1_q_12_CYSELG_14458,
      O => U1_q_12_CYMUXG2_14469
    );
  U1_q_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_G,
      O => U1_q_12_CYSELG_14458
    );
  U1_q_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U1_q_12_SRINV_14456
    );
  U1_q_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_12_CLKINV_14455
    );
  U1_q_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y69"
    )
    port map (
      O => U1_q_14_LOGIC_ZERO_14523
    );
  U1_q_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_XORF_14550,
      O => U1_q_14_DXMUX_14552
    );
  U1_q_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y69"
    )
    port map (
      I0 => U1_q_14_CYINIT_14549,
      I1 => U1_q_14_F,
      O => U1_q_14_XORF_14550
    );
  U1_q_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y69"
    )
    port map (
      IA => U1_q_14_LOGIC_ZERO_14523,
      IB => U1_q_14_CYINIT_14549,
      SEL => U1_q_14_CYSELF_14529,
      O => U1_Mcount_q_cy_14_Q
    );
  U1_q_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y69"
    )
    port map (
      IA => U1_q_14_LOGIC_ZERO_14523,
      IB => U1_q_14_LOGIC_ZERO_14523,
      SEL => U1_q_14_CYSELF_14529,
      O => U1_q_14_CYMUXF2_14524
    );
  U1_q_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_13_Q,
      O => U1_q_14_CYINIT_14549
    );
  U1_q_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_F,
      O => U1_q_14_CYSELF_14529
    );
  U1_q_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_XORG_14531,
      O => U1_q_14_DYMUX_14533
    );
  U1_q_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y69"
    )
    port map (
      I0 => U1_Mcount_q_cy_14_Q,
      I1 => U1_q_14_G,
      O => U1_q_14_XORG_14531
    );
  U1_q_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_CYMUXFAST_14528,
      O => U1_Mcount_q_cy_15_Q
    );
  U1_q_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_13_Q,
      O => U1_q_14_FASTCARRY_14526
    );
  U1_q_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y69"
    )
    port map (
      I0 => U1_q_14_CYSELG_14514,
      I1 => U1_q_14_CYSELF_14529,
      O => U1_q_14_CYAND_14527
    );
  U1_q_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y69"
    )
    port map (
      IA => U1_q_14_CYMUXG2_14525,
      IB => U1_q_14_FASTCARRY_14526,
      SEL => U1_q_14_CYAND_14527,
      O => U1_q_14_CYMUXFAST_14528
    );
  U1_q_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y69"
    )
    port map (
      IA => U1_q_14_LOGIC_ZERO_14523,
      IB => U1_q_14_CYMUXF2_14524,
      SEL => U1_q_14_CYSELG_14514,
      O => U1_q_14_CYMUXG2_14525
    );
  U1_q_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_G,
      O => U1_q_14_CYSELG_14514
    );
  U1_q_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U1_q_14_SRINV_14512
    );
  U1_q_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_14_CLKINV_14511
    );
  U1_q_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y70"
    )
    port map (
      O => U1_q_16_LOGIC_ZERO_14579
    );
  U1_q_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_16_XORF_14606,
      O => U1_q_16_DXMUX_14608
    );
  U1_q_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y70"
    )
    port map (
      I0 => U1_q_16_CYINIT_14605,
      I1 => U1_q_16_F,
      O => U1_q_16_XORF_14606
    );
  U1_q_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y70"
    )
    port map (
      IA => U1_q_16_LOGIC_ZERO_14579,
      IB => U1_q_16_CYINIT_14605,
      SEL => U1_q_16_CYSELF_14585,
      O => U1_Mcount_q_cy_16_Q
    );
  U1_q_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y70"
    )
    port map (
      IA => U1_q_16_LOGIC_ZERO_14579,
      IB => U1_q_16_LOGIC_ZERO_14579,
      SEL => U1_q_16_CYSELF_14585,
      O => U1_q_16_CYMUXF2_14580
    );
  U1_q_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_15_Q,
      O => U1_q_16_CYINIT_14605
    );
  U1_q_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_16_F,
      O => U1_q_16_CYSELF_14585
    );
  U1_q_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_16_XORG_14587,
      O => U1_q_16_DYMUX_14589
    );
  U1_q_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y70"
    )
    port map (
      I0 => U1_Mcount_q_cy_16_Q,
      I1 => U1_q_16_G,
      O => U1_q_16_XORG_14587
    );
  U1_q_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_16_CYMUXFAST_14584,
      O => U1_Mcount_q_cy_17_Q
    );
  U1_q_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_15_Q,
      O => U1_q_16_FASTCARRY_14582
    );
  U1_q_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y70"
    )
    port map (
      I0 => U1_q_16_CYSELG_14570,
      I1 => U1_q_16_CYSELF_14585,
      O => U1_q_16_CYAND_14583
    );
  U1_q_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y70"
    )
    port map (
      IA => U1_q_16_CYMUXG2_14581,
      IB => U1_q_16_FASTCARRY_14582,
      SEL => U1_q_16_CYAND_14583,
      O => U1_q_16_CYMUXFAST_14584
    );
  U1_q_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y70"
    )
    port map (
      IA => U1_q_16_LOGIC_ZERO_14579,
      IB => U1_q_16_CYMUXF2_14580,
      SEL => U1_q_16_CYSELG_14570,
      O => U1_q_16_CYMUXG2_14581
    );
  U1_q_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_16_G,
      O => U1_q_16_CYSELG_14570
    );
  U1_q_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U1_q_16_SRINV_14568
    );
  U1_q_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_16_CLKINV_14567
    );
  U1_q_18_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y71"
    )
    port map (
      O => U1_q_18_LOGIC_ZERO_14635
    );
  U1_q_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_18_XORF_14662,
      O => U1_q_18_DXMUX_14664
    );
  U1_q_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y71"
    )
    port map (
      I0 => U1_q_18_CYINIT_14661,
      I1 => U1_q_18_F,
      O => U1_q_18_XORF_14662
    );
  U1_q_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y71"
    )
    port map (
      IA => U1_q_18_LOGIC_ZERO_14635,
      IB => U1_q_18_CYINIT_14661,
      SEL => U1_q_18_CYSELF_14641,
      O => U1_Mcount_q_cy_18_Q
    );
  U1_q_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y71"
    )
    port map (
      IA => U1_q_18_LOGIC_ZERO_14635,
      IB => U1_q_18_LOGIC_ZERO_14635,
      SEL => U1_q_18_CYSELF_14641,
      O => U1_q_18_CYMUXF2_14636
    );
  U1_q_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_17_Q,
      O => U1_q_18_CYINIT_14661
    );
  U1_q_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_18_F,
      O => U1_q_18_CYSELF_14641
    );
  U1_q_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_18_XORG_14643,
      O => U1_q_18_DYMUX_14645
    );
  U1_q_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y71"
    )
    port map (
      I0 => U1_Mcount_q_cy_18_Q,
      I1 => U1_q_18_G,
      O => U1_q_18_XORG_14643
    );
  U1_q_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_18_CYMUXFAST_14640,
      O => U1_Mcount_q_cy_19_Q
    );
  U1_q_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_17_Q,
      O => U1_q_18_FASTCARRY_14638
    );
  U1_q_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y71"
    )
    port map (
      I0 => U1_q_18_CYSELG_14626,
      I1 => U1_q_18_CYSELF_14641,
      O => U1_q_18_CYAND_14639
    );
  U1_q_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y71"
    )
    port map (
      IA => U1_q_18_CYMUXG2_14637,
      IB => U1_q_18_FASTCARRY_14638,
      SEL => U1_q_18_CYAND_14639,
      O => U1_q_18_CYMUXFAST_14640
    );
  U1_q_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y71"
    )
    port map (
      IA => U1_q_18_LOGIC_ZERO_14635,
      IB => U1_q_18_CYMUXF2_14636,
      SEL => U1_q_18_CYSELG_14626,
      O => U1_q_18_CYMUXG2_14637
    );
  U1_q_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_18_G,
      O => U1_q_18_CYSELG_14626
    );
  U1_q_18_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U1_q_18_SRINV_14624
    );
  U1_q_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_18_CLKINV_14623
    );
  U1_q_20_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y72"
    )
    port map (
      O => U1_q_20_LOGIC_ZERO_14691
    );
  U1_q_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_20_XORF_14718,
      O => U1_q_20_DXMUX_14720
    );
  U1_q_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y72"
    )
    port map (
      I0 => U1_q_20_CYINIT_14717,
      I1 => U1_q_20_F,
      O => U1_q_20_XORF_14718
    );
  U1_q_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y72"
    )
    port map (
      IA => U1_q_20_LOGIC_ZERO_14691,
      IB => U1_q_20_CYINIT_14717,
      SEL => U1_q_20_CYSELF_14697,
      O => U1_Mcount_q_cy_20_Q
    );
  U1_q_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y72"
    )
    port map (
      IA => U1_q_20_LOGIC_ZERO_14691,
      IB => U1_q_20_LOGIC_ZERO_14691,
      SEL => U1_q_20_CYSELF_14697,
      O => U1_q_20_CYMUXF2_14692
    );
  U1_q_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_19_Q,
      O => U1_q_20_CYINIT_14717
    );
  U1_q_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_20_F,
      O => U1_q_20_CYSELF_14697
    );
  U1_q_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_20_XORG_14699,
      O => U1_q_20_DYMUX_14701
    );
  U1_q_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y72"
    )
    port map (
      I0 => U1_Mcount_q_cy_20_Q,
      I1 => U1_q_20_G,
      O => U1_q_20_XORG_14699
    );
  U1_q_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_19_Q,
      O => U1_q_20_FASTCARRY_14694
    );
  U1_q_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y72"
    )
    port map (
      I0 => U1_q_20_CYSELG_14682,
      I1 => U1_q_20_CYSELF_14697,
      O => U1_q_20_CYAND_14695
    );
  U1_q_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y72"
    )
    port map (
      IA => U1_q_20_CYMUXG2_14693,
      IB => U1_q_20_FASTCARRY_14694,
      SEL => U1_q_20_CYAND_14695,
      O => U1_q_20_CYMUXFAST_14696
    );
  U1_q_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y72"
    )
    port map (
      IA => U1_q_20_LOGIC_ZERO_14691,
      IB => U1_q_20_CYMUXF2_14692,
      SEL => U1_q_20_CYSELG_14682,
      O => U1_q_20_CYMUXG2_14693
    );
  U1_q_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_20_G,
      O => U1_q_20_CYSELG_14682
    );
  U1_q_20_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U1_q_20_SRINV_14680
    );
  U1_q_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_20_CLKINV_14679
    );
  U1_q_22_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y73"
    )
    port map (
      O => U1_q_22_LOGIC_ZERO_14766
    );
  U1_q_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_22_XORF_14767,
      O => U1_q_22_DXMUX_14769
    );
  U1_q_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y73"
    )
    port map (
      I0 => U1_q_22_CYINIT_14765,
      I1 => U1_q_22_F,
      O => U1_q_22_XORF_14767
    );
  U1_q_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y73"
    )
    port map (
      IA => U1_q_22_LOGIC_ZERO_14766,
      IB => U1_q_22_CYINIT_14765,
      SEL => U1_q_22_CYSELF_14756,
      O => U1_Mcount_q_cy_22_Q
    );
  U1_q_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_20_CYMUXFAST_14696,
      O => U1_q_22_CYINIT_14765
    );
  U1_q_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_22_F,
      O => U1_q_22_CYSELF_14756
    );
  U1_q_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_22_XORG_14746,
      O => U1_q_22_DYMUX_14748
    );
  U1_q_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y73"
    )
    port map (
      I0 => U1_Mcount_q_cy_22_Q,
      I1 => U1_q_23_rt_14743,
      O => U1_q_22_XORG_14746
    );
  U1_q_22_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U1_q_22_SRINV_14735
    );
  U1_q_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_22_CLKINV_14734
    );
  b_Madd_add0004_add0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      IA => b_Madd_add0004_add0000_cy_1_CY0F_14804,
      IB => b_Madd_add0004_add0000_cy_1_CYINIT_14805,
      SEL => b_Madd_add0004_add0000_cy_1_CYSELF_14796,
      O => b_Madd_add0004_add0000_cy_0_Q
    );
  b_Madd_add0004_add0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_1_BXINV_14794,
      O => b_Madd_add0004_add0000_cy_1_CYINIT_14805
    );
  b_Madd_add0004_add0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(0),
      O => b_Madd_add0004_add0000_cy_1_CY0F_14804
    );
  b_Madd_add0004_add0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(0),
      O => b_Madd_add0004_add0000_cy_1_CYSELF_14796
    );
  b_Madd_add0004_add0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_Madd_add0004_add0000_cy_1_BXINV_14794
    );
  b_Madd_add0004_add0000_cy_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_1_CYMUXG_14793,
      O => b_Madd_add0004_add0000_cy_1_Q
    );
  b_Madd_add0004_add0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X41Y42"
    )
    port map (
      IA => b_Madd_add0004_add0000_cy_1_CY0G_14791,
      IB => b_Madd_add0004_add0000_cy_0_Q,
      SEL => b_Madd_add0004_add0000_cy_1_CYSELG_14783,
      O => b_Madd_add0004_add0000_cy_1_CYMUXG_14793
    );
  b_Madd_add0004_add0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(1),
      O => b_Madd_add0004_add0000_cy_1_CY0G_14791
    );
  b_Madd_add0004_add0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(1),
      O => b_Madd_add0004_add0000_cy_1_CYSELG_14783
    );
  b_add0004_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_2_XORF_14843,
      O => b_add0004_add0000(2)
    );
  b_add0004_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      I0 => b_add0004_add0000_2_CYINIT_14842,
      I1 => b_Madd_add0004_add0000_lut(2),
      O => b_add0004_add0000_2_XORF_14843
    );
  b_add0004_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      IA => b_add0004_add0000_2_CY0F_14841,
      IB => b_add0004_add0000_2_CYINIT_14842,
      SEL => b_add0004_add0000_2_CYSELF_14829,
      O => b_Madd_add0004_add0000_cy_2_Q
    );
  b_add0004_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      IA => b_add0004_add0000_2_CY0F_14841,
      IB => b_add0004_add0000_2_CY0F_14841,
      SEL => b_add0004_add0000_2_CYSELF_14829,
      O => b_add0004_add0000_2_CYMUXF2_14824
    );
  b_add0004_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_1_Q,
      O => b_add0004_add0000_2_CYINIT_14842
    );
  b_add0004_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(2),
      O => b_add0004_add0000_2_CY0F_14841
    );
  b_add0004_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(2),
      O => b_add0004_add0000_2_CYSELF_14829
    );
  b_add0004_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_2_XORG_14831,
      O => b_add0004_add0000(3)
    );
  b_add0004_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      I0 => b_Madd_add0004_add0000_cy_2_Q,
      I1 => b_Madd_add0004_add0000_lut(3),
      O => b_add0004_add0000_2_XORG_14831
    );
  b_add0004_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_2_CYMUXFAST_14828,
      O => b_Madd_add0004_add0000_cy_3_Q
    );
  b_add0004_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_1_Q,
      O => b_add0004_add0000_2_FASTCARRY_14826
    );
  b_add0004_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      I0 => b_add0004_add0000_2_CYSELG_14815,
      I1 => b_add0004_add0000_2_CYSELF_14829,
      O => b_add0004_add0000_2_CYAND_14827
    );
  b_add0004_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      IA => b_add0004_add0000_2_CYMUXG2_14825,
      IB => b_add0004_add0000_2_FASTCARRY_14826,
      SEL => b_add0004_add0000_2_CYAND_14827,
      O => b_add0004_add0000_2_CYMUXFAST_14828
    );
  b_add0004_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y43"
    )
    port map (
      IA => b_add0004_add0000_2_CY0G_14823,
      IB => b_add0004_add0000_2_CYMUXF2_14824,
      SEL => b_add0004_add0000_2_CYSELG_14815,
      O => b_add0004_add0000_2_CYMUXG2_14825
    );
  b_add0004_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(3),
      O => b_add0004_add0000_2_CY0G_14823
    );
  b_add0004_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(3),
      O => b_add0004_add0000_2_CYSELG_14815
    );
  b_add0004_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_4_XORF_14882,
      O => b_add0004_add0000(4)
    );
  b_add0004_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      I0 => b_add0004_add0000_4_CYINIT_14881,
      I1 => b_Madd_add0004_add0000_lut(4),
      O => b_add0004_add0000_4_XORF_14882
    );
  b_add0004_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      IA => b_add0004_add0000_4_CY0F_14880,
      IB => b_add0004_add0000_4_CYINIT_14881,
      SEL => b_add0004_add0000_4_CYSELF_14868,
      O => b_Madd_add0004_add0000_cy_4_Q
    );
  b_add0004_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      IA => b_add0004_add0000_4_CY0F_14880,
      IB => b_add0004_add0000_4_CY0F_14880,
      SEL => b_add0004_add0000_4_CYSELF_14868,
      O => b_add0004_add0000_4_CYMUXF2_14863
    );
  b_add0004_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_3_Q,
      O => b_add0004_add0000_4_CYINIT_14881
    );
  b_add0004_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(4),
      O => b_add0004_add0000_4_CY0F_14880
    );
  b_add0004_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(4),
      O => b_add0004_add0000_4_CYSELF_14868
    );
  b_add0004_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_4_XORG_14870,
      O => b_add0004_add0000(5)
    );
  b_add0004_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      I0 => b_Madd_add0004_add0000_cy_4_Q,
      I1 => b_Madd_add0004_add0000_lut(5),
      O => b_add0004_add0000_4_XORG_14870
    );
  b_add0004_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_4_CYMUXFAST_14867,
      O => b_Madd_add0004_add0000_cy_5_Q
    );
  b_add0004_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_3_Q,
      O => b_add0004_add0000_4_FASTCARRY_14865
    );
  b_add0004_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      I0 => b_add0004_add0000_4_CYSELG_14854,
      I1 => b_add0004_add0000_4_CYSELF_14868,
      O => b_add0004_add0000_4_CYAND_14866
    );
  b_add0004_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      IA => b_add0004_add0000_4_CYMUXG2_14864,
      IB => b_add0004_add0000_4_FASTCARRY_14865,
      SEL => b_add0004_add0000_4_CYAND_14866,
      O => b_add0004_add0000_4_CYMUXFAST_14867
    );
  b_add0004_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y44"
    )
    port map (
      IA => b_add0004_add0000_4_CY0G_14862,
      IB => b_add0004_add0000_4_CYMUXF2_14863,
      SEL => b_add0004_add0000_4_CYSELG_14854,
      O => b_add0004_add0000_4_CYMUXG2_14864
    );
  b_add0004_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(5),
      O => b_add0004_add0000_4_CY0G_14862
    );
  b_add0004_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(5),
      O => b_add0004_add0000_4_CYSELG_14854
    );
  b_add0004_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_6_XORF_14921,
      O => b_add0004_add0000(6)
    );
  b_add0004_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y45"
    )
    port map (
      I0 => b_add0004_add0000_6_CYINIT_14920,
      I1 => b_Madd_add0004_add0000_lut(6),
      O => b_add0004_add0000_6_XORF_14921
    );
  b_add0004_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y45"
    )
    port map (
      IA => b_add0004_add0000_6_CY0F_14919,
      IB => b_add0004_add0000_6_CYINIT_14920,
      SEL => b_add0004_add0000_6_CYSELF_14907,
      O => b_Madd_add0004_add0000_cy_6_Q
    );
  b_add0004_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y45"
    )
    port map (
      IA => b_add0004_add0000_6_CY0F_14919,
      IB => b_add0004_add0000_6_CY0F_14919,
      SEL => b_add0004_add0000_6_CYSELF_14907,
      O => b_add0004_add0000_6_CYMUXF2_14902
    );
  b_add0004_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_5_Q,
      O => b_add0004_add0000_6_CYINIT_14920
    );
  b_add0004_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(6),
      O => b_add0004_add0000_6_CY0F_14919
    );
  b_add0004_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(6),
      O => b_add0004_add0000_6_CYSELF_14907
    );
  b_add0004_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_6_XORG_14909,
      O => b_add0004_add0000(7)
    );
  b_add0004_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y45"
    )
    port map (
      I0 => b_Madd_add0004_add0000_cy_6_Q,
      I1 => b_Madd_add0004_add0000_lut(7),
      O => b_add0004_add0000_6_XORG_14909
    );
  b_add0004_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_5_Q,
      O => b_add0004_add0000_6_FASTCARRY_14904
    );
  b_add0004_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y45"
    )
    port map (
      I0 => b_add0004_add0000_6_CYSELG_14893,
      I1 => b_add0004_add0000_6_CYSELF_14907,
      O => b_add0004_add0000_6_CYAND_14905
    );
  b_add0004_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y45"
    )
    port map (
      IA => b_add0004_add0000_6_CYMUXG2_14903,
      IB => b_add0004_add0000_6_FASTCARRY_14904,
      SEL => b_add0004_add0000_6_CYAND_14905,
      O => b_add0004_add0000_6_CYMUXFAST_14906
    );
  b_add0004_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y45"
    )
    port map (
      IA => b_add0004_add0000_6_CY0G_14901,
      IB => b_add0004_add0000_6_CYMUXF2_14902,
      SEL => b_add0004_add0000_6_CYSELG_14893,
      O => b_add0004_add0000_6_CYMUXG2_14903
    );
  b_add0004_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(7),
      O => b_add0004_add0000_6_CY0G_14901
    );
  b_add0004_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(7),
      O => b_add0004_add0000_6_CYSELG_14893
    );
  b_add0004_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_8_XORF_14952,
      O => b_add0004_add0000(8)
    );
  b_add0004_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y46"
    )
    port map (
      I0 => b_add0004_add0000_8_CYINIT_14951,
      I1 => b_Madd_add0004_add0000_lut(8),
      O => b_add0004_add0000_8_XORF_14952
    );
  b_add0004_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y46"
    )
    port map (
      IA => b_add0004_add0000_8_CY0F_14950,
      IB => b_add0004_add0000_8_CYINIT_14951,
      SEL => b_add0004_add0000_8_CYSELF_14942,
      O => b_Madd_add0004_add0000_cy_8_Q
    );
  b_add0004_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_6_CYMUXFAST_14906,
      O => b_add0004_add0000_8_CYINIT_14951
    );
  b_add0004_add0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(8),
      O => b_add0004_add0000_8_CY0F_14950
    );
  b_add0004_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(8),
      O => b_add0004_add0000_8_CYSELF_14942
    );
  b_add0004_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_8_XORG_14939,
      O => b_add0004_add0000(9)
    );
  b_add0004_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y46"
    )
    port map (
      I0 => b_Madd_add0004_add0000_cy_8_Q,
      I1 => b_Maccum_cmonav_lut(9),
      O => b_add0004_add0000_8_XORG_14939
    );
  b_rreyv_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_0_XORF_15002,
      O => b_rreyv_0_DXMUX_15004
    );
  b_rreyv_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y70"
    )
    port map (
      I0 => b_rreyv_0_CYINIT_15001,
      I1 => b_Maccum_rreyv_lut(0),
      O => b_rreyv_0_XORF_15002
    );
  b_rreyv_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y70"
    )
    port map (
      IA => b_rreyv_0_CY0F_15000,
      IB => b_rreyv_0_CYINIT_15001,
      SEL => b_rreyv_0_CYSELF_14992,
      O => b_Maccum_rreyv_cy_0_Q
    );
  b_rreyv_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_0_BXINV_14990,
      O => b_rreyv_0_CYINIT_15001
    );
  b_rreyv_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(0),
      O => b_rreyv_0_CY0F_15000
    );
  b_rreyv_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(0),
      O => b_rreyv_0_CYSELF_14992
    );
  b_rreyv_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_rreyv_0_BXINV_14990
    );
  b_rreyv_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_0_XORG_14980,
      O => b_rreyv_0_DYMUX_14982
    );
  b_rreyv_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y70"
    )
    port map (
      I0 => b_Maccum_rreyv_cy_0_Q,
      I1 => b_Maccum_rreyv_lut(1),
      O => b_rreyv_0_XORG_14980
    );
  b_rreyv_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_0_CYMUXG_14979,
      O => b_Maccum_rreyv_cy_1_Q
    );
  b_rreyv_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y70"
    )
    port map (
      IA => b_rreyv_0_CY0G_14977,
      IB => b_Maccum_rreyv_cy_0_Q,
      SEL => b_rreyv_0_CYSELG_14969,
      O => b_rreyv_0_CYMUXG_14979
    );
  b_rreyv_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(1),
      O => b_rreyv_0_CY0G_14977
    );
  b_rreyv_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(1),
      O => b_rreyv_0_CYSELG_14969
    );
  b_rreyv_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_rreyv_0_SRINV_14967
    );
  b_rreyv_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rreyv_0_CLKINV_14966
    );
  b_rreyv_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rreyv_0_CEINV_14965
    );
  b_rreyv_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_2_XORF_15062,
      O => b_rreyv_2_DXMUX_15064
    );
  b_rreyv_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y71"
    )
    port map (
      I0 => b_rreyv_2_CYINIT_15061,
      I1 => b_Maccum_rreyv_lut(2),
      O => b_rreyv_2_XORF_15062
    );
  b_rreyv_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y71"
    )
    port map (
      IA => b_rreyv_2_CY0F_15060,
      IB => b_rreyv_2_CYINIT_15061,
      SEL => b_rreyv_2_CYSELF_15041,
      O => b_Maccum_rreyv_cy_2_Q
    );
  b_rreyv_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y71"
    )
    port map (
      IA => b_rreyv_2_CY0F_15060,
      IB => b_rreyv_2_CY0F_15060,
      SEL => b_rreyv_2_CYSELF_15041,
      O => b_rreyv_2_CYMUXF2_15036
    );
  b_rreyv_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_cy_1_Q,
      O => b_rreyv_2_CYINIT_15061
    );
  b_rreyv_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(2),
      O => b_rreyv_2_CY0F_15060
    );
  b_rreyv_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(2),
      O => b_rreyv_2_CYSELF_15041
    );
  b_rreyv_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_2_XORG_15043,
      O => b_rreyv_2_DYMUX_15045
    );
  b_rreyv_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y71"
    )
    port map (
      I0 => b_Maccum_rreyv_cy_2_Q,
      I1 => b_Maccum_rreyv_lut(3),
      O => b_rreyv_2_XORG_15043
    );
  b_rreyv_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_2_CYMUXFAST_15040,
      O => b_Maccum_rreyv_cy_3_Q
    );
  b_rreyv_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_cy_1_Q,
      O => b_rreyv_2_FASTCARRY_15038
    );
  b_rreyv_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y71"
    )
    port map (
      I0 => b_rreyv_2_CYSELG_15027,
      I1 => b_rreyv_2_CYSELF_15041,
      O => b_rreyv_2_CYAND_15039
    );
  b_rreyv_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y71"
    )
    port map (
      IA => b_rreyv_2_CYMUXG2_15037,
      IB => b_rreyv_2_FASTCARRY_15038,
      SEL => b_rreyv_2_CYAND_15039,
      O => b_rreyv_2_CYMUXFAST_15040
    );
  b_rreyv_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y71"
    )
    port map (
      IA => b_rreyv_2_CY0G_15035,
      IB => b_rreyv_2_CYMUXF2_15036,
      SEL => b_rreyv_2_CYSELG_15027,
      O => b_rreyv_2_CYMUXG2_15037
    );
  b_rreyv_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(3),
      O => b_rreyv_2_CY0G_15035
    );
  b_rreyv_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(3),
      O => b_rreyv_2_CYSELG_15027
    );
  b_rreyv_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_rreyv_2_SRINV_15025
    );
  b_rreyv_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rreyv_2_CLKINV_15024
    );
  b_rreyv_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rreyv_2_CEINV_15023
    );
  b_rreyv_4_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X23Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_4_SRINV_15084,
      O => b_rreyv_4_FFY_RST
    );
  b_rreyv_5 : X_FF
    generic map(
      LOC => "SLICE_X23Y72",
      INIT => '0'
    )
    port map (
      I => b_rreyv_4_DYMUX_15104,
      CE => b_rreyv_4_CEINV_15082,
      CLK => b_rreyv_4_CLKINV_15083,
      SET => GND,
      RST => b_rreyv_4_FFY_RST,
      O => b_rreyv(5)
    );
  b_Maccum_rreyv_lut_4_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X23Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rreyv(4),
      ADR2 => b_drvrey(4),
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(4)
    );
  b_rreyv_4_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X23Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_4_SRINV_15084,
      O => b_rreyv_4_FFX_RST
    );
  b_rreyv_4 : X_FF
    generic map(
      LOC => "SLICE_X23Y72",
      INIT => '0'
    )
    port map (
      I => b_rreyv_4_DXMUX_15124,
      CE => b_rreyv_4_CEINV_15082,
      CLK => b_rreyv_4_CLKINV_15083,
      SET => GND,
      RST => b_rreyv_4_FFX_RST,
      O => b_rreyv(4)
    );
  b_rreyv_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_4_XORF_15122,
      O => b_rreyv_4_DXMUX_15124
    );
  b_rreyv_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y72"
    )
    port map (
      I0 => b_rreyv_4_CYINIT_15121,
      I1 => b_Maccum_rreyv_lut(4),
      O => b_rreyv_4_XORF_15122
    );
  b_rreyv_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y72"
    )
    port map (
      IA => b_rreyv_4_CY0F_15120,
      IB => b_rreyv_4_CYINIT_15121,
      SEL => b_rreyv_4_CYSELF_15100,
      O => b_Maccum_rreyv_cy_4_Q
    );
  b_rreyv_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y72"
    )
    port map (
      IA => b_rreyv_4_CY0F_15120,
      IB => b_rreyv_4_CY0F_15120,
      SEL => b_rreyv_4_CYSELF_15100,
      O => b_rreyv_4_CYMUXF2_15095
    );
  b_rreyv_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_cy_3_Q,
      O => b_rreyv_4_CYINIT_15121
    );
  b_rreyv_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(4),
      O => b_rreyv_4_CY0F_15120
    );
  b_rreyv_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(4),
      O => b_rreyv_4_CYSELF_15100
    );
  b_rreyv_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_4_XORG_15102,
      O => b_rreyv_4_DYMUX_15104
    );
  b_rreyv_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y72"
    )
    port map (
      I0 => b_Maccum_rreyv_cy_4_Q,
      I1 => b_Maccum_rreyv_lut(5),
      O => b_rreyv_4_XORG_15102
    );
  b_rreyv_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_4_CYMUXFAST_15099,
      O => b_Maccum_rreyv_cy_5_Q
    );
  b_rreyv_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_cy_3_Q,
      O => b_rreyv_4_FASTCARRY_15097
    );
  b_rreyv_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y72"
    )
    port map (
      I0 => b_rreyv_4_CYSELG_15086,
      I1 => b_rreyv_4_CYSELF_15100,
      O => b_rreyv_4_CYAND_15098
    );
  b_rreyv_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y72"
    )
    port map (
      IA => b_rreyv_4_CYMUXG2_15096,
      IB => b_rreyv_4_FASTCARRY_15097,
      SEL => b_rreyv_4_CYAND_15098,
      O => b_rreyv_4_CYMUXFAST_15099
    );
  b_rreyv_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y72"
    )
    port map (
      IA => b_rreyv_4_CY0G_15094,
      IB => b_rreyv_4_CYMUXF2_15095,
      SEL => b_rreyv_4_CYSELG_15086,
      O => b_rreyv_4_CYMUXG2_15096
    );
  b_rreyv_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(5),
      O => b_rreyv_4_CY0G_15094
    );
  b_rreyv_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(5),
      O => b_rreyv_4_CYSELG_15086
    );
  b_rreyv_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_rreyv_4_SRINV_15084
    );
  b_rreyv_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rreyv_4_CLKINV_15083
    );
  b_rreyv_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rreyv_4_CEINV_15082
    );
  b_Maccum_rreyv_lut_5_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X23Y72"
    )
    port map (
      ADR0 => b_rreyv(5),
      ADR1 => VCC,
      ADR2 => b_drvrey(5),
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(5)
    );
  b_rreyv_7 : X_FF
    generic map(
      LOC => "SLICE_X23Y73",
      INIT => '1'
    )
    port map (
      I => b_rreyv_6_DYMUX_15165,
      CE => b_rreyv_6_CEINV_15143,
      CLK => b_rreyv_6_CLKINV_15144,
      SET => b_rreyv_6_SRINV_15145,
      RST => GND,
      O => b_rreyv(7)
    );
  b_Maccum_rreyv_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y73"
    )
    port map (
      ADR0 => b_drvrey(6),
      ADR1 => b_rreyv(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(6)
    );
  b_rreyv_6_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X23Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_6_SRINV_15145,
      O => b_rreyv_6_FFX_RST
    );
  b_rreyv_6 : X_FF
    generic map(
      LOC => "SLICE_X23Y73",
      INIT => '0'
    )
    port map (
      I => b_rreyv_6_DXMUX_15184,
      CE => b_rreyv_6_CEINV_15143,
      CLK => b_rreyv_6_CLKINV_15144,
      SET => GND,
      RST => b_rreyv_6_FFX_RST,
      O => b_rreyv(6)
    );
  b_rreyv_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_6_XORF_15182,
      O => b_rreyv_6_DXMUX_15184
    );
  b_rreyv_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y73"
    )
    port map (
      I0 => b_rreyv_6_CYINIT_15181,
      I1 => b_Maccum_rreyv_lut(6),
      O => b_rreyv_6_XORF_15182
    );
  b_rreyv_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y73"
    )
    port map (
      IA => b_rreyv_6_CY0F_15180,
      IB => b_rreyv_6_CYINIT_15181,
      SEL => b_rreyv_6_CYSELF_15161,
      O => b_Maccum_rreyv_cy_6_Q
    );
  b_rreyv_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y73"
    )
    port map (
      IA => b_rreyv_6_CY0F_15180,
      IB => b_rreyv_6_CY0F_15180,
      SEL => b_rreyv_6_CYSELF_15161,
      O => b_rreyv_6_CYMUXF2_15156
    );
  b_rreyv_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_cy_5_Q,
      O => b_rreyv_6_CYINIT_15181
    );
  b_rreyv_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(6),
      O => b_rreyv_6_CY0F_15180
    );
  b_rreyv_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(6),
      O => b_rreyv_6_CYSELF_15161
    );
  b_rreyv_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_6_XORG_15163,
      O => b_rreyv_6_DYMUX_15165
    );
  b_rreyv_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y73"
    )
    port map (
      I0 => b_Maccum_rreyv_cy_6_Q,
      I1 => b_Maccum_rreyv_lut(7),
      O => b_rreyv_6_XORG_15163
    );
  b_rreyv_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_cy_5_Q,
      O => b_rreyv_6_FASTCARRY_15158
    );
  b_rreyv_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y73"
    )
    port map (
      I0 => b_rreyv_6_CYSELG_15147,
      I1 => b_rreyv_6_CYSELF_15161,
      O => b_rreyv_6_CYAND_15159
    );
  b_rreyv_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y73"
    )
    port map (
      IA => b_rreyv_6_CYMUXG2_15157,
      IB => b_rreyv_6_FASTCARRY_15158,
      SEL => b_rreyv_6_CYAND_15159,
      O => b_rreyv_6_CYMUXFAST_15160
    );
  b_rreyv_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y73"
    )
    port map (
      IA => b_rreyv_6_CY0G_15155,
      IB => b_rreyv_6_CYMUXF2_15156,
      SEL => b_rreyv_6_CYSELG_15147,
      O => b_rreyv_6_CYMUXG2_15157
    );
  b_rreyv_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(7),
      O => b_rreyv_6_CY0G_15155
    );
  b_rreyv_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(7),
      O => b_rreyv_6_CYSELG_15147
    );
  b_rreyv_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_rreyv_6_SRINV_15145
    );
  b_rreyv_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rreyv_6_CLKINV_15144
    );
  b_rreyv_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rreyv_6_CEINV_15143
    );
  b_Maccum_rreyv_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y73"
    )
    port map (
      ADR0 => b_rreyv(7),
      ADR1 => b_drvrey(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(7)
    );
  b_rreyv_8_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X23Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_8_SRINV_15204,
      O => b_rreyv_8_FFY_RST
    );
  b_rreyv_9 : X_FF
    generic map(
      LOC => "SLICE_X23Y74",
      INIT => '0'
    )
    port map (
      I => b_rreyv_8_DYMUX_15216,
      CE => b_rreyv_8_CEINV_15202,
      CLK => b_rreyv_8_CLKINV_15203,
      SET => GND,
      RST => b_rreyv_8_FFY_RST,
      O => b_rreyv(9)
    );
  b_Maccum_rreyv_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y74"
    )
    port map (
      ADR0 => b_drvrey(8),
      ADR1 => b_rreyv(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(8)
    );
  b_rreyv_8_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X23Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_8_SRINV_15204,
      O => b_rreyv_8_FFX_RST
    );
  b_rreyv_8 : X_FF
    generic map(
      LOC => "SLICE_X23Y74",
      INIT => '0'
    )
    port map (
      I => b_rreyv_8_DXMUX_15237,
      CE => b_rreyv_8_CEINV_15202,
      CLK => b_rreyv_8_CLKINV_15203,
      SET => GND,
      RST => b_rreyv_8_FFX_RST,
      O => b_rreyv(8)
    );
  b_rreyv_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_8_XORF_15235,
      O => b_rreyv_8_DXMUX_15237
    );
  b_rreyv_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y74"
    )
    port map (
      I0 => b_rreyv_8_CYINIT_15234,
      I1 => b_Maccum_rreyv_lut(8),
      O => b_rreyv_8_XORF_15235
    );
  b_rreyv_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y74"
    )
    port map (
      IA => b_rreyv_8_CY0F_15233,
      IB => b_rreyv_8_CYINIT_15234,
      SEL => b_rreyv_8_CYSELF_15225,
      O => b_Maccum_rreyv_cy_8_Q
    );
  b_rreyv_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_6_CYMUXFAST_15160,
      O => b_rreyv_8_CYINIT_15234
    );
  b_rreyv_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(8),
      O => b_rreyv_8_CY0F_15233
    );
  b_rreyv_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(8),
      O => b_rreyv_8_CYSELF_15225
    );
  b_rreyv_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_8_XORG_15214,
      O => b_rreyv_8_DYMUX_15216
    );
  b_rreyv_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y74"
    )
    port map (
      I0 => b_Maccum_rreyv_cy_8_Q,
      I1 => b_Maccum_rreyv_lut_9_1_15211,
      O => b_rreyv_8_XORG_15214
    );
  b_rreyv_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_rreyv_8_SRINV_15204
    );
  b_rreyv_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rreyv_8_CLKINV_15203
    );
  b_rreyv_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rreyv_8_CEINV_15202
    );
  b_Maccum_rreyv_lut_9_1 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X23Y74"
    )
    port map (
      ADR0 => b_rreyv(9),
      ADR1 => VCC,
      ADR2 => b_drvrey(9),
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut_9_1_15211
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_2_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X23Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixSkye(0),
      ADR2 => vga_sprite_xpixSkye(2),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(2)
    );
  romSkye_addr14_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_2_XORF_15279,
      O => romSkye_addr14(2)
    );
  romSkye_addr14_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y22"
    )
    port map (
      I0 => romSkye_addr14_2_CYINIT_15278,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(2),
      O => romSkye_addr14_2_XORF_15279
    );
  romSkye_addr14_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y22"
    )
    port map (
      IA => romSkye_addr14_2_CY0F_15277,
      IB => romSkye_addr14_2_CYINIT_15278,
      SEL => romSkye_addr14_2_CYSELF_15269,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_2_Q
    );
  romSkye_addr14_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_2_BXINV_15267,
      O => romSkye_addr14_2_CYINIT_15278
    );
  romSkye_addr14_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(0),
      O => romSkye_addr14_2_CY0F_15277
    );
  romSkye_addr14_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(2),
      O => romSkye_addr14_2_CYSELF_15269
    );
  romSkye_addr14_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => romSkye_addr14_2_BXINV_15267
    );
  romSkye_addr14_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_2_XORG_15265,
      O => romSkye_addr14(3)
    );
  romSkye_addr14_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y22"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_2_Q,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(3),
      O => romSkye_addr14_2_XORG_15265
    );
  romSkye_addr14_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_2_CYMUXG_15264,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_3_Q
    );
  romSkye_addr14_2_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y22"
    )
    port map (
      IA => romSkye_addr14_2_CY0G_15262,
      IB => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_2_Q,
      SEL => romSkye_addr14_2_CYSELG_15254,
      O => romSkye_addr14_2_CYMUXG_15264
    );
  romSkye_addr14_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(1),
      O => romSkye_addr14_2_CY0G_15262
    );
  romSkye_addr14_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(3),
      O => romSkye_addr14_2_CYSELG_15254
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y22"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(1),
      ADR1 => vga_sprite_xpixSkye(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(3)
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X23Y23"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixSkye(4),
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(4)
    );
  romSkye_addr14_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_4_XORF_15318,
      O => romSkye_addr14(4)
    );
  romSkye_addr14_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y23"
    )
    port map (
      I0 => romSkye_addr14_4_CYINIT_15317,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(4),
      O => romSkye_addr14_4_XORF_15318
    );
  romSkye_addr14_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y23"
    )
    port map (
      IA => romSkye_addr14_4_CY0F_15316,
      IB => romSkye_addr14_4_CYINIT_15317,
      SEL => romSkye_addr14_4_CYSELF_15304,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_4_Q
    );
  romSkye_addr14_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y23"
    )
    port map (
      IA => romSkye_addr14_4_CY0F_15316,
      IB => romSkye_addr14_4_CY0F_15316,
      SEL => romSkye_addr14_4_CYSELF_15304,
      O => romSkye_addr14_4_CYMUXF2_15299
    );
  romSkye_addr14_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_3_Q,
      O => romSkye_addr14_4_CYINIT_15317
    );
  romSkye_addr14_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(2),
      O => romSkye_addr14_4_CY0F_15316
    );
  romSkye_addr14_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(4),
      O => romSkye_addr14_4_CYSELF_15304
    );
  romSkye_addr14_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_4_XORG_15306,
      O => romSkye_addr14(5)
    );
  romSkye_addr14_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y23"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_4_Q,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(5),
      O => romSkye_addr14_4_XORG_15306
    );
  romSkye_addr14_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_4_CYMUXFAST_15303,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_5_Q
    );
  romSkye_addr14_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_3_Q,
      O => romSkye_addr14_4_FASTCARRY_15301
    );
  romSkye_addr14_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y23"
    )
    port map (
      I0 => romSkye_addr14_4_CYSELG_15290,
      I1 => romSkye_addr14_4_CYSELF_15304,
      O => romSkye_addr14_4_CYAND_15302
    );
  romSkye_addr14_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y23"
    )
    port map (
      IA => romSkye_addr14_4_CYMUXG2_15300,
      IB => romSkye_addr14_4_FASTCARRY_15301,
      SEL => romSkye_addr14_4_CYAND_15302,
      O => romSkye_addr14_4_CYMUXFAST_15303
    );
  romSkye_addr14_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y23"
    )
    port map (
      IA => romSkye_addr14_4_CY0G_15298,
      IB => romSkye_addr14_4_CYMUXF2_15299,
      SEL => romSkye_addr14_4_CYSELG_15290,
      O => romSkye_addr14_4_CYMUXG2_15300
    );
  romSkye_addr14_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001(5),
      O => romSkye_addr14_4_CY0G_15298
    );
  romSkye_addr14_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(5),
      O => romSkye_addr14_4_CYSELG_15290
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X23Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr20_addsub0001(5),
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixSkye(5),
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X23Y24"
    )
    port map (
      ADR0 => vga_sprite_rom_addr20_addsub0001(6),
      ADR1 => VCC,
      ADR2 => vga_sprite_xpixSkye(6),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(6)
    );
  romSkye_addr14_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_6_XORF_15357,
      O => romSkye_addr14(6)
    );
  romSkye_addr14_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y24"
    )
    port map (
      I0 => romSkye_addr14_6_CYINIT_15356,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(6),
      O => romSkye_addr14_6_XORF_15357
    );
  romSkye_addr14_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y24"
    )
    port map (
      IA => romSkye_addr14_6_CY0F_15355,
      IB => romSkye_addr14_6_CYINIT_15356,
      SEL => romSkye_addr14_6_CYSELF_15343,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_6_Q
    );
  romSkye_addr14_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y24"
    )
    port map (
      IA => romSkye_addr14_6_CY0F_15355,
      IB => romSkye_addr14_6_CY0F_15355,
      SEL => romSkye_addr14_6_CYSELF_15343,
      O => romSkye_addr14_6_CYMUXF2_15338
    );
  romSkye_addr14_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_5_Q,
      O => romSkye_addr14_6_CYINIT_15356
    );
  romSkye_addr14_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001(6),
      O => romSkye_addr14_6_CY0F_15355
    );
  romSkye_addr14_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(6),
      O => romSkye_addr14_6_CYSELF_15343
    );
  romSkye_addr14_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_6_XORG_15345,
      O => romSkye_addr14(7)
    );
  romSkye_addr14_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y24"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_6_Q,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(7),
      O => romSkye_addr14_6_XORG_15345
    );
  romSkye_addr14_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_6_CYMUXFAST_15342,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_7_Q
    );
  romSkye_addr14_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_5_Q,
      O => romSkye_addr14_6_FASTCARRY_15340
    );
  romSkye_addr14_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y24"
    )
    port map (
      I0 => romSkye_addr14_6_CYSELG_15329,
      I1 => romSkye_addr14_6_CYSELF_15343,
      O => romSkye_addr14_6_CYAND_15341
    );
  romSkye_addr14_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y24"
    )
    port map (
      IA => romSkye_addr14_6_CYMUXG2_15339,
      IB => romSkye_addr14_6_FASTCARRY_15340,
      SEL => romSkye_addr14_6_CYAND_15341,
      O => romSkye_addr14_6_CYMUXFAST_15342
    );
  romSkye_addr14_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y24"
    )
    port map (
      IA => romSkye_addr14_6_CY0G_15337,
      IB => romSkye_addr14_6_CYMUXF2_15338,
      SEL => romSkye_addr14_6_CYSELG_15329,
      O => romSkye_addr14_6_CYMUXG2_15339
    );
  romSkye_addr14_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001(7),
      O => romSkye_addr14_6_CY0G_15337
    );
  romSkye_addr14_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(7),
      O => romSkye_addr14_6_CYSELG_15329
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y24"
    )
    port map (
      ADR0 => vga_sprite_xpixSkye(7),
      ADR1 => vga_sprite_rom_addr20_addsub0001(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(7)
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X23Y25"
    )
    port map (
      ADR0 => vga_sprite_rom_addr20_addsub0001(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixSkye(8),
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(8)
    );
  romSkye_addr14_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_8_XORF_15396,
      O => romSkye_addr14(8)
    );
  romSkye_addr14_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y25"
    )
    port map (
      I0 => romSkye_addr14_8_CYINIT_15395,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(8),
      O => romSkye_addr14_8_XORF_15396
    );
  romSkye_addr14_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y25"
    )
    port map (
      IA => romSkye_addr14_8_CY0F_15394,
      IB => romSkye_addr14_8_CYINIT_15395,
      SEL => romSkye_addr14_8_CYSELF_15382,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_8_Q
    );
  romSkye_addr14_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y25"
    )
    port map (
      IA => romSkye_addr14_8_CY0F_15394,
      IB => romSkye_addr14_8_CY0F_15394,
      SEL => romSkye_addr14_8_CYSELF_15382,
      O => romSkye_addr14_8_CYMUXF2_15377
    );
  romSkye_addr14_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_7_Q,
      O => romSkye_addr14_8_CYINIT_15395
    );
  romSkye_addr14_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001(8),
      O => romSkye_addr14_8_CY0F_15394
    );
  romSkye_addr14_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(8),
      O => romSkye_addr14_8_CYSELF_15382
    );
  romSkye_addr14_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_8_XORG_15384,
      O => romSkye_addr14(9)
    );
  romSkye_addr14_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y25"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_8_Q,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(9),
      O => romSkye_addr14_8_XORG_15384
    );
  romSkye_addr14_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_8_CYMUXFAST_15381,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_9_Q
    );
  romSkye_addr14_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_7_Q,
      O => romSkye_addr14_8_FASTCARRY_15379
    );
  romSkye_addr14_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y25"
    )
    port map (
      I0 => romSkye_addr14_8_CYSELG_15368,
      I1 => romSkye_addr14_8_CYSELF_15382,
      O => romSkye_addr14_8_CYAND_15380
    );
  romSkye_addr14_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y25"
    )
    port map (
      IA => romSkye_addr14_8_CYMUXG2_15378,
      IB => romSkye_addr14_8_FASTCARRY_15379,
      SEL => romSkye_addr14_8_CYAND_15380,
      O => romSkye_addr14_8_CYMUXFAST_15381
    );
  romSkye_addr14_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y25"
    )
    port map (
      IA => romSkye_addr14_8_CY0G_15376,
      IB => romSkye_addr14_8_CYMUXF2_15377,
      SEL => romSkye_addr14_8_CYSELG_15368,
      O => romSkye_addr14_8_CYMUXG2_15378
    );
  romSkye_addr14_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001(9),
      O => romSkye_addr14_8_CY0G_15376
    );
  romSkye_addr14_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(9),
      O => romSkye_addr14_8_CYSELG_15368
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X23Y25"
    )
    port map (
      ADR0 => vga_sprite_rom_addr20_addsub0001(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixSkye(9),
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(9)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0 : X_FF
    generic map(
      LOC => "SLICE_X23Y26",
      INIT => '0'
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_15427,
      CE => VCC,
      CLK => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_15406,
      SET => GND,
      RST => GND,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y26"
    )
    port map (
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_15417
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_15441,
      O => romSkye_addr14(10)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y26"
    )
    port map (
      I0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_15440,
      I1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_15441
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y26"
    )
    port map (
      IA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_15417,
      IB => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_15440,
      SEL => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_15423,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_10_Q
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y26"
    )
    port map (
      IA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_15417,
      IB => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_15417,
      SEL => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_15423,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_15418
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_9_Q,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_15440
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_15423
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_15426,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_15427
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_15426,
      O => romSkye_addr14(11)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_15425,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_15426
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y26"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_10_Q,
      I1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_15425
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_9_Q,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_15420
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y26"
    )
    port map (
      I0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_15408,
      I1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_15423,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_15421
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y26"
    )
    port map (
      IA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_15419,
      IB => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_15420,
      SEL => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_15421,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_15422
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y26"
    )
    port map (
      IA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_15417,
      IB => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_15418,
      SEL => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_15408,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_15419
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_15408
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_15406
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1 : X_FF
    generic map(
      LOC => "SLICE_X23Y27",
      INIT => '0'
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_15482,
      CE => VCC,
      CLK => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_15451,
      SET => GND,
      RST => GND,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y27"
    )
    port map (
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_15479
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_15481,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_15482
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_15481,
      O => romSkye_addr14(12)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_15480,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_15481
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y27"
    )
    port map (
      I0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_15478,
      I1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_15480
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y27"
    )
    port map (
      IA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_15479,
      IB => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_15478,
      SEL => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_15469,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_12_Q
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_15422,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_15478
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_15469
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_15463,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_15464
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_15463,
      O => romSkye_addr14(13)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_15462,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_15463
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y27"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_12_Q,
      I1 => vga_sprite_rom_addr20_addsub0001_13_rt_15459,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_15462
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_15451
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2 : X_FF
    generic map(
      LOC => "SLICE_X23Y27",
      INIT => '0'
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_15464,
      CE => VCC,
      CLK => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_15451,
      SET => GND,
      RST => GND,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2)
    );
  vga_sprite_rom_addr20_addsub0001_13_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X23Y27"
    )
    port map (
      ADR0 => vga_sprite_rom_addr20_addsub0001(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_rom_addr20_addsub0001_13_rt_15459
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y38"
    )
    port map (
      ADR0 => vga_sprite_xpixMona(2),
      ADR1 => vga_sprite_ypixMona(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(2)
    );
  romMona_addr14_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_2_XORF_15520,
      O => romMona_addr14(2)
    );
  romMona_addr14_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y38"
    )
    port map (
      I0 => romMona_addr14_2_CYINIT_15519,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(2),
      O => romMona_addr14_2_XORF_15520
    );
  romMona_addr14_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y38"
    )
    port map (
      IA => romMona_addr14_2_CY0F_15518,
      IB => romMona_addr14_2_CYINIT_15519,
      SEL => romMona_addr14_2_CYSELF_15510,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_2_Q
    );
  romMona_addr14_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_2_BXINV_15508,
      O => romMona_addr14_2_CYINIT_15519
    );
  romMona_addr14_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(0),
      O => romMona_addr14_2_CY0F_15518
    );
  romMona_addr14_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(2),
      O => romMona_addr14_2_CYSELF_15510
    );
  romMona_addr14_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => romMona_addr14_2_BXINV_15508
    );
  romMona_addr14_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_2_XORG_15506,
      O => romMona_addr14(3)
    );
  romMona_addr14_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y38"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_2_Q,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(3),
      O => romMona_addr14_2_XORG_15506
    );
  romMona_addr14_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_2_CYMUXG_15505,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_3_Q
    );
  romMona_addr14_2_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X25Y38"
    )
    port map (
      IA => romMona_addr14_2_CY0G_15503,
      IB => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_2_Q,
      SEL => romMona_addr14_2_CYSELG_15495,
      O => romMona_addr14_2_CYMUXG_15505
    );
  romMona_addr14_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(1),
      O => romMona_addr14_2_CY0G_15503
    );
  romMona_addr14_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(3),
      O => romMona_addr14_2_CYSELG_15495
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X25Y38"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(1),
      ADR1 => VCC,
      ADR2 => vga_sprite_xpixMona(3),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(3)
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y39"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(2),
      ADR1 => vga_sprite_xpixMona(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(4)
    );
  romMona_addr14_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_4_XORF_15559,
      O => romMona_addr14(4)
    );
  romMona_addr14_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y39"
    )
    port map (
      I0 => romMona_addr14_4_CYINIT_15558,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(4),
      O => romMona_addr14_4_XORF_15559
    );
  romMona_addr14_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y39"
    )
    port map (
      IA => romMona_addr14_4_CY0F_15557,
      IB => romMona_addr14_4_CYINIT_15558,
      SEL => romMona_addr14_4_CYSELF_15545,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_4_Q
    );
  romMona_addr14_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y39"
    )
    port map (
      IA => romMona_addr14_4_CY0F_15557,
      IB => romMona_addr14_4_CY0F_15557,
      SEL => romMona_addr14_4_CYSELF_15545,
      O => romMona_addr14_4_CYMUXF2_15540
    );
  romMona_addr14_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_3_Q,
      O => romMona_addr14_4_CYINIT_15558
    );
  romMona_addr14_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(2),
      O => romMona_addr14_4_CY0F_15557
    );
  romMona_addr14_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(4),
      O => romMona_addr14_4_CYSELF_15545
    );
  romMona_addr14_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_4_XORG_15547,
      O => romMona_addr14(5)
    );
  romMona_addr14_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y39"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_4_Q,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(5),
      O => romMona_addr14_4_XORG_15547
    );
  romMona_addr14_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_4_CYMUXFAST_15544,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_5_Q
    );
  romMona_addr14_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_3_Q,
      O => romMona_addr14_4_FASTCARRY_15542
    );
  romMona_addr14_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y39"
    )
    port map (
      I0 => romMona_addr14_4_CYSELG_15531,
      I1 => romMona_addr14_4_CYSELF_15545,
      O => romMona_addr14_4_CYAND_15543
    );
  romMona_addr14_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y39"
    )
    port map (
      IA => romMona_addr14_4_CYMUXG2_15541,
      IB => romMona_addr14_4_FASTCARRY_15542,
      SEL => romMona_addr14_4_CYAND_15543,
      O => romMona_addr14_4_CYMUXFAST_15544
    );
  romMona_addr14_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y39"
    )
    port map (
      IA => romMona_addr14_4_CY0G_15539,
      IB => romMona_addr14_4_CYMUXF2_15540,
      SEL => romMona_addr14_4_CYSELG_15531,
      O => romMona_addr14_4_CYMUXG2_15541
    );
  romMona_addr14_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001(5),
      O => romMona_addr14_4_CY0G_15539
    );
  romMona_addr14_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(5),
      O => romMona_addr14_4_CYSELG_15531
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X25Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr21_addsub0001(5),
      ADR2 => vga_sprite_xpixMona(5),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y40"
    )
    port map (
      ADR0 => vga_sprite_rom_addr21_addsub0001(6),
      ADR1 => vga_sprite_xpixMona(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(6)
    );
  romMona_addr14_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_6_XORF_15598,
      O => romMona_addr14(6)
    );
  romMona_addr14_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y40"
    )
    port map (
      I0 => romMona_addr14_6_CYINIT_15597,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(6),
      O => romMona_addr14_6_XORF_15598
    );
  romMona_addr14_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y40"
    )
    port map (
      IA => romMona_addr14_6_CY0F_15596,
      IB => romMona_addr14_6_CYINIT_15597,
      SEL => romMona_addr14_6_CYSELF_15584,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_6_Q
    );
  romMona_addr14_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y40"
    )
    port map (
      IA => romMona_addr14_6_CY0F_15596,
      IB => romMona_addr14_6_CY0F_15596,
      SEL => romMona_addr14_6_CYSELF_15584,
      O => romMona_addr14_6_CYMUXF2_15579
    );
  romMona_addr14_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_5_Q,
      O => romMona_addr14_6_CYINIT_15597
    );
  romMona_addr14_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001(6),
      O => romMona_addr14_6_CY0F_15596
    );
  romMona_addr14_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(6),
      O => romMona_addr14_6_CYSELF_15584
    );
  romMona_addr14_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_6_XORG_15586,
      O => romMona_addr14(7)
    );
  romMona_addr14_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y40"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_6_Q,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(7),
      O => romMona_addr14_6_XORG_15586
    );
  romMona_addr14_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_6_CYMUXFAST_15583,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_7_Q
    );
  romMona_addr14_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_5_Q,
      O => romMona_addr14_6_FASTCARRY_15581
    );
  romMona_addr14_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y40"
    )
    port map (
      I0 => romMona_addr14_6_CYSELG_15570,
      I1 => romMona_addr14_6_CYSELF_15584,
      O => romMona_addr14_6_CYAND_15582
    );
  romMona_addr14_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y40"
    )
    port map (
      IA => romMona_addr14_6_CYMUXG2_15580,
      IB => romMona_addr14_6_FASTCARRY_15581,
      SEL => romMona_addr14_6_CYAND_15582,
      O => romMona_addr14_6_CYMUXFAST_15583
    );
  romMona_addr14_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y40"
    )
    port map (
      IA => romMona_addr14_6_CY0G_15578,
      IB => romMona_addr14_6_CYMUXF2_15579,
      SEL => romMona_addr14_6_CYSELG_15570,
      O => romMona_addr14_6_CYMUXG2_15580
    );
  romMona_addr14_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001(7),
      O => romMona_addr14_6_CY0G_15578
    );
  romMona_addr14_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(7),
      O => romMona_addr14_6_CYSELG_15570
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X25Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr21_addsub0001(7),
      ADR2 => vga_sprite_xpixMona(7),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(7)
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X25Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr21_addsub0001(8),
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixMona(8),
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(8)
    );
  romMona_addr14_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_8_XORF_15637,
      O => romMona_addr14(8)
    );
  romMona_addr14_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      I0 => romMona_addr14_8_CYINIT_15636,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(8),
      O => romMona_addr14_8_XORF_15637
    );
  romMona_addr14_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      IA => romMona_addr14_8_CY0F_15635,
      IB => romMona_addr14_8_CYINIT_15636,
      SEL => romMona_addr14_8_CYSELF_15623,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_8_Q
    );
  romMona_addr14_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      IA => romMona_addr14_8_CY0F_15635,
      IB => romMona_addr14_8_CY0F_15635,
      SEL => romMona_addr14_8_CYSELF_15623,
      O => romMona_addr14_8_CYMUXF2_15618
    );
  romMona_addr14_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_7_Q,
      O => romMona_addr14_8_CYINIT_15636
    );
  romMona_addr14_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001(8),
      O => romMona_addr14_8_CY0F_15635
    );
  romMona_addr14_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(8),
      O => romMona_addr14_8_CYSELF_15623
    );
  romMona_addr14_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_8_XORG_15625,
      O => romMona_addr14(9)
    );
  romMona_addr14_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_8_Q,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(9),
      O => romMona_addr14_8_XORG_15625
    );
  romMona_addr14_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_8_CYMUXFAST_15622,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_9_Q
    );
  romMona_addr14_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_7_Q,
      O => romMona_addr14_8_FASTCARRY_15620
    );
  romMona_addr14_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      I0 => romMona_addr14_8_CYSELG_15609,
      I1 => romMona_addr14_8_CYSELF_15623,
      O => romMona_addr14_8_CYAND_15621
    );
  romMona_addr14_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      IA => romMona_addr14_8_CYMUXG2_15619,
      IB => romMona_addr14_8_FASTCARRY_15620,
      SEL => romMona_addr14_8_CYAND_15621,
      O => romMona_addr14_8_CYMUXFAST_15622
    );
  romMona_addr14_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      IA => romMona_addr14_8_CY0G_15617,
      IB => romMona_addr14_8_CYMUXF2_15618,
      SEL => romMona_addr14_8_CYSELG_15609,
      O => romMona_addr14_8_CYMUXG2_15619
    );
  romMona_addr14_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001(9),
      O => romMona_addr14_8_CY0G_15617
    );
  romMona_addr14_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(9),
      O => romMona_addr14_8_CYSELG_15609
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X25Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr21_addsub0001(9),
      ADR2 => vga_sprite_xpixMona(9),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(9)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y42",
      INIT => '0'
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_15668,
      CE => VCC,
      CLK => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_15647,
      SET => GND,
      RST => GND,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_15658
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_15682,
      O => romMona_addr14(10)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      I0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_15681,
      I1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_15682
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      IA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_15658,
      IB => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_15681,
      SEL => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_15664,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_10_Q
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      IA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_15658,
      IB => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_15658,
      SEL => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_15664,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_15659
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_9_Q,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_15681
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_15664
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_15667,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_15668
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_15667,
      O => romMona_addr14(11)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_15666,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_15667
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_10_Q,
      I1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_15666
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_9_Q,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_15661
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      I0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_15649,
      I1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_15664,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_15662
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      IA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_15660,
      IB => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_15661,
      SEL => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_15662,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_15663
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      IA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_15658,
      IB => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_15659,
      SEL => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_15649,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_15660
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_15649
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_15647
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1 : X_FF
    generic map(
      LOC => "SLICE_X25Y43",
      INIT => '0'
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_15723,
      CE => VCC,
      CLK => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_15692,
      SET => GND,
      RST => GND,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y43"
    )
    port map (
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_15720
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_15722,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_15723
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_15722,
      O => romMona_addr14(12)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_15721,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_15722
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y43"
    )
    port map (
      I0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_15719,
      I1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_15721
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y43"
    )
    port map (
      IA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_15720,
      IB => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_15719,
      SEL => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_15710,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_12_Q
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_15663,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_15719
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_15710
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_15704,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_15705
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_15704,
      O => romMona_addr14(13)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_15703,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_15704
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y43"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_12_Q,
      I1 => vga_sprite_rom_addr21_addsub0001_13_rt_15700,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_15703
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_15692
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2 : X_FF
    generic map(
      LOC => "SLICE_X25Y43",
      INIT => '0'
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_15705,
      CE => VCC,
      CLK => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_15692,
      SET => GND,
      RST => GND,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2)
    );
  vga_sprite_rom_addr21_addsub0001_13_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_sprite_rom_addr21_addsub0001(13),
      ADR3 => VCC,
      O => vga_sprite_rom_addr21_addsub0001_13_rt_15700
    );
  b_cmonav_0_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_0_SRINV_15740,
      O => b_cmonav_0_FFY_RST
    );
  b_cmonav_1 : X_FF
    generic map(
      LOC => "SLICE_X39Y42",
      INIT => '0'
    )
    port map (
      I => b_cmonav_0_DYMUX_15755,
      CE => b_cmonav_0_CEINV_15738,
      CLK => b_cmonav_0_CLKINV_15739,
      SET => GND,
      RST => b_cmonav_0_FFY_RST,
      O => b_cmonav(1)
    );
  b_Maccum_cmonav_lut_0_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y42"
    )
    port map (
      ADR0 => b_cmonav(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(0),
      O => b_Maccum_cmonav_lut(0)
    );
  b_cmonav_0_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_0_SRINV_15740,
      O => b_cmonav_0_FFX_RST
    );
  b_cmonav_0 : X_FF
    generic map(
      LOC => "SLICE_X39Y42",
      INIT => '0'
    )
    port map (
      I => b_cmonav_0_DXMUX_15777,
      CE => b_cmonav_0_CEINV_15738,
      CLK => b_cmonav_0_CLKINV_15739,
      SET => GND,
      RST => b_cmonav_0_FFX_RST,
      O => b_cmonav(0)
    );
  b_cmonav_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_0_XORF_15775,
      O => b_cmonav_0_DXMUX_15777
    );
  b_cmonav_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y42"
    )
    port map (
      I0 => b_cmonav_0_CYINIT_15774,
      I1 => b_Maccum_cmonav_lut(0),
      O => b_cmonav_0_XORF_15775
    );
  b_cmonav_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y42"
    )
    port map (
      IA => b_cmonav_0_CY0F_15773,
      IB => b_cmonav_0_CYINIT_15774,
      SEL => b_cmonav_0_CYSELF_15765,
      O => b_Maccum_cmonav_cy_0_Q
    );
  b_cmonav_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_0_BXINV_15763,
      O => b_cmonav_0_CYINIT_15774
    );
  b_cmonav_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(0),
      O => b_cmonav_0_CY0F_15773
    );
  b_cmonav_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(0),
      O => b_cmonav_0_CYSELF_15765
    );
  b_cmonav_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_cmonav_0_BXINV_15763
    );
  b_cmonav_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_0_XORG_15753,
      O => b_cmonav_0_DYMUX_15755
    );
  b_cmonav_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y42"
    )
    port map (
      I0 => b_Maccum_cmonav_cy_0_Q,
      I1 => b_Maccum_cmonav_lut(1),
      O => b_cmonav_0_XORG_15753
    );
  b_cmonav_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_0_CYMUXG_15752,
      O => b_Maccum_cmonav_cy_1_Q
    );
  b_cmonav_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y42"
    )
    port map (
      IA => b_cmonav_0_CY0G_15750,
      IB => b_Maccum_cmonav_cy_0_Q,
      SEL => b_cmonav_0_CYSELG_15742,
      O => b_cmonav_0_CYMUXG_15752
    );
  b_cmonav_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(1),
      O => b_cmonav_0_CY0G_15750
    );
  b_cmonav_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(1),
      O => b_cmonav_0_CYSELG_15742
    );
  b_cmonav_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_cmonav_0_SRINV_15740
    );
  b_cmonav_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cmonav_0_CLKINV_15739
    );
  b_cmonav_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cmonav_0_CEINV_15738
    );
  b_Maccum_cmonav_lut_1_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X39Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(1),
      ADR2 => b_dcvmona(1),
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut(1)
    );
  b_cmonav_2_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_2_SRINV_15798,
      O => b_cmonav_2_FFY_RST
    );
  b_cmonav_3 : X_FF
    generic map(
      LOC => "SLICE_X39Y43",
      INIT => '0'
    )
    port map (
      I => b_cmonav_2_DYMUX_15818,
      CE => b_cmonav_2_CEINV_15796,
      CLK => b_cmonav_2_CLKINV_15797,
      SET => GND,
      RST => b_cmonav_2_FFY_RST,
      O => b_cmonav(3)
    );
  b_Maccum_cmonav_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X39Y43"
    )
    port map (
      ADR0 => b_dcvmona(2),
      ADR1 => b_cmonav(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut(2)
    );
  b_cmonav_2_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_2_SRINV_15798,
      O => b_cmonav_2_FFX_RST
    );
  b_cmonav_2 : X_FF
    generic map(
      LOC => "SLICE_X39Y43",
      INIT => '0'
    )
    port map (
      I => b_cmonav_2_DXMUX_15838,
      CE => b_cmonav_2_CEINV_15796,
      CLK => b_cmonav_2_CLKINV_15797,
      SET => GND,
      RST => b_cmonav_2_FFX_RST,
      O => b_cmonav(2)
    );
  b_cmonav_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_2_XORF_15836,
      O => b_cmonav_2_DXMUX_15838
    );
  b_cmonav_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      I0 => b_cmonav_2_CYINIT_15835,
      I1 => b_Maccum_cmonav_lut(2),
      O => b_cmonav_2_XORF_15836
    );
  b_cmonav_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      IA => b_cmonav_2_CY0F_15834,
      IB => b_cmonav_2_CYINIT_15835,
      SEL => b_cmonav_2_CYSELF_15814,
      O => b_Maccum_cmonav_cy_2_Q
    );
  b_cmonav_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      IA => b_cmonav_2_CY0F_15834,
      IB => b_cmonav_2_CY0F_15834,
      SEL => b_cmonav_2_CYSELF_15814,
      O => b_cmonav_2_CYMUXF2_15809
    );
  b_cmonav_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_cy_1_Q,
      O => b_cmonav_2_CYINIT_15835
    );
  b_cmonav_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(2),
      O => b_cmonav_2_CY0F_15834
    );
  b_cmonav_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(2),
      O => b_cmonav_2_CYSELF_15814
    );
  b_cmonav_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_2_XORG_15816,
      O => b_cmonav_2_DYMUX_15818
    );
  b_cmonav_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      I0 => b_Maccum_cmonav_cy_2_Q,
      I1 => b_Maccum_cmonav_lut(3),
      O => b_cmonav_2_XORG_15816
    );
  b_cmonav_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_2_CYMUXFAST_15813,
      O => b_Maccum_cmonav_cy_3_Q
    );
  b_cmonav_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_cy_1_Q,
      O => b_cmonav_2_FASTCARRY_15811
    );
  b_cmonav_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      I0 => b_cmonav_2_CYSELG_15800,
      I1 => b_cmonav_2_CYSELF_15814,
      O => b_cmonav_2_CYAND_15812
    );
  b_cmonav_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      IA => b_cmonav_2_CYMUXG2_15810,
      IB => b_cmonav_2_FASTCARRY_15811,
      SEL => b_cmonav_2_CYAND_15812,
      O => b_cmonav_2_CYMUXFAST_15813
    );
  b_cmonav_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      IA => b_cmonav_2_CY0G_15808,
      IB => b_cmonav_2_CYMUXF2_15809,
      SEL => b_cmonav_2_CYSELG_15800,
      O => b_cmonav_2_CYMUXG2_15810
    );
  b_cmonav_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(3),
      O => b_cmonav_2_CY0G_15808
    );
  b_cmonav_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(3),
      O => b_cmonav_2_CYSELG_15800
    );
  b_cmonav_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_cmonav_2_SRINV_15798
    );
  b_cmonav_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cmonav_2_CLKINV_15797
    );
  b_cmonav_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cmonav_2_CEINV_15796
    );
  b_Maccum_cmonav_lut_3_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X39Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(3),
      ADR2 => VCC,
      ADR3 => b_dcvmona(3),
      O => b_Maccum_cmonav_lut(3)
    );
  b_cmonav_4_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_4_SRINV_15859,
      O => b_cmonav_4_FFY_RST
    );
  b_cmonav_5 : X_FF
    generic map(
      LOC => "SLICE_X39Y44",
      INIT => '0'
    )
    port map (
      I => b_cmonav_4_DYMUX_15879,
      CE => b_cmonav_4_CEINV_15857,
      CLK => b_cmonav_4_CLKINV_15858,
      SET => GND,
      RST => b_cmonav_4_FFY_RST,
      O => b_cmonav(5)
    );
  b_Maccum_cmonav_lut_4_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X39Y44"
    )
    port map (
      ADR0 => b_cmonav(4),
      ADR1 => VCC,
      ADR2 => b_dcvmona(4),
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut(4)
    );
  b_cmonav_4 : X_FF
    generic map(
      LOC => "SLICE_X39Y44",
      INIT => '1'
    )
    port map (
      I => b_cmonav_4_DXMUX_15899,
      CE => b_cmonav_4_CEINV_15857,
      CLK => b_cmonav_4_CLKINV_15858,
      SET => b_cmonav_4_SRINV_15859,
      RST => GND,
      O => b_cmonav(4)
    );
  b_cmonav_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_4_XORF_15897,
      O => b_cmonav_4_DXMUX_15899
    );
  b_cmonav_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      I0 => b_cmonav_4_CYINIT_15896,
      I1 => b_Maccum_cmonav_lut(4),
      O => b_cmonav_4_XORF_15897
    );
  b_cmonav_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      IA => b_cmonav_4_CY0F_15895,
      IB => b_cmonav_4_CYINIT_15896,
      SEL => b_cmonav_4_CYSELF_15875,
      O => b_Maccum_cmonav_cy_4_Q
    );
  b_cmonav_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      IA => b_cmonav_4_CY0F_15895,
      IB => b_cmonav_4_CY0F_15895,
      SEL => b_cmonav_4_CYSELF_15875,
      O => b_cmonav_4_CYMUXF2_15870
    );
  b_cmonav_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_cy_3_Q,
      O => b_cmonav_4_CYINIT_15896
    );
  b_cmonav_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(4),
      O => b_cmonav_4_CY0F_15895
    );
  b_cmonav_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(4),
      O => b_cmonav_4_CYSELF_15875
    );
  b_cmonav_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_4_XORG_15877,
      O => b_cmonav_4_DYMUX_15879
    );
  b_cmonav_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      I0 => b_Maccum_cmonav_cy_4_Q,
      I1 => b_Maccum_cmonav_lut(5),
      O => b_cmonav_4_XORG_15877
    );
  b_cmonav_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_4_CYMUXFAST_15874,
      O => b_Maccum_cmonav_cy_5_Q
    );
  b_cmonav_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_cy_3_Q,
      O => b_cmonav_4_FASTCARRY_15872
    );
  b_cmonav_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      I0 => b_cmonav_4_CYSELG_15861,
      I1 => b_cmonav_4_CYSELF_15875,
      O => b_cmonav_4_CYAND_15873
    );
  b_cmonav_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      IA => b_cmonav_4_CYMUXG2_15871,
      IB => b_cmonav_4_FASTCARRY_15872,
      SEL => b_cmonav_4_CYAND_15873,
      O => b_cmonav_4_CYMUXFAST_15874
    );
  b_cmonav_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      IA => b_cmonav_4_CY0G_15869,
      IB => b_cmonav_4_CYMUXF2_15870,
      SEL => b_cmonav_4_CYSELG_15861,
      O => b_cmonav_4_CYMUXG2_15871
    );
  b_cmonav_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(5),
      O => b_cmonav_4_CY0G_15869
    );
  b_cmonav_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(5),
      O => b_cmonav_4_CYSELG_15861
    );
  b_cmonav_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_cmonav_4_SRINV_15859
    );
  b_cmonav_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cmonav_4_CLKINV_15858
    );
  b_cmonav_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cmonav_4_CEINV_15857
    );
  b_Maccum_cmonav_lut_5_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X39Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(5),
      ADR2 => VCC,
      ADR3 => b_dcvmona(5),
      O => b_Maccum_cmonav_lut(5)
    );
  b_cmonav_6_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_6_SRINV_15919,
      O => b_cmonav_6_FFY_RST
    );
  b_cmonav_7 : X_FF
    generic map(
      LOC => "SLICE_X39Y45",
      INIT => '0'
    )
    port map (
      I => b_cmonav_6_DYMUX_15939,
      CE => b_cmonav_6_CEINV_15917,
      CLK => b_cmonav_6_CLKINV_15918,
      SET => GND,
      RST => b_cmonav_6_FFY_RST,
      O => b_cmonav(7)
    );
  b_Maccum_cmonav_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X39Y45"
    )
    port map (
      ADR0 => b_dcvmona(6),
      ADR1 => b_cmonav(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut(6)
    );
  b_cmonav_6 : X_FF
    generic map(
      LOC => "SLICE_X39Y45",
      INIT => '1'
    )
    port map (
      I => b_cmonav_6_DXMUX_15959,
      CE => b_cmonav_6_CEINV_15917,
      CLK => b_cmonav_6_CLKINV_15918,
      SET => b_cmonav_6_SRINV_15919,
      RST => GND,
      O => b_cmonav(6)
    );
  b_cmonav_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_6_XORF_15957,
      O => b_cmonav_6_DXMUX_15959
    );
  b_cmonav_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      I0 => b_cmonav_6_CYINIT_15956,
      I1 => b_Maccum_cmonav_lut(6),
      O => b_cmonav_6_XORF_15957
    );
  b_cmonav_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      IA => b_cmonav_6_CY0F_15955,
      IB => b_cmonav_6_CYINIT_15956,
      SEL => b_cmonav_6_CYSELF_15935,
      O => b_Maccum_cmonav_cy_6_Q
    );
  b_cmonav_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      IA => b_cmonav_6_CY0F_15955,
      IB => b_cmonav_6_CY0F_15955,
      SEL => b_cmonav_6_CYSELF_15935,
      O => b_cmonav_6_CYMUXF2_15930
    );
  b_cmonav_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_cy_5_Q,
      O => b_cmonav_6_CYINIT_15956
    );
  b_cmonav_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(6),
      O => b_cmonav_6_CY0F_15955
    );
  b_cmonav_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(6),
      O => b_cmonav_6_CYSELF_15935
    );
  b_cmonav_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_6_XORG_15937,
      O => b_cmonav_6_DYMUX_15939
    );
  b_cmonav_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      I0 => b_Maccum_cmonav_cy_6_Q,
      I1 => b_Maccum_cmonav_lut(7),
      O => b_cmonav_6_XORG_15937
    );
  b_cmonav_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_cy_5_Q,
      O => b_cmonav_6_FASTCARRY_15932
    );
  b_cmonav_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      I0 => b_cmonav_6_CYSELG_15921,
      I1 => b_cmonav_6_CYSELF_15935,
      O => b_cmonav_6_CYAND_15933
    );
  b_cmonav_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      IA => b_cmonav_6_CYMUXG2_15931,
      IB => b_cmonav_6_FASTCARRY_15932,
      SEL => b_cmonav_6_CYAND_15933,
      O => b_cmonav_6_CYMUXFAST_15934
    );
  b_cmonav_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      IA => b_cmonav_6_CY0G_15929,
      IB => b_cmonav_6_CYMUXF2_15930,
      SEL => b_cmonav_6_CYSELG_15921,
      O => b_cmonav_6_CYMUXG2_15931
    );
  b_cmonav_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(7),
      O => b_cmonav_6_CY0G_15929
    );
  b_cmonav_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(7),
      O => b_cmonav_6_CYSELG_15921
    );
  b_cmonav_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_cmonav_6_SRINV_15919
    );
  b_cmonav_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cmonav_6_CLKINV_15918
    );
  b_cmonav_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cmonav_6_CEINV_15917
    );
  b_Maccum_cmonav_lut_7_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y45"
    )
    port map (
      ADR0 => b_cmonav(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(7),
      O => b_Maccum_cmonav_lut(7)
    );
  b_cmonav_8_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_8_SRINV_15978,
      O => b_cmonav_8_FFY_RST
    );
  b_cmonav_9 : X_FF
    generic map(
      LOC => "SLICE_X39Y46",
      INIT => '0'
    )
    port map (
      I => b_cmonav_8_DYMUX_15990,
      CE => b_cmonav_8_CEINV_15976,
      CLK => b_cmonav_8_CLKINV_15977,
      SET => GND,
      RST => b_cmonav_8_FFY_RST,
      O => b_cmonav(9)
    );
  b_Maccum_cmonav_lut_8_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X39Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(8),
      ADR2 => b_dcvmona(8),
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut(8)
    );
  b_cmonav_8_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_8_SRINV_15978,
      O => b_cmonav_8_FFX_RST
    );
  b_cmonav_8 : X_FF
    generic map(
      LOC => "SLICE_X39Y46",
      INIT => '0'
    )
    port map (
      I => b_cmonav_8_DXMUX_16011,
      CE => b_cmonav_8_CEINV_15976,
      CLK => b_cmonav_8_CLKINV_15977,
      SET => GND,
      RST => b_cmonav_8_FFX_RST,
      O => b_cmonav(8)
    );
  b_cmonav_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_8_XORF_16009,
      O => b_cmonav_8_DXMUX_16011
    );
  b_cmonav_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y46"
    )
    port map (
      I0 => b_cmonav_8_CYINIT_16008,
      I1 => b_Maccum_cmonav_lut(8),
      O => b_cmonav_8_XORF_16009
    );
  b_cmonav_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y46"
    )
    port map (
      IA => b_cmonav_8_CY0F_16007,
      IB => b_cmonav_8_CYINIT_16008,
      SEL => b_cmonav_8_CYSELF_15999,
      O => b_Maccum_cmonav_cy_8_Q
    );
  b_cmonav_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_6_CYMUXFAST_15934,
      O => b_cmonav_8_CYINIT_16008
    );
  b_cmonav_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(8),
      O => b_cmonav_8_CY0F_16007
    );
  b_cmonav_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(8),
      O => b_cmonav_8_CYSELF_15999
    );
  b_cmonav_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_8_XORG_15988,
      O => b_cmonav_8_DYMUX_15990
    );
  b_cmonav_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y46"
    )
    port map (
      I0 => b_Maccum_cmonav_cy_8_Q,
      I1 => b_Maccum_cmonav_lut_9_1_15985,
      O => b_cmonav_8_XORG_15988
    );
  b_cmonav_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_cmonav_8_SRINV_15978
    );
  b_cmonav_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cmonav_8_CLKINV_15977
    );
  b_cmonav_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cmonav_8_CEINV_15976
    );
  b_Maccum_cmonav_lut_9_1 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y46"
    )
    port map (
      ADR0 => b_cmonav(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(9),
      O => b_Maccum_cmonav_lut_9_1_15985
    );
  b_Madd_add0001_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X22Y69"
    )
    port map (
      ADR0 => b_drvrey(0),
      ADR1 => b_rreyv(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0001_add0000_lut(0)
    );
  b_Madd_add0001_add0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X22Y69"
    )
    port map (
      IA => b_Madd_add0001_add0000_cy_1_CY0F_16047,
      IB => b_Madd_add0001_add0000_cy_1_CYINIT_16048,
      SEL => b_Madd_add0001_add0000_cy_1_CYSELF_16039,
      O => b_Madd_add0001_add0000_cy_0_Q
    );
  b_Madd_add0001_add0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X22Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_1_BXINV_16037,
      O => b_Madd_add0001_add0000_cy_1_CYINIT_16048
    );
  b_Madd_add0001_add0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X22Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(0),
      O => b_Madd_add0001_add0000_cy_1_CY0F_16047
    );
  b_Madd_add0001_add0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X22Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(0),
      O => b_Madd_add0001_add0000_cy_1_CYSELF_16039
    );
  b_Madd_add0001_add0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_Madd_add0001_add0000_cy_1_BXINV_16037
    );
  b_Madd_add0001_add0000_cy_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_1_CYMUXG_16036,
      O => b_Madd_add0001_add0000_cy_1_Q
    );
  b_Madd_add0001_add0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X22Y69"
    )
    port map (
      IA => b_Madd_add0001_add0000_cy_1_CY0G_16034,
      IB => b_Madd_add0001_add0000_cy_0_Q,
      SEL => b_Madd_add0001_add0000_cy_1_CYSELG_16026,
      O => b_Madd_add0001_add0000_cy_1_CYMUXG_16036
    );
  b_Madd_add0001_add0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X22Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(1),
      O => b_Madd_add0001_add0000_cy_1_CY0G_16034
    );
  b_Madd_add0001_add0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X22Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(1),
      O => b_Madd_add0001_add0000_cy_1_CYSELG_16026
    );
  b_Madd_add0001_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X22Y69"
    )
    port map (
      ADR0 => b_rreyv(1),
      ADR1 => b_drvrey(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0001_add0000_lut(1)
    );
  b_Madd_add0001_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X22Y70"
    )
    port map (
      ADR0 => b_rreyv(2),
      ADR1 => VCC,
      ADR2 => b_drvrey(2),
      ADR3 => VCC,
      O => b_Madd_add0001_add0000_lut(2)
    );
  b_add0001_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_2_XORF_16086,
      O => b_add0001_add0000(2)
    );
  b_add0001_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X22Y70"
    )
    port map (
      I0 => b_add0001_add0000_2_CYINIT_16085,
      I1 => b_Madd_add0001_add0000_lut(2),
      O => b_add0001_add0000_2_XORF_16086
    );
  b_add0001_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X22Y70"
    )
    port map (
      IA => b_add0001_add0000_2_CY0F_16084,
      IB => b_add0001_add0000_2_CYINIT_16085,
      SEL => b_add0001_add0000_2_CYSELF_16072,
      O => b_Madd_add0001_add0000_cy_2_Q
    );
  b_add0001_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y70"
    )
    port map (
      IA => b_add0001_add0000_2_CY0F_16084,
      IB => b_add0001_add0000_2_CY0F_16084,
      SEL => b_add0001_add0000_2_CYSELF_16072,
      O => b_add0001_add0000_2_CYMUXF2_16067
    );
  b_add0001_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X22Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_1_Q,
      O => b_add0001_add0000_2_CYINIT_16085
    );
  b_add0001_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X22Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(2),
      O => b_add0001_add0000_2_CY0F_16084
    );
  b_add0001_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X22Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(2),
      O => b_add0001_add0000_2_CYSELF_16072
    );
  b_add0001_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_2_XORG_16074,
      O => b_add0001_add0000(3)
    );
  b_add0001_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X22Y70"
    )
    port map (
      I0 => b_Madd_add0001_add0000_cy_2_Q,
      I1 => b_Madd_add0001_add0000_lut(3),
      O => b_add0001_add0000_2_XORG_16074
    );
  b_add0001_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_2_CYMUXFAST_16071,
      O => b_Madd_add0001_add0000_cy_3_Q
    );
  b_add0001_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X22Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_1_Q,
      O => b_add0001_add0000_2_FASTCARRY_16069
    );
  b_add0001_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X22Y70"
    )
    port map (
      I0 => b_add0001_add0000_2_CYSELG_16058,
      I1 => b_add0001_add0000_2_CYSELF_16072,
      O => b_add0001_add0000_2_CYAND_16070
    );
  b_add0001_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X22Y70"
    )
    port map (
      IA => b_add0001_add0000_2_CYMUXG2_16068,
      IB => b_add0001_add0000_2_FASTCARRY_16069,
      SEL => b_add0001_add0000_2_CYAND_16070,
      O => b_add0001_add0000_2_CYMUXFAST_16071
    );
  b_add0001_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y70"
    )
    port map (
      IA => b_add0001_add0000_2_CY0G_16066,
      IB => b_add0001_add0000_2_CYMUXF2_16067,
      SEL => b_add0001_add0000_2_CYSELG_16058,
      O => b_add0001_add0000_2_CYMUXG2_16068
    );
  b_add0001_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X22Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(3),
      O => b_add0001_add0000_2_CY0G_16066
    );
  b_add0001_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X22Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(3),
      O => b_add0001_add0000_2_CYSELG_16058
    );
  b_Madd_add0001_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X22Y70"
    )
    port map (
      ADR0 => b_rreyv(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvrey(3),
      O => b_Madd_add0001_add0000_lut(3)
    );
  b_add0001_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_4_XORF_16125,
      O => b_add0001_add0000(4)
    );
  b_add0001_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X22Y71"
    )
    port map (
      I0 => b_add0001_add0000_4_CYINIT_16124,
      I1 => b_Madd_add0001_add0000_lut(4),
      O => b_add0001_add0000_4_XORF_16125
    );
  b_add0001_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X22Y71"
    )
    port map (
      IA => b_add0001_add0000_4_CY0F_16123,
      IB => b_add0001_add0000_4_CYINIT_16124,
      SEL => b_add0001_add0000_4_CYSELF_16111,
      O => b_Madd_add0001_add0000_cy_4_Q
    );
  b_add0001_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y71"
    )
    port map (
      IA => b_add0001_add0000_4_CY0F_16123,
      IB => b_add0001_add0000_4_CY0F_16123,
      SEL => b_add0001_add0000_4_CYSELF_16111,
      O => b_add0001_add0000_4_CYMUXF2_16106
    );
  b_add0001_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X22Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_3_Q,
      O => b_add0001_add0000_4_CYINIT_16124
    );
  b_add0001_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X22Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(4),
      O => b_add0001_add0000_4_CY0F_16123
    );
  b_add0001_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X22Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(4),
      O => b_add0001_add0000_4_CYSELF_16111
    );
  b_add0001_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_4_XORG_16113,
      O => b_add0001_add0000(5)
    );
  b_add0001_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X22Y71"
    )
    port map (
      I0 => b_Madd_add0001_add0000_cy_4_Q,
      I1 => b_Madd_add0001_add0000_lut(5),
      O => b_add0001_add0000_4_XORG_16113
    );
  b_add0001_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_4_CYMUXFAST_16110,
      O => b_Madd_add0001_add0000_cy_5_Q
    );
  b_add0001_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X22Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_3_Q,
      O => b_add0001_add0000_4_FASTCARRY_16108
    );
  b_add0001_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X22Y71"
    )
    port map (
      I0 => b_add0001_add0000_4_CYSELG_16097,
      I1 => b_add0001_add0000_4_CYSELF_16111,
      O => b_add0001_add0000_4_CYAND_16109
    );
  b_add0001_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X22Y71"
    )
    port map (
      IA => b_add0001_add0000_4_CYMUXG2_16107,
      IB => b_add0001_add0000_4_FASTCARRY_16108,
      SEL => b_add0001_add0000_4_CYAND_16109,
      O => b_add0001_add0000_4_CYMUXFAST_16110
    );
  b_add0001_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y71"
    )
    port map (
      IA => b_add0001_add0000_4_CY0G_16105,
      IB => b_add0001_add0000_4_CYMUXF2_16106,
      SEL => b_add0001_add0000_4_CYSELG_16097,
      O => b_add0001_add0000_4_CYMUXG2_16107
    );
  b_add0001_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X22Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(5),
      O => b_add0001_add0000_4_CY0G_16105
    );
  b_add0001_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X22Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(5),
      O => b_add0001_add0000_4_CYSELG_16097
    );
  b_add0001_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_6_XORF_16164,
      O => b_add0001_add0000(6)
    );
  b_add0001_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X22Y72"
    )
    port map (
      I0 => b_add0001_add0000_6_CYINIT_16163,
      I1 => b_Madd_add0001_add0000_lut(6),
      O => b_add0001_add0000_6_XORF_16164
    );
  b_add0001_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X22Y72"
    )
    port map (
      IA => b_add0001_add0000_6_CY0F_16162,
      IB => b_add0001_add0000_6_CYINIT_16163,
      SEL => b_add0001_add0000_6_CYSELF_16150,
      O => b_Madd_add0001_add0000_cy_6_Q
    );
  b_add0001_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y72"
    )
    port map (
      IA => b_add0001_add0000_6_CY0F_16162,
      IB => b_add0001_add0000_6_CY0F_16162,
      SEL => b_add0001_add0000_6_CYSELF_16150,
      O => b_add0001_add0000_6_CYMUXF2_16145
    );
  b_add0001_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X22Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_5_Q,
      O => b_add0001_add0000_6_CYINIT_16163
    );
  b_add0001_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X22Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(6),
      O => b_add0001_add0000_6_CY0F_16162
    );
  b_add0001_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X22Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(6),
      O => b_add0001_add0000_6_CYSELF_16150
    );
  b_add0001_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_6_XORG_16152,
      O => b_add0001_add0000(7)
    );
  b_add0001_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X22Y72"
    )
    port map (
      I0 => b_Madd_add0001_add0000_cy_6_Q,
      I1 => b_Madd_add0001_add0000_lut(7),
      O => b_add0001_add0000_6_XORG_16152
    );
  b_add0001_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X22Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_5_Q,
      O => b_add0001_add0000_6_FASTCARRY_16147
    );
  b_add0001_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X22Y72"
    )
    port map (
      I0 => b_add0001_add0000_6_CYSELG_16136,
      I1 => b_add0001_add0000_6_CYSELF_16150,
      O => b_add0001_add0000_6_CYAND_16148
    );
  b_add0001_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X22Y72"
    )
    port map (
      IA => b_add0001_add0000_6_CYMUXG2_16146,
      IB => b_add0001_add0000_6_FASTCARRY_16147,
      SEL => b_add0001_add0000_6_CYAND_16148,
      O => b_add0001_add0000_6_CYMUXFAST_16149
    );
  b_add0001_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y72"
    )
    port map (
      IA => b_add0001_add0000_6_CY0G_16144,
      IB => b_add0001_add0000_6_CYMUXF2_16145,
      SEL => b_add0001_add0000_6_CYSELG_16136,
      O => b_add0001_add0000_6_CYMUXG2_16146
    );
  b_add0001_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X22Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(7),
      O => b_add0001_add0000_6_CY0G_16144
    );
  b_add0001_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X22Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(7),
      O => b_add0001_add0000_6_CYSELG_16136
    );
  b_add0001_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_8_XORF_16195,
      O => b_add0001_add0000(8)
    );
  b_add0001_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X22Y73"
    )
    port map (
      I0 => b_add0001_add0000_8_CYINIT_16194,
      I1 => b_Madd_add0001_add0000_lut(8),
      O => b_add0001_add0000_8_XORF_16195
    );
  b_add0001_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X22Y73"
    )
    port map (
      IA => b_add0001_add0000_8_CY0F_16193,
      IB => b_add0001_add0000_8_CYINIT_16194,
      SEL => b_add0001_add0000_8_CYSELF_16185,
      O => b_Madd_add0001_add0000_cy_8_Q
    );
  b_add0001_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X22Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_6_CYMUXFAST_16149,
      O => b_add0001_add0000_8_CYINIT_16194
    );
  b_add0001_add0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X22Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(8),
      O => b_add0001_add0000_8_CY0F_16193
    );
  b_add0001_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X22Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(8),
      O => b_add0001_add0000_8_CYSELF_16185
    );
  b_add0001_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_8_XORG_16182,
      O => b_add0001_add0000(9)
    );
  b_add0001_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X22Y73"
    )
    port map (
      I0 => b_Madd_add0001_add0000_cy_8_Q,
      I1 => b_Maccum_rreyv_lut(9),
      O => b_add0001_add0000_8_XORG_16182
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0F_16225,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYINIT_16226,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELF_16217,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy(0)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_BXINV_16215,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYINIT_16226
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0F_16225
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELF_16217
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_BXINV_16215
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X21Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0G_16212,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy(0),
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELG_16204,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYMUXG_16214
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0G_16212
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELG_16204
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X21Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(2),
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(2)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y52"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0F_16257,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0F_16257,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELF_16248,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXF2_16243
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0F_16257
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELF_16248
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYMUXG_16214,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_FASTCARRY_16245
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y52"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELG_16234,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELF_16248,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYAND_16246
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y52"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXG2_16244,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_FASTCARRY_16245,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYAND_16246,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXFAST_16247
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y52"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0G_16242,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXF2_16243,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELG_16234,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXG2_16244
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0G_16242
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELG_16234
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y52"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q,
      ADR1 => U2_vcs(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(3)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X21Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(4),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_Q,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(4)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y53"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0F_16288,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0F_16288,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELF_16279,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXF2_16274
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0F_16288
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELF_16279
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXFAST_16247,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_FASTCARRY_16276
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y53"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELG_16265,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELF_16279,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYAND_16277
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y53"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXG2_16275,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_FASTCARRY_16276,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYAND_16277,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXFAST_16278
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y53"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0G_16273,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXF2_16274,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELG_16265,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXG2_16275
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0G_16273
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELG_16265
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y54"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0F_16319,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0F_16319,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELF_16310,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXF2_16305
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0F_16319
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELF_16310
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXFAST_16278,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_FASTCARRY_16307
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y54"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELG_16296,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELF_16310,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYAND_16308
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y54"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXG2_16306,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_FASTCARRY_16307,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYAND_16308,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXFAST_16309
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y54"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0G_16304,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXF2_16305,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELG_16296,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXG2_16306
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0G_16304
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELG_16296
    );
  vga_sprite_monaspriteon_cmp_ge0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y55"
    )
    port map (
      IA => vga_sprite_monaspriteon_cmp_ge0000_CY0F_16350,
      IB => vga_sprite_monaspriteon_cmp_ge0000_CY0F_16350,
      SEL => vga_sprite_monaspriteon_cmp_ge0000_CYSELF_16341,
      O => vga_sprite_monaspriteon_cmp_ge0000_CYMUXF2_16336
    );
  vga_sprite_monaspriteon_cmp_ge0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => vga_sprite_monaspriteon_cmp_ge0000_CY0F_16350
    );
  vga_sprite_monaspriteon_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(8),
      O => vga_sprite_monaspriteon_cmp_ge0000_CYSELF_16341
    );
  vga_sprite_monaspriteon_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_cmp_ge0000_CYMUXFAST_16340,
      O => vga_sprite_monaspriteon_cmp_ge0000
    );
  vga_sprite_monaspriteon_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXFAST_16309,
      O => vga_sprite_monaspriteon_cmp_ge0000_FASTCARRY_16338
    );
  vga_sprite_monaspriteon_cmp_ge0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y55"
    )
    port map (
      I0 => vga_sprite_monaspriteon_cmp_ge0000_CYSELG_16327,
      I1 => vga_sprite_monaspriteon_cmp_ge0000_CYSELF_16341,
      O => vga_sprite_monaspriteon_cmp_ge0000_CYAND_16339
    );
  vga_sprite_monaspriteon_cmp_ge0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y55"
    )
    port map (
      IA => vga_sprite_monaspriteon_cmp_ge0000_CYMUXG2_16337,
      IB => vga_sprite_monaspriteon_cmp_ge0000_FASTCARRY_16338,
      SEL => vga_sprite_monaspriteon_cmp_ge0000_CYAND_16339,
      O => vga_sprite_monaspriteon_cmp_ge0000_CYMUXFAST_16340
    );
  vga_sprite_monaspriteon_cmp_ge0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y55"
    )
    port map (
      IA => vga_sprite_monaspriteon_cmp_ge0000_CY0G_16335,
      IB => vga_sprite_monaspriteon_cmp_ge0000_CYMUXF2_16336,
      SEL => vga_sprite_monaspriteon_cmp_ge0000_CYSELG_16327,
      O => vga_sprite_monaspriteon_cmp_ge0000_CYMUXG2_16337
    );
  vga_sprite_monaspriteon_cmp_ge0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => vga_sprite_monaspriteon_cmp_ge0000_CY0G_16335
    );
  vga_sprite_monaspriteon_cmp_ge0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(9),
      O => vga_sprite_monaspriteon_cmp_ge0000_CYSELG_16327
    );
  vga_sprite_rom_addr2_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_6_XORF_16385,
      O => vga_sprite_rom_addr2_addsub0000(6)
    );
  vga_sprite_rom_addr2_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X22Y57"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0000_6_CYINIT_16384,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(3),
      O => vga_sprite_rom_addr2_addsub0000_6_XORF_16385
    );
  vga_sprite_rom_addr2_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X22Y57"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_6_CY0F_16383,
      IB => vga_sprite_rom_addr2_addsub0000_6_CYINIT_16384,
      SEL => vga_sprite_rom_addr2_addsub0000_6_CYSELF_16375,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_3_Q
    );
  vga_sprite_rom_addr2_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X22Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_6_BXINV_16373,
      O => vga_sprite_rom_addr2_addsub0000_6_CYINIT_16384
    );
  vga_sprite_rom_addr2_addsub0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X22Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(0),
      O => vga_sprite_rom_addr2_addsub0000_6_CY0F_16383
    );
  vga_sprite_rom_addr2_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X22Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(3),
      O => vga_sprite_rom_addr2_addsub0000_6_CYSELF_16375
    );
  vga_sprite_rom_addr2_addsub0000_6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_rom_addr2_addsub0000_6_BXINV_16373
    );
  vga_sprite_rom_addr2_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_6_XORG_16371,
      O => vga_sprite_rom_addr2_addsub0000(7)
    );
  vga_sprite_rom_addr2_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X22Y57"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_3_Q,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(4),
      O => vga_sprite_rom_addr2_addsub0000_6_XORG_16371
    );
  vga_sprite_rom_addr2_addsub0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_6_CYMUXG_16370,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_4_Q
    );
  vga_sprite_rom_addr2_addsub0000_6_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X22Y57"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_6_CY0G_16368,
      IB => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_3_Q,
      SEL => vga_sprite_rom_addr2_addsub0000_6_CYSELG_16360,
      O => vga_sprite_rom_addr2_addsub0000_6_CYMUXG_16370
    );
  vga_sprite_rom_addr2_addsub0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X22Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(1),
      O => vga_sprite_rom_addr2_addsub0000_6_CY0G_16368
    );
  vga_sprite_rom_addr2_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X22Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(4),
      O => vga_sprite_rom_addr2_addsub0000_6_CYSELG_16360
    );
  vga_sprite_rom_addr2_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_8_XORF_16424,
      O => vga_sprite_rom_addr2_addsub0000(8)
    );
  vga_sprite_rom_addr2_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X22Y58"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0000_8_CYINIT_16423,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(5),
      O => vga_sprite_rom_addr2_addsub0000_8_XORF_16424
    );
  vga_sprite_rom_addr2_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X22Y58"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_8_CY0F_16422,
      IB => vga_sprite_rom_addr2_addsub0000_8_CYINIT_16423,
      SEL => vga_sprite_rom_addr2_addsub0000_8_CYSELF_16410,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_5_Q
    );
  vga_sprite_rom_addr2_addsub0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y58"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_8_CY0F_16422,
      IB => vga_sprite_rom_addr2_addsub0000_8_CY0F_16422,
      SEL => vga_sprite_rom_addr2_addsub0000_8_CYSELF_16410,
      O => vga_sprite_rom_addr2_addsub0000_8_CYMUXF2_16405
    );
  vga_sprite_rom_addr2_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X22Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_4_Q,
      O => vga_sprite_rom_addr2_addsub0000_8_CYINIT_16423
    );
  vga_sprite_rom_addr2_addsub0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X22Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(2),
      O => vga_sprite_rom_addr2_addsub0000_8_CY0F_16422
    );
  vga_sprite_rom_addr2_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X22Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(5),
      O => vga_sprite_rom_addr2_addsub0000_8_CYSELF_16410
    );
  vga_sprite_rom_addr2_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_8_XORG_16412,
      O => vga_sprite_rom_addr2_addsub0000(9)
    );
  vga_sprite_rom_addr2_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X22Y58"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_5_Q,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(6),
      O => vga_sprite_rom_addr2_addsub0000_8_XORG_16412
    );
  vga_sprite_rom_addr2_addsub0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_8_CYMUXFAST_16409,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_6_Q
    );
  vga_sprite_rom_addr2_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X22Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_4_Q,
      O => vga_sprite_rom_addr2_addsub0000_8_FASTCARRY_16407
    );
  vga_sprite_rom_addr2_addsub0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X22Y58"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0000_8_CYSELG_16396,
      I1 => vga_sprite_rom_addr2_addsub0000_8_CYSELF_16410,
      O => vga_sprite_rom_addr2_addsub0000_8_CYAND_16408
    );
  vga_sprite_rom_addr2_addsub0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X22Y58"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_8_CYMUXG2_16406,
      IB => vga_sprite_rom_addr2_addsub0000_8_FASTCARRY_16407,
      SEL => vga_sprite_rom_addr2_addsub0000_8_CYAND_16408,
      O => vga_sprite_rom_addr2_addsub0000_8_CYMUXFAST_16409
    );
  vga_sprite_rom_addr2_addsub0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y58"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_8_CY0G_16404,
      IB => vga_sprite_rom_addr2_addsub0000_8_CYMUXF2_16405,
      SEL => vga_sprite_rom_addr2_addsub0000_8_CYSELG_16396,
      O => vga_sprite_rom_addr2_addsub0000_8_CYMUXG2_16406
    );
  vga_sprite_rom_addr2_addsub0000_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X22Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(3),
      O => vga_sprite_rom_addr2_addsub0000_8_CY0G_16404
    );
  vga_sprite_rom_addr2_addsub0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X22Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(6),
      O => vga_sprite_rom_addr2_addsub0000_8_CYSELG_16396
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X22Y59"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixRey(5),
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(7)
    );
  vga_sprite_rom_addr2_addsub0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_10_XORF_16463,
      O => vga_sprite_rom_addr2_addsub0000(10)
    );
  vga_sprite_rom_addr2_addsub0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X22Y59"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0000_10_CYINIT_16462,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(7),
      O => vga_sprite_rom_addr2_addsub0000_10_XORF_16463
    );
  vga_sprite_rom_addr2_addsub0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X22Y59"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_10_CY0F_16461,
      IB => vga_sprite_rom_addr2_addsub0000_10_CYINIT_16462,
      SEL => vga_sprite_rom_addr2_addsub0000_10_CYSELF_16449,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_7_Q
    );
  vga_sprite_rom_addr2_addsub0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y59"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_10_CY0F_16461,
      IB => vga_sprite_rom_addr2_addsub0000_10_CY0F_16461,
      SEL => vga_sprite_rom_addr2_addsub0000_10_CYSELF_16449,
      O => vga_sprite_rom_addr2_addsub0000_10_CYMUXF2_16444
    );
  vga_sprite_rom_addr2_addsub0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X22Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_6_Q,
      O => vga_sprite_rom_addr2_addsub0000_10_CYINIT_16462
    );
  vga_sprite_rom_addr2_addsub0000_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X22Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(4),
      O => vga_sprite_rom_addr2_addsub0000_10_CY0F_16461
    );
  vga_sprite_rom_addr2_addsub0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X22Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(7),
      O => vga_sprite_rom_addr2_addsub0000_10_CYSELF_16449
    );
  vga_sprite_rom_addr2_addsub0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_10_XORG_16451,
      O => vga_sprite_rom_addr2_addsub0000(11)
    );
  vga_sprite_rom_addr2_addsub0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X22Y59"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_7_Q,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(8),
      O => vga_sprite_rom_addr2_addsub0000_10_XORG_16451
    );
  vga_sprite_rom_addr2_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X22Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_6_Q,
      O => vga_sprite_rom_addr2_addsub0000_10_FASTCARRY_16446
    );
  vga_sprite_rom_addr2_addsub0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X22Y59"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0000_10_CYSELG_16435,
      I1 => vga_sprite_rom_addr2_addsub0000_10_CYSELF_16449,
      O => vga_sprite_rom_addr2_addsub0000_10_CYAND_16447
    );
  vga_sprite_rom_addr2_addsub0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X22Y59"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_10_CYMUXG2_16445,
      IB => vga_sprite_rom_addr2_addsub0000_10_FASTCARRY_16446,
      SEL => vga_sprite_rom_addr2_addsub0000_10_CYAND_16447,
      O => vga_sprite_rom_addr2_addsub0000_10_CYMUXFAST_16448
    );
  vga_sprite_rom_addr2_addsub0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y59"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_10_CY0G_16443,
      IB => vga_sprite_rom_addr2_addsub0000_10_CYMUXF2_16444,
      SEL => vga_sprite_rom_addr2_addsub0000_10_CYSELG_16435,
      O => vga_sprite_rom_addr2_addsub0000_10_CYMUXG2_16445
    );
  vga_sprite_rom_addr2_addsub0000_10_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X22Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(5),
      O => vga_sprite_rom_addr2_addsub0000_10_CY0G_16443
    );
  vga_sprite_rom_addr2_addsub0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X22Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(8),
      O => vga_sprite_rom_addr2_addsub0000_10_CYSELG_16435
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X22Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixRey(5),
      ADR2 => vga_sprite_ypixRey(6),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(8)
    );
  vga_sprite_rom_addr2_addsub0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_12_XORF_16494,
      O => vga_sprite_rom_addr2_addsub0000(12)
    );
  vga_sprite_rom_addr2_addsub0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X22Y60"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0000_12_CYINIT_16493,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(9),
      O => vga_sprite_rom_addr2_addsub0000_12_XORF_16494
    );
  vga_sprite_rom_addr2_addsub0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X22Y60"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_12_CY0F_16492,
      IB => vga_sprite_rom_addr2_addsub0000_12_CYINIT_16493,
      SEL => vga_sprite_rom_addr2_addsub0000_12_CYSELF_16484,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_9_Q
    );
  vga_sprite_rom_addr2_addsub0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X22Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_10_CYMUXFAST_16448,
      O => vga_sprite_rom_addr2_addsub0000_12_CYINIT_16493
    );
  vga_sprite_rom_addr2_addsub0000_12_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X22Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(6),
      O => vga_sprite_rom_addr2_addsub0000_12_CY0F_16492
    );
  vga_sprite_rom_addr2_addsub0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X22Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(9),
      O => vga_sprite_rom_addr2_addsub0000_12_CYSELF_16484
    );
  vga_sprite_rom_addr2_addsub0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_12_XORG_16481,
      O => vga_sprite_rom_addr2_addsub0000(13)
    );
  vga_sprite_rom_addr2_addsub0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X22Y60"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_9_Q,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(10),
      O => vga_sprite_rom_addr2_addsub0000_12_XORG_16481
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y37"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0F_16524,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYINIT_16525,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELF_16516,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy(0)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_BXINV_16514,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYINIT_16525
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0F_16524
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELF_16516
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_BXINV_16514
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y37"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0G_16511,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy(0),
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELG_16503,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYMUXG_16513
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0G_16511
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELG_16503
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y38"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0F_16556,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0F_16556,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELF_16548,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXF2_16543
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001_2_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0F_16556
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELF_16548
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYMUXG_16513,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_FASTCARRY_16545
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y38"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELG_16536,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELF_16548,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYAND_16546
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y38"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXG2_16544,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_FASTCARRY_16545,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYAND_16546,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXFAST_16547
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y38"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0G_16542,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXF2_16543,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELG_16536,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXG2_16544
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001_3_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0G_16542
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELG_16536
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0F_16589,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0F_16589,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELF_16581,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXF2_16576
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0F_16589
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELF_16581
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXFAST_16547,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_FASTCARRY_16578
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELG_16567,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELF_16581,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYAND_16579
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXG2_16577,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_FASTCARRY_16578,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYAND_16579,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXFAST_16580
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0G_16575,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXF2_16576,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELG_16567,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXG2_16577
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001_5_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0G_16575
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELG_16567
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0F_16622,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0F_16622,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELF_16615,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXF2_16610
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001_6_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0F_16622
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELF_16615
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXFAST_16580,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_FASTCARRY_16612
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELG_16603,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELF_16615,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYAND_16613
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXG2_16611,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_FASTCARRY_16612,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYAND_16613,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXFAST_16614
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0G_16609,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXF2_16610,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELG_16603,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXG2_16611
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0G_16609
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELG_16603
    );
  vga_sprite_monaspriteon_cmp_le0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      IA => vga_sprite_monaspriteon_cmp_le0000_CY0F_16655,
      IB => vga_sprite_monaspriteon_cmp_le0000_CY0F_16655,
      SEL => vga_sprite_monaspriteon_cmp_le0000_CYSELF_16647,
      O => vga_sprite_monaspriteon_cmp_le0000_CYMUXF2_16642
    );
  vga_sprite_monaspriteon_cmp_le0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(8),
      O => vga_sprite_monaspriteon_cmp_le0000_CY0F_16655
    );
  vga_sprite_monaspriteon_cmp_le0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(8),
      O => vga_sprite_monaspriteon_cmp_le0000_CYSELF_16647
    );
  vga_sprite_monaspriteon_cmp_le0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_cmp_le0000_CYMUXFAST_16646,
      O => vga_sprite_monaspriteon_cmp_le0000
    );
  vga_sprite_monaspriteon_cmp_le0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXFAST_16614,
      O => vga_sprite_monaspriteon_cmp_le0000_FASTCARRY_16644
    );
  vga_sprite_monaspriteon_cmp_le0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      I0 => vga_sprite_monaspriteon_cmp_le0000_CYSELG_16633,
      I1 => vga_sprite_monaspriteon_cmp_le0000_CYSELF_16647,
      O => vga_sprite_monaspriteon_cmp_le0000_CYAND_16645
    );
  vga_sprite_monaspriteon_cmp_le0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      IA => vga_sprite_monaspriteon_cmp_le0000_CYMUXG2_16643,
      IB => vga_sprite_monaspriteon_cmp_le0000_FASTCARRY_16644,
      SEL => vga_sprite_monaspriteon_cmp_le0000_CYAND_16645,
      O => vga_sprite_monaspriteon_cmp_le0000_CYMUXFAST_16646
    );
  vga_sprite_monaspriteon_cmp_le0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      IA => vga_sprite_monaspriteon_cmp_le0000_CY0G_16641,
      IB => vga_sprite_monaspriteon_cmp_le0000_CYMUXF2_16642,
      SEL => vga_sprite_monaspriteon_cmp_le0000_CYSELG_16633,
      O => vga_sprite_monaspriteon_cmp_le0000_CYMUXG2_16643
    );
  vga_sprite_monaspriteon_cmp_le0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001_9_0,
      O => vga_sprite_monaspriteon_cmp_le0000_CY0G_16641
    );
  vga_sprite_monaspriteon_cmp_le0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(9),
      O => vga_sprite_monaspriteon_cmp_le0000_CYSELG_16633
    );
  b_Maccum_rmonav_lut_0_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X22Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rmonav(0),
      ADR2 => VCC,
      ADR3 => b_drvmona(0),
      O => b_Maccum_rmonav_lut(0)
    );
  b_rmonav_0_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X22Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_0_SRINV_16669,
      O => b_rmonav_0_FFX_RST
    );
  b_rmonav_0 : X_FF
    generic map(
      LOC => "SLICE_X22Y63",
      INIT => '0'
    )
    port map (
      I => b_rmonav_0_DXMUX_16706,
      CE => b_rmonav_0_CEINV_16667,
      CLK => b_rmonav_0_CLKINV_16668,
      SET => GND,
      RST => b_rmonav_0_FFX_RST,
      O => b_rmonav(0)
    );
  b_rmonav_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_0_XORF_16704,
      O => b_rmonav_0_DXMUX_16706
    );
  b_rmonav_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X22Y63"
    )
    port map (
      I0 => b_rmonav_0_CYINIT_16703,
      I1 => b_Maccum_rmonav_lut(0),
      O => b_rmonav_0_XORF_16704
    );
  b_rmonav_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X22Y63"
    )
    port map (
      IA => b_rmonav_0_CY0F_16702,
      IB => b_rmonav_0_CYINIT_16703,
      SEL => b_rmonav_0_CYSELF_16694,
      O => b_Maccum_rmonav_cy_0_Q
    );
  b_rmonav_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X22Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_0_BXINV_16692,
      O => b_rmonav_0_CYINIT_16703
    );
  b_rmonav_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X22Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(0),
      O => b_rmonav_0_CY0F_16702
    );
  b_rmonav_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X22Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(0),
      O => b_rmonav_0_CYSELF_16694
    );
  b_rmonav_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_rmonav_0_BXINV_16692
    );
  b_rmonav_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_0_XORG_16682,
      O => b_rmonav_0_DYMUX_16684
    );
  b_rmonav_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X22Y63"
    )
    port map (
      I0 => b_Maccum_rmonav_cy_0_Q,
      I1 => b_Maccum_rmonav_lut(1),
      O => b_rmonav_0_XORG_16682
    );
  b_rmonav_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_0_CYMUXG_16681,
      O => b_Maccum_rmonav_cy_1_Q
    );
  b_rmonav_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X22Y63"
    )
    port map (
      IA => b_rmonav_0_CY0G_16679,
      IB => b_Maccum_rmonav_cy_0_Q,
      SEL => b_rmonav_0_CYSELG_16671,
      O => b_rmonav_0_CYMUXG_16681
    );
  b_rmonav_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X22Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(1),
      O => b_rmonav_0_CY0G_16679
    );
  b_rmonav_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X22Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(1),
      O => b_rmonav_0_CYSELG_16671
    );
  b_rmonav_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_rmonav_0_SRINV_16669
    );
  b_rmonav_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rmonav_0_CLKINV_16668
    );
  b_rmonav_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rmonav_0_CEINV_16667
    );
  b_rmonav_1 : X_FF
    generic map(
      LOC => "SLICE_X22Y63",
      INIT => '0'
    )
    port map (
      I => b_rmonav_0_DYMUX_16684,
      CE => b_rmonav_0_CEINV_16667,
      CLK => b_rmonav_0_CLKINV_16668,
      SET => GND,
      RST => b_rmonav_0_SRINV_16669,
      O => b_rmonav(1)
    );
  b_rmonav_3 : X_FF
    generic map(
      LOC => "SLICE_X22Y64",
      INIT => '1'
    )
    port map (
      I => b_rmonav_2_DYMUX_16747,
      CE => b_rmonav_2_CEINV_16725,
      CLK => b_rmonav_2_CLKINV_16726,
      SET => b_rmonav_2_SRINV_16727,
      RST => GND,
      O => b_rmonav(3)
    );
  b_Maccum_rmonav_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X22Y64"
    )
    port map (
      ADR0 => b_drvmona(2),
      ADR1 => b_rmonav(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(2)
    );
  b_rmonav_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_2_XORF_16764,
      O => b_rmonav_2_DXMUX_16766
    );
  b_rmonav_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X22Y64"
    )
    port map (
      I0 => b_rmonav_2_CYINIT_16763,
      I1 => b_Maccum_rmonav_lut(2),
      O => b_rmonav_2_XORF_16764
    );
  b_rmonav_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X22Y64"
    )
    port map (
      IA => b_rmonav_2_CY0F_16762,
      IB => b_rmonav_2_CYINIT_16763,
      SEL => b_rmonav_2_CYSELF_16743,
      O => b_Maccum_rmonav_cy_2_Q
    );
  b_rmonav_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y64"
    )
    port map (
      IA => b_rmonav_2_CY0F_16762,
      IB => b_rmonav_2_CY0F_16762,
      SEL => b_rmonav_2_CYSELF_16743,
      O => b_rmonav_2_CYMUXF2_16738
    );
  b_rmonav_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X22Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_cy_1_Q,
      O => b_rmonav_2_CYINIT_16763
    );
  b_rmonav_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X22Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(2),
      O => b_rmonav_2_CY0F_16762
    );
  b_rmonav_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X22Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(2),
      O => b_rmonav_2_CYSELF_16743
    );
  b_rmonav_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_2_XORG_16745,
      O => b_rmonav_2_DYMUX_16747
    );
  b_rmonav_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X22Y64"
    )
    port map (
      I0 => b_Maccum_rmonav_cy_2_Q,
      I1 => b_Maccum_rmonav_lut(3),
      O => b_rmonav_2_XORG_16745
    );
  b_rmonav_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_2_CYMUXFAST_16742,
      O => b_Maccum_rmonav_cy_3_Q
    );
  b_rmonav_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X22Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_cy_1_Q,
      O => b_rmonav_2_FASTCARRY_16740
    );
  b_rmonav_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X22Y64"
    )
    port map (
      I0 => b_rmonav_2_CYSELG_16729,
      I1 => b_rmonav_2_CYSELF_16743,
      O => b_rmonav_2_CYAND_16741
    );
  b_rmonav_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X22Y64"
    )
    port map (
      IA => b_rmonav_2_CYMUXG2_16739,
      IB => b_rmonav_2_FASTCARRY_16740,
      SEL => b_rmonav_2_CYAND_16741,
      O => b_rmonav_2_CYMUXFAST_16742
    );
  b_rmonav_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y64"
    )
    port map (
      IA => b_rmonav_2_CY0G_16737,
      IB => b_rmonav_2_CYMUXF2_16738,
      SEL => b_rmonav_2_CYSELG_16729,
      O => b_rmonav_2_CYMUXG2_16739
    );
  b_rmonav_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X22Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(3),
      O => b_rmonav_2_CY0G_16737
    );
  b_rmonav_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X22Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(3),
      O => b_rmonav_2_CYSELG_16729
    );
  b_rmonav_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_rmonav_2_SRINV_16727
    );
  b_rmonav_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rmonav_2_CLKINV_16726
    );
  b_rmonav_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rmonav_2_CEINV_16725
    );
  b_Maccum_rmonav_lut_3_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X22Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rmonav(3),
      ADR2 => b_drvmona(3),
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(3)
    );
  b_rmonav_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_4_XORF_16824,
      O => b_rmonav_4_DXMUX_16826
    );
  b_rmonav_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X22Y65"
    )
    port map (
      I0 => b_rmonav_4_CYINIT_16823,
      I1 => b_Maccum_rmonav_lut(4),
      O => b_rmonav_4_XORF_16824
    );
  b_rmonav_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X22Y65"
    )
    port map (
      IA => b_rmonav_4_CY0F_16822,
      IB => b_rmonav_4_CYINIT_16823,
      SEL => b_rmonav_4_CYSELF_16802,
      O => b_Maccum_rmonav_cy_4_Q
    );
  b_rmonav_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y65"
    )
    port map (
      IA => b_rmonav_4_CY0F_16822,
      IB => b_rmonav_4_CY0F_16822,
      SEL => b_rmonav_4_CYSELF_16802,
      O => b_rmonav_4_CYMUXF2_16797
    );
  b_rmonav_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X22Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_cy_3_Q,
      O => b_rmonav_4_CYINIT_16823
    );
  b_rmonav_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X22Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(4),
      O => b_rmonav_4_CY0F_16822
    );
  b_rmonav_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X22Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(4),
      O => b_rmonav_4_CYSELF_16802
    );
  b_rmonav_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_4_XORG_16804,
      O => b_rmonav_4_DYMUX_16806
    );
  b_rmonav_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X22Y65"
    )
    port map (
      I0 => b_Maccum_rmonav_cy_4_Q,
      I1 => b_Maccum_rmonav_lut(5),
      O => b_rmonav_4_XORG_16804
    );
  b_rmonav_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_4_CYMUXFAST_16801,
      O => b_Maccum_rmonav_cy_5_Q
    );
  b_rmonav_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X22Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_cy_3_Q,
      O => b_rmonav_4_FASTCARRY_16799
    );
  b_rmonav_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X22Y65"
    )
    port map (
      I0 => b_rmonav_4_CYSELG_16788,
      I1 => b_rmonav_4_CYSELF_16802,
      O => b_rmonav_4_CYAND_16800
    );
  b_rmonav_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X22Y65"
    )
    port map (
      IA => b_rmonav_4_CYMUXG2_16798,
      IB => b_rmonav_4_FASTCARRY_16799,
      SEL => b_rmonav_4_CYAND_16800,
      O => b_rmonav_4_CYMUXFAST_16801
    );
  b_rmonav_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y65"
    )
    port map (
      IA => b_rmonav_4_CY0G_16796,
      IB => b_rmonav_4_CYMUXF2_16797,
      SEL => b_rmonav_4_CYSELG_16788,
      O => b_rmonav_4_CYMUXG2_16798
    );
  b_rmonav_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X22Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(5),
      O => b_rmonav_4_CY0G_16796
    );
  b_rmonav_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X22Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(5),
      O => b_rmonav_4_CYSELG_16788
    );
  b_rmonav_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_rmonav_4_SRINV_16786
    );
  b_rmonav_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rmonav_4_CLKINV_16785
    );
  b_rmonav_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rmonav_4_CEINV_16784
    );
  b_rmonav_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_6_XORF_16884,
      O => b_rmonav_6_DXMUX_16886
    );
  b_rmonav_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X22Y66"
    )
    port map (
      I0 => b_rmonav_6_CYINIT_16883,
      I1 => b_Maccum_rmonav_lut(6),
      O => b_rmonav_6_XORF_16884
    );
  b_rmonav_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X22Y66"
    )
    port map (
      IA => b_rmonav_6_CY0F_16882,
      IB => b_rmonav_6_CYINIT_16883,
      SEL => b_rmonav_6_CYSELF_16863,
      O => b_Maccum_rmonav_cy_6_Q
    );
  b_rmonav_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y66"
    )
    port map (
      IA => b_rmonav_6_CY0F_16882,
      IB => b_rmonav_6_CY0F_16882,
      SEL => b_rmonav_6_CYSELF_16863,
      O => b_rmonav_6_CYMUXF2_16858
    );
  b_rmonav_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X22Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_cy_5_Q,
      O => b_rmonav_6_CYINIT_16883
    );
  b_rmonav_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X22Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(6),
      O => b_rmonav_6_CY0F_16882
    );
  b_rmonav_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X22Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(6),
      O => b_rmonav_6_CYSELF_16863
    );
  b_rmonav_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_6_XORG_16865,
      O => b_rmonav_6_DYMUX_16867
    );
  b_rmonav_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X22Y66"
    )
    port map (
      I0 => b_Maccum_rmonav_cy_6_Q,
      I1 => b_Maccum_rmonav_lut(7),
      O => b_rmonav_6_XORG_16865
    );
  b_rmonav_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X22Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_cy_5_Q,
      O => b_rmonav_6_FASTCARRY_16860
    );
  b_rmonav_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X22Y66"
    )
    port map (
      I0 => b_rmonav_6_CYSELG_16849,
      I1 => b_rmonav_6_CYSELF_16863,
      O => b_rmonav_6_CYAND_16861
    );
  b_rmonav_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X22Y66"
    )
    port map (
      IA => b_rmonav_6_CYMUXG2_16859,
      IB => b_rmonav_6_FASTCARRY_16860,
      SEL => b_rmonav_6_CYAND_16861,
      O => b_rmonav_6_CYMUXFAST_16862
    );
  b_rmonav_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y66"
    )
    port map (
      IA => b_rmonav_6_CY0G_16857,
      IB => b_rmonav_6_CYMUXF2_16858,
      SEL => b_rmonav_6_CYSELG_16849,
      O => b_rmonav_6_CYMUXG2_16859
    );
  b_rmonav_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X22Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(7),
      O => b_rmonav_6_CY0G_16857
    );
  b_rmonav_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X22Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(7),
      O => b_rmonav_6_CYSELG_16849
    );
  b_rmonav_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_rmonav_6_SRINV_16847
    );
  b_rmonav_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rmonav_6_CLKINV_16846
    );
  b_rmonav_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rmonav_6_CEINV_16845
    );
  b_Maccum_rmonav_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X22Y67"
    )
    port map (
      ADR0 => b_rmonav(8),
      ADR1 => VCC,
      ADR2 => b_drvmona(8),
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(8)
    );
  b_rmonav_8_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X22Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_8_SRINV_16906,
      O => b_rmonav_8_FFX_RST
    );
  b_rmonav_8 : X_FF
    generic map(
      LOC => "SLICE_X22Y67",
      INIT => '0'
    )
    port map (
      I => b_rmonav_8_DXMUX_16939,
      CE => b_rmonav_8_CEINV_16904,
      CLK => b_rmonav_8_CLKINV_16905,
      SET => GND,
      RST => b_rmonav_8_FFX_RST,
      O => b_rmonav(8)
    );
  b_rmonav_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_8_XORF_16937,
      O => b_rmonav_8_DXMUX_16939
    );
  b_rmonav_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X22Y67"
    )
    port map (
      I0 => b_rmonav_8_CYINIT_16936,
      I1 => b_Maccum_rmonav_lut(8),
      O => b_rmonav_8_XORF_16937
    );
  b_rmonav_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X22Y67"
    )
    port map (
      IA => b_rmonav_8_CY0F_16935,
      IB => b_rmonav_8_CYINIT_16936,
      SEL => b_rmonav_8_CYSELF_16927,
      O => b_Maccum_rmonav_cy_8_Q
    );
  b_rmonav_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X22Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_6_CYMUXFAST_16862,
      O => b_rmonav_8_CYINIT_16936
    );
  b_rmonav_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X22Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(8),
      O => b_rmonav_8_CY0F_16935
    );
  b_rmonav_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X22Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(8),
      O => b_rmonav_8_CYSELF_16927
    );
  b_rmonav_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_8_XORG_16916,
      O => b_rmonav_8_DYMUX_16918
    );
  b_rmonav_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X22Y67"
    )
    port map (
      I0 => b_Maccum_rmonav_cy_8_Q,
      I1 => b_Maccum_rmonav_lut_9_1_16913,
      O => b_rmonav_8_XORG_16916
    );
  b_rmonav_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_rmonav_8_SRINV_16906
    );
  b_rmonav_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rmonav_8_CLKINV_16905
    );
  b_rmonav_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rmonav_8_CEINV_16904
    );
  b_rmonav_9 : X_FF
    generic map(
      LOC => "SLICE_X22Y67",
      INIT => '0'
    )
    port map (
      I => b_rmonav_8_DYMUX_16918,
      CE => b_rmonav_8_CEINV_16904,
      CLK => b_rmonav_8_CLKINV_16905,
      SET => GND,
      RST => b_rmonav_8_SRINV_16906,
      O => b_rmonav(9)
    );
  romRey_addr14_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_0_XORF_16981,
      O => romRey_addr14(0)
    );
  romRey_addr14_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y59"
    )
    port map (
      I0 => romRey_addr14_0_CYINIT_16980,
      I1 => vga_sprite_Msub_xpixRey_lut(0),
      O => romRey_addr14_0_XORF_16981
    );
  romRey_addr14_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y59"
    )
    port map (
      IA => romRey_addr14_0_CY0F_16979,
      IB => romRey_addr14_0_CYINIT_16980,
      SEL => romRey_addr14_0_CYSELF_16971,
      O => vga_sprite_Msub_xpixRey_cy_0_Q
    );
  romRey_addr14_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_0_BXINV_16969,
      O => romRey_addr14_0_CYINIT_16980
    );
  romRey_addr14_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(0),
      O => romRey_addr14_0_CY0F_16979
    );
  romRey_addr14_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(0),
      O => romRey_addr14_0_CYSELF_16971
    );
  romRey_addr14_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => romRey_addr14_0_BXINV_16969
    );
  romRey_addr14_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_0_XORG_16967,
      O => romRey_addr14(1)
    );
  romRey_addr14_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y59"
    )
    port map (
      I0 => vga_sprite_Msub_xpixRey_cy_0_Q,
      I1 => vga_sprite_Msub_xpixRey_lut(1),
      O => romRey_addr14_0_XORG_16967
    );
  romRey_addr14_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_0_CYMUXG_16966,
      O => vga_sprite_Msub_xpixRey_cy_1_Q
    );
  romRey_addr14_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X27Y59"
    )
    port map (
      IA => romRey_addr14_0_CY0G_16964,
      IB => vga_sprite_Msub_xpixRey_cy_0_Q,
      SEL => romRey_addr14_0_CYSELG_16956,
      O => romRey_addr14_0_CYMUXG_16966
    );
  romRey_addr14_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(1),
      O => romRey_addr14_0_CY0G_16964
    );
  romRey_addr14_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(1),
      O => romRey_addr14_0_CYSELG_16956
    );
  vga_sprite_Msub_xpixRey_lut_1_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X27Y59"
    )
    port map (
      ADR0 => U2_HCS(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_creyv(1),
      O => vga_sprite_Msub_xpixRey_lut(1)
    );
  vga_sprite_xpixRey_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_2_XORF_17020,
      O => vga_sprite_xpixRey(2)
    );
  vga_sprite_xpixRey_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y60"
    )
    port map (
      I0 => vga_sprite_xpixRey_2_CYINIT_17019,
      I1 => vga_sprite_Msub_xpixRey_lut(2),
      O => vga_sprite_xpixRey_2_XORF_17020
    );
  vga_sprite_xpixRey_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y60"
    )
    port map (
      IA => vga_sprite_xpixRey_2_CY0F_17018,
      IB => vga_sprite_xpixRey_2_CYINIT_17019,
      SEL => vga_sprite_xpixRey_2_CYSELF_17006,
      O => vga_sprite_Msub_xpixRey_cy_2_Q
    );
  vga_sprite_xpixRey_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y60"
    )
    port map (
      IA => vga_sprite_xpixRey_2_CY0F_17018,
      IB => vga_sprite_xpixRey_2_CY0F_17018,
      SEL => vga_sprite_xpixRey_2_CYSELF_17006,
      O => vga_sprite_xpixRey_2_CYMUXF2_17001
    );
  vga_sprite_xpixRey_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_cy_1_Q,
      O => vga_sprite_xpixRey_2_CYINIT_17019
    );
  vga_sprite_xpixRey_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(2),
      O => vga_sprite_xpixRey_2_CY0F_17018
    );
  vga_sprite_xpixRey_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(2),
      O => vga_sprite_xpixRey_2_CYSELF_17006
    );
  vga_sprite_xpixRey_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_2_XORG_17008,
      O => vga_sprite_xpixRey(3)
    );
  vga_sprite_xpixRey_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y60"
    )
    port map (
      I0 => vga_sprite_Msub_xpixRey_cy_2_Q,
      I1 => vga_sprite_Msub_xpixRey_lut(3),
      O => vga_sprite_xpixRey_2_XORG_17008
    );
  vga_sprite_xpixRey_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_2_CYMUXFAST_17005,
      O => vga_sprite_Msub_xpixRey_cy_3_Q
    );
  vga_sprite_xpixRey_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_cy_1_Q,
      O => vga_sprite_xpixRey_2_FASTCARRY_17003
    );
  vga_sprite_xpixRey_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y60"
    )
    port map (
      I0 => vga_sprite_xpixRey_2_CYSELG_16992,
      I1 => vga_sprite_xpixRey_2_CYSELF_17006,
      O => vga_sprite_xpixRey_2_CYAND_17004
    );
  vga_sprite_xpixRey_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y60"
    )
    port map (
      IA => vga_sprite_xpixRey_2_CYMUXG2_17002,
      IB => vga_sprite_xpixRey_2_FASTCARRY_17003,
      SEL => vga_sprite_xpixRey_2_CYAND_17004,
      O => vga_sprite_xpixRey_2_CYMUXFAST_17005
    );
  vga_sprite_xpixRey_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y60"
    )
    port map (
      IA => vga_sprite_xpixRey_2_CY0G_17000,
      IB => vga_sprite_xpixRey_2_CYMUXF2_17001,
      SEL => vga_sprite_xpixRey_2_CYSELG_16992,
      O => vga_sprite_xpixRey_2_CYMUXG2_17002
    );
  vga_sprite_xpixRey_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(3),
      O => vga_sprite_xpixRey_2_CY0G_17000
    );
  vga_sprite_xpixRey_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(3),
      O => vga_sprite_xpixRey_2_CYSELG_16992
    );
  vga_sprite_xpixRey_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_4_XORF_17059,
      O => vga_sprite_xpixRey(4)
    );
  vga_sprite_xpixRey_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y61"
    )
    port map (
      I0 => vga_sprite_xpixRey_4_CYINIT_17058,
      I1 => vga_sprite_Msub_xpixRey_lut(4),
      O => vga_sprite_xpixRey_4_XORF_17059
    );
  vga_sprite_xpixRey_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y61"
    )
    port map (
      IA => vga_sprite_xpixRey_4_CY0F_17057,
      IB => vga_sprite_xpixRey_4_CYINIT_17058,
      SEL => vga_sprite_xpixRey_4_CYSELF_17046,
      O => vga_sprite_Msub_xpixRey_cy_4_Q
    );
  vga_sprite_xpixRey_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y61"
    )
    port map (
      IA => vga_sprite_xpixRey_4_CY0F_17057,
      IB => vga_sprite_xpixRey_4_CY0F_17057,
      SEL => vga_sprite_xpixRey_4_CYSELF_17046,
      O => vga_sprite_xpixRey_4_CYMUXF2_17041
    );
  vga_sprite_xpixRey_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_cy_3_Q,
      O => vga_sprite_xpixRey_4_CYINIT_17058
    );
  vga_sprite_xpixRey_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_4_0,
      O => vga_sprite_xpixRey_4_CY0F_17057
    );
  vga_sprite_xpixRey_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(4),
      O => vga_sprite_xpixRey_4_CYSELF_17046
    );
  vga_sprite_xpixRey_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_4_XORG_17048,
      O => vga_sprite_xpixRey(5)
    );
  vga_sprite_xpixRey_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y61"
    )
    port map (
      I0 => vga_sprite_Msub_xpixRey_cy_4_Q,
      I1 => vga_sprite_Msub_xpixRey_lut(5),
      O => vga_sprite_xpixRey_4_XORG_17048
    );
  vga_sprite_xpixRey_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_4_CYMUXFAST_17045,
      O => vga_sprite_Msub_xpixRey_cy_5_Q
    );
  vga_sprite_xpixRey_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_cy_3_Q,
      O => vga_sprite_xpixRey_4_FASTCARRY_17043
    );
  vga_sprite_xpixRey_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y61"
    )
    port map (
      I0 => vga_sprite_xpixRey_4_CYSELG_17034,
      I1 => vga_sprite_xpixRey_4_CYSELF_17046,
      O => vga_sprite_xpixRey_4_CYAND_17044
    );
  vga_sprite_xpixRey_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y61"
    )
    port map (
      IA => vga_sprite_xpixRey_4_CYMUXG2_17042,
      IB => vga_sprite_xpixRey_4_FASTCARRY_17043,
      SEL => vga_sprite_xpixRey_4_CYAND_17044,
      O => vga_sprite_xpixRey_4_CYMUXFAST_17045
    );
  vga_sprite_xpixRey_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y61"
    )
    port map (
      IA => vga_sprite_xpixRey_4_CY0G_17040,
      IB => vga_sprite_xpixRey_4_CYMUXF2_17041,
      SEL => vga_sprite_xpixRey_4_CYSELG_17034,
      O => vga_sprite_xpixRey_4_CYMUXG2_17042
    );
  vga_sprite_xpixRey_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_5_0,
      O => vga_sprite_xpixRey_4_CY0G_17040
    );
  vga_sprite_xpixRey_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(5),
      O => vga_sprite_xpixRey_4_CYSELG_17034
    );
  vga_sprite_xpixRey_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_6_XORF_17100,
      O => vga_sprite_xpixRey(6)
    );
  vga_sprite_xpixRey_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y62"
    )
    port map (
      I0 => vga_sprite_xpixRey_6_CYINIT_17099,
      I1 => vga_sprite_Msub_xpixRey_lut(6),
      O => vga_sprite_xpixRey_6_XORF_17100
    );
  vga_sprite_xpixRey_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y62"
    )
    port map (
      IA => vga_sprite_xpixRey_6_CY0F_17098,
      IB => vga_sprite_xpixRey_6_CYINIT_17099,
      SEL => vga_sprite_xpixRey_6_CYSELF_17087,
      O => vga_sprite_Msub_xpixRey_cy_6_Q
    );
  vga_sprite_xpixRey_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y62"
    )
    port map (
      IA => vga_sprite_xpixRey_6_CY0F_17098,
      IB => vga_sprite_xpixRey_6_CY0F_17098,
      SEL => vga_sprite_xpixRey_6_CYSELF_17087,
      O => vga_sprite_xpixRey_6_CYMUXF2_17082
    );
  vga_sprite_xpixRey_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_cy_5_Q,
      O => vga_sprite_xpixRey_6_CYINIT_17099
    );
  vga_sprite_xpixRey_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_6_0,
      O => vga_sprite_xpixRey_6_CY0F_17098
    );
  vga_sprite_xpixRey_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(6),
      O => vga_sprite_xpixRey_6_CYSELF_17087
    );
  vga_sprite_xpixRey_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_6_XORG_17089,
      O => vga_sprite_xpixRey(7)
    );
  vga_sprite_xpixRey_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y62"
    )
    port map (
      I0 => vga_sprite_Msub_xpixRey_cy_6_Q,
      I1 => vga_sprite_Msub_xpixRey_lut(7),
      O => vga_sprite_xpixRey_6_XORG_17089
    );
  vga_sprite_xpixRey_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_cy_5_Q,
      O => vga_sprite_xpixRey_6_FASTCARRY_17084
    );
  vga_sprite_xpixRey_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y62"
    )
    port map (
      I0 => vga_sprite_xpixRey_6_CYSELG_17073,
      I1 => vga_sprite_xpixRey_6_CYSELF_17087,
      O => vga_sprite_xpixRey_6_CYAND_17085
    );
  vga_sprite_xpixRey_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y62"
    )
    port map (
      IA => vga_sprite_xpixRey_6_CYMUXG2_17083,
      IB => vga_sprite_xpixRey_6_FASTCARRY_17084,
      SEL => vga_sprite_xpixRey_6_CYAND_17085,
      O => vga_sprite_xpixRey_6_CYMUXFAST_17086
    );
  vga_sprite_xpixRey_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y62"
    )
    port map (
      IA => vga_sprite_xpixRey_6_CY0G_17081,
      IB => vga_sprite_xpixRey_6_CYMUXF2_17082,
      SEL => vga_sprite_xpixRey_6_CYSELG_17073,
      O => vga_sprite_xpixRey_6_CYMUXG2_17083
    );
  vga_sprite_xpixRey_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_7_0,
      O => vga_sprite_xpixRey_6_CY0G_17081
    );
  vga_sprite_xpixRey_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(7),
      O => vga_sprite_xpixRey_6_CYSELG_17073
    );
  vga_sprite_Msub_xpixRey_lut_8_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X27Y63"
    )
    port map (
      ADR0 => vga_sprite_xpixMona_sub0000_8_0,
      ADR1 => U2_HCS(8),
      ADR2 => vga_sprite_xpixMona_sub0000_8_bdd0,
      ADR3 => b_creyv(8),
      O => vga_sprite_Msub_xpixRey_lut(8)
    );
  vga_sprite_xpixRey_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_8_XORF_17131,
      O => vga_sprite_xpixRey(8)
    );
  vga_sprite_xpixRey_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y63"
    )
    port map (
      I0 => vga_sprite_xpixRey_8_CYINIT_17130,
      I1 => vga_sprite_Msub_xpixRey_lut(8),
      O => vga_sprite_xpixRey_8_XORF_17131
    );
  vga_sprite_xpixRey_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y63"
    )
    port map (
      IA => vga_sprite_xpixRey_8_CY0F_17129,
      IB => vga_sprite_xpixRey_8_CYINIT_17130,
      SEL => vga_sprite_xpixRey_8_CYSELF_17123,
      O => vga_sprite_Msub_xpixRey_cy_8_Q
    );
  vga_sprite_xpixRey_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_6_CYMUXFAST_17086,
      O => vga_sprite_xpixRey_8_CYINIT_17130
    );
  vga_sprite_xpixRey_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_8_0,
      O => vga_sprite_xpixRey_8_CY0F_17129
    );
  vga_sprite_xpixRey_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(8),
      O => vga_sprite_xpixRey_8_CYSELF_17123
    );
  vga_sprite_xpixRey_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_8_XORG_17120,
      O => vga_sprite_xpixRey(9)
    );
  vga_sprite_xpixRey_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y63"
    )
    port map (
      I0 => vga_sprite_Msub_xpixRey_cy_8_Q,
      I1 => vga_sprite_Msub_xpixRey_lut(9),
      O => vga_sprite_xpixRey_8_XORG_17120
    );
  vga_sprite_Msub_xpixRey_lut_9_Q : X_LUT4
    generic map(
      INIT => X"C639",
      LOC => "SLICE_X27Y63"
    )
    port map (
      ADR0 => vga_sprite_xpixMona_sub0000_8_bdd0,
      ADR1 => U2_HCS(9),
      ADR2 => U2_HCS(8),
      ADR3 => b_creyv(9),
      O => vga_sprite_Msub_xpixRey_lut(9)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y23"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0F_17161,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYINIT_17162,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELF_17153,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_0_Q
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_BXINV_17151,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYINIT_17162
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0F_17161
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELF_17153
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_BXINV_17151
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X41Y23"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0G_17148,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_0_Q,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELG_17140,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYMUXG_17150
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0G_17148
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELG_17140
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y24"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0F_17193,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0F_17193,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELF_17184,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXF2_17179
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0F_17193
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELF_17184
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYMUXG_17150,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_FASTCARRY_17181
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y24"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELG_17170,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELF_17184,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYAND_17182
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y24"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXG2_17180,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_FASTCARRY_17181,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYAND_17182,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXFAST_17183
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y24"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0G_17178,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXF2_17179,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELG_17170,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXG2_17180
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0G_17178
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELG_17170
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y25"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0F_17224,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0F_17224,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELF_17216,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXF2_17211
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0000_4_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0F_17224
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELF_17216
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXFAST_17183,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_FASTCARRY_17213
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y25"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELG_17204,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELF_17216,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYAND_17214
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y25"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXG2_17212,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_FASTCARRY_17213,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYAND_17214,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXFAST_17215
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y25"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0G_17210,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXF2_17211,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELG_17204,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXG2_17212
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0000_5_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0G_17210
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(5),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELG_17204
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y26"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0F_17257,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0F_17257,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELF_17249,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXF2_17244
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0000(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0F_17257
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELF_17249
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXFAST_17215,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_FASTCARRY_17246
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y26"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELG_17235,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELF_17249,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYAND_17247
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y26"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXG2_17245,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_FASTCARRY_17246,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYAND_17247,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXFAST_17248
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y26"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0G_17243,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXF2_17244,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELG_17235,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXG2_17245
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0G_17243
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELG_17235
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y27"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0F_17290,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0F_17290,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELF_17283,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXF2_17278
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_lut_8_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0F_17290
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(8),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELF_17283
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXFAST_17282,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_Q
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXFAST_17248,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_FASTCARRY_17280
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y27"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELG_17271,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELF_17283,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYAND_17281
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y27"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXG2_17279,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_FASTCARRY_17280,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYAND_17281,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXFAST_17282
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y27"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0G_17277,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXF2_17278,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELG_17271,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXG2_17279
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_lut(9),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0G_17277
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(9),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELG_17271
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X29Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(0),
      ADR2 => VCC,
      ADR3 => vga_sprite_skyespriteon_addsub0002_0_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(0)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y41"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0F_17319,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYINIT_17320,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELF_17311,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_0_Q
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_BXINV_17309,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYINIT_17320
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0F_17319
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELF_17311
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_BXINV_17309
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X29Y41"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0G_17306,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_0_Q,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELG_17298,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYMUXG_17308
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0G_17306
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELG_17298
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X29Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(1),
      ADR2 => VCC,
      ADR3 => vga_sprite_skyespriteon_addsub0002_1_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(1)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X29Y42"
    )
    port map (
      ADR0 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q,
      ADR1 => U2_vcs(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(2)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0F_17351,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0F_17351,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELF_17342,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXF2_17337
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0F_17351
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELF_17342
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYMUXG_17308,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_FASTCARRY_17339
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y42"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELG_17329,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELF_17342,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYAND_17340
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXG2_17338,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_FASTCARRY_17339,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYAND_17340,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXFAST_17341
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0G_17336,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXF2_17337,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELG_17329,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXG2_17338
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0G_17336
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELG_17329
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X29Y42"
    )
    port map (
      ADR0 => vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q,
      ADR1 => U2_vcs(3),
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(3)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y43"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0F_17382,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0F_17382,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELF_17375,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXF2_17370
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0F_17382
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELF_17375
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXFAST_17341,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_FASTCARRY_17372
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y43"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELG_17361,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELF_17375,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYAND_17373
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y43"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXG2_17371,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_FASTCARRY_17372,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYAND_17373,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXFAST_17374
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y43"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0G_17369,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXF2_17370,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELG_17361,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXG2_17371
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0G_17369
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(5),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELG_17361
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X29Y43"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_Q,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(4)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y44"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0F_17413,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0F_17413,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELF_17405,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXF2_17400
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0F_17413
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELF_17405
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXFAST_17374,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_FASTCARRY_17402
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y44"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELG_17393,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELF_17405,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYAND_17403
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y44"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXG2_17401,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_FASTCARRY_17402,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYAND_17403,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXFAST_17404
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y44"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0G_17399,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXF2_17400,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELG_17393,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXG2_17401
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0G_17399
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELG_17393
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y45"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0F_17444,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0F_17444,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELF_17436,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXF2_17431
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0F_17444
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(8),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELF_17436
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXFAST_17435,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_Q
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXFAST_17404,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_FASTCARRY_17433
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y45"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELG_17424,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELF_17436,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYAND_17434
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y45"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXG2_17432,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_FASTCARRY_17433,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYAND_17434,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXFAST_17435
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y45"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0G_17430,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXF2_17431,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELG_17424,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXG2_17432
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0G_17430
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(9),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELG_17424
    );
  b_drvskye_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y52"
    )
    port map (
      O => b_drvskye_0_LOGIC_ZERO_17467
    );
  b_drvskye_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X37Y52"
    )
    port map (
      O => b_drvskye_0_LOGIC_ONE_17492
    );
  b_drvskye_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_0_XORF_17493,
      O => b_drvskye_0_DXMUX_17495
    );
  b_drvskye_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y52"
    )
    port map (
      I0 => b_drvskye_0_CYINIT_17491,
      I1 => b_drvskye_0_F,
      O => b_drvskye_0_XORF_17493
    );
  b_drvskye_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y52"
    )
    port map (
      IA => b_drvskye_0_LOGIC_ONE_17492,
      IB => b_drvskye_0_CYINIT_17491,
      SEL => b_drvskye_0_CYSELF_17482,
      O => b_Madd_drvskye_sub0000_cy_0_Q
    );
  b_drvskye_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_0_BXINV_17480,
      O => b_drvskye_0_CYINIT_17491
    );
  b_drvskye_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_0_F,
      O => b_drvskye_0_CYSELF_17482
    );
  b_drvskye_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_drvskye_0_BXINV_17480
    );
  b_drvskye_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_0_XORG_17470,
      O => b_drvskye_0_DYMUX_17472
    );
  b_drvskye_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y52"
    )
    port map (
      I0 => b_Madd_drvskye_sub0000_cy_0_Q,
      I1 => b_Madd_drvskye_not0000(1),
      O => b_drvskye_0_XORG_17470
    );
  b_drvskye_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_0_CYMUXG_17469,
      O => b_Madd_drvskye_sub0000_cy_1_Q
    );
  b_drvskye_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X37Y52"
    )
    port map (
      IA => b_drvskye_0_LOGIC_ZERO_17467,
      IB => b_Madd_drvskye_sub0000_cy_0_Q,
      SEL => b_drvskye_0_CYSELG_17458,
      O => b_drvskye_0_CYMUXG_17469
    );
  b_drvskye_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(1),
      O => b_drvskye_0_CYSELG_17458
    );
  b_drvskye_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_drvskye_0_SRINV_17456
    );
  b_drvskye_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvskye_0_CLKINV_17455
    );
  b_drvskye_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not0002_0,
      O => b_drvskye_0_CEINV_17454
    );
  b_drvskye_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      O => b_drvskye_2_LOGIC_ZERO_17524
    );
  b_drvskye_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_2_XORF_17552,
      O => b_drvskye_2_DXMUX_17554
    );
  b_drvskye_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      I0 => b_drvskye_2_CYINIT_17551,
      I1 => b_Madd_drvskye_not0000(2),
      O => b_drvskye_2_XORF_17552
    );
  b_drvskye_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      IA => b_drvskye_2_LOGIC_ZERO_17524,
      IB => b_drvskye_2_CYINIT_17551,
      SEL => b_drvskye_2_CYSELF_17530,
      O => b_Madd_drvskye_sub0000_cy_2_Q
    );
  b_drvskye_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      IA => b_drvskye_2_LOGIC_ZERO_17524,
      IB => b_drvskye_2_LOGIC_ZERO_17524,
      SEL => b_drvskye_2_CYSELF_17530,
      O => b_drvskye_2_CYMUXF2_17525
    );
  b_drvskye_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_sub0000_cy_1_Q,
      O => b_drvskye_2_CYINIT_17551
    );
  b_drvskye_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(2),
      O => b_drvskye_2_CYSELF_17530
    );
  b_drvskye_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_2_XORG_17532,
      O => b_drvskye_2_DYMUX_17534
    );
  b_drvskye_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      I0 => b_Madd_drvskye_sub0000_cy_2_Q,
      I1 => b_Madd_drvskye_not0000(3),
      O => b_drvskye_2_XORG_17532
    );
  b_drvskye_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_2_CYMUXFAST_17529,
      O => b_Madd_drvskye_sub0000_cy_3_Q
    );
  b_drvskye_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_sub0000_cy_1_Q,
      O => b_drvskye_2_FASTCARRY_17527
    );
  b_drvskye_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      I0 => b_drvskye_2_CYSELG_17515,
      I1 => b_drvskye_2_CYSELF_17530,
      O => b_drvskye_2_CYAND_17528
    );
  b_drvskye_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      IA => b_drvskye_2_CYMUXG2_17526,
      IB => b_drvskye_2_FASTCARRY_17527,
      SEL => b_drvskye_2_CYAND_17528,
      O => b_drvskye_2_CYMUXFAST_17529
    );
  b_drvskye_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      IA => b_drvskye_2_LOGIC_ZERO_17524,
      IB => b_drvskye_2_CYMUXF2_17525,
      SEL => b_drvskye_2_CYSELG_17515,
      O => b_drvskye_2_CYMUXG2_17526
    );
  b_drvskye_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(3),
      O => b_drvskye_2_CYSELG_17515
    );
  b_drvskye_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_drvskye_2_SRINV_17513
    );
  b_drvskye_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvskye_2_CLKINV_17512
    );
  b_drvskye_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not0002_0,
      O => b_drvskye_2_CEINV_17511
    );
  b_drvskye_2 : X_FF
    generic map(
      LOC => "SLICE_X37Y53",
      INIT => '0'
    )
    port map (
      I => b_drvskye_2_DXMUX_17554,
      CE => b_drvskye_2_CEINV_17511,
      CLK => b_drvskye_2_CLKINV_17512,
      SET => GND,
      RST => b_drvskye_2_SRINV_17513,
      O => b_drvskye(2)
    );
  b_drvskye_4_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_4_SRINV_17573,
      O => b_drvskye_4_FFY_RST
    );
  b_drvskye_5 : X_FF
    generic map(
      LOC => "SLICE_X37Y54",
      INIT => '0'
    )
    port map (
      I => b_drvskye_4_DYMUX_17594,
      CE => b_drvskye_4_CEINV_17571,
      CLK => b_drvskye_4_CLKINV_17572,
      SET => GND,
      RST => b_drvskye_4_FFY_RST,
      O => b_drvskye(5)
    );
  b_Madd_drvskye_not0000_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X37Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvskye(4),
      O => b_Madd_drvskye_not0000(4)
    );
  b_drvskye_4_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_4_SRINV_17573,
      O => b_drvskye_4_FFX_RST
    );
  b_drvskye_4 : X_FF
    generic map(
      LOC => "SLICE_X37Y54",
      INIT => '0'
    )
    port map (
      I => b_drvskye_4_DXMUX_17614,
      CE => b_drvskye_4_CEINV_17571,
      CLK => b_drvskye_4_CLKINV_17572,
      SET => GND,
      RST => b_drvskye_4_FFX_RST,
      O => b_drvskye(4)
    );
  b_drvskye_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      O => b_drvskye_4_LOGIC_ZERO_17584
    );
  b_drvskye_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_4_XORF_17612,
      O => b_drvskye_4_DXMUX_17614
    );
  b_drvskye_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      I0 => b_drvskye_4_CYINIT_17611,
      I1 => b_Madd_drvskye_not0000(4),
      O => b_drvskye_4_XORF_17612
    );
  b_drvskye_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      IA => b_drvskye_4_LOGIC_ZERO_17584,
      IB => b_drvskye_4_CYINIT_17611,
      SEL => b_drvskye_4_CYSELF_17590,
      O => b_Madd_drvskye_sub0000_cy_4_Q
    );
  b_drvskye_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      IA => b_drvskye_4_LOGIC_ZERO_17584,
      IB => b_drvskye_4_LOGIC_ZERO_17584,
      SEL => b_drvskye_4_CYSELF_17590,
      O => b_drvskye_4_CYMUXF2_17585
    );
  b_drvskye_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_sub0000_cy_3_Q,
      O => b_drvskye_4_CYINIT_17611
    );
  b_drvskye_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(4),
      O => b_drvskye_4_CYSELF_17590
    );
  b_drvskye_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_4_XORG_17592,
      O => b_drvskye_4_DYMUX_17594
    );
  b_drvskye_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      I0 => b_Madd_drvskye_sub0000_cy_4_Q,
      I1 => b_Madd_drvskye_not0000(5),
      O => b_drvskye_4_XORG_17592
    );
  b_drvskye_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_4_CYMUXFAST_17589,
      O => b_Madd_drvskye_sub0000_cy_5_Q
    );
  b_drvskye_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_sub0000_cy_3_Q,
      O => b_drvskye_4_FASTCARRY_17587
    );
  b_drvskye_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      I0 => b_drvskye_4_CYSELG_17575,
      I1 => b_drvskye_4_CYSELF_17590,
      O => b_drvskye_4_CYAND_17588
    );
  b_drvskye_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      IA => b_drvskye_4_CYMUXG2_17586,
      IB => b_drvskye_4_FASTCARRY_17587,
      SEL => b_drvskye_4_CYAND_17588,
      O => b_drvskye_4_CYMUXFAST_17589
    );
  b_drvskye_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      IA => b_drvskye_4_LOGIC_ZERO_17584,
      IB => b_drvskye_4_CYMUXF2_17585,
      SEL => b_drvskye_4_CYSELG_17575,
      O => b_drvskye_4_CYMUXG2_17586
    );
  b_drvskye_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(5),
      O => b_drvskye_4_CYSELG_17575
    );
  b_drvskye_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_drvskye_4_SRINV_17573
    );
  b_drvskye_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvskye_4_CLKINV_17572
    );
  b_drvskye_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not0002_0,
      O => b_drvskye_4_CEINV_17571
    );
  b_Madd_drvskye_not0000_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X37Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvskye(5),
      ADR3 => VCC,
      O => b_Madd_drvskye_not0000(5)
    );
  b_drvskye_6_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_6_SRINV_17633,
      O => b_drvskye_6_FFY_RST
    );
  b_drvskye_7 : X_FF
    generic map(
      LOC => "SLICE_X37Y55",
      INIT => '0'
    )
    port map (
      I => b_drvskye_6_DYMUX_17654,
      CE => b_drvskye_6_CEINV_17631,
      CLK => b_drvskye_6_CLKINV_17632,
      SET => GND,
      RST => b_drvskye_6_FFY_RST,
      O => b_drvskye(7)
    );
  b_drvskye_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y55"
    )
    port map (
      O => b_drvskye_6_LOGIC_ZERO_17644
    );
  b_drvskye_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_6_XORF_17672,
      O => b_drvskye_6_DXMUX_17674
    );
  b_drvskye_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y55"
    )
    port map (
      I0 => b_drvskye_6_CYINIT_17671,
      I1 => b_Madd_drvskye_not0000(6),
      O => b_drvskye_6_XORF_17672
    );
  b_drvskye_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y55"
    )
    port map (
      IA => b_drvskye_6_LOGIC_ZERO_17644,
      IB => b_drvskye_6_CYINIT_17671,
      SEL => b_drvskye_6_CYSELF_17650,
      O => b_Madd_drvskye_sub0000_cy_6_Q
    );
  b_drvskye_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y55"
    )
    port map (
      IA => b_drvskye_6_LOGIC_ZERO_17644,
      IB => b_drvskye_6_LOGIC_ZERO_17644,
      SEL => b_drvskye_6_CYSELF_17650,
      O => b_drvskye_6_CYMUXF2_17645
    );
  b_drvskye_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_sub0000_cy_5_Q,
      O => b_drvskye_6_CYINIT_17671
    );
  b_drvskye_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(6),
      O => b_drvskye_6_CYSELF_17650
    );
  b_drvskye_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_6_XORG_17652,
      O => b_drvskye_6_DYMUX_17654
    );
  b_drvskye_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y55"
    )
    port map (
      I0 => b_Madd_drvskye_sub0000_cy_6_Q,
      I1 => b_Madd_drvskye_not0000(7),
      O => b_drvskye_6_XORG_17652
    );
  b_drvskye_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_sub0000_cy_5_Q,
      O => b_drvskye_6_FASTCARRY_17647
    );
  b_drvskye_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y55"
    )
    port map (
      I0 => b_drvskye_6_CYSELG_17635,
      I1 => b_drvskye_6_CYSELF_17650,
      O => b_drvskye_6_CYAND_17648
    );
  b_drvskye_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y55"
    )
    port map (
      IA => b_drvskye_6_CYMUXG2_17646,
      IB => b_drvskye_6_FASTCARRY_17647,
      SEL => b_drvskye_6_CYAND_17648,
      O => b_drvskye_6_CYMUXFAST_17649
    );
  b_drvskye_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y55"
    )
    port map (
      IA => b_drvskye_6_LOGIC_ZERO_17644,
      IB => b_drvskye_6_CYMUXF2_17645,
      SEL => b_drvskye_6_CYSELG_17635,
      O => b_drvskye_6_CYMUXG2_17646
    );
  b_drvskye_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(7),
      O => b_drvskye_6_CYSELG_17635
    );
  b_drvskye_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_drvskye_6_SRINV_17633
    );
  b_drvskye_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvskye_6_CLKINV_17632
    );
  b_drvskye_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not0002_0,
      O => b_drvskye_6_CEINV_17631
    );
  b_Madd_drvskye_not0000_7_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X37Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvskye(7),
      ADR3 => VCC,
      O => b_Madd_drvskye_not0000(7)
    );
  b_drvskye_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y56"
    )
    port map (
      O => b_drvskye_8_LOGIC_ZERO_17724
    );
  b_drvskye_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_8_XORF_17725,
      O => b_drvskye_8_DXMUX_17727
    );
  b_drvskye_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y56"
    )
    port map (
      I0 => b_drvskye_8_CYINIT_17723,
      I1 => b_Madd_drvskye_not0000(8),
      O => b_drvskye_8_XORF_17725
    );
  b_drvskye_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y56"
    )
    port map (
      IA => b_drvskye_8_LOGIC_ZERO_17724,
      IB => b_drvskye_8_CYINIT_17723,
      SEL => b_drvskye_8_CYSELF_17714,
      O => b_Madd_drvskye_sub0000_cy_8_Q
    );
  b_drvskye_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_6_CYMUXFAST_17649,
      O => b_drvskye_8_CYINIT_17723
    );
  b_drvskye_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(8),
      O => b_drvskye_8_CYSELF_17714
    );
  b_drvskye_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_8_XORG_17703,
      O => b_drvskye_8_DYMUX_17705
    );
  b_drvskye_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y56"
    )
    port map (
      I0 => b_Madd_drvskye_sub0000_cy_8_Q,
      I1 => b_Madd_drvskye_not0000(9),
      O => b_drvskye_8_XORG_17703
    );
  b_drvskye_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_drvskye_8_SRINV_17692
    );
  b_drvskye_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvskye_8_CLKINV_17691
    );
  b_drvskye_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not0002_0,
      O => b_drvskye_8_CEINV_17690
    );
  b_drvmona_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y63"
    )
    port map (
      O => b_drvmona_0_LOGIC_ZERO_17757
    );
  b_drvmona_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X25Y63"
    )
    port map (
      O => b_drvmona_0_LOGIC_ONE_17781
    );
  b_drvmona_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_0_XORF_17782,
      O => b_drvmona_0_DXMUX_17784
    );
  b_drvmona_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y63"
    )
    port map (
      I0 => b_drvmona_0_CYINIT_17780,
      I1 => b_drvmona_0_F,
      O => b_drvmona_0_XORF_17782
    );
  b_drvmona_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y63"
    )
    port map (
      IA => b_drvmona_0_LOGIC_ONE_17781,
      IB => b_drvmona_0_CYINIT_17780,
      SEL => b_drvmona_0_CYSELF_17771,
      O => b_Madd_drvmona_sub0000_cy_0_Q
    );
  b_drvmona_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_0_BXINV_17769,
      O => b_drvmona_0_CYINIT_17780
    );
  b_drvmona_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_0_F,
      O => b_drvmona_0_CYSELF_17771
    );
  b_drvmona_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_drvmona_0_BXINV_17769
    );
  b_drvmona_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_0_XORG_17760,
      O => b_drvmona_0_DYMUX_17762
    );
  b_drvmona_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y63"
    )
    port map (
      I0 => b_Madd_drvmona_sub0000_cy_0_Q,
      I1 => b_Madd_drvmona_not0000(1),
      O => b_drvmona_0_XORG_17760
    );
  b_drvmona_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_0_CYMUXG_17759,
      O => b_Madd_drvmona_sub0000_cy_1_Q
    );
  b_drvmona_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X25Y63"
    )
    port map (
      IA => b_drvmona_0_LOGIC_ZERO_17757,
      IB => b_Madd_drvmona_sub0000_cy_0_Q,
      SEL => b_drvmona_0_CYSELG_17748,
      O => b_drvmona_0_CYMUXG_17759
    );
  b_drvmona_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(1),
      O => b_drvmona_0_CYSELG_17748
    );
  b_drvmona_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_drvmona_0_SRINV_17746
    );
  b_drvmona_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvmona_0_CLKINV_17745
    );
  b_drvmona_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not0002_0,
      O => b_drvmona_0_CEINV_17744
    );
  b_drvmona_2 : X_FF
    generic map(
      LOC => "SLICE_X25Y64",
      INIT => '1'
    )
    port map (
      I => b_drvmona_2_DXMUX_17842,
      CE => b_drvmona_2_CEINV_17800,
      CLK => b_drvmona_2_CLKINV_17801,
      SET => b_drvmona_2_SRINV_17802,
      RST => GND,
      O => b_drvmona(2)
    );
  b_drvmona_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y64"
    )
    port map (
      O => b_drvmona_2_LOGIC_ZERO_17813
    );
  b_drvmona_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_2_XORF_17840,
      O => b_drvmona_2_DXMUX_17842
    );
  b_drvmona_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y64"
    )
    port map (
      I0 => b_drvmona_2_CYINIT_17839,
      I1 => b_Madd_drvmona_not0000(2),
      O => b_drvmona_2_XORF_17840
    );
  b_drvmona_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y64"
    )
    port map (
      IA => b_drvmona_2_LOGIC_ZERO_17813,
      IB => b_drvmona_2_CYINIT_17839,
      SEL => b_drvmona_2_CYSELF_17819,
      O => b_Madd_drvmona_sub0000_cy_2_Q
    );
  b_drvmona_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y64"
    )
    port map (
      IA => b_drvmona_2_LOGIC_ZERO_17813,
      IB => b_drvmona_2_LOGIC_ZERO_17813,
      SEL => b_drvmona_2_CYSELF_17819,
      O => b_drvmona_2_CYMUXF2_17814
    );
  b_drvmona_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_sub0000_cy_1_Q,
      O => b_drvmona_2_CYINIT_17839
    );
  b_drvmona_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(2),
      O => b_drvmona_2_CYSELF_17819
    );
  b_drvmona_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_2_XORG_17821,
      O => b_drvmona_2_DYMUX_17823
    );
  b_drvmona_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y64"
    )
    port map (
      I0 => b_Madd_drvmona_sub0000_cy_2_Q,
      I1 => b_Madd_drvmona_not0000(3),
      O => b_drvmona_2_XORG_17821
    );
  b_drvmona_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_2_CYMUXFAST_17818,
      O => b_Madd_drvmona_sub0000_cy_3_Q
    );
  b_drvmona_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_sub0000_cy_1_Q,
      O => b_drvmona_2_FASTCARRY_17816
    );
  b_drvmona_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y64"
    )
    port map (
      I0 => b_drvmona_2_CYSELG_17804,
      I1 => b_drvmona_2_CYSELF_17819,
      O => b_drvmona_2_CYAND_17817
    );
  b_drvmona_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y64"
    )
    port map (
      IA => b_drvmona_2_CYMUXG2_17815,
      IB => b_drvmona_2_FASTCARRY_17816,
      SEL => b_drvmona_2_CYAND_17817,
      O => b_drvmona_2_CYMUXFAST_17818
    );
  b_drvmona_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y64"
    )
    port map (
      IA => b_drvmona_2_LOGIC_ZERO_17813,
      IB => b_drvmona_2_CYMUXF2_17814,
      SEL => b_drvmona_2_CYSELG_17804,
      O => b_drvmona_2_CYMUXG2_17815
    );
  b_drvmona_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(3),
      O => b_drvmona_2_CYSELG_17804
    );
  b_drvmona_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_drvmona_2_SRINV_17802
    );
  b_drvmona_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvmona_2_CLKINV_17801
    );
  b_drvmona_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not0002_0,
      O => b_drvmona_2_CEINV_17800
    );
  b_Madd_drvmona_not0000_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X25Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvmona(2),
      O => b_Madd_drvmona_not0000(2)
    );
  b_drvmona_3 : X_FF
    generic map(
      LOC => "SLICE_X25Y64",
      INIT => '1'
    )
    port map (
      I => b_drvmona_2_DYMUX_17823,
      CE => b_drvmona_2_CEINV_17800,
      CLK => b_drvmona_2_CLKINV_17801,
      SET => b_drvmona_2_SRINV_17802,
      RST => GND,
      O => b_drvmona(3)
    );
  b_drvmona_5 : X_FF
    generic map(
      LOC => "SLICE_X25Y65",
      INIT => '1'
    )
    port map (
      I => b_drvmona_4_DYMUX_17881,
      CE => b_drvmona_4_CEINV_17858,
      CLK => b_drvmona_4_CLKINV_17859,
      SET => b_drvmona_4_SRINV_17860,
      RST => GND,
      O => b_drvmona(5)
    );
  b_drvmona_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y65"
    )
    port map (
      O => b_drvmona_4_LOGIC_ZERO_17871
    );
  b_drvmona_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_4_XORF_17898,
      O => b_drvmona_4_DXMUX_17900
    );
  b_drvmona_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y65"
    )
    port map (
      I0 => b_drvmona_4_CYINIT_17897,
      I1 => b_Madd_drvmona_not0000(4),
      O => b_drvmona_4_XORF_17898
    );
  b_drvmona_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y65"
    )
    port map (
      IA => b_drvmona_4_LOGIC_ZERO_17871,
      IB => b_drvmona_4_CYINIT_17897,
      SEL => b_drvmona_4_CYSELF_17877,
      O => b_Madd_drvmona_sub0000_cy_4_Q
    );
  b_drvmona_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y65"
    )
    port map (
      IA => b_drvmona_4_LOGIC_ZERO_17871,
      IB => b_drvmona_4_LOGIC_ZERO_17871,
      SEL => b_drvmona_4_CYSELF_17877,
      O => b_drvmona_4_CYMUXF2_17872
    );
  b_drvmona_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_sub0000_cy_3_Q,
      O => b_drvmona_4_CYINIT_17897
    );
  b_drvmona_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(4),
      O => b_drvmona_4_CYSELF_17877
    );
  b_drvmona_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_4_XORG_17879,
      O => b_drvmona_4_DYMUX_17881
    );
  b_drvmona_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y65"
    )
    port map (
      I0 => b_Madd_drvmona_sub0000_cy_4_Q,
      I1 => b_Madd_drvmona_not0000(5),
      O => b_drvmona_4_XORG_17879
    );
  b_drvmona_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_4_CYMUXFAST_17876,
      O => b_Madd_drvmona_sub0000_cy_5_Q
    );
  b_drvmona_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_sub0000_cy_3_Q,
      O => b_drvmona_4_FASTCARRY_17874
    );
  b_drvmona_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y65"
    )
    port map (
      I0 => b_drvmona_4_CYSELG_17862,
      I1 => b_drvmona_4_CYSELF_17877,
      O => b_drvmona_4_CYAND_17875
    );
  b_drvmona_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y65"
    )
    port map (
      IA => b_drvmona_4_CYMUXG2_17873,
      IB => b_drvmona_4_FASTCARRY_17874,
      SEL => b_drvmona_4_CYAND_17875,
      O => b_drvmona_4_CYMUXFAST_17876
    );
  b_drvmona_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y65"
    )
    port map (
      IA => b_drvmona_4_LOGIC_ZERO_17871,
      IB => b_drvmona_4_CYMUXF2_17872,
      SEL => b_drvmona_4_CYSELG_17862,
      O => b_drvmona_4_CYMUXG2_17873
    );
  b_drvmona_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(5),
      O => b_drvmona_4_CYSELG_17862
    );
  b_drvmona_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_drvmona_4_SRINV_17860
    );
  b_drvmona_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvmona_4_CLKINV_17859
    );
  b_drvmona_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not0002_0,
      O => b_drvmona_4_CEINV_17858
    );
  b_Madd_drvmona_not0000_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X25Y65"
    )
    port map (
      ADR0 => b_drvmona(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvmona_not0000(5)
    );
  b_drvmona_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y66"
    )
    port map (
      O => b_drvmona_6_LOGIC_ZERO_17929
    );
  b_drvmona_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_6_XORF_17956,
      O => b_drvmona_6_DXMUX_17958
    );
  b_drvmona_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y66"
    )
    port map (
      I0 => b_drvmona_6_CYINIT_17955,
      I1 => b_Madd_drvmona_not0000(6),
      O => b_drvmona_6_XORF_17956
    );
  b_drvmona_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y66"
    )
    port map (
      IA => b_drvmona_6_LOGIC_ZERO_17929,
      IB => b_drvmona_6_CYINIT_17955,
      SEL => b_drvmona_6_CYSELF_17935,
      O => b_Madd_drvmona_sub0000_cy_6_Q
    );
  b_drvmona_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y66"
    )
    port map (
      IA => b_drvmona_6_LOGIC_ZERO_17929,
      IB => b_drvmona_6_LOGIC_ZERO_17929,
      SEL => b_drvmona_6_CYSELF_17935,
      O => b_drvmona_6_CYMUXF2_17930
    );
  b_drvmona_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_sub0000_cy_5_Q,
      O => b_drvmona_6_CYINIT_17955
    );
  b_drvmona_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(6),
      O => b_drvmona_6_CYSELF_17935
    );
  b_drvmona_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_6_XORG_17937,
      O => b_drvmona_6_DYMUX_17939
    );
  b_drvmona_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y66"
    )
    port map (
      I0 => b_Madd_drvmona_sub0000_cy_6_Q,
      I1 => b_Madd_drvmona_not0000(7),
      O => b_drvmona_6_XORG_17937
    );
  b_drvmona_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_sub0000_cy_5_Q,
      O => b_drvmona_6_FASTCARRY_17932
    );
  b_drvmona_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y66"
    )
    port map (
      I0 => b_drvmona_6_CYSELG_17920,
      I1 => b_drvmona_6_CYSELF_17935,
      O => b_drvmona_6_CYAND_17933
    );
  b_drvmona_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y66"
    )
    port map (
      IA => b_drvmona_6_CYMUXG2_17931,
      IB => b_drvmona_6_FASTCARRY_17932,
      SEL => b_drvmona_6_CYAND_17933,
      O => b_drvmona_6_CYMUXFAST_17934
    );
  b_drvmona_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y66"
    )
    port map (
      IA => b_drvmona_6_LOGIC_ZERO_17929,
      IB => b_drvmona_6_CYMUXF2_17930,
      SEL => b_drvmona_6_CYSELG_17920,
      O => b_drvmona_6_CYMUXG2_17931
    );
  b_drvmona_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(7),
      O => b_drvmona_6_CYSELG_17920
    );
  b_drvmona_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_drvmona_6_SRINV_17918
    );
  b_drvmona_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvmona_6_CLKINV_17917
    );
  b_drvmona_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not0002_0,
      O => b_drvmona_6_CEINV_17916
    );
  b_drvmona_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y67"
    )
    port map (
      O => b_drvmona_8_LOGIC_ZERO_18006
    );
  b_drvmona_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_8_XORF_18007,
      O => b_drvmona_8_DXMUX_18009
    );
  b_drvmona_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y67"
    )
    port map (
      I0 => b_drvmona_8_CYINIT_18005,
      I1 => b_Madd_drvmona_not0000(8),
      O => b_drvmona_8_XORF_18007
    );
  b_drvmona_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y67"
    )
    port map (
      IA => b_drvmona_8_LOGIC_ZERO_18006,
      IB => b_drvmona_8_CYINIT_18005,
      SEL => b_drvmona_8_CYSELF_17996,
      O => b_Madd_drvmona_sub0000_cy_8_Q
    );
  b_drvmona_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_6_CYMUXFAST_17934,
      O => b_drvmona_8_CYINIT_18005
    );
  b_drvmona_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(8),
      O => b_drvmona_8_CYSELF_17996
    );
  b_drvmona_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_8_XORG_17986,
      O => b_drvmona_8_DYMUX_17988
    );
  b_drvmona_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y67"
    )
    port map (
      I0 => b_Madd_drvmona_sub0000_cy_8_Q,
      I1 => b_Madd_drvmona_not0000(9),
      O => b_drvmona_8_XORG_17986
    );
  b_drvmona_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_drvmona_8_SRINV_17975
    );
  b_drvmona_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvmona_8_CLKINV_17974
    );
  b_drvmona_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not0002_0,
      O => b_drvmona_8_CEINV_17973
    );
  vga_sprite_ypixMona_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_0_XORF_18050,
      O => vga_sprite_ypixMona(0)
    );
  vga_sprite_ypixMona_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y45"
    )
    port map (
      I0 => vga_sprite_ypixMona_0_CYINIT_18049,
      I1 => vga_sprite_Msub_ypixMona_lut(0),
      O => vga_sprite_ypixMona_0_XORF_18050
    );
  vga_sprite_ypixMona_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y45"
    )
    port map (
      IA => vga_sprite_ypixMona_0_CY0F_18048,
      IB => vga_sprite_ypixMona_0_CYINIT_18049,
      SEL => vga_sprite_ypixMona_0_CYSELF_18040,
      O => vga_sprite_Msub_ypixMona_cy_0_Q
    );
  vga_sprite_ypixMona_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_0_BXINV_18038,
      O => vga_sprite_ypixMona_0_CYINIT_18049
    );
  vga_sprite_ypixMona_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(0),
      O => vga_sprite_ypixMona_0_CY0F_18048
    );
  vga_sprite_ypixMona_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(0),
      O => vga_sprite_ypixMona_0_CYSELF_18040
    );
  vga_sprite_ypixMona_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_ypixMona_0_BXINV_18038
    );
  vga_sprite_ypixMona_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_0_XORG_18036,
      O => vga_sprite_ypixMona(1)
    );
  vga_sprite_ypixMona_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y45"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_cy_0_Q,
      I1 => vga_sprite_Msub_ypixMona_lut(1),
      O => vga_sprite_ypixMona_0_XORG_18036
    );
  vga_sprite_ypixMona_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_0_CYMUXG_18035,
      O => vga_sprite_Msub_ypixMona_cy_1_Q
    );
  vga_sprite_ypixMona_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X21Y45"
    )
    port map (
      IA => vga_sprite_ypixMona_0_CY0G_18033,
      IB => vga_sprite_Msub_ypixMona_cy_0_Q,
      SEL => vga_sprite_ypixMona_0_CYSELG_18025,
      O => vga_sprite_ypixMona_0_CYMUXG_18035
    );
  vga_sprite_ypixMona_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(1),
      O => vga_sprite_ypixMona_0_CY0G_18033
    );
  vga_sprite_ypixMona_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(1),
      O => vga_sprite_ypixMona_0_CYSELG_18025
    );
  vga_sprite_Msub_ypixMona_lut_2_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X21Y46"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(2),
      ADR1 => VCC,
      ADR2 => b_rmonav(2),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_lut(2)
    );
  vga_sprite_ypixMona_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_2_XORF_18089,
      O => vga_sprite_ypixMona(2)
    );
  vga_sprite_ypixMona_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      I0 => vga_sprite_ypixMona_2_CYINIT_18088,
      I1 => vga_sprite_Msub_ypixMona_lut(2),
      O => vga_sprite_ypixMona_2_XORF_18089
    );
  vga_sprite_ypixMona_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      IA => vga_sprite_ypixMona_2_CY0F_18087,
      IB => vga_sprite_ypixMona_2_CYINIT_18088,
      SEL => vga_sprite_ypixMona_2_CYSELF_18075,
      O => vga_sprite_Msub_ypixMona_cy_2_Q
    );
  vga_sprite_ypixMona_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      IA => vga_sprite_ypixMona_2_CY0F_18087,
      IB => vga_sprite_ypixMona_2_CY0F_18087,
      SEL => vga_sprite_ypixMona_2_CYSELF_18075,
      O => vga_sprite_ypixMona_2_CYMUXF2_18070
    );
  vga_sprite_ypixMona_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_cy_1_Q,
      O => vga_sprite_ypixMona_2_CYINIT_18088
    );
  vga_sprite_ypixMona_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(2),
      O => vga_sprite_ypixMona_2_CY0F_18087
    );
  vga_sprite_ypixMona_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(2),
      O => vga_sprite_ypixMona_2_CYSELF_18075
    );
  vga_sprite_ypixMona_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_2_XORG_18077,
      O => vga_sprite_ypixMona(3)
    );
  vga_sprite_ypixMona_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_cy_2_Q,
      I1 => vga_sprite_Msub_ypixMona_lut(3),
      O => vga_sprite_ypixMona_2_XORG_18077
    );
  vga_sprite_ypixMona_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_2_CYMUXFAST_18074,
      O => vga_sprite_Msub_ypixMona_cy_3_Q
    );
  vga_sprite_ypixMona_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_cy_1_Q,
      O => vga_sprite_ypixMona_2_FASTCARRY_18072
    );
  vga_sprite_ypixMona_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      I0 => vga_sprite_ypixMona_2_CYSELG_18061,
      I1 => vga_sprite_ypixMona_2_CYSELF_18075,
      O => vga_sprite_ypixMona_2_CYAND_18073
    );
  vga_sprite_ypixMona_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      IA => vga_sprite_ypixMona_2_CYMUXG2_18071,
      IB => vga_sprite_ypixMona_2_FASTCARRY_18072,
      SEL => vga_sprite_ypixMona_2_CYAND_18073,
      O => vga_sprite_ypixMona_2_CYMUXFAST_18074
    );
  vga_sprite_ypixMona_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      IA => vga_sprite_ypixMona_2_CY0G_18069,
      IB => vga_sprite_ypixMona_2_CYMUXF2_18070,
      SEL => vga_sprite_ypixMona_2_CYSELG_18061,
      O => vga_sprite_ypixMona_2_CYMUXG2_18071
    );
  vga_sprite_ypixMona_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(3),
      O => vga_sprite_ypixMona_2_CY0G_18069
    );
  vga_sprite_ypixMona_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(3),
      O => vga_sprite_ypixMona_2_CYSELG_18061
    );
  vga_sprite_Msub_ypixMona_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y46"
    )
    port map (
      ADR0 => b_rmonav(3),
      ADR1 => vga_sprite_ypixMona_sub0000(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_lut(3)
    );
  vga_sprite_ypixMona_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_4_XORF_18128,
      O => vga_sprite_ypixMona(4)
    );
  vga_sprite_ypixMona_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y47"
    )
    port map (
      I0 => vga_sprite_ypixMona_4_CYINIT_18127,
      I1 => vga_sprite_Msub_ypixMona_lut(4),
      O => vga_sprite_ypixMona_4_XORF_18128
    );
  vga_sprite_ypixMona_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y47"
    )
    port map (
      IA => vga_sprite_ypixMona_4_CY0F_18126,
      IB => vga_sprite_ypixMona_4_CYINIT_18127,
      SEL => vga_sprite_ypixMona_4_CYSELF_18114,
      O => vga_sprite_Msub_ypixMona_cy_4_Q
    );
  vga_sprite_ypixMona_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y47"
    )
    port map (
      IA => vga_sprite_ypixMona_4_CY0F_18126,
      IB => vga_sprite_ypixMona_4_CY0F_18126,
      SEL => vga_sprite_ypixMona_4_CYSELF_18114,
      O => vga_sprite_ypixMona_4_CYMUXF2_18109
    );
  vga_sprite_ypixMona_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_cy_3_Q,
      O => vga_sprite_ypixMona_4_CYINIT_18127
    );
  vga_sprite_ypixMona_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(4),
      O => vga_sprite_ypixMona_4_CY0F_18126
    );
  vga_sprite_ypixMona_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(4),
      O => vga_sprite_ypixMona_4_CYSELF_18114
    );
  vga_sprite_ypixMona_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_4_XORG_18116,
      O => vga_sprite_ypixMona(5)
    );
  vga_sprite_ypixMona_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y47"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_cy_4_Q,
      I1 => vga_sprite_Msub_ypixMona_lut(5),
      O => vga_sprite_ypixMona_4_XORG_18116
    );
  vga_sprite_ypixMona_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_4_CYMUXFAST_18113,
      O => vga_sprite_Msub_ypixMona_cy_5_Q
    );
  vga_sprite_ypixMona_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_cy_3_Q,
      O => vga_sprite_ypixMona_4_FASTCARRY_18111
    );
  vga_sprite_ypixMona_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y47"
    )
    port map (
      I0 => vga_sprite_ypixMona_4_CYSELG_18100,
      I1 => vga_sprite_ypixMona_4_CYSELF_18114,
      O => vga_sprite_ypixMona_4_CYAND_18112
    );
  vga_sprite_ypixMona_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y47"
    )
    port map (
      IA => vga_sprite_ypixMona_4_CYMUXG2_18110,
      IB => vga_sprite_ypixMona_4_FASTCARRY_18111,
      SEL => vga_sprite_ypixMona_4_CYAND_18112,
      O => vga_sprite_ypixMona_4_CYMUXFAST_18113
    );
  vga_sprite_ypixMona_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y47"
    )
    port map (
      IA => vga_sprite_ypixMona_4_CY0G_18108,
      IB => vga_sprite_ypixMona_4_CYMUXF2_18109,
      SEL => vga_sprite_ypixMona_4_CYSELG_18100,
      O => vga_sprite_ypixMona_4_CYMUXG2_18110
    );
  vga_sprite_ypixMona_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(5),
      O => vga_sprite_ypixMona_4_CY0G_18108
    );
  vga_sprite_ypixMona_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(5),
      O => vga_sprite_ypixMona_4_CYSELG_18100
    );
  vga_sprite_ypixMona_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_6_XORF_18167,
      O => vga_sprite_ypixMona(6)
    );
  vga_sprite_ypixMona_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y48"
    )
    port map (
      I0 => vga_sprite_ypixMona_6_CYINIT_18166,
      I1 => vga_sprite_Msub_ypixMona_lut(6),
      O => vga_sprite_ypixMona_6_XORF_18167
    );
  vga_sprite_ypixMona_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y48"
    )
    port map (
      IA => vga_sprite_ypixMona_6_CY0F_18165,
      IB => vga_sprite_ypixMona_6_CYINIT_18166,
      SEL => vga_sprite_ypixMona_6_CYSELF_18153,
      O => vga_sprite_Msub_ypixMona_cy_6_Q
    );
  vga_sprite_ypixMona_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y48"
    )
    port map (
      IA => vga_sprite_ypixMona_6_CY0F_18165,
      IB => vga_sprite_ypixMona_6_CY0F_18165,
      SEL => vga_sprite_ypixMona_6_CYSELF_18153,
      O => vga_sprite_ypixMona_6_CYMUXF2_18148
    );
  vga_sprite_ypixMona_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_cy_5_Q,
      O => vga_sprite_ypixMona_6_CYINIT_18166
    );
  vga_sprite_ypixMona_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(6),
      O => vga_sprite_ypixMona_6_CY0F_18165
    );
  vga_sprite_ypixMona_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(6),
      O => vga_sprite_ypixMona_6_CYSELF_18153
    );
  vga_sprite_ypixMona_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_6_XORG_18155,
      O => vga_sprite_ypixMona(7)
    );
  vga_sprite_ypixMona_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y48"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_cy_6_Q,
      I1 => vga_sprite_Msub_ypixMona_lut(7),
      O => vga_sprite_ypixMona_6_XORG_18155
    );
  vga_sprite_ypixMona_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_cy_5_Q,
      O => vga_sprite_ypixMona_6_FASTCARRY_18150
    );
  vga_sprite_ypixMona_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y48"
    )
    port map (
      I0 => vga_sprite_ypixMona_6_CYSELG_18139,
      I1 => vga_sprite_ypixMona_6_CYSELF_18153,
      O => vga_sprite_ypixMona_6_CYAND_18151
    );
  vga_sprite_ypixMona_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y48"
    )
    port map (
      IA => vga_sprite_ypixMona_6_CYMUXG2_18149,
      IB => vga_sprite_ypixMona_6_FASTCARRY_18150,
      SEL => vga_sprite_ypixMona_6_CYAND_18151,
      O => vga_sprite_ypixMona_6_CYMUXFAST_18152
    );
  vga_sprite_ypixMona_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y48"
    )
    port map (
      IA => vga_sprite_ypixMona_6_CY0G_18147,
      IB => vga_sprite_ypixMona_6_CYMUXF2_18148,
      SEL => vga_sprite_ypixMona_6_CYSELG_18139,
      O => vga_sprite_ypixMona_6_CYMUXG2_18149
    );
  vga_sprite_ypixMona_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(7),
      O => vga_sprite_ypixMona_6_CY0G_18147
    );
  vga_sprite_ypixMona_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(7),
      O => vga_sprite_ypixMona_6_CYSELG_18139
    );
  vga_sprite_ypixMona_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_8_XORF_18198,
      O => vga_sprite_ypixMona(8)
    );
  vga_sprite_ypixMona_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y49"
    )
    port map (
      I0 => vga_sprite_ypixMona_8_CYINIT_18197,
      I1 => vga_sprite_Msub_ypixMona_lut(8),
      O => vga_sprite_ypixMona_8_XORF_18198
    );
  vga_sprite_ypixMona_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y49"
    )
    port map (
      IA => vga_sprite_ypixMona_8_CY0F_18196,
      IB => vga_sprite_ypixMona_8_CYINIT_18197,
      SEL => vga_sprite_ypixMona_8_CYSELF_18188,
      O => vga_sprite_Msub_ypixMona_cy_8_Q
    );
  vga_sprite_ypixMona_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_6_CYMUXFAST_18152,
      O => vga_sprite_ypixMona_8_CYINIT_18197
    );
  vga_sprite_ypixMona_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(8),
      O => vga_sprite_ypixMona_8_CY0F_18196
    );
  vga_sprite_ypixMona_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(8),
      O => vga_sprite_ypixMona_8_CYSELF_18188
    );
  vga_sprite_ypixMona_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_8_XORG_18185,
      O => vga_sprite_ypixMona(9)
    );
  vga_sprite_ypixMona_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y49"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_cy_8_Q,
      I1 => vga_sprite_Msub_ypixMona_lut(9),
      O => vga_sprite_ypixMona_8_XORG_18185
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y57"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0F_18228,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYINIT_18229,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELF_18220,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_0_Q
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_BXINV_18218,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYINIT_18229
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0F_18228
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELF_18220
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_BXINV_18218
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X37Y57"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0G_18215,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_0_Q,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELG_18207,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYMUXG_18217
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0G_18215
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELG_18207
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X37Y58"
    )
    port map (
      ADR0 => b_creyv(2),
      ADR1 => U2_HCS(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(2)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y58"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0F_18260,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0F_18260,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELF_18251,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXF2_18246
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0F_18260
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELF_18251
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYMUXG_18217,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_FASTCARRY_18248
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y58"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELG_18237,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELF_18251,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYAND_18249
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y58"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXG2_18247,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_FASTCARRY_18248,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYAND_18249,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXFAST_18250
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y58"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0G_18245,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXF2_18246,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELG_18237,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXG2_18247
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0G_18245
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELG_18237
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X37Y59"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0000_4_0,
      ADR1 => b_creyv(4),
      ADR2 => VCC,
      ADR3 => U2_HCS(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(4)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y59"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0F_18291,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0F_18291,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELF_18283,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXF2_18278
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0000_4_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0F_18291
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELF_18283
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXFAST_18250,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_FASTCARRY_18280
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y59"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELG_18271,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELF_18283,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYAND_18281
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y59"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXG2_18279,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_FASTCARRY_18280,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYAND_18281,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXFAST_18282
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y59"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0G_18277,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXF2_18278,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELG_18271,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXG2_18279
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0000_5_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0G_18277
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(5),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELG_18271
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X37Y59"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0000_5_0,
      ADR1 => b_creyv(5),
      ADR2 => U2_HCS(5),
      ADR3 => b_creyv(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(5)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"69C3",
      LOC => "SLICE_X37Y60"
    )
    port map (
      ADR0 => b_creyv(5),
      ADR1 => b_creyv(6),
      ADR2 => U2_HCS(6),
      ADR3 => b_creyv(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(6)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X37Y60"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0,
      ADR1 => U2_HCS(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(7)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y60"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0F_18324,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0F_18324,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELF_18316,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXF2_18311
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0000(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0F_18324
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELF_18316
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXFAST_18282,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_FASTCARRY_18313
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y60"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELG_18302,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELF_18316,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYAND_18314
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y60"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXG2_18312,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_FASTCARRY_18313,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYAND_18314,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXFAST_18315
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y60"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0G_18310,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXF2_18311,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELG_18302,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXG2_18312
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0G_18310
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELG_18302
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y61"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0F_18357,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0F_18357,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELF_18350,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXF2_18345
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_lut_8_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0F_18357
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(8),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELF_18350
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXFAST_18349,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_Q
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXFAST_18315,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_FASTCARRY_18347
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y61"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELG_18338,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELF_18350,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYAND_18348
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y61"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXG2_18346,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_FASTCARRY_18347,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYAND_18348,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXFAST_18349
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y61"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0G_18344,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXF2_18345,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELG_18338,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXG2_18346
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_lut(9),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0G_18344
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(9),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELG_18338
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y61"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0F_18386,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYINIT_18387,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELF_18378,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_0_Q
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_BXINV_18376,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYINIT_18387
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0F_18386
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELF_18378
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_BXINV_18376
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X19Y61"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0G_18373,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_0_Q,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELG_18365,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYMUXG_18375
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0G_18373
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELG_18365
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y62"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0F_18418,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0F_18418,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELF_18409,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXF2_18404
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0F_18418
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELF_18409
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYMUXG_18375,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_FASTCARRY_18406
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y62"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELG_18396,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELF_18409,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYAND_18407
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y62"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXG2_18405,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_FASTCARRY_18406,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYAND_18407,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXFAST_18408
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y62"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0G_18403,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXF2_18404,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELG_18396,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXG2_18405
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0G_18403
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELG_18396
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y63"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0F_18449,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0F_18449,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELF_18442,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXF2_18437
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0F_18449
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELF_18442
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXFAST_18408,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_FASTCARRY_18439
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y63"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELG_18428,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELF_18442,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYAND_18440
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y63"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXG2_18438,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_FASTCARRY_18439,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYAND_18440,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXFAST_18441
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y63"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0G_18436,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXF2_18437,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELG_18428,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXG2_18438
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0G_18436
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(5),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELG_18428
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y64"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0F_18480,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0F_18480,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELF_18472,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXF2_18467
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0F_18480
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELF_18472
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXFAST_18441,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_FASTCARRY_18469
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y64"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELG_18460,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELF_18472,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYAND_18470
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y64"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXG2_18468,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_FASTCARRY_18469,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYAND_18470,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXFAST_18471
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y64"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0G_18466,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXF2_18467,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELG_18460,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXG2_18468
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0G_18466
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELG_18460
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X19Y65"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_Q,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_cy_7_0,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(8)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y65"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0F_18511,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0F_18511,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELF_18503,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXF2_18498
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0F_18511
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(8),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELF_18503
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXFAST_18502,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_Q
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXFAST_18471,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_FASTCARRY_18500
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y65"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELG_18491,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELF_18503,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYAND_18501
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y65"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXG2_18499,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_FASTCARRY_18500,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYAND_18501,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXFAST_18502
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y65"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0G_18497,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXF2_18498,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELG_18491,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXG2_18499
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0G_18497
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(9),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELG_18491
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X19Y65"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_9_Q,
      ADR1 => U2_vcs(9),
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_cy_7_0,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(9)
    );
  vga_sprite_Madd_skyespriteon_addsub0002_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X33Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rskyev(0),
      ADR3 => VCC,
      O => vga_sprite_Madd_skyespriteon_addsub0002_lut(0)
    );
  vga_sprite_skyespriteon_addsub0002_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X33Y42"
    )
    port map (
      O => vga_sprite_skyespriteon_addsub0002_0_LOGIC_ONE_18528
    );
  vga_sprite_skyespriteon_addsub0002_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_0_XORF_18545,
      O => vga_sprite_skyespriteon_addsub0002_0_Q
    );
  vga_sprite_skyespriteon_addsub0002_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y42"
    )
    port map (
      I0 => vga_sprite_skyespriteon_addsub0002_0_CYINIT_18544,
      I1 => vga_sprite_Madd_skyespriteon_addsub0002_lut(0),
      O => vga_sprite_skyespriteon_addsub0002_0_XORF_18545
    );
  vga_sprite_skyespriteon_addsub0002_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y42"
    )
    port map (
      IA => vga_sprite_skyespriteon_addsub0002_0_LOGIC_ONE_18528,
      IB => vga_sprite_skyespriteon_addsub0002_0_CYINIT_18544,
      SEL => vga_sprite_skyespriteon_addsub0002_0_CYSELF_18535,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_0_Q
    );
  vga_sprite_skyespriteon_addsub0002_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_0_BXINV_18533,
      O => vga_sprite_skyespriteon_addsub0002_0_CYINIT_18544
    );
  vga_sprite_skyespriteon_addsub0002_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_lut(0),
      O => vga_sprite_skyespriteon_addsub0002_0_CYSELF_18535
    );
  vga_sprite_skyespriteon_addsub0002_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_skyespriteon_addsub0002_0_BXINV_18533
    );
  vga_sprite_skyespriteon_addsub0002_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_0_XORG_18531,
      O => vga_sprite_skyespriteon_addsub0002_1_Q
    );
  vga_sprite_skyespriteon_addsub0002_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y42"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0002_cy_0_Q,
      I1 => vga_sprite_Madd_skyespriteon_addsub0002_lut(1),
      O => vga_sprite_skyespriteon_addsub0002_0_XORG_18531
    );
  vga_sprite_skyespriteon_addsub0002_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_0_CYMUXG_18530,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_1_Q
    );
  vga_sprite_skyespriteon_addsub0002_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X33Y42"
    )
    port map (
      IA => vga_sprite_skyespriteon_addsub0002_0_LOGIC_ONE_18528,
      IB => vga_sprite_Madd_skyespriteon_addsub0002_cy_0_Q,
      SEL => vga_sprite_skyespriteon_addsub0002_0_CYSELG_18519,
      O => vga_sprite_skyespriteon_addsub0002_0_CYMUXG_18530
    );
  vga_sprite_skyespriteon_addsub0002_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_lut(1),
      O => vga_sprite_skyespriteon_addsub0002_0_CYSELG_18519
    );
  vga_sprite_Madd_skyespriteon_addsub0002_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X33Y42"
    )
    port map (
      ADR0 => b_rskyev(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_skyespriteon_addsub0002_lut(1)
    );
  vga_sprite_Madd_skyespriteon_addsub0002_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X33Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rskyev(3),
      O => vga_sprite_Madd_skyespriteon_addsub0002_lut(3)
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X33Y43"
    )
    port map (
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE_18563
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORF_18583,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y43"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYINIT_18582,
      I1 => vga_sprite_Madd_skyespriteon_addsub0002_lut(2),
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORF_18583
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y43"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE_18563,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYINIT_18582,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELF_18569,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_2_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y43"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE_18563,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE_18563,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELF_18569,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXF2_18564
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_cy_1_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYINIT_18582
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_lut(2),
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELF_18569
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORG_18571,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y43"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0002_cy_2_Q,
      I1 => vga_sprite_Madd_skyespriteon_addsub0002_lut(3),
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORG_18571
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXFAST_18568,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_3_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_cy_1_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_FASTCARRY_18566
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y43"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELG_18554,
      I1 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELF_18569,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYAND_18567
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y43"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXG2_18565,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_FASTCARRY_18566,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYAND_18567,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXFAST_18568
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y43"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE_18563,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXF2_18564,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELG_18554,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXG2_18565
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_lut(3),
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELG_18554
    );
  vga_sprite_Madd_skyespriteon_addsub0002_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X33Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_skyespriteon_addsub0002_lut(2)
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y44"
    )
    port map (
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ZERO_18601
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X33Y44"
    )
    port map (
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ONE_18621
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORF_18622,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y44"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYINIT_18620,
      I1 => vga_sprite_Madd_skyespriteon_addsub0002_lut(4),
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORF_18622
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y44"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ONE_18621,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYINIT_18620,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELF_18607,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_4_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y44"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ONE_18621,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ONE_18621,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELF_18607,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXF2_18602
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_cy_3_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYINIT_18620
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_lut(4),
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELF_18607
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORG_18609,
      O => vga_sprite_skyespriteon_addsub0002_5_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y44"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0002_cy_4_Q,
      I1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_G,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORG_18609
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXFAST_18606,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_5_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_cy_3_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_FASTCARRY_18604
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y44"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELG_18592,
      I1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELF_18607,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYAND_18605
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y44"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXG2_18603,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_FASTCARRY_18604,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYAND_18605,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXFAST_18606
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y44"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ZERO_18601,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXF2_18602,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELG_18592,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXG2_18603
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_G,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELG_18592
    );
  vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y45"
    )
    port map (
      O => vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO_18640
    );
  vga_sprite_skyespriteon_addsub0002_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_6_XORF_18660,
      O => vga_sprite_skyespriteon_addsub0002_6_Q
    );
  vga_sprite_skyespriteon_addsub0002_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y45"
    )
    port map (
      I0 => vga_sprite_skyespriteon_addsub0002_6_CYINIT_18659,
      I1 => vga_sprite_skyespriteon_addsub0002_6_F,
      O => vga_sprite_skyespriteon_addsub0002_6_XORF_18660
    );
  vga_sprite_skyespriteon_addsub0002_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y45"
    )
    port map (
      IA => vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO_18640,
      IB => vga_sprite_skyespriteon_addsub0002_6_CYINIT_18659,
      SEL => vga_sprite_skyespriteon_addsub0002_6_CYSELF_18646,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_6_Q
    );
  vga_sprite_skyespriteon_addsub0002_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y45"
    )
    port map (
      IA => vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO_18640,
      IB => vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO_18640,
      SEL => vga_sprite_skyespriteon_addsub0002_6_CYSELF_18646,
      O => vga_sprite_skyespriteon_addsub0002_6_CYMUXF2_18641
    );
  vga_sprite_skyespriteon_addsub0002_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_cy_5_Q,
      O => vga_sprite_skyespriteon_addsub0002_6_CYINIT_18659
    );
  vga_sprite_skyespriteon_addsub0002_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_6_F,
      O => vga_sprite_skyespriteon_addsub0002_6_CYSELF_18646
    );
  vga_sprite_skyespriteon_addsub0002_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_6_XORG_18648,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_7_Q
    );
  vga_sprite_skyespriteon_addsub0002_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y45"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0002_cy_6_Q,
      I1 => vga_sprite_skyespriteon_addsub0002_6_G,
      O => vga_sprite_skyespriteon_addsub0002_6_XORG_18648
    );
  vga_sprite_skyespriteon_addsub0002_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_cy_5_Q,
      O => vga_sprite_skyespriteon_addsub0002_6_FASTCARRY_18643
    );
  vga_sprite_skyespriteon_addsub0002_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y45"
    )
    port map (
      I0 => vga_sprite_skyespriteon_addsub0002_6_CYSELG_18631,
      I1 => vga_sprite_skyespriteon_addsub0002_6_CYSELF_18646,
      O => vga_sprite_skyespriteon_addsub0002_6_CYAND_18644
    );
  vga_sprite_skyespriteon_addsub0002_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y45"
    )
    port map (
      IA => vga_sprite_skyespriteon_addsub0002_6_CYMUXG2_18642,
      IB => vga_sprite_skyespriteon_addsub0002_6_FASTCARRY_18643,
      SEL => vga_sprite_skyespriteon_addsub0002_6_CYAND_18644,
      O => vga_sprite_skyespriteon_addsub0002_6_CYMUXFAST_18645
    );
  vga_sprite_skyespriteon_addsub0002_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y45"
    )
    port map (
      IA => vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO_18640,
      IB => vga_sprite_skyespriteon_addsub0002_6_CYMUXF2_18641,
      SEL => vga_sprite_skyespriteon_addsub0002_6_CYSELG_18631,
      O => vga_sprite_skyespriteon_addsub0002_6_CYMUXG2_18642
    );
  vga_sprite_skyespriteon_addsub0002_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_6_G,
      O => vga_sprite_skyespriteon_addsub0002_6_CYSELG_18631
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y46"
    )
    port map (
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_LOGIC_ZERO_18690
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORF_18691,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y46"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYINIT_18689,
      I1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_F,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORF_18691
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y46"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_LOGIC_ZERO_18690,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYINIT_18689,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYSELF_18680,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_8_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_6_CYMUXFAST_18645,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYINIT_18689
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_F,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYSELF_18680
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORG_18677,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_9_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y46"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0002_cy_8_Q,
      I1 => b_rskyev_9_rt_18674,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORG_18677
    );
  b_dcvskye_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X42Y20"
    )
    port map (
      O => b_dcvskye_0_LOGIC_ZERO_18715
    );
  b_dcvskye_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X42Y20"
    )
    port map (
      O => b_dcvskye_0_LOGIC_ONE_18739
    );
  b_dcvskye_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_0_XORF_18740,
      O => b_dcvskye_0_DXMUX_18742
    );
  b_dcvskye_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X42Y20"
    )
    port map (
      I0 => b_dcvskye_0_CYINIT_18738,
      I1 => b_dcvskye_0_F,
      O => b_dcvskye_0_XORF_18740
    );
  b_dcvskye_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X42Y20"
    )
    port map (
      IA => b_dcvskye_0_LOGIC_ONE_18739,
      IB => b_dcvskye_0_CYINIT_18738,
      SEL => b_dcvskye_0_CYSELF_18729,
      O => b_Madd_dcvskye_sub0000_cy_0_Q
    );
  b_dcvskye_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X42Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_0_BXINV_18727,
      O => b_dcvskye_0_CYINIT_18738
    );
  b_dcvskye_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X42Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_0_F,
      O => b_dcvskye_0_CYSELF_18729
    );
  b_dcvskye_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_dcvskye_0_BXINV_18727
    );
  b_dcvskye_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_0_XORG_18718,
      O => b_dcvskye_0_DYMUX_18720
    );
  b_dcvskye_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X42Y20"
    )
    port map (
      I0 => b_Madd_dcvskye_sub0000_cy_0_Q,
      I1 => b_Madd_dcvskye_not0000(1),
      O => b_dcvskye_0_XORG_18718
    );
  b_dcvskye_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_0_CYMUXG_18717,
      O => b_Madd_dcvskye_sub0000_cy_1_Q
    );
  b_dcvskye_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X42Y20"
    )
    port map (
      IA => b_dcvskye_0_LOGIC_ZERO_18715,
      IB => b_Madd_dcvskye_sub0000_cy_0_Q,
      SEL => b_dcvskye_0_CYSELG_18706,
      O => b_dcvskye_0_CYMUXG_18717
    );
  b_dcvskye_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X42Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(1),
      O => b_dcvskye_0_CYSELG_18706
    );
  b_dcvskye_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_dcvskye_0_SRINV_18704
    );
  b_dcvskye_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvskye_0_CLKINV_18703
    );
  b_dcvskye_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not0002_0,
      O => b_dcvskye_0_CEINV_18702
    );
  b_dcvskye_0 : X_FF
    generic map(
      LOC => "SLICE_X42Y20",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_0_DXMUX_18742,
      CE => b_dcvskye_0_CEINV_18702,
      CLK => b_dcvskye_0_CLKINV_18703,
      SET => b_dcvskye_0_SRINV_18704,
      RST => GND,
      O => b_dcvskye(0)
    );
  b_dcvskye_3 : X_FF
    generic map(
      LOC => "SLICE_X42Y21",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_2_DYMUX_18781,
      CE => b_dcvskye_2_CEINV_18758,
      CLK => b_dcvskye_2_CLKINV_18759,
      SET => b_dcvskye_2_SRINV_18760,
      RST => GND,
      O => b_dcvskye(3)
    );
  b_Madd_dcvskye_not0000_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X42Y21"
    )
    port map (
      ADR0 => b_dcvskye(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvskye_not0000(2)
    );
  b_dcvskye_2 : X_FF
    generic map(
      LOC => "SLICE_X42Y21",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_2_DXMUX_18800,
      CE => b_dcvskye_2_CEINV_18758,
      CLK => b_dcvskye_2_CLKINV_18759,
      SET => b_dcvskye_2_SRINV_18760,
      RST => GND,
      O => b_dcvskye(2)
    );
  b_dcvskye_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X42Y21"
    )
    port map (
      O => b_dcvskye_2_LOGIC_ZERO_18771
    );
  b_dcvskye_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_2_XORF_18798,
      O => b_dcvskye_2_DXMUX_18800
    );
  b_dcvskye_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X42Y21"
    )
    port map (
      I0 => b_dcvskye_2_CYINIT_18797,
      I1 => b_Madd_dcvskye_not0000(2),
      O => b_dcvskye_2_XORF_18798
    );
  b_dcvskye_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X42Y21"
    )
    port map (
      IA => b_dcvskye_2_LOGIC_ZERO_18771,
      IB => b_dcvskye_2_CYINIT_18797,
      SEL => b_dcvskye_2_CYSELF_18777,
      O => b_Madd_dcvskye_sub0000_cy_2_Q
    );
  b_dcvskye_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X42Y21"
    )
    port map (
      IA => b_dcvskye_2_LOGIC_ZERO_18771,
      IB => b_dcvskye_2_LOGIC_ZERO_18771,
      SEL => b_dcvskye_2_CYSELF_18777,
      O => b_dcvskye_2_CYMUXF2_18772
    );
  b_dcvskye_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X42Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_sub0000_cy_1_Q,
      O => b_dcvskye_2_CYINIT_18797
    );
  b_dcvskye_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X42Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(2),
      O => b_dcvskye_2_CYSELF_18777
    );
  b_dcvskye_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_2_XORG_18779,
      O => b_dcvskye_2_DYMUX_18781
    );
  b_dcvskye_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X42Y21"
    )
    port map (
      I0 => b_Madd_dcvskye_sub0000_cy_2_Q,
      I1 => b_Madd_dcvskye_not0000(3),
      O => b_dcvskye_2_XORG_18779
    );
  b_dcvskye_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_2_CYMUXFAST_18776,
      O => b_Madd_dcvskye_sub0000_cy_3_Q
    );
  b_dcvskye_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X42Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_sub0000_cy_1_Q,
      O => b_dcvskye_2_FASTCARRY_18774
    );
  b_dcvskye_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X42Y21"
    )
    port map (
      I0 => b_dcvskye_2_CYSELG_18762,
      I1 => b_dcvskye_2_CYSELF_18777,
      O => b_dcvskye_2_CYAND_18775
    );
  b_dcvskye_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X42Y21"
    )
    port map (
      IA => b_dcvskye_2_CYMUXG2_18773,
      IB => b_dcvskye_2_FASTCARRY_18774,
      SEL => b_dcvskye_2_CYAND_18775,
      O => b_dcvskye_2_CYMUXFAST_18776
    );
  b_dcvskye_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X42Y21"
    )
    port map (
      IA => b_dcvskye_2_LOGIC_ZERO_18771,
      IB => b_dcvskye_2_CYMUXF2_18772,
      SEL => b_dcvskye_2_CYSELG_18762,
      O => b_dcvskye_2_CYMUXG2_18773
    );
  b_dcvskye_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X42Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(3),
      O => b_dcvskye_2_CYSELG_18762
    );
  b_dcvskye_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_dcvskye_2_SRINV_18760
    );
  b_dcvskye_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvskye_2_CLKINV_18759
    );
  b_dcvskye_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not0002_0,
      O => b_dcvskye_2_CEINV_18758
    );
  b_Madd_dcvskye_not0000_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X42Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvskye(3),
      O => b_Madd_dcvskye_not0000(3)
    );
  b_dcvskye_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X42Y22"
    )
    port map (
      O => b_dcvskye_4_LOGIC_ZERO_18829
    );
  b_dcvskye_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_4_XORF_18856,
      O => b_dcvskye_4_DXMUX_18858
    );
  b_dcvskye_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X42Y22"
    )
    port map (
      I0 => b_dcvskye_4_CYINIT_18855,
      I1 => b_Madd_dcvskye_not0000(4),
      O => b_dcvskye_4_XORF_18856
    );
  b_dcvskye_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X42Y22"
    )
    port map (
      IA => b_dcvskye_4_LOGIC_ZERO_18829,
      IB => b_dcvskye_4_CYINIT_18855,
      SEL => b_dcvskye_4_CYSELF_18835,
      O => b_Madd_dcvskye_sub0000_cy_4_Q
    );
  b_dcvskye_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X42Y22"
    )
    port map (
      IA => b_dcvskye_4_LOGIC_ZERO_18829,
      IB => b_dcvskye_4_LOGIC_ZERO_18829,
      SEL => b_dcvskye_4_CYSELF_18835,
      O => b_dcvskye_4_CYMUXF2_18830
    );
  b_dcvskye_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X42Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_sub0000_cy_3_Q,
      O => b_dcvskye_4_CYINIT_18855
    );
  b_dcvskye_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X42Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(4),
      O => b_dcvskye_4_CYSELF_18835
    );
  b_dcvskye_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_4_XORG_18837,
      O => b_dcvskye_4_DYMUX_18839
    );
  b_dcvskye_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X42Y22"
    )
    port map (
      I0 => b_Madd_dcvskye_sub0000_cy_4_Q,
      I1 => b_Madd_dcvskye_not0000(5),
      O => b_dcvskye_4_XORG_18837
    );
  b_dcvskye_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_4_CYMUXFAST_18834,
      O => b_Madd_dcvskye_sub0000_cy_5_Q
    );
  b_dcvskye_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X42Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_sub0000_cy_3_Q,
      O => b_dcvskye_4_FASTCARRY_18832
    );
  b_dcvskye_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X42Y22"
    )
    port map (
      I0 => b_dcvskye_4_CYSELG_18820,
      I1 => b_dcvskye_4_CYSELF_18835,
      O => b_dcvskye_4_CYAND_18833
    );
  b_dcvskye_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X42Y22"
    )
    port map (
      IA => b_dcvskye_4_CYMUXG2_18831,
      IB => b_dcvskye_4_FASTCARRY_18832,
      SEL => b_dcvskye_4_CYAND_18833,
      O => b_dcvskye_4_CYMUXFAST_18834
    );
  b_dcvskye_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X42Y22"
    )
    port map (
      IA => b_dcvskye_4_LOGIC_ZERO_18829,
      IB => b_dcvskye_4_CYMUXF2_18830,
      SEL => b_dcvskye_4_CYSELG_18820,
      O => b_dcvskye_4_CYMUXG2_18831
    );
  b_dcvskye_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X42Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(5),
      O => b_dcvskye_4_CYSELG_18820
    );
  b_dcvskye_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_dcvskye_4_SRINV_18818
    );
  b_dcvskye_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvskye_4_CLKINV_18817
    );
  b_dcvskye_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not0002_0,
      O => b_dcvskye_4_CEINV_18816
    );
  b_Madd_dcvskye_not0000_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X42Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvskye(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvskye_not0000(5)
    );
  b_dcvskye_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X42Y23"
    )
    port map (
      O => b_dcvskye_6_LOGIC_ZERO_18887
    );
  b_dcvskye_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_6_XORF_18914,
      O => b_dcvskye_6_DXMUX_18916
    );
  b_dcvskye_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X42Y23"
    )
    port map (
      I0 => b_dcvskye_6_CYINIT_18913,
      I1 => b_Madd_dcvskye_not0000(6),
      O => b_dcvskye_6_XORF_18914
    );
  b_dcvskye_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X42Y23"
    )
    port map (
      IA => b_dcvskye_6_LOGIC_ZERO_18887,
      IB => b_dcvskye_6_CYINIT_18913,
      SEL => b_dcvskye_6_CYSELF_18893,
      O => b_Madd_dcvskye_sub0000_cy_6_Q
    );
  b_dcvskye_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X42Y23"
    )
    port map (
      IA => b_dcvskye_6_LOGIC_ZERO_18887,
      IB => b_dcvskye_6_LOGIC_ZERO_18887,
      SEL => b_dcvskye_6_CYSELF_18893,
      O => b_dcvskye_6_CYMUXF2_18888
    );
  b_dcvskye_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X42Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_sub0000_cy_5_Q,
      O => b_dcvskye_6_CYINIT_18913
    );
  b_dcvskye_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X42Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(6),
      O => b_dcvskye_6_CYSELF_18893
    );
  b_dcvskye_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_6_XORG_18895,
      O => b_dcvskye_6_DYMUX_18897
    );
  b_dcvskye_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X42Y23"
    )
    port map (
      I0 => b_Madd_dcvskye_sub0000_cy_6_Q,
      I1 => b_Madd_dcvskye_not0000(7),
      O => b_dcvskye_6_XORG_18895
    );
  b_dcvskye_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X42Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_sub0000_cy_5_Q,
      O => b_dcvskye_6_FASTCARRY_18890
    );
  b_dcvskye_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X42Y23"
    )
    port map (
      I0 => b_dcvskye_6_CYSELG_18878,
      I1 => b_dcvskye_6_CYSELF_18893,
      O => b_dcvskye_6_CYAND_18891
    );
  b_dcvskye_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X42Y23"
    )
    port map (
      IA => b_dcvskye_6_CYMUXG2_18889,
      IB => b_dcvskye_6_FASTCARRY_18890,
      SEL => b_dcvskye_6_CYAND_18891,
      O => b_dcvskye_6_CYMUXFAST_18892
    );
  b_dcvskye_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X42Y23"
    )
    port map (
      IA => b_dcvskye_6_LOGIC_ZERO_18887,
      IB => b_dcvskye_6_CYMUXF2_18888,
      SEL => b_dcvskye_6_CYSELG_18878,
      O => b_dcvskye_6_CYMUXG2_18889
    );
  b_dcvskye_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X42Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(7),
      O => b_dcvskye_6_CYSELG_18878
    );
  b_dcvskye_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_dcvskye_6_SRINV_18876
    );
  b_dcvskye_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvskye_6_CLKINV_18875
    );
  b_dcvskye_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not0002_0,
      O => b_dcvskye_6_CEINV_18874
    );
  b_dcvskye_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X42Y24"
    )
    port map (
      O => b_dcvskye_8_LOGIC_ZERO_18964
    );
  b_dcvskye_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_8_XORF_18965,
      O => b_dcvskye_8_DXMUX_18967
    );
  b_dcvskye_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X42Y24"
    )
    port map (
      I0 => b_dcvskye_8_CYINIT_18963,
      I1 => b_Madd_dcvskye_not0000(8),
      O => b_dcvskye_8_XORF_18965
    );
  b_dcvskye_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X42Y24"
    )
    port map (
      IA => b_dcvskye_8_LOGIC_ZERO_18964,
      IB => b_dcvskye_8_CYINIT_18963,
      SEL => b_dcvskye_8_CYSELF_18954,
      O => b_Madd_dcvskye_sub0000_cy_8_Q
    );
  b_dcvskye_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X42Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_6_CYMUXFAST_18892,
      O => b_dcvskye_8_CYINIT_18963
    );
  b_dcvskye_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X42Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(8),
      O => b_dcvskye_8_CYSELF_18954
    );
  b_dcvskye_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_8_XORG_18944,
      O => b_dcvskye_8_DYMUX_18946
    );
  b_dcvskye_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X42Y24"
    )
    port map (
      I0 => b_Madd_dcvskye_sub0000_cy_8_Q,
      I1 => b_Madd_dcvskye_not0000(9),
      O => b_dcvskye_8_XORG_18944
    );
  b_dcvskye_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_dcvskye_8_SRINV_18933
    );
  b_dcvskye_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvskye_8_CLKINV_18932
    );
  b_dcvskye_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not0002_0,
      O => b_dcvskye_8_CEINV_18931
    );
  b_Madd_add0003_add0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y51"
    )
    port map (
      IA => b_Madd_add0003_add0000_cy_1_CY0F_19002,
      IB => b_Madd_add0003_add0000_cy_1_CYINIT_19003,
      SEL => b_Madd_add0003_add0000_cy_1_CYSELF_18994,
      O => b_Madd_add0003_add0000_cy_0_Q
    );
  b_Madd_add0003_add0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_1_BXINV_18992,
      O => b_Madd_add0003_add0000_cy_1_CYINIT_19003
    );
  b_Madd_add0003_add0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(0),
      O => b_Madd_add0003_add0000_cy_1_CY0F_19002
    );
  b_Madd_add0003_add0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(0),
      O => b_Madd_add0003_add0000_cy_1_CYSELF_18994
    );
  b_Madd_add0003_add0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_Madd_add0003_add0000_cy_1_BXINV_18992
    );
  b_Madd_add0003_add0000_cy_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_1_CYMUXG_18991,
      O => b_Madd_add0003_add0000_cy_1_Q
    );
  b_Madd_add0003_add0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X35Y51"
    )
    port map (
      IA => b_Madd_add0003_add0000_cy_1_CY0G_18989,
      IB => b_Madd_add0003_add0000_cy_0_Q,
      SEL => b_Madd_add0003_add0000_cy_1_CYSELG_18981,
      O => b_Madd_add0003_add0000_cy_1_CYMUXG_18991
    );
  b_Madd_add0003_add0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(1),
      O => b_Madd_add0003_add0000_cy_1_CY0G_18989
    );
  b_Madd_add0003_add0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(1),
      O => b_Madd_add0003_add0000_cy_1_CYSELG_18981
    );
  b_Madd_add0003_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X35Y51"
    )
    port map (
      ADR0 => b_rskyev(0),
      ADR1 => b_drvskye(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(0)
    );
  b_Madd_add0003_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X35Y52"
    )
    port map (
      ADR0 => b_rskyev(2),
      ADR1 => b_drvskye(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(2)
    );
  b_add0003_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_2_XORF_19041,
      O => b_add0003_add0000(2)
    );
  b_add0003_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y52"
    )
    port map (
      I0 => b_add0003_add0000_2_CYINIT_19040,
      I1 => b_Madd_add0003_add0000_lut(2),
      O => b_add0003_add0000_2_XORF_19041
    );
  b_add0003_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y52"
    )
    port map (
      IA => b_add0003_add0000_2_CY0F_19039,
      IB => b_add0003_add0000_2_CYINIT_19040,
      SEL => b_add0003_add0000_2_CYSELF_19027,
      O => b_Madd_add0003_add0000_cy_2_Q
    );
  b_add0003_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y52"
    )
    port map (
      IA => b_add0003_add0000_2_CY0F_19039,
      IB => b_add0003_add0000_2_CY0F_19039,
      SEL => b_add0003_add0000_2_CYSELF_19027,
      O => b_add0003_add0000_2_CYMUXF2_19022
    );
  b_add0003_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_1_Q,
      O => b_add0003_add0000_2_CYINIT_19040
    );
  b_add0003_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(2),
      O => b_add0003_add0000_2_CY0F_19039
    );
  b_add0003_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(2),
      O => b_add0003_add0000_2_CYSELF_19027
    );
  b_add0003_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_2_XORG_19029,
      O => b_add0003_add0000(3)
    );
  b_add0003_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y52"
    )
    port map (
      I0 => b_Madd_add0003_add0000_cy_2_Q,
      I1 => b_Madd_add0003_add0000_lut(3),
      O => b_add0003_add0000_2_XORG_19029
    );
  b_add0003_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_2_CYMUXFAST_19026,
      O => b_Madd_add0003_add0000_cy_3_Q
    );
  b_add0003_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_1_Q,
      O => b_add0003_add0000_2_FASTCARRY_19024
    );
  b_add0003_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y52"
    )
    port map (
      I0 => b_add0003_add0000_2_CYSELG_19013,
      I1 => b_add0003_add0000_2_CYSELF_19027,
      O => b_add0003_add0000_2_CYAND_19025
    );
  b_add0003_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y52"
    )
    port map (
      IA => b_add0003_add0000_2_CYMUXG2_19023,
      IB => b_add0003_add0000_2_FASTCARRY_19024,
      SEL => b_add0003_add0000_2_CYAND_19025,
      O => b_add0003_add0000_2_CYMUXFAST_19026
    );
  b_add0003_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y52"
    )
    port map (
      IA => b_add0003_add0000_2_CY0G_19021,
      IB => b_add0003_add0000_2_CYMUXF2_19022,
      SEL => b_add0003_add0000_2_CYSELG_19013,
      O => b_add0003_add0000_2_CYMUXG2_19023
    );
  b_add0003_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(3),
      O => b_add0003_add0000_2_CY0G_19021
    );
  b_add0003_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(3),
      O => b_add0003_add0000_2_CYSELG_19013
    );
  b_Madd_add0003_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X35Y52"
    )
    port map (
      ADR0 => b_rskyev(3),
      ADR1 => VCC,
      ADR2 => b_drvskye(3),
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(3)
    );
  b_add0003_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_4_XORF_19080,
      O => b_add0003_add0000(4)
    );
  b_add0003_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y53"
    )
    port map (
      I0 => b_add0003_add0000_4_CYINIT_19079,
      I1 => b_Madd_add0003_add0000_lut(4),
      O => b_add0003_add0000_4_XORF_19080
    );
  b_add0003_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y53"
    )
    port map (
      IA => b_add0003_add0000_4_CY0F_19078,
      IB => b_add0003_add0000_4_CYINIT_19079,
      SEL => b_add0003_add0000_4_CYSELF_19066,
      O => b_Madd_add0003_add0000_cy_4_Q
    );
  b_add0003_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y53"
    )
    port map (
      IA => b_add0003_add0000_4_CY0F_19078,
      IB => b_add0003_add0000_4_CY0F_19078,
      SEL => b_add0003_add0000_4_CYSELF_19066,
      O => b_add0003_add0000_4_CYMUXF2_19061
    );
  b_add0003_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_3_Q,
      O => b_add0003_add0000_4_CYINIT_19079
    );
  b_add0003_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(4),
      O => b_add0003_add0000_4_CY0F_19078
    );
  b_add0003_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(4),
      O => b_add0003_add0000_4_CYSELF_19066
    );
  b_add0003_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_4_XORG_19068,
      O => b_add0003_add0000(5)
    );
  b_add0003_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y53"
    )
    port map (
      I0 => b_Madd_add0003_add0000_cy_4_Q,
      I1 => b_Madd_add0003_add0000_lut(5),
      O => b_add0003_add0000_4_XORG_19068
    );
  b_add0003_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_4_CYMUXFAST_19065,
      O => b_Madd_add0003_add0000_cy_5_Q
    );
  b_add0003_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_3_Q,
      O => b_add0003_add0000_4_FASTCARRY_19063
    );
  b_add0003_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y53"
    )
    port map (
      I0 => b_add0003_add0000_4_CYSELG_19052,
      I1 => b_add0003_add0000_4_CYSELF_19066,
      O => b_add0003_add0000_4_CYAND_19064
    );
  b_add0003_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y53"
    )
    port map (
      IA => b_add0003_add0000_4_CYMUXG2_19062,
      IB => b_add0003_add0000_4_FASTCARRY_19063,
      SEL => b_add0003_add0000_4_CYAND_19064,
      O => b_add0003_add0000_4_CYMUXFAST_19065
    );
  b_add0003_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y53"
    )
    port map (
      IA => b_add0003_add0000_4_CY0G_19060,
      IB => b_add0003_add0000_4_CYMUXF2_19061,
      SEL => b_add0003_add0000_4_CYSELG_19052,
      O => b_add0003_add0000_4_CYMUXG2_19062
    );
  b_add0003_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(5),
      O => b_add0003_add0000_4_CY0G_19060
    );
  b_add0003_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(5),
      O => b_add0003_add0000_4_CYSELG_19052
    );
  b_add0003_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_6_XORF_19119,
      O => b_add0003_add0000(6)
    );
  b_add0003_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y54"
    )
    port map (
      I0 => b_add0003_add0000_6_CYINIT_19118,
      I1 => b_Madd_add0003_add0000_lut(6),
      O => b_add0003_add0000_6_XORF_19119
    );
  b_add0003_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y54"
    )
    port map (
      IA => b_add0003_add0000_6_CY0F_19117,
      IB => b_add0003_add0000_6_CYINIT_19118,
      SEL => b_add0003_add0000_6_CYSELF_19105,
      O => b_Madd_add0003_add0000_cy_6_Q
    );
  b_add0003_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y54"
    )
    port map (
      IA => b_add0003_add0000_6_CY0F_19117,
      IB => b_add0003_add0000_6_CY0F_19117,
      SEL => b_add0003_add0000_6_CYSELF_19105,
      O => b_add0003_add0000_6_CYMUXF2_19100
    );
  b_add0003_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_5_Q,
      O => b_add0003_add0000_6_CYINIT_19118
    );
  b_add0003_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(6),
      O => b_add0003_add0000_6_CY0F_19117
    );
  b_add0003_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(6),
      O => b_add0003_add0000_6_CYSELF_19105
    );
  b_add0003_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_6_XORG_19107,
      O => b_add0003_add0000(7)
    );
  b_add0003_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y54"
    )
    port map (
      I0 => b_Madd_add0003_add0000_cy_6_Q,
      I1 => b_Madd_add0003_add0000_lut(7),
      O => b_add0003_add0000_6_XORG_19107
    );
  b_add0003_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_5_Q,
      O => b_add0003_add0000_6_FASTCARRY_19102
    );
  b_add0003_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y54"
    )
    port map (
      I0 => b_add0003_add0000_6_CYSELG_19091,
      I1 => b_add0003_add0000_6_CYSELF_19105,
      O => b_add0003_add0000_6_CYAND_19103
    );
  b_add0003_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y54"
    )
    port map (
      IA => b_add0003_add0000_6_CYMUXG2_19101,
      IB => b_add0003_add0000_6_FASTCARRY_19102,
      SEL => b_add0003_add0000_6_CYAND_19103,
      O => b_add0003_add0000_6_CYMUXFAST_19104
    );
  b_add0003_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y54"
    )
    port map (
      IA => b_add0003_add0000_6_CY0G_19099,
      IB => b_add0003_add0000_6_CYMUXF2_19100,
      SEL => b_add0003_add0000_6_CYSELG_19091,
      O => b_add0003_add0000_6_CYMUXG2_19101
    );
  b_add0003_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(7),
      O => b_add0003_add0000_6_CY0G_19099
    );
  b_add0003_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(7),
      O => b_add0003_add0000_6_CYSELG_19091
    );
  b_add0003_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_8_XORF_19150,
      O => b_add0003_add0000(8)
    );
  b_add0003_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y55"
    )
    port map (
      I0 => b_add0003_add0000_8_CYINIT_19149,
      I1 => b_Madd_add0003_add0000_lut(8),
      O => b_add0003_add0000_8_XORF_19150
    );
  b_add0003_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y55"
    )
    port map (
      IA => b_add0003_add0000_8_CY0F_19148,
      IB => b_add0003_add0000_8_CYINIT_19149,
      SEL => b_add0003_add0000_8_CYSELF_19140,
      O => b_Madd_add0003_add0000_cy_8_Q
    );
  b_add0003_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_6_CYMUXFAST_19104,
      O => b_add0003_add0000_8_CYINIT_19149
    );
  b_add0003_add0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(8),
      O => b_add0003_add0000_8_CY0F_19148
    );
  b_add0003_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(8),
      O => b_add0003_add0000_8_CYSELF_19140
    );
  b_add0003_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_8_XORG_19137,
      O => b_add0003_add0000(9)
    );
  b_add0003_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y55"
    )
    port map (
      I0 => b_Madd_add0003_add0000_cy_8_Q,
      I1 => b_Maccum_rskyev_lut(9),
      O => b_add0003_add0000_8_XORG_19137
    );
  b_dcvmona_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X43Y42"
    )
    port map (
      O => b_dcvmona_0_LOGIC_ZERO_19174
    );
  b_dcvmona_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X43Y42"
    )
    port map (
      O => b_dcvmona_0_LOGIC_ONE_19199
    );
  b_dcvmona_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_0_XORF_19200,
      O => b_dcvmona_0_DXMUX_19202
    );
  b_dcvmona_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y42"
    )
    port map (
      I0 => b_dcvmona_0_CYINIT_19198,
      I1 => b_dcvmona_0_F,
      O => b_dcvmona_0_XORF_19200
    );
  b_dcvmona_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y42"
    )
    port map (
      IA => b_dcvmona_0_LOGIC_ONE_19199,
      IB => b_dcvmona_0_CYINIT_19198,
      SEL => b_dcvmona_0_CYSELF_19189,
      O => b_Madd_dcvmona_sub0000_cy_0_Q
    );
  b_dcvmona_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_0_BXINV_19187,
      O => b_dcvmona_0_CYINIT_19198
    );
  b_dcvmona_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_0_F,
      O => b_dcvmona_0_CYSELF_19189
    );
  b_dcvmona_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_dcvmona_0_BXINV_19187
    );
  b_dcvmona_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_0_XORG_19177,
      O => b_dcvmona_0_DYMUX_19179
    );
  b_dcvmona_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y42"
    )
    port map (
      I0 => b_Madd_dcvmona_sub0000_cy_0_Q,
      I1 => b_Madd_dcvmona_not0000(1),
      O => b_dcvmona_0_XORG_19177
    );
  b_dcvmona_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_0_CYMUXG_19176,
      O => b_Madd_dcvmona_sub0000_cy_1_Q
    );
  b_dcvmona_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X43Y42"
    )
    port map (
      IA => b_dcvmona_0_LOGIC_ZERO_19174,
      IB => b_Madd_dcvmona_sub0000_cy_0_Q,
      SEL => b_dcvmona_0_CYSELG_19165,
      O => b_dcvmona_0_CYMUXG_19176
    );
  b_dcvmona_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(1),
      O => b_dcvmona_0_CYSELG_19165
    );
  b_dcvmona_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_dcvmona_0_SRINV_19163
    );
  b_dcvmona_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvmona_0_CLKINV_19162
    );
  b_dcvmona_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not0002_0,
      O => b_dcvmona_0_CEINV_19161
    );
  b_dcvmona_0 : X_FF
    generic map(
      LOC => "SLICE_X43Y42",
      INIT => '1'
    )
    port map (
      I => b_dcvmona_0_DXMUX_19202,
      CE => b_dcvmona_0_CEINV_19161,
      CLK => b_dcvmona_0_CLKINV_19162,
      SET => b_dcvmona_0_SRINV_19163,
      RST => GND,
      O => b_dcvmona(0)
    );
  b_dcvmona_2_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_2_SRINV_19220,
      O => b_dcvmona_2_FFY_RST
    );
  b_dcvmona_3 : X_FF
    generic map(
      LOC => "SLICE_X43Y43",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_2_DYMUX_19241,
      CE => b_dcvmona_2_CEINV_19218,
      CLK => b_dcvmona_2_CLKINV_19219,
      SET => GND,
      RST => b_dcvmona_2_FFY_RST,
      O => b_dcvmona(3)
    );
  b_Madd_dcvmona_not0000_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X43Y43"
    )
    port map (
      ADR0 => b_dcvmona(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvmona_not0000(2)
    );
  b_dcvmona_2_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_2_SRINV_19220,
      O => b_dcvmona_2_FFX_RST
    );
  b_dcvmona_2 : X_FF
    generic map(
      LOC => "SLICE_X43Y43",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_2_DXMUX_19261,
      CE => b_dcvmona_2_CEINV_19218,
      CLK => b_dcvmona_2_CLKINV_19219,
      SET => GND,
      RST => b_dcvmona_2_FFX_RST,
      O => b_dcvmona(2)
    );
  b_dcvmona_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X43Y43"
    )
    port map (
      O => b_dcvmona_2_LOGIC_ZERO_19231
    );
  b_dcvmona_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_2_XORF_19259,
      O => b_dcvmona_2_DXMUX_19261
    );
  b_dcvmona_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y43"
    )
    port map (
      I0 => b_dcvmona_2_CYINIT_19258,
      I1 => b_Madd_dcvmona_not0000(2),
      O => b_dcvmona_2_XORF_19259
    );
  b_dcvmona_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y43"
    )
    port map (
      IA => b_dcvmona_2_LOGIC_ZERO_19231,
      IB => b_dcvmona_2_CYINIT_19258,
      SEL => b_dcvmona_2_CYSELF_19237,
      O => b_Madd_dcvmona_sub0000_cy_2_Q
    );
  b_dcvmona_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y43"
    )
    port map (
      IA => b_dcvmona_2_LOGIC_ZERO_19231,
      IB => b_dcvmona_2_LOGIC_ZERO_19231,
      SEL => b_dcvmona_2_CYSELF_19237,
      O => b_dcvmona_2_CYMUXF2_19232
    );
  b_dcvmona_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_sub0000_cy_1_Q,
      O => b_dcvmona_2_CYINIT_19258
    );
  b_dcvmona_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(2),
      O => b_dcvmona_2_CYSELF_19237
    );
  b_dcvmona_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_2_XORG_19239,
      O => b_dcvmona_2_DYMUX_19241
    );
  b_dcvmona_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y43"
    )
    port map (
      I0 => b_Madd_dcvmona_sub0000_cy_2_Q,
      I1 => b_Madd_dcvmona_not0000(3),
      O => b_dcvmona_2_XORG_19239
    );
  b_dcvmona_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_2_CYMUXFAST_19236,
      O => b_Madd_dcvmona_sub0000_cy_3_Q
    );
  b_dcvmona_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_sub0000_cy_1_Q,
      O => b_dcvmona_2_FASTCARRY_19234
    );
  b_dcvmona_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y43"
    )
    port map (
      I0 => b_dcvmona_2_CYSELG_19222,
      I1 => b_dcvmona_2_CYSELF_19237,
      O => b_dcvmona_2_CYAND_19235
    );
  b_dcvmona_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y43"
    )
    port map (
      IA => b_dcvmona_2_CYMUXG2_19233,
      IB => b_dcvmona_2_FASTCARRY_19234,
      SEL => b_dcvmona_2_CYAND_19235,
      O => b_dcvmona_2_CYMUXFAST_19236
    );
  b_dcvmona_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y43"
    )
    port map (
      IA => b_dcvmona_2_LOGIC_ZERO_19231,
      IB => b_dcvmona_2_CYMUXF2_19232,
      SEL => b_dcvmona_2_CYSELG_19222,
      O => b_dcvmona_2_CYMUXG2_19233
    );
  b_dcvmona_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(3),
      O => b_dcvmona_2_CYSELG_19222
    );
  b_dcvmona_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_dcvmona_2_SRINV_19220
    );
  b_dcvmona_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvmona_2_CLKINV_19219
    );
  b_dcvmona_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not0002_0,
      O => b_dcvmona_2_CEINV_19218
    );
  b_Madd_dcvmona_not0000_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X43Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(3),
      O => b_Madd_dcvmona_not0000(3)
    );
  b_dcvmona_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X43Y44"
    )
    port map (
      O => b_dcvmona_4_LOGIC_ZERO_19291
    );
  b_dcvmona_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_4_XORF_19319,
      O => b_dcvmona_4_DXMUX_19321
    );
  b_dcvmona_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y44"
    )
    port map (
      I0 => b_dcvmona_4_CYINIT_19318,
      I1 => b_Madd_dcvmona_not0000(4),
      O => b_dcvmona_4_XORF_19319
    );
  b_dcvmona_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y44"
    )
    port map (
      IA => b_dcvmona_4_LOGIC_ZERO_19291,
      IB => b_dcvmona_4_CYINIT_19318,
      SEL => b_dcvmona_4_CYSELF_19297,
      O => b_Madd_dcvmona_sub0000_cy_4_Q
    );
  b_dcvmona_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y44"
    )
    port map (
      IA => b_dcvmona_4_LOGIC_ZERO_19291,
      IB => b_dcvmona_4_LOGIC_ZERO_19291,
      SEL => b_dcvmona_4_CYSELF_19297,
      O => b_dcvmona_4_CYMUXF2_19292
    );
  b_dcvmona_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_sub0000_cy_3_Q,
      O => b_dcvmona_4_CYINIT_19318
    );
  b_dcvmona_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(4),
      O => b_dcvmona_4_CYSELF_19297
    );
  b_dcvmona_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_4_XORG_19299,
      O => b_dcvmona_4_DYMUX_19301
    );
  b_dcvmona_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y44"
    )
    port map (
      I0 => b_Madd_dcvmona_sub0000_cy_4_Q,
      I1 => b_Madd_dcvmona_not0000(5),
      O => b_dcvmona_4_XORG_19299
    );
  b_dcvmona_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_4_CYMUXFAST_19296,
      O => b_Madd_dcvmona_sub0000_cy_5_Q
    );
  b_dcvmona_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_sub0000_cy_3_Q,
      O => b_dcvmona_4_FASTCARRY_19294
    );
  b_dcvmona_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y44"
    )
    port map (
      I0 => b_dcvmona_4_CYSELG_19282,
      I1 => b_dcvmona_4_CYSELF_19297,
      O => b_dcvmona_4_CYAND_19295
    );
  b_dcvmona_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y44"
    )
    port map (
      IA => b_dcvmona_4_CYMUXG2_19293,
      IB => b_dcvmona_4_FASTCARRY_19294,
      SEL => b_dcvmona_4_CYAND_19295,
      O => b_dcvmona_4_CYMUXFAST_19296
    );
  b_dcvmona_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y44"
    )
    port map (
      IA => b_dcvmona_4_LOGIC_ZERO_19291,
      IB => b_dcvmona_4_CYMUXF2_19292,
      SEL => b_dcvmona_4_CYSELG_19282,
      O => b_dcvmona_4_CYMUXG2_19293
    );
  b_dcvmona_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(5),
      O => b_dcvmona_4_CYSELG_19282
    );
  b_dcvmona_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_dcvmona_4_SRINV_19280
    );
  b_dcvmona_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvmona_4_CLKINV_19279
    );
  b_dcvmona_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not0002_0,
      O => b_dcvmona_4_CEINV_19278
    );
  b_dcvmona_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X43Y45"
    )
    port map (
      O => b_dcvmona_6_LOGIC_ZERO_19351
    );
  b_dcvmona_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_6_XORF_19379,
      O => b_dcvmona_6_DXMUX_19381
    );
  b_dcvmona_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y45"
    )
    port map (
      I0 => b_dcvmona_6_CYINIT_19378,
      I1 => b_Madd_dcvmona_not0000(6),
      O => b_dcvmona_6_XORF_19379
    );
  b_dcvmona_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y45"
    )
    port map (
      IA => b_dcvmona_6_LOGIC_ZERO_19351,
      IB => b_dcvmona_6_CYINIT_19378,
      SEL => b_dcvmona_6_CYSELF_19357,
      O => b_Madd_dcvmona_sub0000_cy_6_Q
    );
  b_dcvmona_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y45"
    )
    port map (
      IA => b_dcvmona_6_LOGIC_ZERO_19351,
      IB => b_dcvmona_6_LOGIC_ZERO_19351,
      SEL => b_dcvmona_6_CYSELF_19357,
      O => b_dcvmona_6_CYMUXF2_19352
    );
  b_dcvmona_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_sub0000_cy_5_Q,
      O => b_dcvmona_6_CYINIT_19378
    );
  b_dcvmona_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(6),
      O => b_dcvmona_6_CYSELF_19357
    );
  b_dcvmona_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_6_XORG_19359,
      O => b_dcvmona_6_DYMUX_19361
    );
  b_dcvmona_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y45"
    )
    port map (
      I0 => b_Madd_dcvmona_sub0000_cy_6_Q,
      I1 => b_Madd_dcvmona_not0000(7),
      O => b_dcvmona_6_XORG_19359
    );
  b_dcvmona_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_sub0000_cy_5_Q,
      O => b_dcvmona_6_FASTCARRY_19354
    );
  b_dcvmona_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y45"
    )
    port map (
      I0 => b_dcvmona_6_CYSELG_19342,
      I1 => b_dcvmona_6_CYSELF_19357,
      O => b_dcvmona_6_CYAND_19355
    );
  b_dcvmona_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y45"
    )
    port map (
      IA => b_dcvmona_6_CYMUXG2_19353,
      IB => b_dcvmona_6_FASTCARRY_19354,
      SEL => b_dcvmona_6_CYAND_19355,
      O => b_dcvmona_6_CYMUXFAST_19356
    );
  b_dcvmona_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y45"
    )
    port map (
      IA => b_dcvmona_6_LOGIC_ZERO_19351,
      IB => b_dcvmona_6_CYMUXF2_19352,
      SEL => b_dcvmona_6_CYSELG_19342,
      O => b_dcvmona_6_CYMUXG2_19353
    );
  b_dcvmona_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(7),
      O => b_dcvmona_6_CYSELG_19342
    );
  b_dcvmona_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_dcvmona_6_SRINV_19340
    );
  b_dcvmona_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvmona_6_CLKINV_19339
    );
  b_dcvmona_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not0002_0,
      O => b_dcvmona_6_CEINV_19338
    );
  b_dcvmona_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X43Y46"
    )
    port map (
      O => b_dcvmona_8_LOGIC_ZERO_19431
    );
  b_dcvmona_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_8_XORF_19432,
      O => b_dcvmona_8_DXMUX_19434
    );
  b_dcvmona_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y46"
    )
    port map (
      I0 => b_dcvmona_8_CYINIT_19430,
      I1 => b_Madd_dcvmona_not0000(8),
      O => b_dcvmona_8_XORF_19432
    );
  b_dcvmona_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y46"
    )
    port map (
      IA => b_dcvmona_8_LOGIC_ZERO_19431,
      IB => b_dcvmona_8_CYINIT_19430,
      SEL => b_dcvmona_8_CYSELF_19421,
      O => b_Madd_dcvmona_sub0000_cy_8_Q
    );
  b_dcvmona_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_6_CYMUXFAST_19356,
      O => b_dcvmona_8_CYINIT_19430
    );
  b_dcvmona_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(8),
      O => b_dcvmona_8_CYSELF_19421
    );
  b_dcvmona_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_8_XORG_19410,
      O => b_dcvmona_8_DYMUX_19412
    );
  b_dcvmona_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y46"
    )
    port map (
      I0 => b_Madd_dcvmona_sub0000_cy_8_Q,
      I1 => b_Madd_dcvmona_not0000(9),
      O => b_dcvmona_8_XORG_19410
    );
  b_dcvmona_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_dcvmona_8_SRINV_19399
    );
  b_dcvmona_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvmona_8_CLKINV_19398
    );
  b_dcvmona_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not0002_0,
      O => b_dcvmona_8_CEINV_19397
    );
  b_dcvmona_8 : X_FF
    generic map(
      LOC => "SLICE_X43Y46",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_8_DXMUX_19434,
      CE => b_dcvmona_8_CEINV_19397,
      CLK => b_dcvmona_8_CLKINV_19398,
      SET => GND,
      RST => b_dcvmona_8_SRINV_19399,
      O => b_dcvmona(8)
    );
  b_Madd_dcvmona_not0000_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X43Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvmona(8),
      ADR3 => VCC,
      O => b_Madd_dcvmona_not0000(8)
    );
  b_Madd_add0000_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y62"
    )
    port map (
      ADR0 => b_creyv(0),
      ADR1 => b_dcvrey(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0000_add0000_lut(0)
    );
  b_Madd_add0000_add0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y62"
    )
    port map (
      IA => b_Madd_add0000_add0000_cy_1_CY0F_19470,
      IB => b_Madd_add0000_add0000_cy_1_CYINIT_19471,
      SEL => b_Madd_add0000_add0000_cy_1_CYSELF_19462,
      O => b_Madd_add0000_add0000_cy_0_Q
    );
  b_Madd_add0000_add0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_1_BXINV_19460,
      O => b_Madd_add0000_add0000_cy_1_CYINIT_19471
    );
  b_Madd_add0000_add0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(0),
      O => b_Madd_add0000_add0000_cy_1_CY0F_19470
    );
  b_Madd_add0000_add0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(0),
      O => b_Madd_add0000_add0000_cy_1_CYSELF_19462
    );
  b_Madd_add0000_add0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_Madd_add0000_add0000_cy_1_BXINV_19460
    );
  b_Madd_add0000_add0000_cy_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_1_CYMUXG_19459,
      O => b_Madd_add0000_add0000_cy_1_Q
    );
  b_Madd_add0000_add0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X41Y62"
    )
    port map (
      IA => b_Madd_add0000_add0000_cy_1_CY0G_19457,
      IB => b_Madd_add0000_add0000_cy_0_Q,
      SEL => b_Madd_add0000_add0000_cy_1_CYSELG_19449,
      O => b_Madd_add0000_add0000_cy_1_CYMUXG_19459
    );
  b_Madd_add0000_add0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(1),
      O => b_Madd_add0000_add0000_cy_1_CY0G_19457
    );
  b_Madd_add0000_add0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(1),
      O => b_Madd_add0000_add0000_cy_1_CYSELG_19449
    );
  b_Madd_add0000_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X41Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(1),
      ADR2 => b_dcvrey(1),
      ADR3 => VCC,
      O => b_Madd_add0000_add0000_lut(1)
    );
  b_add0000_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_2_XORF_19509,
      O => b_add0000_add0000(2)
    );
  b_add0000_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y63"
    )
    port map (
      I0 => b_add0000_add0000_2_CYINIT_19508,
      I1 => b_Madd_add0000_add0000_lut(2),
      O => b_add0000_add0000_2_XORF_19509
    );
  b_add0000_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y63"
    )
    port map (
      IA => b_add0000_add0000_2_CY0F_19507,
      IB => b_add0000_add0000_2_CYINIT_19508,
      SEL => b_add0000_add0000_2_CYSELF_19495,
      O => b_Madd_add0000_add0000_cy_2_Q
    );
  b_add0000_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y63"
    )
    port map (
      IA => b_add0000_add0000_2_CY0F_19507,
      IB => b_add0000_add0000_2_CY0F_19507,
      SEL => b_add0000_add0000_2_CYSELF_19495,
      O => b_add0000_add0000_2_CYMUXF2_19490
    );
  b_add0000_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_1_Q,
      O => b_add0000_add0000_2_CYINIT_19508
    );
  b_add0000_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(2),
      O => b_add0000_add0000_2_CY0F_19507
    );
  b_add0000_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(2),
      O => b_add0000_add0000_2_CYSELF_19495
    );
  b_add0000_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_2_XORG_19497,
      O => b_add0000_add0000(3)
    );
  b_add0000_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y63"
    )
    port map (
      I0 => b_Madd_add0000_add0000_cy_2_Q,
      I1 => b_Madd_add0000_add0000_lut(3),
      O => b_add0000_add0000_2_XORG_19497
    );
  b_add0000_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_2_CYMUXFAST_19494,
      O => b_Madd_add0000_add0000_cy_3_Q
    );
  b_add0000_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_1_Q,
      O => b_add0000_add0000_2_FASTCARRY_19492
    );
  b_add0000_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y63"
    )
    port map (
      I0 => b_add0000_add0000_2_CYSELG_19481,
      I1 => b_add0000_add0000_2_CYSELF_19495,
      O => b_add0000_add0000_2_CYAND_19493
    );
  b_add0000_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y63"
    )
    port map (
      IA => b_add0000_add0000_2_CYMUXG2_19491,
      IB => b_add0000_add0000_2_FASTCARRY_19492,
      SEL => b_add0000_add0000_2_CYAND_19493,
      O => b_add0000_add0000_2_CYMUXFAST_19494
    );
  b_add0000_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y63"
    )
    port map (
      IA => b_add0000_add0000_2_CY0G_19489,
      IB => b_add0000_add0000_2_CYMUXF2_19490,
      SEL => b_add0000_add0000_2_CYSELG_19481,
      O => b_add0000_add0000_2_CYMUXG2_19491
    );
  b_add0000_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(3),
      O => b_add0000_add0000_2_CY0G_19489
    );
  b_add0000_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(3),
      O => b_add0000_add0000_2_CYSELG_19481
    );
  b_Madd_add0000_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X41Y63"
    )
    port map (
      ADR0 => b_creyv(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(3),
      O => b_Madd_add0000_add0000_lut(3)
    );
  b_add0000_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_4_XORF_19548,
      O => b_add0000_add0000(4)
    );
  b_add0000_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y64"
    )
    port map (
      I0 => b_add0000_add0000_4_CYINIT_19547,
      I1 => b_Madd_add0000_add0000_lut(4),
      O => b_add0000_add0000_4_XORF_19548
    );
  b_add0000_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y64"
    )
    port map (
      IA => b_add0000_add0000_4_CY0F_19546,
      IB => b_add0000_add0000_4_CYINIT_19547,
      SEL => b_add0000_add0000_4_CYSELF_19534,
      O => b_Madd_add0000_add0000_cy_4_Q
    );
  b_add0000_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y64"
    )
    port map (
      IA => b_add0000_add0000_4_CY0F_19546,
      IB => b_add0000_add0000_4_CY0F_19546,
      SEL => b_add0000_add0000_4_CYSELF_19534,
      O => b_add0000_add0000_4_CYMUXF2_19529
    );
  b_add0000_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_3_Q,
      O => b_add0000_add0000_4_CYINIT_19547
    );
  b_add0000_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(4),
      O => b_add0000_add0000_4_CY0F_19546
    );
  b_add0000_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(4),
      O => b_add0000_add0000_4_CYSELF_19534
    );
  b_add0000_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_4_XORG_19536,
      O => b_add0000_add0000(5)
    );
  b_add0000_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y64"
    )
    port map (
      I0 => b_Madd_add0000_add0000_cy_4_Q,
      I1 => b_Madd_add0000_add0000_lut(5),
      O => b_add0000_add0000_4_XORG_19536
    );
  b_add0000_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_4_CYMUXFAST_19533,
      O => b_Madd_add0000_add0000_cy_5_Q
    );
  b_add0000_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_3_Q,
      O => b_add0000_add0000_4_FASTCARRY_19531
    );
  b_add0000_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y64"
    )
    port map (
      I0 => b_add0000_add0000_4_CYSELG_19520,
      I1 => b_add0000_add0000_4_CYSELF_19534,
      O => b_add0000_add0000_4_CYAND_19532
    );
  b_add0000_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y64"
    )
    port map (
      IA => b_add0000_add0000_4_CYMUXG2_19530,
      IB => b_add0000_add0000_4_FASTCARRY_19531,
      SEL => b_add0000_add0000_4_CYAND_19532,
      O => b_add0000_add0000_4_CYMUXFAST_19533
    );
  b_add0000_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y64"
    )
    port map (
      IA => b_add0000_add0000_4_CY0G_19528,
      IB => b_add0000_add0000_4_CYMUXF2_19529,
      SEL => b_add0000_add0000_4_CYSELG_19520,
      O => b_add0000_add0000_4_CYMUXG2_19530
    );
  b_add0000_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(5),
      O => b_add0000_add0000_4_CY0G_19528
    );
  b_add0000_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(5),
      O => b_add0000_add0000_4_CYSELG_19520
    );
  b_add0000_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_6_XORF_19587,
      O => b_add0000_add0000(6)
    );
  b_add0000_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y65"
    )
    port map (
      I0 => b_add0000_add0000_6_CYINIT_19586,
      I1 => b_Madd_add0000_add0000_lut(6),
      O => b_add0000_add0000_6_XORF_19587
    );
  b_add0000_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y65"
    )
    port map (
      IA => b_add0000_add0000_6_CY0F_19585,
      IB => b_add0000_add0000_6_CYINIT_19586,
      SEL => b_add0000_add0000_6_CYSELF_19573,
      O => b_Madd_add0000_add0000_cy_6_Q
    );
  b_add0000_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y65"
    )
    port map (
      IA => b_add0000_add0000_6_CY0F_19585,
      IB => b_add0000_add0000_6_CY0F_19585,
      SEL => b_add0000_add0000_6_CYSELF_19573,
      O => b_add0000_add0000_6_CYMUXF2_19568
    );
  b_add0000_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_5_Q,
      O => b_add0000_add0000_6_CYINIT_19586
    );
  b_add0000_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(6),
      O => b_add0000_add0000_6_CY0F_19585
    );
  b_add0000_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(6),
      O => b_add0000_add0000_6_CYSELF_19573
    );
  b_add0000_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_6_XORG_19575,
      O => b_add0000_add0000(7)
    );
  b_add0000_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y65"
    )
    port map (
      I0 => b_Madd_add0000_add0000_cy_6_Q,
      I1 => b_Madd_add0000_add0000_lut(7),
      O => b_add0000_add0000_6_XORG_19575
    );
  b_add0000_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_5_Q,
      O => b_add0000_add0000_6_FASTCARRY_19570
    );
  b_add0000_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y65"
    )
    port map (
      I0 => b_add0000_add0000_6_CYSELG_19559,
      I1 => b_add0000_add0000_6_CYSELF_19573,
      O => b_add0000_add0000_6_CYAND_19571
    );
  b_add0000_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y65"
    )
    port map (
      IA => b_add0000_add0000_6_CYMUXG2_19569,
      IB => b_add0000_add0000_6_FASTCARRY_19570,
      SEL => b_add0000_add0000_6_CYAND_19571,
      O => b_add0000_add0000_6_CYMUXFAST_19572
    );
  b_add0000_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y65"
    )
    port map (
      IA => b_add0000_add0000_6_CY0G_19567,
      IB => b_add0000_add0000_6_CYMUXF2_19568,
      SEL => b_add0000_add0000_6_CYSELG_19559,
      O => b_add0000_add0000_6_CYMUXG2_19569
    );
  b_add0000_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(7),
      O => b_add0000_add0000_6_CY0G_19567
    );
  b_add0000_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(7),
      O => b_add0000_add0000_6_CYSELG_19559
    );
  b_add0000_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_8_XORF_19618,
      O => b_add0000_add0000(8)
    );
  b_add0000_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y66"
    )
    port map (
      I0 => b_add0000_add0000_8_CYINIT_19617,
      I1 => b_Madd_add0000_add0000_lut(8),
      O => b_add0000_add0000_8_XORF_19618
    );
  b_add0000_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y66"
    )
    port map (
      IA => b_add0000_add0000_8_CY0F_19616,
      IB => b_add0000_add0000_8_CYINIT_19617,
      SEL => b_add0000_add0000_8_CYSELF_19608,
      O => b_Madd_add0000_add0000_cy_8_Q
    );
  b_add0000_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_6_CYMUXFAST_19572,
      O => b_add0000_add0000_8_CYINIT_19617
    );
  b_add0000_add0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(8),
      O => b_add0000_add0000_8_CY0F_19616
    );
  b_add0000_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(8),
      O => b_add0000_add0000_8_CYSELF_19608
    );
  b_add0000_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_8_XORG_19605,
      O => b_add0000_add0000(9)
    );
  b_add0000_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y66"
    )
    port map (
      I0 => b_Madd_add0000_add0000_cy_8_Q,
      I1 => b_Maccum_creyv_lut(9),
      O => b_add0000_add0000_8_XORG_19605
    );
  romMona_addr14_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_0_XORF_19654,
      O => romMona_addr14(0)
    );
  romMona_addr14_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y36"
    )
    port map (
      I0 => romMona_addr14_0_CYINIT_19653,
      I1 => vga_sprite_Msub_xpixMona_lut(0),
      O => romMona_addr14_0_XORF_19654
    );
  romMona_addr14_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y36"
    )
    port map (
      IA => romMona_addr14_0_CY0F_19652,
      IB => romMona_addr14_0_CYINIT_19653,
      SEL => romMona_addr14_0_CYSELF_19644,
      O => vga_sprite_Msub_xpixMona_cy_0_Q
    );
  romMona_addr14_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_0_BXINV_19642,
      O => romMona_addr14_0_CYINIT_19653
    );
  romMona_addr14_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(0),
      O => romMona_addr14_0_CY0F_19652
    );
  romMona_addr14_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(0),
      O => romMona_addr14_0_CYSELF_19644
    );
  romMona_addr14_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => romMona_addr14_0_BXINV_19642
    );
  romMona_addr14_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_0_XORG_19640,
      O => romMona_addr14(1)
    );
  romMona_addr14_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y36"
    )
    port map (
      I0 => vga_sprite_Msub_xpixMona_cy_0_Q,
      I1 => vga_sprite_Msub_xpixMona_lut(1),
      O => romMona_addr14_0_XORG_19640
    );
  romMona_addr14_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_0_CYMUXG_19639,
      O => vga_sprite_Msub_xpixMona_cy_1_Q
    );
  romMona_addr14_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X27Y36"
    )
    port map (
      IA => romMona_addr14_0_CY0G_19637,
      IB => vga_sprite_Msub_xpixMona_cy_0_Q,
      SEL => romMona_addr14_0_CYSELG_19629,
      O => romMona_addr14_0_CYMUXG_19639
    );
  romMona_addr14_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(1),
      O => romMona_addr14_0_CY0G_19637
    );
  romMona_addr14_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(1),
      O => romMona_addr14_0_CYSELG_19629
    );
  vga_sprite_Msub_xpixMona_lut_2_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X27Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(2),
      ADR2 => VCC,
      ADR3 => b_cmonav(2),
      O => vga_sprite_Msub_xpixMona_lut(2)
    );
  vga_sprite_xpixMona_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_2_XORF_19693,
      O => vga_sprite_xpixMona(2)
    );
  vga_sprite_xpixMona_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y37"
    )
    port map (
      I0 => vga_sprite_xpixMona_2_CYINIT_19692,
      I1 => vga_sprite_Msub_xpixMona_lut(2),
      O => vga_sprite_xpixMona_2_XORF_19693
    );
  vga_sprite_xpixMona_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y37"
    )
    port map (
      IA => vga_sprite_xpixMona_2_CY0F_19691,
      IB => vga_sprite_xpixMona_2_CYINIT_19692,
      SEL => vga_sprite_xpixMona_2_CYSELF_19679,
      O => vga_sprite_Msub_xpixMona_cy_2_Q
    );
  vga_sprite_xpixMona_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y37"
    )
    port map (
      IA => vga_sprite_xpixMona_2_CY0F_19691,
      IB => vga_sprite_xpixMona_2_CY0F_19691,
      SEL => vga_sprite_xpixMona_2_CYSELF_19679,
      O => vga_sprite_xpixMona_2_CYMUXF2_19674
    );
  vga_sprite_xpixMona_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_cy_1_Q,
      O => vga_sprite_xpixMona_2_CYINIT_19692
    );
  vga_sprite_xpixMona_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(2),
      O => vga_sprite_xpixMona_2_CY0F_19691
    );
  vga_sprite_xpixMona_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(2),
      O => vga_sprite_xpixMona_2_CYSELF_19679
    );
  vga_sprite_xpixMona_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_2_XORG_19681,
      O => vga_sprite_xpixMona(3)
    );
  vga_sprite_xpixMona_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y37"
    )
    port map (
      I0 => vga_sprite_Msub_xpixMona_cy_2_Q,
      I1 => vga_sprite_Msub_xpixMona_lut(3),
      O => vga_sprite_xpixMona_2_XORG_19681
    );
  vga_sprite_xpixMona_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_2_CYMUXFAST_19678,
      O => vga_sprite_Msub_xpixMona_cy_3_Q
    );
  vga_sprite_xpixMona_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_cy_1_Q,
      O => vga_sprite_xpixMona_2_FASTCARRY_19676
    );
  vga_sprite_xpixMona_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y37"
    )
    port map (
      I0 => vga_sprite_xpixMona_2_CYSELG_19665,
      I1 => vga_sprite_xpixMona_2_CYSELF_19679,
      O => vga_sprite_xpixMona_2_CYAND_19677
    );
  vga_sprite_xpixMona_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y37"
    )
    port map (
      IA => vga_sprite_xpixMona_2_CYMUXG2_19675,
      IB => vga_sprite_xpixMona_2_FASTCARRY_19676,
      SEL => vga_sprite_xpixMona_2_CYAND_19677,
      O => vga_sprite_xpixMona_2_CYMUXFAST_19678
    );
  vga_sprite_xpixMona_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y37"
    )
    port map (
      IA => vga_sprite_xpixMona_2_CY0G_19673,
      IB => vga_sprite_xpixMona_2_CYMUXF2_19674,
      SEL => vga_sprite_xpixMona_2_CYSELG_19665,
      O => vga_sprite_xpixMona_2_CYMUXG2_19675
    );
  vga_sprite_xpixMona_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(3),
      O => vga_sprite_xpixMona_2_CY0G_19673
    );
  vga_sprite_xpixMona_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(3),
      O => vga_sprite_xpixMona_2_CYSELG_19665
    );
  vga_sprite_Msub_xpixMona_lut_3_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X27Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(3),
      ADR2 => VCC,
      ADR3 => b_cmonav(3),
      O => vga_sprite_Msub_xpixMona_lut(3)
    );
  vga_sprite_xpixMona_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_4_XORF_19732,
      O => vga_sprite_xpixMona(4)
    );
  vga_sprite_xpixMona_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y38"
    )
    port map (
      I0 => vga_sprite_xpixMona_4_CYINIT_19731,
      I1 => vga_sprite_Msub_xpixMona_lut(4),
      O => vga_sprite_xpixMona_4_XORF_19732
    );
  vga_sprite_xpixMona_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y38"
    )
    port map (
      IA => vga_sprite_xpixMona_4_CY0F_19730,
      IB => vga_sprite_xpixMona_4_CYINIT_19731,
      SEL => vga_sprite_xpixMona_4_CYSELF_19719,
      O => vga_sprite_Msub_xpixMona_cy_4_Q
    );
  vga_sprite_xpixMona_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y38"
    )
    port map (
      IA => vga_sprite_xpixMona_4_CY0F_19730,
      IB => vga_sprite_xpixMona_4_CY0F_19730,
      SEL => vga_sprite_xpixMona_4_CYSELF_19719,
      O => vga_sprite_xpixMona_4_CYMUXF2_19714
    );
  vga_sprite_xpixMona_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_cy_3_Q,
      O => vga_sprite_xpixMona_4_CYINIT_19731
    );
  vga_sprite_xpixMona_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_4_0,
      O => vga_sprite_xpixMona_4_CY0F_19730
    );
  vga_sprite_xpixMona_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(4),
      O => vga_sprite_xpixMona_4_CYSELF_19719
    );
  vga_sprite_xpixMona_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_4_XORG_19721,
      O => vga_sprite_xpixMona(5)
    );
  vga_sprite_xpixMona_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y38"
    )
    port map (
      I0 => vga_sprite_Msub_xpixMona_cy_4_Q,
      I1 => vga_sprite_Msub_xpixMona_lut(5),
      O => vga_sprite_xpixMona_4_XORG_19721
    );
  vga_sprite_xpixMona_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_4_CYMUXFAST_19718,
      O => vga_sprite_Msub_xpixMona_cy_5_Q
    );
  vga_sprite_xpixMona_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_cy_3_Q,
      O => vga_sprite_xpixMona_4_FASTCARRY_19716
    );
  vga_sprite_xpixMona_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y38"
    )
    port map (
      I0 => vga_sprite_xpixMona_4_CYSELG_19707,
      I1 => vga_sprite_xpixMona_4_CYSELF_19719,
      O => vga_sprite_xpixMona_4_CYAND_19717
    );
  vga_sprite_xpixMona_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y38"
    )
    port map (
      IA => vga_sprite_xpixMona_4_CYMUXG2_19715,
      IB => vga_sprite_xpixMona_4_FASTCARRY_19716,
      SEL => vga_sprite_xpixMona_4_CYAND_19717,
      O => vga_sprite_xpixMona_4_CYMUXFAST_19718
    );
  vga_sprite_xpixMona_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y38"
    )
    port map (
      IA => vga_sprite_xpixMona_4_CY0G_19713,
      IB => vga_sprite_xpixMona_4_CYMUXF2_19714,
      SEL => vga_sprite_xpixMona_4_CYSELG_19707,
      O => vga_sprite_xpixMona_4_CYMUXG2_19715
    );
  vga_sprite_xpixMona_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_5_0,
      O => vga_sprite_xpixMona_4_CY0G_19713
    );
  vga_sprite_xpixMona_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(5),
      O => vga_sprite_xpixMona_4_CYSELG_19707
    );
  vga_sprite_Msub_xpixMona_lut_5_Q : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X27Y38"
    )
    port map (
      ADR0 => vga_sprite_xpixMona_sub0000_5_0,
      ADR1 => U2_HCS(5),
      ADR2 => b_cmonav(5),
      ADR3 => U2_HCS(4),
      O => vga_sprite_Msub_xpixMona_lut(5)
    );
  vga_sprite_xpixMona_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_6_XORF_19773,
      O => vga_sprite_xpixMona(6)
    );
  vga_sprite_xpixMona_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y39"
    )
    port map (
      I0 => vga_sprite_xpixMona_6_CYINIT_19772,
      I1 => vga_sprite_Msub_xpixMona_lut(6),
      O => vga_sprite_xpixMona_6_XORF_19773
    );
  vga_sprite_xpixMona_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y39"
    )
    port map (
      IA => vga_sprite_xpixMona_6_CY0F_19771,
      IB => vga_sprite_xpixMona_6_CYINIT_19772,
      SEL => vga_sprite_xpixMona_6_CYSELF_19760,
      O => vga_sprite_Msub_xpixMona_cy_6_Q
    );
  vga_sprite_xpixMona_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y39"
    )
    port map (
      IA => vga_sprite_xpixMona_6_CY0F_19771,
      IB => vga_sprite_xpixMona_6_CY0F_19771,
      SEL => vga_sprite_xpixMona_6_CYSELF_19760,
      O => vga_sprite_xpixMona_6_CYMUXF2_19755
    );
  vga_sprite_xpixMona_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_cy_5_Q,
      O => vga_sprite_xpixMona_6_CYINIT_19772
    );
  vga_sprite_xpixMona_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_6_0,
      O => vga_sprite_xpixMona_6_CY0F_19771
    );
  vga_sprite_xpixMona_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(6),
      O => vga_sprite_xpixMona_6_CYSELF_19760
    );
  vga_sprite_xpixMona_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_6_XORG_19762,
      O => vga_sprite_xpixMona(7)
    );
  vga_sprite_xpixMona_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y39"
    )
    port map (
      I0 => vga_sprite_Msub_xpixMona_cy_6_Q,
      I1 => vga_sprite_Msub_xpixMona_lut(7),
      O => vga_sprite_xpixMona_6_XORG_19762
    );
  vga_sprite_xpixMona_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_cy_5_Q,
      O => vga_sprite_xpixMona_6_FASTCARRY_19757
    );
  vga_sprite_xpixMona_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y39"
    )
    port map (
      I0 => vga_sprite_xpixMona_6_CYSELG_19746,
      I1 => vga_sprite_xpixMona_6_CYSELF_19760,
      O => vga_sprite_xpixMona_6_CYAND_19758
    );
  vga_sprite_xpixMona_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y39"
    )
    port map (
      IA => vga_sprite_xpixMona_6_CYMUXG2_19756,
      IB => vga_sprite_xpixMona_6_FASTCARRY_19757,
      SEL => vga_sprite_xpixMona_6_CYAND_19758,
      O => vga_sprite_xpixMona_6_CYMUXFAST_19759
    );
  vga_sprite_xpixMona_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y39"
    )
    port map (
      IA => vga_sprite_xpixMona_6_CY0G_19754,
      IB => vga_sprite_xpixMona_6_CYMUXF2_19755,
      SEL => vga_sprite_xpixMona_6_CYSELG_19746,
      O => vga_sprite_xpixMona_6_CYMUXG2_19756
    );
  vga_sprite_xpixMona_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_7_0,
      O => vga_sprite_xpixMona_6_CY0G_19754
    );
  vga_sprite_xpixMona_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(7),
      O => vga_sprite_xpixMona_6_CYSELG_19746
    );
  vga_sprite_xpixMona_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_8_XORF_19804,
      O => vga_sprite_xpixMona(8)
    );
  vga_sprite_xpixMona_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y40"
    )
    port map (
      I0 => vga_sprite_xpixMona_8_CYINIT_19803,
      I1 => vga_sprite_Msub_xpixMona_lut(8),
      O => vga_sprite_xpixMona_8_XORF_19804
    );
  vga_sprite_xpixMona_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y40"
    )
    port map (
      IA => vga_sprite_xpixMona_8_CY0F_19802,
      IB => vga_sprite_xpixMona_8_CYINIT_19803,
      SEL => vga_sprite_xpixMona_8_CYSELF_19796,
      O => vga_sprite_Msub_xpixMona_cy_8_Q
    );
  vga_sprite_xpixMona_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_6_CYMUXFAST_19759,
      O => vga_sprite_xpixMona_8_CYINIT_19803
    );
  vga_sprite_xpixMona_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_8_0,
      O => vga_sprite_xpixMona_8_CY0F_19802
    );
  vga_sprite_xpixMona_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(8),
      O => vga_sprite_xpixMona_8_CYSELF_19796
    );
  vga_sprite_xpixMona_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_8_XORG_19793,
      O => vga_sprite_xpixMona(9)
    );
  vga_sprite_xpixMona_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y40"
    )
    port map (
      I0 => vga_sprite_Msub_xpixMona_cy_8_Q,
      I1 => vga_sprite_Msub_xpixMona_lut(9),
      O => vga_sprite_xpixMona_8_XORG_19793
    );
  b_creyv_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_0_XORF_19854,
      O => b_creyv_0_DXMUX_19856
    );
  b_creyv_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y61"
    )
    port map (
      I0 => b_creyv_0_CYINIT_19853,
      I1 => b_Maccum_creyv_lut(0),
      O => b_creyv_0_XORF_19854
    );
  b_creyv_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y61"
    )
    port map (
      IA => b_creyv_0_CY0F_19852,
      IB => b_creyv_0_CYINIT_19853,
      SEL => b_creyv_0_CYSELF_19844,
      O => b_Maccum_creyv_cy_0_Q
    );
  b_creyv_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_0_BXINV_19842,
      O => b_creyv_0_CYINIT_19853
    );
  b_creyv_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(0),
      O => b_creyv_0_CY0F_19852
    );
  b_creyv_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(0),
      O => b_creyv_0_CYSELF_19844
    );
  b_creyv_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_creyv_0_BXINV_19842
    );
  b_creyv_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_0_XORG_19832,
      O => b_creyv_0_DYMUX_19834
    );
  b_creyv_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y61"
    )
    port map (
      I0 => b_Maccum_creyv_cy_0_Q,
      I1 => b_Maccum_creyv_lut(1),
      O => b_creyv_0_XORG_19832
    );
  b_creyv_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_0_CYMUXG_19831,
      O => b_Maccum_creyv_cy_1_Q
    );
  b_creyv_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y61"
    )
    port map (
      IA => b_creyv_0_CY0G_19829,
      IB => b_Maccum_creyv_cy_0_Q,
      SEL => b_creyv_0_CYSELG_19821,
      O => b_creyv_0_CYMUXG_19831
    );
  b_creyv_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(1),
      O => b_creyv_0_CY0G_19829
    );
  b_creyv_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(1),
      O => b_creyv_0_CYSELG_19821
    );
  b_creyv_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_creyv_0_SRINV_19819
    );
  b_creyv_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_creyv_0_CLKINV_19818
    );
  b_creyv_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_creyv_0_CEINV_19817
    );
  b_creyv_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_2_XORF_19915,
      O => b_creyv_2_DXMUX_19917
    );
  b_creyv_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y62"
    )
    port map (
      I0 => b_creyv_2_CYINIT_19914,
      I1 => b_Maccum_creyv_lut(2),
      O => b_creyv_2_XORF_19915
    );
  b_creyv_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y62"
    )
    port map (
      IA => b_creyv_2_CY0F_19913,
      IB => b_creyv_2_CYINIT_19914,
      SEL => b_creyv_2_CYSELF_19893,
      O => b_Maccum_creyv_cy_2_Q
    );
  b_creyv_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y62"
    )
    port map (
      IA => b_creyv_2_CY0F_19913,
      IB => b_creyv_2_CY0F_19913,
      SEL => b_creyv_2_CYSELF_19893,
      O => b_creyv_2_CYMUXF2_19888
    );
  b_creyv_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_cy_1_Q,
      O => b_creyv_2_CYINIT_19914
    );
  b_creyv_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(2),
      O => b_creyv_2_CY0F_19913
    );
  b_creyv_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(2),
      O => b_creyv_2_CYSELF_19893
    );
  b_creyv_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_2_XORG_19895,
      O => b_creyv_2_DYMUX_19897
    );
  b_creyv_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y62"
    )
    port map (
      I0 => b_Maccum_creyv_cy_2_Q,
      I1 => b_Maccum_creyv_lut(3),
      O => b_creyv_2_XORG_19895
    );
  b_creyv_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_2_CYMUXFAST_19892,
      O => b_Maccum_creyv_cy_3_Q
    );
  b_creyv_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_cy_1_Q,
      O => b_creyv_2_FASTCARRY_19890
    );
  b_creyv_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y62"
    )
    port map (
      I0 => b_creyv_2_CYSELG_19879,
      I1 => b_creyv_2_CYSELF_19893,
      O => b_creyv_2_CYAND_19891
    );
  b_creyv_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y62"
    )
    port map (
      IA => b_creyv_2_CYMUXG2_19889,
      IB => b_creyv_2_FASTCARRY_19890,
      SEL => b_creyv_2_CYAND_19891,
      O => b_creyv_2_CYMUXFAST_19892
    );
  b_creyv_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y62"
    )
    port map (
      IA => b_creyv_2_CY0G_19887,
      IB => b_creyv_2_CYMUXF2_19888,
      SEL => b_creyv_2_CYSELG_19879,
      O => b_creyv_2_CYMUXG2_19889
    );
  b_creyv_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(3),
      O => b_creyv_2_CY0G_19887
    );
  b_creyv_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(3),
      O => b_creyv_2_CYSELG_19879
    );
  b_creyv_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_creyv_2_SRINV_19877
    );
  b_creyv_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_creyv_2_CLKINV_19876
    );
  b_creyv_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_creyv_2_CEINV_19875
    );
  b_creyv_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_4_XORF_19976,
      O => b_creyv_4_DXMUX_19978
    );
  b_creyv_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y63"
    )
    port map (
      I0 => b_creyv_4_CYINIT_19975,
      I1 => b_Maccum_creyv_lut(4),
      O => b_creyv_4_XORF_19976
    );
  b_creyv_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y63"
    )
    port map (
      IA => b_creyv_4_CY0F_19974,
      IB => b_creyv_4_CYINIT_19975,
      SEL => b_creyv_4_CYSELF_19954,
      O => b_Maccum_creyv_cy_4_Q
    );
  b_creyv_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y63"
    )
    port map (
      IA => b_creyv_4_CY0F_19974,
      IB => b_creyv_4_CY0F_19974,
      SEL => b_creyv_4_CYSELF_19954,
      O => b_creyv_4_CYMUXF2_19949
    );
  b_creyv_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_cy_3_Q,
      O => b_creyv_4_CYINIT_19975
    );
  b_creyv_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(4),
      O => b_creyv_4_CY0F_19974
    );
  b_creyv_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(4),
      O => b_creyv_4_CYSELF_19954
    );
  b_creyv_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_4_XORG_19956,
      O => b_creyv_4_DYMUX_19958
    );
  b_creyv_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y63"
    )
    port map (
      I0 => b_Maccum_creyv_cy_4_Q,
      I1 => b_Maccum_creyv_lut(5),
      O => b_creyv_4_XORG_19956
    );
  b_creyv_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_4_CYMUXFAST_19953,
      O => b_Maccum_creyv_cy_5_Q
    );
  b_creyv_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_cy_3_Q,
      O => b_creyv_4_FASTCARRY_19951
    );
  b_creyv_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y63"
    )
    port map (
      I0 => b_creyv_4_CYSELG_19940,
      I1 => b_creyv_4_CYSELF_19954,
      O => b_creyv_4_CYAND_19952
    );
  b_creyv_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y63"
    )
    port map (
      IA => b_creyv_4_CYMUXG2_19950,
      IB => b_creyv_4_FASTCARRY_19951,
      SEL => b_creyv_4_CYAND_19952,
      O => b_creyv_4_CYMUXFAST_19953
    );
  b_creyv_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y63"
    )
    port map (
      IA => b_creyv_4_CY0G_19948,
      IB => b_creyv_4_CYMUXF2_19949,
      SEL => b_creyv_4_CYSELG_19940,
      O => b_creyv_4_CYMUXG2_19950
    );
  b_creyv_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(5),
      O => b_creyv_4_CY0G_19948
    );
  b_creyv_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(5),
      O => b_creyv_4_CYSELG_19940
    );
  b_creyv_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_creyv_4_SRINV_19938
    );
  b_creyv_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_creyv_4_CLKINV_19937
    );
  b_creyv_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_creyv_4_CEINV_19936
    );
  b_creyv_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_6_XORF_20036,
      O => b_creyv_6_DXMUX_20038
    );
  b_creyv_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y64"
    )
    port map (
      I0 => b_creyv_6_CYINIT_20035,
      I1 => b_Maccum_creyv_lut(6),
      O => b_creyv_6_XORF_20036
    );
  b_creyv_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y64"
    )
    port map (
      IA => b_creyv_6_CY0F_20034,
      IB => b_creyv_6_CYINIT_20035,
      SEL => b_creyv_6_CYSELF_20014,
      O => b_Maccum_creyv_cy_6_Q
    );
  b_creyv_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y64"
    )
    port map (
      IA => b_creyv_6_CY0F_20034,
      IB => b_creyv_6_CY0F_20034,
      SEL => b_creyv_6_CYSELF_20014,
      O => b_creyv_6_CYMUXF2_20009
    );
  b_creyv_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_cy_5_Q,
      O => b_creyv_6_CYINIT_20035
    );
  b_creyv_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(6),
      O => b_creyv_6_CY0F_20034
    );
  b_creyv_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(6),
      O => b_creyv_6_CYSELF_20014
    );
  b_creyv_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_6_XORG_20016,
      O => b_creyv_6_DYMUX_20018
    );
  b_creyv_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y64"
    )
    port map (
      I0 => b_Maccum_creyv_cy_6_Q,
      I1 => b_Maccum_creyv_lut(7),
      O => b_creyv_6_XORG_20016
    );
  b_creyv_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_cy_5_Q,
      O => b_creyv_6_FASTCARRY_20011
    );
  b_creyv_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y64"
    )
    port map (
      I0 => b_creyv_6_CYSELG_20000,
      I1 => b_creyv_6_CYSELF_20014,
      O => b_creyv_6_CYAND_20012
    );
  b_creyv_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y64"
    )
    port map (
      IA => b_creyv_6_CYMUXG2_20010,
      IB => b_creyv_6_FASTCARRY_20011,
      SEL => b_creyv_6_CYAND_20012,
      O => b_creyv_6_CYMUXFAST_20013
    );
  b_creyv_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y64"
    )
    port map (
      IA => b_creyv_6_CY0G_20008,
      IB => b_creyv_6_CYMUXF2_20009,
      SEL => b_creyv_6_CYSELG_20000,
      O => b_creyv_6_CYMUXG2_20010
    );
  b_creyv_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(7),
      O => b_creyv_6_CY0G_20008
    );
  b_creyv_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(7),
      O => b_creyv_6_CYSELG_20000
    );
  b_creyv_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_creyv_6_SRINV_19998
    );
  b_creyv_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_creyv_6_CLKINV_19997
    );
  b_creyv_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_creyv_6_CEINV_19996
    );
  b_creyv_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_8_XORF_20088,
      O => b_creyv_8_DXMUX_20090
    );
  b_creyv_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y65"
    )
    port map (
      I0 => b_creyv_8_CYINIT_20087,
      I1 => b_Maccum_creyv_lut(8),
      O => b_creyv_8_XORF_20088
    );
  b_creyv_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y65"
    )
    port map (
      IA => b_creyv_8_CY0F_20086,
      IB => b_creyv_8_CYINIT_20087,
      SEL => b_creyv_8_CYSELF_20078,
      O => b_Maccum_creyv_cy_8_Q
    );
  b_creyv_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_6_CYMUXFAST_20013,
      O => b_creyv_8_CYINIT_20087
    );
  b_creyv_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(8),
      O => b_creyv_8_CY0F_20086
    );
  b_creyv_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(8),
      O => b_creyv_8_CYSELF_20078
    );
  b_creyv_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_8_XORG_20067,
      O => b_creyv_8_DYMUX_20069
    );
  b_creyv_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y65"
    )
    port map (
      I0 => b_Maccum_creyv_cy_8_Q,
      I1 => b_Maccum_creyv_lut_9_1_20064,
      O => b_creyv_8_XORG_20067
    );
  b_creyv_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_creyv_8_SRINV_20057
    );
  b_creyv_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_creyv_8_CLKINV_20056
    );
  b_creyv_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_creyv_8_CEINV_20055
    );
  mclk_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "IPAD29",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk,
      O => mclk_INBUF
    );
  blue_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD167"
    )
    port map (
      I => blue_0_O,
      O => blue(0)
    );
  blue_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD169"
    )
    port map (
      I => blue_1_O,
      O => blue(1)
    );
  sw_0_IBUF : X_BUF
    generic map(
      LOC => "IPAD78",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(0),
      O => sw_0_INBUF
    );
  sw_1_IBUF : X_BUF
    generic map(
      LOC => "IPAD83",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(1),
      O => sw_1_INBUF
    );
  sw_2_IBUF : X_BUF
    generic map(
      LOC => "IPAD88",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(2),
      O => sw_2_INBUF
    );
  sw_3_IBUF : X_BUF
    generic map(
      LOC => "IPAD93",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(3),
      O => sw_3_INBUF
    );
  sw_4_IBUF : X_BUF
    generic map(
      LOC => "IPAD103",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(4),
      O => sw_4_INBUF
    );
  sw_5_IBUF : X_BUF
    generic map(
      LOC => "IPAD98",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(5),
      O => sw_5_INBUF
    );
  sw_6_IBUF : X_BUF
    generic map(
      LOC => "IPAD108",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(6),
      O => sw_6_INBUF
    );
  sw_7_IBUF : X_BUF
    generic map(
      LOC => "IPAD112",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(7),
      O => sw_7_INBUF
    );
  hsync_OBUF : X_OBUF
    generic map(
      LOC => "PAD168"
    )
    port map (
      I => hsync_O,
      O => hsync
    );
  vsync_OBUF : X_OBUF
    generic map(
      LOC => "PAD173"
    )
    port map (
      I => vsync_O,
      O => vsync
    );
  btn_0_IBUF : X_BUF
    generic map(
      LOC => "IPAD59",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(0),
      O => btn_0_INBUF
    );
  btn_1_IBUF : X_BUF
    generic map(
      LOC => "IPAD64",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(1),
      O => btn_1_INBUF
    );
  btn_2_IBUF : X_BUF
    generic map(
      LOC => "IPAD68",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(2),
      O => btn_2_INBUF
    );
  btn_3_IBUF : X_BUF
    generic map(
      LOC => "IPAD73",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(3),
      O => btn_3_INBUF
    );
  red_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD148"
    )
    port map (
      I => red_0_O,
      O => red(0)
    );
  red_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD153"
    )
    port map (
      I => red_1_O,
      O => red(1)
    );
  red_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD154"
    )
    port map (
      I => red_2_O,
      O => red(2)
    );
  green_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD156"
    )
    port map (
      I => green_0_O,
      O => green(0)
    );
  green_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD157"
    )
    port map (
      I => green_1_O,
      O => green(1)
    );
  green_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD163"
    )
    port map (
      I => green_2_O,
      O => green(2)
    );
  U1_q_17_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y10"
    )
    port map (
      I0 => U1_q_17_BUFG_I0_INV,
      I1 => GND,
      S => U1_q_17_BUFG_S_INVNOT,
      O => U1_q(17)
    );
  U1_q_17_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U1_q_17_BUFG_S_INVNOT
    );
  U1_q_17_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_171,
      O => U1_q_17_BUFG_I0_INV
    );
  U2_vidon_and0000181 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X19Y49"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => U2_vcs(8),
      ADR2 => U2_vcs(7),
      ADR3 => U2_vcs(6),
      O => U2_vidon_and0000181_6556
    );
  U2_vidon_and0000261 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X22Y48"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(1),
      O => U2_vidon_and0000261_6542
    );
  vga_sprite_reyspriteon_and00001 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X31Y61"
    )
    port map (
      ADR0 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_Q,
      ADR1 => vga_sprite_reyspriteon_cmp_ge0000,
      ADR2 => vga_sprite_reyspriteon_cmp_le0000,
      ADR3 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_Q,
      O => vga_sprite_reyspriteon_and0000
    );
  U2_vidon_and0000651 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X19Y45"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(5),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(3),
      O => U2_vidon_and0000651_6592
    );
  b_drvskye_not000221_SW0 : X_LUT4
    generic map(
      INIT => X"5000",
      LOC => "SLICE_X36Y54"
    )
    port map (
      ADR0 => go1_0,
      ADR1 => VCC,
      ADR2 => b_add0003_add0000(9),
      ADR3 => b_calc_5041,
      O => b_drvskye_not000221_SW0_O_pack_1
    );
  b_dcvmona_not000216 : X_LUT4
    generic map(
      INIT => X"C080",
      LOC => "SLICE_X40Y44"
    )
    port map (
      ADR0 => b_dcvmona_not00027_0,
      ADR1 => b_add0004_add0000(9),
      ADR2 => b_rmonav_not0001,
      ADR3 => b_dcvmona_not00024_O,
      O => b_dcvmona_not0002
    );
  b_dcvmona_not00024 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X40Y44"
    )
    port map (
      ADR0 => b_add0004_add0000(7),
      ADR1 => b_add0004_add0000(8),
      ADR2 => b_add0004_add0000(5),
      ADR3 => b_add0004_add0000(6),
      O => b_dcvmona_not00024_O_pack_1
    );
  U2_vcs_cmp_eq0000_SW0 : X_LUT4
    generic map(
      INIT => X"F7FF",
      LOC => "SLICE_X19Y44"
    )
    port map (
      ADR0 => U2_N2,
      ADR1 => U2_vcs(9),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(3),
      O => N2
    );
  U2_vcs_cmp_eq000011 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X19Y44"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => U2_vcs(6),
      ADR2 => U2_vcs(7),
      ADR3 => U2_vcs(5),
      O => U2_N2_pack_1
    );
  b_dcvrey_not000216 : X_LUT4
    generic map(
      INIT => X"8880",
      LOC => "SLICE_X40Y65"
    )
    port map (
      ADR0 => b_rmonav_not0001,
      ADR1 => b_add0000_add0000(9),
      ADR2 => b_dcvrey_not00024_O,
      ADR3 => b_dcvrey_not00027_0,
      O => b_dcvrey_not0002
    );
  b_dcvrey_not00024 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X40Y65"
    )
    port map (
      ADR0 => b_add0000_add0000(7),
      ADR1 => b_add0000_add0000(5),
      ADR2 => b_add0000_add0000(8),
      ADR3 => b_add0000_add0000(6),
      O => b_dcvrey_not00024_O_pack_1
    );
  b_drvskye_not000226 : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X36Y54"
    )
    port map (
      ADR0 => b_drvskye_not00026_0,
      ADR1 => N21_0,
      ADR2 => b_add0003_add0000(7),
      ADR3 => b_drvskye_not000221_SW0_O,
      O => b_drvskye_not0002
    );
  b_dcvskye_not000216 : X_LUT4
    generic map(
      INIT => X"C800",
      LOC => "SLICE_X44Y23"
    )
    port map (
      ADR0 => b_dcvskye_not00027_0,
      ADR1 => b_add0002_add0000(9),
      ADR2 => b_dcvskye_not00024_O,
      ADR3 => b_rmonav_not0001,
      O => b_dcvskye_not0002
    );
  b_dcvskye_not00024 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X44Y23"
    )
    port map (
      ADR0 => b_add0002_add0000(7),
      ADR1 => b_add0002_add0000(5),
      ADR2 => b_add0002_add0000(8),
      ADR3 => b_add0002_add0000(6),
      O => b_dcvskye_not00024_O_pack_1
    );
  b_drvmona_not000226 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X24Y67"
    )
    port map (
      ADR0 => b_add0005_add0000(7),
      ADR1 => b_drvmona_not000221_SW0_O,
      ADR2 => N27_0,
      ADR3 => b_drvmona_not00026_0,
      O => b_drvmona_not0002
    );
  b_drvmona_not000221_SW0 : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X24Y67"
    )
    port map (
      ADR0 => go1_0,
      ADR1 => b_calc_5041,
      ADR2 => VCC,
      ADR3 => b_add0005_add0000(9),
      O => b_drvmona_not000221_SW0_O_pack_1
    );
  U2_vcs_cmp_eq0000 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X23Y44"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => N2_0,
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(2),
      O => U2_vcs_cmp_eq0000_pack_2
    );
  U2_Mcount_vcs_eqn_01 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X23Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result(0),
      ADR2 => U2_vcs_cmp_eq0000_5061,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_0
    );
  U2_vcs_0 : X_FF
    generic map(
      LOC => "SLICE_X23Y44",
      INIT => '0'
    )
    port map (
      I => U2_vcs_0_DXMUX_6795,
      CE => U2_vcs_0_CEINV_6776,
      CLK => U2_vcs_0_CLKINV_6777,
      SET => GND,
      RST => U2_vcs_0_FFX_RSTAND_6801,
      O => U2_vcs(0)
    );
  U2_vcs_0_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => U2_vcs_0_FFX_RSTAND_6801
    );
  b_drvskye_not00021 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X34Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_add0003_add0000(3),
      ADR2 => b_add0003_add0000(2),
      ADR3 => VCC,
      O => b_drvskye_not00021_O_pack_1
    );
  b_drvskye_not00026 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X34Y52"
    )
    port map (
      ADR0 => b_add0003_add0000(5),
      ADR1 => b_add0003_add0000(6),
      ADR2 => b_add0003_add0000(4),
      ADR3 => b_drvskye_not00021_O,
      O => b_drvskye_not00026_6824
    );
  b_drvmona_not00021 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X25Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_add0005_add0000(3),
      ADR2 => b_add0005_add0000(2),
      ADR3 => VCC,
      O => b_drvmona_not00021_O_pack_1
    );
  b_drvmona_not00026 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X25Y62"
    )
    port map (
      ADR0 => b_add0005_add0000(4),
      ADR1 => b_add0005_add0000(6),
      ADR2 => b_drvmona_not00021_O,
      ADR3 => b_add0005_add0000(5),
      O => b_drvmona_not00026_6848
    );
  U2_HCS_cmp_eq000014 : X_LUT4
    generic map(
      INIT => X"0003",
      LOC => "SLICE_X28Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(7),
      ADR2 => U2_HCS(5),
      ADR3 => U2_HCS(6),
      O => U2_N3_pack_1
    );
  U2_HCS_cmp_eq00005 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X28Y44"
    )
    port map (
      ADR0 => U2_HCS(1),
      ADR1 => U2_N3,
      ADR2 => U2_HCS(9),
      ADR3 => U2_HCS(0),
      O => U2_HCS_cmp_eq00005_6872
    );
  b_drvrey_not000221_SW0 : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X24Y68"
    )
    port map (
      ADR0 => go1_0,
      ADR1 => b_add0001_add0000(9),
      ADR2 => VCC,
      ADR3 => b_calc_5041,
      O => b_drvrey_not000221_SW0_O_pack_1
    );
  b_drvrey_not000226 : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X24Y68"
    )
    port map (
      ADR0 => b_drvrey_not00026_0,
      ADR1 => N24_0,
      ADR2 => b_add0001_add0000(7),
      ADR3 => b_drvrey_not000221_SW0_O,
      O => b_drvrey_not0002
    );
  b_drvrey_not00021 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X24Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_add0001_add0000(3),
      ADR2 => b_add0001_add0000(2),
      ADR3 => VCC,
      O => b_drvrey_not00021_O_pack_1
    );
  b_drvrey_not00026 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X24Y70"
    )
    port map (
      ADR0 => b_add0001_add0000(6),
      ADR1 => b_add0001_add0000(5),
      ADR2 => b_add0001_add0000(4),
      ADR3 => b_drvrey_not00021_O,
      O => b_drvrey_not00026_6920
    );
  U2_Mcount_HCS_eqn_01 : X_LUT4
    generic map(
      INIT => X"50F0",
      LOC => "SLICE_X32Y36"
    )
    port map (
      ADR0 => U2_HCS_cmp_eq00005_0,
      ADR1 => VCC,
      ADR2 => U2_Result_0_1,
      ADR3 => U2_HCS_cmp_eq000010_5095,
      O => U2_Mcount_HCS_eqn_0
    );
  U2_HCS_0 : X_FF
    generic map(
      LOC => "SLICE_X32Y36",
      INIT => '0'
    )
    port map (
      I => U2_HCS_1_DYMUX_6943,
      CE => VCC,
      CLK => U2_HCS_1_CLKINV_6933,
      SET => GND,
      RST => U2_HCS_1_SRINV_6934,
      O => U2_HCS(0)
    );
  U2_Mcount_HCS_eqn_11 : X_LUT4
    generic map(
      INIT => X"0CCC",
      LOC => "SLICE_X32Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result_1_1,
      ADR2 => U2_HCS_cmp_eq00005_0,
      ADR3 => U2_HCS_cmp_eq000010_5095,
      O => U2_Mcount_HCS_eqn_1
    );
  U2_HCS_1 : X_FF
    generic map(
      LOC => "SLICE_X32Y36",
      INIT => '0'
    )
    port map (
      I => U2_HCS_1_DXMUX_6958,
      CE => VCC,
      CLK => U2_HCS_1_CLKINV_6933,
      SET => GND,
      RST => U2_HCS_1_SRINV_6934,
      O => U2_HCS(1)
    );
  U2_Mcount_HCS_eqn_21 : X_LUT4
    generic map(
      INIT => X"3F00",
      LOC => "SLICE_X32Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS_cmp_eq000010_5095,
      ADR2 => U2_HCS_cmp_eq00005_0,
      ADR3 => U2_Result_2_1,
      O => U2_Mcount_HCS_eqn_2
    );
  U2_Mcount_vcs_eqn_61 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X22Y46"
    )
    port map (
      ADR0 => U2_vcs_cmp_eq0000_5061,
      ADR1 => VCC,
      ADR2 => U2_Result(6),
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_6
    );
  U2_vcs_6 : X_FF
    generic map(
      LOC => "SLICE_X22Y46",
      INIT => '0'
    )
    port map (
      I => U2_vcs_7_DYMUX_7272,
      CE => U2_vcs_7_CEINV_7260,
      CLK => U2_vcs_7_CLKINV_7261,
      SET => GND,
      RST => U2_vcs_7_SRINV_7262,
      O => U2_vcs(6)
    );
  U2_Mcount_vcs_eqn_71 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X22Y46"
    )
    port map (
      ADR0 => U2_Result(7),
      ADR1 => VCC,
      ADR2 => U2_vcs_cmp_eq0000_5061,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_7
    );
  U2_vcs_7 : X_FF
    generic map(
      LOC => "SLICE_X22Y46",
      INIT => '0'
    )
    port map (
      I => U2_vcs_7_DXMUX_7289,
      CE => U2_vcs_7_CEINV_7260,
      CLK => U2_vcs_7_CLKINV_7261,
      SET => GND,
      RST => U2_vcs_7_SRINV_7262,
      O => U2_vcs(7)
    );
  U2_Mcount_vcs_eqn_81 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X22Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs_cmp_eq0000_5061,
      ADR3 => U2_Result(8),
      O => U2_Mcount_vcs_eqn_8
    );
  U2_vcs_8 : X_FF
    generic map(
      LOC => "SLICE_X22Y47",
      INIT => '0'
    )
    port map (
      I => U2_vcs_9_DYMUX_7318,
      CE => U2_vcs_9_CEINV_7306,
      CLK => U2_vcs_9_CLKINV_7307,
      SET => GND,
      RST => U2_vcs_9_SRINV_7308,
      O => U2_vcs(8)
    );
  U2_Mcount_vcs_eqn_91 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X22Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result(9),
      ADR2 => U2_vcs_cmp_eq0000_5061,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_9
    );
  U2_vcs_9 : X_FF
    generic map(
      LOC => "SLICE_X22Y47",
      INIT => '0'
    )
    port map (
      I => U2_vcs_9_DXMUX_7335,
      CE => U2_vcs_9_CEINV_7306,
      CLK => U2_vcs_9_CLKINV_7307,
      SET => GND,
      RST => U2_vcs_9_SRINV_7308,
      O => U2_vcs(9)
    );
  vga_sprite_Msub_xpixMona_sub0000_xor_4_11_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X26Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(4),
      O => vga_sprite_xpixMona_sub0000(4)
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_3_11 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X40Y18"
    )
    port map (
      ADR0 => b_cskyev(2),
      ADR1 => VCC,
      ADR2 => b_cskyev(3),
      ADR3 => VCC,
      O => vga_sprite_skyespriteon_addsub0001(3)
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_4_11 : X_LUT4
    generic map(
      INIT => X"A05F",
      LOC => "SLICE_X40Y18"
    )
    port map (
      ADR0 => b_cskyev(2),
      ADR1 => VCC,
      ADR2 => b_cskyev(3),
      ADR3 => b_cskyev(4),
      O => vga_sprite_skyespriteon_addsub0001(4)
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_5_11 : X_LUT4
    generic map(
      INIT => X"A9A5",
      LOC => "SLICE_X40Y23"
    )
    port map (
      ADR0 => b_cskyev(5),
      ADR1 => b_cskyev(2),
      ADR2 => b_cskyev(4),
      ADR3 => b_cskyev(3),
      O => vga_sprite_skyespriteon_addsub0001(5)
    );
  vga_sprite_Madd_skyespriteon_addsub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X40Y23"
    )
    port map (
      ADR0 => b_cskyev(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_cskyev(4),
      O => vga_sprite_skyespriteon_addsub0000(5)
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_8_11 : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X40Y21"
    )
    port map (
      ADR0 => vga_sprite_Madd_skyespriteon_addsub0001_cy_7_Q,
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      ADR2 => VCC,
      ADR3 => b_cskyev(8),
      O => vga_sprite_skyespriteon_addsub0001(8)
    );
  vga_sprite_Madd_skyespriteon_addsub0000_xor_8_11 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X40Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      ADR2 => VCC,
      ADR3 => b_cskyev(8),
      O => vga_sprite_Madd_skyespriteon_addsub0001_lut(8)
    );
  vga_sprite_Msub_xpixMona_sub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X26Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(5),
      ADR2 => VCC,
      ADR3 => U2_HCS(4),
      O => vga_sprite_xpixMona_sub0000(5)
    );
  b_dcvskye_not00027 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X44Y22"
    )
    port map (
      ADR0 => b_add0002_add0000(2),
      ADR1 => VCC,
      ADR2 => b_add0002_add0000(3),
      ADR3 => b_add0002_add0000(4),
      O => b_dcvskye_not00027_7460
    );
  vga_sprite_Madd_skyespriteon_addsub0003_xor_5_11 : X_LUT4
    generic map(
      INIT => X"9555",
      LOC => "SLICE_X30Y42"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0002_5_Q,
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_Q,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q,
      O => vga_sprite_skyespriteon_addsub0003(5)
    );
  U2_vidon_and00006 : X_LUT4
    generic map(
      INIT => X"F0E0",
      LOC => "SLICE_X26Y48"
    )
    port map (
      ADR0 => U2_HCS(5),
      ADR1 => U2_HCS(6),
      ADR2 => U2_HCS(7),
      ADR3 => U2_HCS(4),
      O => U2_vidon_and00006_7561
    );
  vga_sprite_Msub_xpixMona_sub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"0F1E",
      LOC => "SLICE_X26Y48"
    )
    port map (
      ADR0 => U2_HCS(5),
      ADR1 => U2_HCS(6),
      ADR2 => U2_HCS(7),
      ADR3 => U2_HCS(4),
      O => vga_sprite_xpixMona_sub0000(7)
    );
  b_dcvmona_not000211 : X_LUT4
    generic map(
      INIT => X"70F0",
      LOC => "SLICE_X36Y55"
    )
    port map (
      ADR0 => cp_delay1_5184,
      ADR1 => cp_delay3_5183,
      ADR2 => b_calc_5041,
      ADR3 => cp_delay2_5185,
      O => b_rmonav_not0001_pack_1
    );
  vga_sprite_Madd_monaspriteon_addsub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"9333",
      LOC => "SLICE_X36Y42"
    )
    port map (
      ADR0 => b_cmonav(5),
      ADR1 => b_cmonav(7),
      ADR2 => b_cmonav(6),
      ADR3 => b_cmonav(4),
      O => vga_sprite_Madd_monaspriteon_addsub0001_lut(7)
    );
  vga_sprite_Madd_monaspriteon_addsub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X36Y43"
    )
    port map (
      ADR0 => b_cmonav(5),
      ADR1 => VCC,
      ADR2 => b_cmonav(4),
      ADR3 => VCC,
      O => vga_sprite_monaspriteon_addsub0000(5)
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_5_11 : X_LUT4
    generic map(
      INIT => X"F087",
      LOC => "SLICE_X36Y43"
    )
    port map (
      ADR0 => b_cmonav(2),
      ADR1 => b_cmonav(3),
      ADR2 => b_cmonav(5),
      ADR3 => b_cmonav(4),
      O => vga_sprite_monaspriteon_addsub0001(5)
    );
  vga_sprite_Madd_monaspriteon_addsub0000_xor_6_11 : X_LUT4
    generic map(
      INIT => X"3CF0",
      LOC => "SLICE_X38Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(5),
      ADR2 => b_cmonav(6),
      ADR3 => b_cmonav(4),
      O => vga_sprite_monaspriteon_addsub0000_6_pack_1
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_7_11 : X_LUT4
    generic map(
      INIT => X"555A",
      LOC => "SLICE_X38Y41"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0,
      ADR1 => VCC,
      ADR2 => vga_sprite_monaspriteon_addsub0000(6),
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q,
      O => vga_sprite_monaspriteon_addsub0001(7)
    );
  vga_sprite_Madd_monaspriteon_addsub0000_xor_4_11_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X36Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_cmonav(4),
      ADR3 => VCC,
      O => vga_sprite_monaspriteon_addsub0000(4)
    );
  vga_sprite_Madd_monaspriteon_addsub0000_xor_8_11 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X38Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(8),
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      ADR3 => VCC,
      O => vga_sprite_Madd_monaspriteon_addsub0001_lut(8)
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_8_11 : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X38Y42"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0001_cy_7_Q,
      ADR1 => b_cmonav(8),
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      ADR3 => VCC,
      O => vga_sprite_monaspriteon_addsub0001(8)
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_3_11 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X38Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(2),
      ADR2 => b_cmonav(3),
      ADR3 => VCC,
      O => vga_sprite_monaspriteon_addsub0001(3)
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_4_11 : X_LUT4
    generic map(
      INIT => X"C03F",
      LOC => "SLICE_X38Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(2),
      ADR2 => b_cmonav(3),
      ADR3 => b_cmonav(4),
      O => vga_sprite_monaspriteon_addsub0001(4)
    );
  b_drvskye_not000221_SW1 : X_LUT4
    generic map(
      INIT => X"AAA0",
      LOC => "SLICE_X36Y55"
    )
    port map (
      ADR0 => b_rmonav_not0001,
      ADR1 => VCC,
      ADR2 => b_add0003_add0000(9),
      ADR3 => b_add0003_add0000(8),
      O => N21
    );
  vga_sprite_green_0_11 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X22Y50"
    )
    port map (
      ADR0 => vga_sprite_present_state_FSM_FFd2_5186,
      ADR1 => vga_sprite_N4,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_N11
    );
  vga_sprite_Madd_reyspriteon_addsub0000_cy_7_11 : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X38Y62"
    )
    port map (
      ADR0 => b_creyv(5),
      ADR1 => b_creyv(7),
      ADR2 => b_creyv(6),
      ADR3 => b_creyv(4),
      O => vga_sprite_Madd_reyspriteon_addsub0000_cy_7_pack_1
    );
  vga_sprite_Madd_reyspriteon_addsub0000_xor_9_11 : X_LUT4
    generic map(
      INIT => X"3CF0",
      LOC => "SLICE_X38Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(8),
      ADR2 => b_creyv(9),
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      O => vga_sprite_Madd_reyspriteon_addsub0001_lut(9)
    );
  vga_sprite_Madd_reyspriteon_addsub0001_cy_5_11 : X_LUT4
    generic map(
      INIT => X"0FF8",
      LOC => "SLICE_X40Y58"
    )
    port map (
      ADR0 => b_creyv(3),
      ADR1 => b_creyv(2),
      ADR2 => b_creyv(5),
      ADR3 => b_creyv(4),
      O => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_pack_3
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_6_11 : X_LUT4
    generic map(
      INIT => X"7887",
      LOC => "SLICE_X40Y58"
    )
    port map (
      ADR0 => b_creyv(5),
      ADR1 => b_creyv(4),
      ADR2 => b_creyv(6),
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q,
      O => vga_sprite_reyspriteon_addsub0001(6)
    );
  b_drvmona_not000221_SW1 : X_LUT4
    generic map(
      INIT => X"AA88",
      LOC => "SLICE_X24Y69"
    )
    port map (
      ADR0 => b_rmonav_not0001,
      ADR1 => b_add0005_add0000(8),
      ADR2 => VCC,
      ADR3 => b_add0005_add0000(9),
      O => N27
    );
  b_drvrey_not000221_SW1 : X_LUT4
    generic map(
      INIT => X"E0E0",
      LOC => "SLICE_X24Y69"
    )
    port map (
      ADR0 => b_add0001_add0000(8),
      ADR1 => b_add0001_add0000(9),
      ADR2 => b_rmonav_not0001,
      ADR3 => VCC,
      O => N24
    );
  vga_sprite_monaspriteon_and0000_SW1 : X_LUT4
    generic map(
      INIT => X"FFCF",
      LOC => "SLICE_X23Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_skyespriteon_0,
      ADR2 => vga_sprite_monaspriteon_cmp_le0000,
      ADR3 => vga_sprite_reyspriteon,
      O => N31_pack_1
    );
  vga_sprite_monaspriteon_and0000 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X23Y51"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_cmp_ge0000,
      ADR1 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_Q,
      ADR2 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_Q,
      ADR3 => N31,
      O => vga_sprite_monaspriteon
    );
  U2_vidon_and000080 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X18Y42"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(7),
      O => U2_vidon_and000080_7957
    );
  vga_sprite_Madd_monaspriteon_addsub0003_xor_5_11 : X_LUT4
    generic map(
      INIT => X"870F",
      LOC => "SLICE_X20Y52"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_Q,
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q,
      ADR2 => vga_sprite_monaspriteon_addsub0002_5_Q,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q,
      O => vga_sprite_monaspriteon_addsub0003(5)
    );
  vga_sprite_Madd_skyespriteon_addsub0000_cy_7_11 : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X40Y24"
    )
    port map (
      ADR0 => b_cskyev(6),
      ADR1 => b_cskyev(4),
      ADR2 => b_cskyev(7),
      ADR3 => b_cskyev(5),
      O => vga_sprite_Madd_skyespriteon_addsub0000_cy_7_pack_1
    );
  vga_sprite_Madd_skyespriteon_addsub0000_xor_9_11 : X_LUT4
    generic map(
      INIT => X"3CF0",
      LOC => "SLICE_X40Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(8),
      ADR2 => b_cskyev(9),
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      O => vga_sprite_Madd_skyespriteon_addsub0001_lut(9)
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_5_11 : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X20Y60"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_Q,
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q,
      ADR2 => vga_sprite_reyspriteon_addsub0002_5_Q,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_5_pack_1
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_7_11 : X_LUT4
    generic map(
      INIT => X"AA88",
      LOC => "SLICE_X20Y60"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_7_Q,
      ADR1 => vga_sprite_reyspriteon_addsub0002_6_Q,
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_cy_5_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_7_Q
    );
  U2_vsync_SW0 : X_LUT4
    generic map(
      INIT => X"FFFA",
      LOC => "SLICE_X18Y42"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => VCC,
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(3),
      O => N01
    );
  vga_sprite_Madd_monaspriteon_addsub0000_cy_7_11 : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X36Y45"
    )
    port map (
      ADR0 => b_cmonav(6),
      ADR1 => b_cmonav(7),
      ADR2 => b_cmonav(5),
      ADR3 => b_cmonav(4),
      O => vga_sprite_Madd_monaspriteon_addsub0000_cy_7_pack_1
    );
  vga_sprite_Madd_monaspriteon_addsub0000_xor_9_11 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X36Y45"
    )
    port map (
      ADR0 => b_cmonav(9),
      ADR1 => b_cmonav(8),
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      ADR3 => VCC,
      O => vga_sprite_Madd_monaspriteon_addsub0001_lut(9)
    );
  vga_sprite_Madd_skyespriteon_addsub0001_cy_5_11 : X_LUT4
    generic map(
      INIT => X"3E3C",
      LOC => "SLICE_X40Y19"
    )
    port map (
      ADR0 => b_cskyev(3),
      ADR1 => b_cskyev(5),
      ADR2 => b_cskyev(4),
      ADR3 => b_cskyev(2),
      O => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_pack_3
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_6_11 : X_LUT4
    generic map(
      INIT => X"69C3",
      LOC => "SLICE_X40Y19"
    )
    port map (
      ADR0 => b_cskyev(5),
      ADR1 => b_cskyev(6),
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q,
      ADR3 => b_cskyev(4),
      O => vga_sprite_skyespriteon_addsub0001(6)
    );
  vga_sprite_Madd_skyespriteon_addsub0001_cy_7_11 : X_LUT4
    generic map(
      INIT => X"CC88",
      LOC => "SLICE_X41Y21"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0000(6),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0,
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0001_cy_7_pack_1
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_9_11 : X_LUT4
    generic map(
      INIT => X"366C",
      LOC => "SLICE_X41Y21"
    )
    port map (
      ADR0 => b_cskyev(8),
      ADR1 => b_cskyev(9),
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0001_cy_7_Q,
      O => vga_sprite_skyespriteon_addsub0001(9)
    );
  vga_sprite_Madd_monaspriteon_addsub0001_cy_5_11 : X_LUT4
    generic map(
      INIT => X"7666",
      LOC => "SLICE_X40Y40"
    )
    port map (
      ADR0 => b_cmonav(4),
      ADR1 => b_cmonav(5),
      ADR2 => b_cmonav(3),
      ADR3 => b_cmonav(2),
      O => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_pack_3
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_6_11 : X_LUT4
    generic map(
      INIT => X"69A5",
      LOC => "SLICE_X40Y40"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q,
      ADR1 => b_cmonav(5),
      ADR2 => b_cmonav(6),
      ADR3 => b_cmonav(4),
      O => vga_sprite_monaspriteon_addsub0001(6)
    );
  vga_sprite_green_2_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X19Y32"
    )
    port map (
      ADR0 => vga_sprite_N5,
      ADR1 => vga_sprite_N3_0,
      ADR2 => MSkye_4_0,
      ADR3 => MMona_4_0,
      O => N14
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_5_11 : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X30Y44"
    )
    port map (
      ADR0 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q,
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_Q,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q,
      ADR3 => vga_sprite_skyespriteon_addsub0002_5_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_5_pack_1
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_7_11 : X_LUT4
    generic map(
      INIT => X"AAA0",
      LOC => "SLICE_X30Y44"
    )
    port map (
      ADR0 => vga_sprite_Madd_skyespriteon_addsub0003_lut_7_Q,
      ADR1 => VCC,
      ADR2 => vga_sprite_skyespriteon_addsub0002_6_Q,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_cy_5_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_7_Q
    );
  vga_sprite_Msub_xpixMona_sub0000_xor_6_11 : X_LUT4
    generic map(
      INIT => X"FA05",
      LOC => "SLICE_X26Y45"
    )
    port map (
      ADR0 => U2_HCS(4),
      ADR1 => VCC,
      ADR2 => U2_HCS(5),
      ADR3 => U2_HCS(6),
      O => vga_sprite_xpixMona_sub0000(6)
    );
  U2_vidon_and0000105 : X_LUT4
    generic map(
      INIT => X"7F3F",
      LOC => "SLICE_X26Y45"
    )
    port map (
      ADR0 => U2_HCS(4),
      ADR1 => U2_HCS(8),
      ADR2 => U2_HCS(9),
      ADR3 => U2_N3,
      O => U2_vidon_and0000105_8205
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_5_11 : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X18Y55"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0002_5_Q,
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_5_pack_1
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_7_11 : X_LUT4
    generic map(
      INIT => X"A8A8",
      LOC => "SLICE_X18Y55"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_7_Q,
      ADR1 => vga_sprite_monaspriteon_addsub0002_6_Q,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_cy_5_Q,
      ADR3 => VCC,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_7_Q
    );
  b_calc : X_FF
    generic map(
      LOC => "SLICE_X36Y57",
      INIT => '0'
    )
    port map (
      I => b_calc_DYMUX_8241,
      CE => b_calc_CEINV_8237,
      CLK => b_calc_CLKINV_8238,
      SET => GND,
      RST => b_calc_FFY_RSTAND_8247,
      O => b_calc_5041
    );
  b_calc_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X36Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5059,
      O => b_calc_FFY_RSTAND_8247
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2_PWR_16_o_equal_5_o_2_1 : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X26Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => romRey_addr14(13),
      ADR2 => romRey_addr14(11),
      ADR3 => romRey_addr14(12),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(4)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2_PWR_16_o_equal_5_o_2_1 : X_LUT4
    generic map(
      INIT => X"0202",
      LOC => "SLICE_X24Y47"
    )
    port map (
      ADR0 => romMona_addr14(13),
      ADR1 => romMona_addr14(12),
      ADR2 => romMona_addr14(11),
      ADR3 => VCC,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(4)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2_PWR_16_o_equal_5_o_2_1 : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X22Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => romSkye_addr14(13),
      ADR2 => romSkye_addr14(11),
      ADR3 => romSkye_addr14(12),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(4)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111 : X_LUT4
    generic map(
      INIT => X"0044",
      LOC => "SLICE_X20Y67"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR2 => VCC,
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux12 : X_LUT4
    generic map(
      INIT => X"B3A0",
      LOC => "SLICE_X20Y67"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q,
      O => MRey(0)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111 : X_LUT4
    generic map(
      INIT => X"0030",
      LOC => "SLICE_X22Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux12 : X_LUT4
    generic map(
      INIT => X"A0EC",
      LOC => "SLICE_X22Y43"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q,
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MMona(0)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111 : X_LUT4
    generic map(
      INIT => X"0030",
      LOC => "SLICE_X16Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux12 : X_LUT4
    generic map(
      INIT => X"CE0A",
      LOC => "SLICE_X16Y26"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q,
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      O => MSkye(0)
    );
  U2_HCS_cmp_eq000010 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X32Y46"
    )
    port map (
      ADR0 => U2_HCS(4),
      ADR1 => U2_HCS(3),
      ADR2 => U2_HCS(8),
      ADR3 => U2_HCS(2),
      O => U2_HCS_cmp_eq000010_pack_1
    );
  vga_sprite_skyespriteon_and00001 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X31Y38"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_cmp_ge0000,
      ADR1 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_Q,
      ADR2 => vga_sprite_skyespriteon_cmp_le0000,
      ADR3 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_Q,
      O => vga_sprite_skyespriteon
    );
  b_dcvrey_not00027 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X40Y63"
    )
    port map (
      ADR0 => b_add0000_add0000(3),
      ADR1 => b_add0000_add0000(4),
      ADR2 => VCC,
      ADR3 => b_add0000_add0000(2),
      O => b_dcvrey_not00027_8459
    );
  vga_sprite_Madd_reyspriteon_addsub0000_xor_4_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X36Y58"
    )
    port map (
      ADR0 => b_creyv(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_reyspriteon_addsub0000(4)
    );
  vga_sprite_Madd_reyspriteon_addsub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X36Y58"
    )
    port map (
      ADR0 => b_creyv(5),
      ADR1 => b_creyv(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_reyspriteon_addsub0000(5)
    );
  U2_hsync1 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X22Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(7),
      ADR2 => U2_HCS(9),
      ADR3 => U2_HCS(8),
      O => hsync_OBUF_8519
    );
  vga_sprite_Madd_skyespriteon_addsub0000_xor_4_11_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X40Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_cskyev(4),
      O => vga_sprite_skyespriteon_addsub0000(4)
    );
  vga_sprite_Madd_skyespriteon_addsub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"870F",
      LOC => "SLICE_X40Y25"
    )
    port map (
      ADR0 => b_cskyev(6),
      ADR1 => b_cskyev(4),
      ADR2 => b_cskyev(7),
      ADR3 => b_cskyev(5),
      O => vga_sprite_Madd_skyespriteon_addsub0001_lut(7)
    );
  vga_sprite_Madd_reyspriteon_addsub0000_xor_6_11 : X_LUT4
    generic map(
      INIT => X"66CC",
      LOC => "SLICE_X38Y59"
    )
    port map (
      ADR0 => b_creyv(5),
      ADR1 => b_creyv(6),
      ADR2 => VCC,
      ADR3 => b_creyv(4),
      O => vga_sprite_reyspriteon_addsub0000_6_pack_1
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_7_11 : X_LUT4
    generic map(
      INIT => X"03FC",
      LOC => "SLICE_X38Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q,
      ADR2 => vga_sprite_reyspriteon_addsub0000(6),
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0,
      O => vga_sprite_reyspriteon_addsub0001(7)
    );
  vga_sprite_Madd_reyspriteon_addsub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"9333",
      LOC => "SLICE_X38Y58"
    )
    port map (
      ADR0 => b_creyv(5),
      ADR1 => b_creyv(7),
      ADR2 => b_creyv(6),
      ADR3 => b_creyv(4),
      O => vga_sprite_Madd_reyspriteon_addsub0001_lut(7)
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_5_11 : X_LUT4
    generic map(
      INIT => X"AA95",
      LOC => "SLICE_X38Y58"
    )
    port map (
      ADR0 => b_creyv(5),
      ADR1 => b_creyv(2),
      ADR2 => b_creyv(3),
      ADR3 => b_creyv(4),
      O => vga_sprite_reyspriteon_addsub0001(5)
    );
  vga_sprite_Madd_reyspriteon_addsub0000_xor_8_11 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X38Y60"
    )
    port map (
      ADR0 => b_creyv(8),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0001_lut(8)
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_8_11 : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X38Y60"
    )
    port map (
      ADR0 => b_creyv(8),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0001_cy_7_Q,
      ADR3 => VCC,
      O => vga_sprite_reyspriteon_addsub0001(8)
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_3_11 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X38Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(2),
      ADR2 => b_creyv(3),
      ADR3 => VCC,
      O => vga_sprite_reyspriteon_addsub0001(3)
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_4_11 : X_LUT4
    generic map(
      INIT => X"9595",
      LOC => "SLICE_X38Y56"
    )
    port map (
      ADR0 => b_creyv(4),
      ADR1 => b_creyv(2),
      ADR2 => b_creyv(3),
      ADR3 => VCC,
      O => vga_sprite_reyspriteon_addsub0001(4)
    );
  U2_vidon_and0000117 : X_LUT4
    generic map(
      INIT => X"0C08",
      LOC => "SLICE_X20Y44"
    )
    port map (
      ADR0 => U2_vidon_and000080_0,
      ADR1 => U2_vidon_and0000105_0,
      ADR2 => U2_vcs(9),
      ADR3 => U2_vidon_and000065,
      O => U2_vidon_and0000117_pack_1
    );
  U2_vidon_and0000131 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X20Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vidon_and000039_0,
      ADR2 => VCC,
      ADR3 => U2_vidon_and0000117_5309,
      O => vidon
    );
  vga_sprite_red_1_Q : X_LUT4
    generic map(
      INIT => X"FEEE",
      LOC => "SLICE_X21Y32"
    )
    port map (
      ADR0 => vga_sprite_N2_0,
      ADR1 => N10_0,
      ADR2 => vga_sprite_N01,
      ADR3 => MRey_6_0,
      O => red_1_OBUF_8651
    );
  cp_delay1 : X_FF
    generic map(
      LOC => "SLICE_X39Y55",
      INIT => '0'
    )
    port map (
      I => cp_delay2_DYMUX_8663,
      CE => VCC,
      CLK => cp_delay2_CLKINV_8660,
      SET => GND,
      RST => cp_delay2_SRINV_8661,
      O => cp_delay1_5184
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21 : X_LUT4
    generic map(
      INIT => X"A0EC",
      LOC => "SLICE_X34Y46"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q,
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MMona(1)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81 : X_LUT4
    generic map(
      INIT => X"C0EA",
      LOC => "SLICE_X34Y46"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q,
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MMona(7)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21 : X_LUT4
    generic map(
      INIT => X"F222",
      LOC => "SLICE_X12Y30"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q,
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      O => MSkye(1)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81 : X_LUT4
    generic map(
      INIT => X"D5C0",
      LOC => "SLICE_X12Y30"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q,
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q,
      O => MSkye(7)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31 : X_LUT4
    generic map(
      INIT => X"8F88",
      LOC => "SLICE_X17Y53"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q,
      O => MRey(2)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71 : X_LUT4
    generic map(
      INIT => X"8F88",
      LOC => "SLICE_X17Y53"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q,
      O => MRey(6)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31 : X_LUT4
    generic map(
      INIT => X"DC50",
      LOC => "SLICE_X29Y46"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      O => MMona(2)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71 : X_LUT4
    generic map(
      INIT => X"D5C0",
      LOC => "SLICE_X29Y46"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q,
      O => MMona(6)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31 : X_LUT4
    generic map(
      INIT => X"B3A0",
      LOC => "SLICE_X12Y26"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q,
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q,
      O => MSkye(2)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71 : X_LUT4
    generic map(
      INIT => X"88F8",
      LOC => "SLICE_X12Y26"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q,
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q,
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MSkye(6)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41 : X_LUT4
    generic map(
      INIT => X"F444",
      LOC => "SLICE_X17Y62"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q,
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q,
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      O => MRey(3)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61 : X_LUT4
    generic map(
      INIT => X"AE0C",
      LOC => "SLICE_X17Y62"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q,
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      O => MRey(5)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41 : X_LUT4
    generic map(
      INIT => X"88F8",
      LOC => "SLICE_X26Y42"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MMona(3)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61 : X_LUT4
    generic map(
      INIT => X"B3A0",
      LOC => "SLICE_X26Y42"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q,
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q,
      O => MMona(5)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41 : X_LUT4
    generic map(
      INIT => X"AE0C",
      LOC => "SLICE_X13Y22"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q,
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q,
      O => MSkye(3)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61 : X_LUT4
    generic map(
      INIT => X"88F8",
      LOC => "SLICE_X13Y22"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q,
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MSkye(5)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51 : X_LUT4
    generic map(
      INIT => X"8F88",
      LOC => "SLICE_X13Y63"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q,
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q,
      O => MRey(4)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51 : X_LUT4
    generic map(
      INIT => X"D5C0",
      LOC => "SLICE_X26Y40"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q,
      O => MMona(4)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51 : X_LUT4
    generic map(
      INIT => X"BA30",
      LOC => "SLICE_X12Y23"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q,
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      O => MSkye(4)
    );
  U2_vsync : X_LUT4
    generic map(
      INIT => X"FFEF",
      LOC => "SLICE_X19Y42"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(2),
      ADR2 => U2_N2,
      ADR3 => N01_0,
      O => vsync_OBUF_8953
    );
  vga_sprite_xpixMona_sub0000_8_2 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X26Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(8),
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixMona_sub0000_8_bdd0,
      O => vga_sprite_xpixMona_sub0000(8)
    );
  vga_sprite_blue_0_11 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X21Y37"
    )
    port map (
      ADR0 => U2_vidon_and000039_0,
      ADR1 => vga_sprite_skyespriteon_0,
      ADR2 => U2_vidon_and0000117_5309,
      ADR3 => vga_sprite_reyspriteon,
      O => vga_sprite_N01_pack_1
    );
  vga_sprite_red_2_Q : X_LUT4
    generic map(
      INIT => X"FFEA",
      LOC => "SLICE_X21Y37"
    )
    port map (
      ADR0 => vga_sprite_N2_0,
      ADR1 => MRey_7_0,
      ADR2 => vga_sprite_N01,
      ADR3 => N8_0,
      O => red_2_OBUF_9073
    );
  vga_sprite_blue_0_21 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X21Y36"
    )
    port map (
      ADR0 => U2_vidon_and000039_0,
      ADR1 => vga_sprite_skyespriteon_0,
      ADR2 => VCC,
      ADR3 => U2_vidon_and0000117_5309,
      O => vga_sprite_N3
    );
  vga_sprite_blue_0_31 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X20Y49"
    )
    port map (
      ADR0 => vidon_0,
      ADR1 => vga_sprite_monaspriteon_0,
      ADR2 => vga_sprite_skyespriteon_0,
      ADR3 => vga_sprite_reyspriteon,
      O => vga_sprite_N4_pack_1
    );
  vga_sprite_red_0_11 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X20Y49"
    )
    port map (
      ADR0 => vga_sprite_present_state_FSM_FFd3_5205,
      ADR1 => VCC,
      ADR2 => vga_sprite_N4,
      ADR3 => VCC,
      O => vga_sprite_N2
    );
  vga_sprite_blue_0_41 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X20Y36"
    )
    port map (
      ADR0 => U2_vidon_and0000117_5309,
      ADR1 => vga_sprite_monaspriteon_0,
      ADR2 => VCC,
      ADR3 => U2_vidon_and000039_0,
      O => vga_sprite_N5_pack_1
    );
  vga_sprite_red_2_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X20Y36"
    )
    port map (
      ADR0 => MMona_7_0,
      ADR1 => MSkye_7_0,
      ADR2 => vga_sprite_N3_0,
      ADR3 => vga_sprite_N5,
      O => N8
    );
  vga_sprite_blue_0_19 : X_LUT4
    generic map(
      INIT => X"AE04",
      LOC => "SLICE_X20Y50"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon,
      ADR1 => vga_sprite_present_state_FSM_FFd1_5207,
      ADR2 => vga_sprite_monaspriteon_0,
      ADR3 => MRey_0_0,
      O => vga_sprite_blue_0_19_9150
    );
  vga_sprite_blue_1_19 : X_LUT4
    generic map(
      INIT => X"8D88",
      LOC => "SLICE_X20Y50"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon,
      ADR1 => MRey_1_0,
      ADR2 => vga_sprite_monaspriteon_0,
      ADR3 => vga_sprite_present_state_FSM_FFd1_5207,
      O => vga_sprite_blue_1_19_9157
    );
  vga_sprite_Madd_reyspriteon_addsub0002_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X23Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rreyv(1),
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0002_lut(1)
    );
  vga_sprite_Madd_reyspriteon_addsub0002_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X23Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rreyv(0),
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0002_lut(0)
    );
  vga_sprite_Madd_reyspriteon_addsub0002_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X23Y61"
    )
    port map (
      ADR0 => b_rreyv(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0002_lut(3)
    );
  vga_sprite_Madd_reyspriteon_addsub0002_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X23Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rreyv(2),
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0002_lut(2)
    );
  vga_sprite_Madd_reyspriteon_addsub0002_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X23Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rreyv(4),
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0002_lut(4)
    );
  b_rreyv_9_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X23Y64"
    )
    port map (
      ADR0 => b_rreyv(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_rreyv_9_rt_9322
    );
  vga_sprite_Msub_ypixRey_lut_1_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X23Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(1),
      ADR2 => VCC,
      ADR3 => b_rreyv(1),
      O => vga_sprite_Msub_ypixRey_lut(1)
    );
  vga_sprite_Msub_ypixRey_lut_0_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X23Y55"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(0),
      ADR1 => VCC,
      ADR2 => b_rreyv(0),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixRey_lut(0)
    );
  vga_sprite_Msub_ypixRey_lut_3_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X23Y56"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rreyv(3),
      O => vga_sprite_Msub_ypixRey_lut(3)
    );
  vga_sprite_Msub_ypixRey_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y56"
    )
    port map (
      ADR0 => b_rreyv(2),
      ADR1 => vga_sprite_ypixMona_sub0000(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixRey_lut(2)
    );
  vga_sprite_Msub_ypixRey_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y57"
    )
    port map (
      ADR0 => b_rreyv(5),
      ADR1 => vga_sprite_ypixMona_sub0000(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixRey_lut(5)
    );
  vga_sprite_Msub_ypixRey_lut_4_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X23Y57"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rreyv(4),
      O => vga_sprite_Msub_ypixRey_lut(4)
    );
  vga_sprite_Msub_ypixRey_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y58"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(7),
      ADR1 => b_rreyv(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixRey_lut(7)
    );
  vga_sprite_Msub_ypixRey_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y58"
    )
    port map (
      ADR0 => b_rreyv(6),
      ADR1 => vga_sprite_ypixMona_sub0000(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixRey_lut(6)
    );
  vga_sprite_Msub_ypixRey_lut_9_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X23Y59"
    )
    port map (
      ADR0 => b_rreyv(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixMona_sub0000(9),
      O => vga_sprite_Msub_ypixRey_lut(9)
    );
  vga_sprite_Msub_ypixRey_lut_8_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X23Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(8),
      ADR2 => b_rreyv(8),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixRey_lut(8)
    );
  b_Madd_add0005_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X24Y62"
    )
    port map (
      ADR0 => b_rmonav(1),
      ADR1 => b_drvmona(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0005_add0000_lut(1)
    );
  b_Madd_add0005_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X24Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rmonav(0),
      ADR2 => VCC,
      ADR3 => b_drvmona(0),
      O => b_Madd_add0005_add0000_lut(0)
    );
  b_Madd_add0005_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X24Y63"
    )
    port map (
      ADR0 => b_rmonav(3),
      ADR1 => VCC,
      ADR2 => b_drvmona(3),
      ADR3 => VCC,
      O => b_Madd_add0005_add0000_lut(3)
    );
  b_Madd_add0005_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X24Y63"
    )
    port map (
      ADR0 => b_drvmona(2),
      ADR1 => b_rmonav(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0005_add0000_lut(2)
    );
  b_Madd_add0005_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X24Y64"
    )
    port map (
      ADR0 => b_rmonav(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvmona(5),
      O => b_Madd_add0005_add0000_lut(5)
    );
  b_Madd_add0005_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X24Y64"
    )
    port map (
      ADR0 => b_drvmona(4),
      ADR1 => b_rmonav(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0005_add0000_lut(4)
    );
  b_Madd_add0005_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X24Y65"
    )
    port map (
      ADR0 => b_rmonav(7),
      ADR1 => b_drvmona(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0005_add0000_lut(7)
    );
  b_Madd_add0005_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X24Y65"
    )
    port map (
      ADR0 => b_rmonav(6),
      ADR1 => b_drvmona(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0005_add0000_lut(6)
    );
  b_Maccum_rmonav_lut_9_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X24Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvmona(9),
      ADR2 => b_rmonav(9),
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(9)
    );
  b_Madd_add0005_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X24Y66"
    )
    port map (
      ADR0 => b_drvmona(8),
      ADR1 => b_rmonav(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0005_add0000_lut(8)
    );
  vga_sprite_rom_addr21_addsub0000_13_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X23Y43"
    )
    port map (
      ADR0 => vga_sprite_rom_addr21_addsub0000(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_rom_addr21_addsub0000_13_rt_9866
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X23Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr21_addsub0000(6),
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixMona(4),
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y39"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(0),
      ADR1 => vga_sprite_ypixMona(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X23Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr21_addsub0000(8),
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixMona(6),
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(8)
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y40"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(5),
      ADR1 => vga_sprite_rom_addr21_addsub0000(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(7)
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X23Y41"
    )
    port map (
      ADR0 => vga_sprite_rom_addr21_addsub0000(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixMona(8),
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(10)
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X23Y41"
    )
    port map (
      ADR0 => vga_sprite_rom_addr21_addsub0000(9),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixMona(7),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(9)
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_11_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X23Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr21_addsub0000(11),
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixMona(9),
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(11)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X37Y40"
    )
    port map (
      ADR0 => U2_HCS(1),
      ADR1 => b_cmonav(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(1)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X37Y40"
    )
    port map (
      ADR0 => b_cmonav(0),
      ADR1 => VCC,
      ADR2 => U2_HCS(0),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(0)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X37Y41"
    )
    port map (
      ADR0 => U2_HCS(3),
      ADR1 => b_cmonav(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(3)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X37Y41"
    )
    port map (
      ADR0 => b_cmonav(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(2)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X37Y42"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0000_5_0,
      ADR1 => b_cmonav(5),
      ADR2 => U2_HCS(5),
      ADR3 => b_cmonav(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(5)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X37Y42"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0000_4_0,
      ADR1 => b_cmonav(4),
      ADR2 => U2_HCS(4),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(4)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X37Y43"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0,
      ADR1 => VCC,
      ADR2 => U2_HCS(7),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(7)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"69C3",
      LOC => "SLICE_X37Y43"
    )
    port map (
      ADR0 => b_cmonav(4),
      ADR1 => b_cmonav(6),
      ADR2 => U2_HCS(6),
      ADR3 => b_cmonav(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(6)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X37Y44"
    )
    port map (
      ADR0 => U2_HCS(9),
      ADR1 => b_cmonav(9),
      ADR2 => b_cmonav(8),
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(9)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X37Y44"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0001_lut_8_0,
      ADR1 => b_cmonav(8),
      ADR2 => U2_HCS(8),
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(8)
    );
  b_Madd_drvrey_not0000_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X25Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvrey(1),
      ADR3 => VCC,
      O => b_Madd_drvrey_not0000(1)
    );
  b_drvrey_1 : X_FF
    generic map(
      LOC => "SLICE_X25Y68",
      INIT => '0'
    )
    port map (
      I => b_drvrey_0_DYMUX_10056,
      CE => b_drvrey_0_CEINV_10038,
      CLK => b_drvrey_0_CLKINV_10039,
      SET => GND,
      RST => b_drvrey_0_SRINV_10040,
      O => b_drvrey(1)
    );
  b_drvrey_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y68",
      INIT => '1'
    )
    port map (
      I => b_drvrey_0_DXMUX_10079,
      CE => b_drvrey_0_CEINV_10038,
      CLK => b_drvrey_0_CLKINV_10039,
      SET => b_drvrey_0_SRINV_10040,
      RST => GND,
      O => b_drvrey(0)
    );
  b_Madd_drvrey_not0000_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X25Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvrey(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvrey_not0000(3)
    );
  b_drvrey_3 : X_FF
    generic map(
      LOC => "SLICE_X25Y69",
      INIT => '0'
    )
    port map (
      I => b_drvrey_2_DYMUX_10118,
      CE => b_drvrey_2_CEINV_10095,
      CLK => b_drvrey_2_CLKINV_10096,
      SET => GND,
      RST => b_drvrey_2_SRINV_10097,
      O => b_drvrey(3)
    );
  b_Madd_drvrey_not0000_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X25Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvrey(2),
      O => b_Madd_drvrey_not0000(2)
    );
  b_drvrey_2 : X_FF
    generic map(
      LOC => "SLICE_X25Y69",
      INIT => '0'
    )
    port map (
      I => b_drvrey_2_DXMUX_10138,
      CE => b_drvrey_2_CEINV_10095,
      CLK => b_drvrey_2_CLKINV_10096,
      SET => GND,
      RST => b_drvrey_2_SRINV_10097,
      O => b_drvrey(2)
    );
  b_Madd_drvrey_not0000_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X25Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvrey(5),
      O => b_Madd_drvrey_not0000(5)
    );
  b_drvrey_5 : X_FF
    generic map(
      LOC => "SLICE_X25Y70",
      INIT => '0'
    )
    port map (
      I => b_drvrey_4_DYMUX_10178,
      CE => b_drvrey_4_CEINV_10155,
      CLK => b_drvrey_4_CLKINV_10156,
      SET => GND,
      RST => b_drvrey_4_SRINV_10157,
      O => b_drvrey(5)
    );
  b_Madd_drvrey_not0000_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X25Y70"
    )
    port map (
      ADR0 => b_drvrey(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvrey_not0000(4)
    );
  b_drvrey_4 : X_FF
    generic map(
      LOC => "SLICE_X25Y70",
      INIT => '0'
    )
    port map (
      I => b_drvrey_4_DXMUX_10198,
      CE => b_drvrey_4_CEINV_10155,
      CLK => b_drvrey_4_CLKINV_10156,
      SET => GND,
      RST => b_drvrey_4_SRINV_10157,
      O => b_drvrey(4)
    );
  b_Madd_drvrey_not0000_7_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X25Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvrey(7),
      ADR3 => VCC,
      O => b_Madd_drvrey_not0000(7)
    );
  b_drvrey_7 : X_FF
    generic map(
      LOC => "SLICE_X25Y71",
      INIT => '0'
    )
    port map (
      I => b_drvrey_6_DYMUX_10238,
      CE => b_drvrey_6_CEINV_10215,
      CLK => b_drvrey_6_CLKINV_10216,
      SET => GND,
      RST => b_drvrey_6_SRINV_10217,
      O => b_drvrey(7)
    );
  b_Madd_drvrey_not0000_6_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X25Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvrey(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvrey_not0000(6)
    );
  b_drvrey_6 : X_FF
    generic map(
      LOC => "SLICE_X25Y71",
      INIT => '0'
    )
    port map (
      I => b_drvrey_6_DXMUX_10258,
      CE => b_drvrey_6_CEINV_10215,
      CLK => b_drvrey_6_CLKINV_10216,
      SET => GND,
      RST => b_drvrey_6_SRINV_10217,
      O => b_drvrey(6)
    );
  b_Madd_drvrey_not0000_9_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X25Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvrey(9),
      O => b_Madd_drvrey_not0000(9)
    );
  b_drvrey_9 : X_FF
    generic map(
      LOC => "SLICE_X25Y72",
      INIT => '0'
    )
    port map (
      I => b_drvrey_8_DYMUX_10289,
      CE => b_drvrey_8_CEINV_10274,
      CLK => b_drvrey_8_CLKINV_10275,
      SET => GND,
      RST => b_drvrey_8_SRINV_10276,
      O => b_drvrey(9)
    );
  b_Madd_drvrey_not0000_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X25Y72"
    )
    port map (
      ADR0 => b_drvrey(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvrey_not0000(8)
    );
  b_drvrey_8 : X_FF
    generic map(
      LOC => "SLICE_X25Y72",
      INIT => '0'
    )
    port map (
      I => b_drvrey_8_DXMUX_10311,
      CE => b_drvrey_8_CEINV_10274,
      CLK => b_drvrey_8_CLKINV_10275,
      SET => GND,
      RST => b_drvrey_8_SRINV_10276,
      O => b_drvrey(8)
    );
  vga_sprite_Msub_ypixSkye_lut_1_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X27Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(1),
      ADR2 => VCC,
      ADR3 => b_rskyev(1),
      O => vga_sprite_Msub_ypixSkye_lut(1)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X19Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(1),
      ADR2 => VCC,
      ADR3 => vga_sprite_monaspriteon_addsub0002_1_Q,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(1)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X19Y50"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => VCC,
      ADR2 => vga_sprite_monaspriteon_addsub0002_0_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(0)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X19Y51"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(3)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X19Y51"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q,
      ADR1 => U2_vcs(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(2)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X19Y52"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0003_5_0,
      ADR1 => U2_vcs(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(5)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X19Y52"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_Q,
      ADR1 => U2_vcs(4),
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(4)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X19Y53"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_7_Q,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_cy_5_Q,
      ADR3 => vga_sprite_monaspriteon_addsub0002_6_Q,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(7)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X19Y53"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => vga_sprite_monaspriteon_addsub0002_6_Q,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_cy_5_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(6)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X19Y54"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_9_Q,
      ADR1 => U2_vcs(9),
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_cy_7_0,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_Q,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(9)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X19Y54"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_Q,
      ADR1 => U2_vcs(8),
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_cy_7_0,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(8)
    );
  vga_sprite_Msub_ypixSkye_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X27Y41"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(0),
      ADR1 => b_rskyev(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixSkye_lut(0)
    );
  vga_sprite_Msub_ypixSkye_lut_3_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X27Y42"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rskyev(3),
      O => vga_sprite_Msub_ypixSkye_lut(3)
    );
  vga_sprite_Msub_ypixSkye_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X27Y42"
    )
    port map (
      ADR0 => b_rskyev(2),
      ADR1 => vga_sprite_ypixMona_sub0000(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixSkye_lut(2)
    );
  vga_sprite_Msub_ypixSkye_lut_5_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X27Y43"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rskyev(5),
      O => vga_sprite_Msub_ypixSkye_lut(5)
    );
  vga_sprite_Msub_ypixSkye_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X27Y43"
    )
    port map (
      ADR0 => b_rskyev(4),
      ADR1 => vga_sprite_ypixMona_sub0000(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixSkye_lut(4)
    );
  vga_sprite_Msub_ypixSkye_lut_7_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X27Y44"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rskyev(7),
      O => vga_sprite_Msub_ypixSkye_lut(7)
    );
  vga_sprite_Msub_ypixSkye_lut_6_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X27Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(6),
      ADR2 => VCC,
      ADR3 => b_rskyev(6),
      O => vga_sprite_Msub_ypixSkye_lut(6)
    );
  vga_sprite_Msub_ypixSkye_lut_9_Q : X_LUT4
    generic map(
      INIT => X"F00F",
      LOC => "SLICE_X27Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rskyev(9),
      ADR3 => vga_sprite_ypixMona_sub0000(9),
      O => vga_sprite_Msub_ypixSkye_lut(9)
    );
  vga_sprite_Msub_ypixSkye_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X27Y45"
    )
    port map (
      ADR0 => b_rskyev(8),
      ADR1 => vga_sprite_ypixMona_sub0000(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixSkye_lut(8)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X31Y44"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => VCC,
      ADR2 => vga_sprite_skyespriteon_addsub0002_1_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(1)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y44"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0002_0_Q,
      ADR1 => U2_vcs(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(0)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y45"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(3)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X31Y45"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => VCC,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(2)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X31Y46"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => VCC,
      ADR2 => vga_sprite_skyespriteon_addsub0002_5_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(5)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y46"
    )
    port map (
      ADR0 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_Q,
      ADR1 => U2_vcs(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(4)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y47"
    )
    port map (
      ADR0 => vga_sprite_Madd_skyespriteon_addsub0003_lut_7_Q,
      ADR1 => U2_vcs(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(7)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X31Y47"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_skyespriteon_addsub0002_6_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(6)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y48"
    )
    port map (
      ADR0 => vga_sprite_Madd_skyespriteon_addsub0003_lut_9_Q,
      ADR1 => U2_vcs(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(9)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X31Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(8),
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(8)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X41Y16"
    )
    port map (
      ADR0 => b_cskyev(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(1)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X41Y16"
    )
    port map (
      ADR0 => U2_HCS(0),
      ADR1 => b_cskyev(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(0)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X41Y17"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0001_3_0,
      ADR1 => b_cskyev(3),
      ADR2 => b_cskyev(2),
      ADR3 => U2_HCS(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(3)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X41Y17"
    )
    port map (
      ADR0 => b_cskyev(2),
      ADR1 => vga_sprite_skyespriteon_addsub0001_2_0,
      ADR2 => U2_HCS(2),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(2)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X41Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_skyespriteon_addsub0001_5_0,
      ADR2 => U2_HCS(5),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(5)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"965A",
      LOC => "SLICE_X41Y18"
    )
    port map (
      ADR0 => b_cskyev(4),
      ADR1 => b_cskyev(3),
      ADR2 => U2_HCS(4),
      ADR3 => b_cskyev(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(4)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X41Y19"
    )
    port map (
      ADR0 => U2_HCS(7),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0,
      ADR2 => vga_sprite_skyespriteon_addsub0000(6),
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(7)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X41Y19"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0000(6),
      ADR1 => vga_sprite_skyespriteon_addsub0001_6_0,
      ADR2 => U2_HCS(6),
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(6)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X41Y20"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0001_9_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(9),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(9)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9669",
      LOC => "SLICE_X41Y20"
    )
    port map (
      ADR0 => b_cskyev(8),
      ADR1 => U2_HCS(8),
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0001_cy_7_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(8)
    );
  b_Madd_dcvrey_not0000_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X43Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(1),
      O => b_Madd_dcvrey_not0000(1)
    );
  b_dcvrey_1 : X_FF
    generic map(
      LOC => "SLICE_X43Y62",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_0_DYMUX_10998,
      CE => b_dcvrey_0_CEINV_10980,
      CLK => b_dcvrey_0_CLKINV_10981,
      SET => GND,
      RST => b_dcvrey_0_SRINV_10982,
      O => b_dcvrey(1)
    );
  b_dcvrey_0 : X_FF
    generic map(
      LOC => "SLICE_X43Y62",
      INIT => '1'
    )
    port map (
      I => b_dcvrey_0_DXMUX_11021,
      CE => b_dcvrey_0_CEINV_10980,
      CLK => b_dcvrey_0_CLKINV_10981,
      SET => b_dcvrey_0_SRINV_10982,
      RST => GND,
      O => b_dcvrey(0)
    );
  b_Madd_dcvrey_not0000_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X43Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(3),
      O => b_Madd_dcvrey_not0000(3)
    );
  b_dcvrey_3 : X_FF
    generic map(
      LOC => "SLICE_X43Y63",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_2_DYMUX_11060,
      CE => b_dcvrey_2_CEINV_11037,
      CLK => b_dcvrey_2_CLKINV_11038,
      SET => GND,
      RST => b_dcvrey_2_SRINV_11039,
      O => b_dcvrey(3)
    );
  b_Madd_dcvrey_not0000_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X43Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvrey(2),
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(2)
    );
  b_dcvrey_2 : X_FF
    generic map(
      LOC => "SLICE_X43Y63",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_2_DXMUX_11080,
      CE => b_dcvrey_2_CEINV_11037,
      CLK => b_dcvrey_2_CLKINV_11038,
      SET => GND,
      RST => b_dcvrey_2_SRINV_11039,
      O => b_dcvrey(2)
    );
  b_Madd_dcvrey_not0000_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X43Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvrey(5),
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(5)
    );
  b_dcvrey_5 : X_FF
    generic map(
      LOC => "SLICE_X43Y64",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_4_DYMUX_11120,
      CE => b_dcvrey_4_CEINV_11097,
      CLK => b_dcvrey_4_CLKINV_11098,
      SET => GND,
      RST => b_dcvrey_4_SRINV_11099,
      O => b_dcvrey(5)
    );
  b_Madd_dcvrey_not0000_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X43Y64"
    )
    port map (
      ADR0 => b_dcvrey(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(4)
    );
  b_dcvrey_4 : X_FF
    generic map(
      LOC => "SLICE_X43Y64",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_4_DXMUX_11140,
      CE => b_dcvrey_4_CEINV_11097,
      CLK => b_dcvrey_4_CLKINV_11098,
      SET => GND,
      RST => b_dcvrey_4_SRINV_11099,
      O => b_dcvrey(4)
    );
  b_Madd_dcvrey_not0000_7_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X43Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(7),
      O => b_Madd_dcvrey_not0000(7)
    );
  b_dcvrey_7 : X_FF
    generic map(
      LOC => "SLICE_X43Y65",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_6_DYMUX_11180,
      CE => b_dcvrey_6_CEINV_11157,
      CLK => b_dcvrey_6_CLKINV_11158,
      SET => GND,
      RST => b_dcvrey_6_SRINV_11159,
      O => b_dcvrey(7)
    );
  b_Madd_dcvrey_not0000_6_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X43Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvrey(6),
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(6)
    );
  b_dcvrey_6 : X_FF
    generic map(
      LOC => "SLICE_X43Y65",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_6_DXMUX_11200,
      CE => b_dcvrey_6_CEINV_11157,
      CLK => b_dcvrey_6_CLKINV_11158,
      SET => GND,
      RST => b_dcvrey_6_SRINV_11159,
      O => b_dcvrey(6)
    );
  b_Madd_dcvrey_not0000_9_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X43Y66"
    )
    port map (
      ADR0 => b_dcvrey(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(9)
    );
  b_dcvrey_9 : X_FF
    generic map(
      LOC => "SLICE_X43Y66",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_8_DYMUX_11231,
      CE => b_dcvrey_8_CEINV_11216,
      CLK => b_dcvrey_8_CLKINV_11217,
      SET => GND,
      RST => b_dcvrey_8_SRINV_11218,
      O => b_dcvrey(9)
    );
  b_Madd_dcvrey_not0000_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X43Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(8),
      O => b_Madd_dcvrey_not0000(8)
    );
  b_dcvrey_8 : X_FF
    generic map(
      LOC => "SLICE_X43Y66",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_8_DXMUX_11253,
      CE => b_dcvrey_8_CEINV_11216,
      CLK => b_dcvrey_8_CLKINV_11217,
      SET => GND,
      RST => b_dcvrey_8_SRINV_11218,
      O => b_dcvrey(8)
    );
  U2_Mcount_vcs_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X21Y40"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Mcount_vcs_lut(0)
    );
  U2_vcs_9_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X21Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(9),
      O => U2_vcs_9_rt_11423
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X21Y62"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(1),
      ADR1 => vga_sprite_xpixRey(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(3)
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_2_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X21Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixRey(0),
      ADR2 => vga_sprite_xpixRey(2),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(2)
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X21Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr2_addsub0001(5),
      ADR2 => vga_sprite_xpixRey(5),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X21Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixRey(2),
      ADR2 => vga_sprite_xpixRey(4),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(4)
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X21Y64"
    )
    port map (
      ADR0 => vga_sprite_xpixRey(7),
      ADR1 => vga_sprite_rom_addr2_addsub0001(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(7)
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X21Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr2_addsub0001(6),
      ADR2 => vga_sprite_xpixRey(6),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(6)
    );
  b_cskyev_0 : X_FF
    generic map(
      LOC => "SLICE_X43Y21",
      INIT => '0'
    )
    port map (
      I => b_cskyev_0_DXMUX_12732,
      CE => b_cskyev_0_CEINV_12693,
      CLK => b_cskyev_0_CLKINV_12694,
      SET => GND,
      RST => b_cskyev_0_SRINV_12695,
      O => b_cskyev(0)
    );
  b_Maccum_cskyev_lut_3_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X43Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(3),
      ADR2 => VCC,
      ADR3 => b_dcvskye(3),
      O => b_Maccum_cskyev_lut(3)
    );
  b_cskyev_3 : X_FF
    generic map(
      LOC => "SLICE_X43Y22",
      INIT => '0'
    )
    port map (
      I => b_cskyev_2_DYMUX_12773,
      CE => b_cskyev_2_CEINV_12751,
      CLK => b_cskyev_2_CLKINV_12752,
      SET => GND,
      RST => b_cskyev_2_SRINV_12753,
      O => b_cskyev(3)
    );
  b_Maccum_cskyev_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X43Y22"
    )
    port map (
      ADR0 => b_cskyev(2),
      ADR1 => b_dcvskye(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut(2)
    );
  b_cskyev_2 : X_FF
    generic map(
      LOC => "SLICE_X43Y22",
      INIT => '0'
    )
    port map (
      I => b_cskyev_2_DXMUX_12793,
      CE => b_cskyev_2_CEINV_12751,
      CLK => b_cskyev_2_CLKINV_12752,
      SET => GND,
      RST => b_cskyev_2_SRINV_12753,
      O => b_cskyev(2)
    );
  b_Maccum_cskyev_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X43Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(5),
      ADR2 => b_dcvskye(5),
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut(5)
    );
  b_cskyev_5 : X_FF
    generic map(
      LOC => "SLICE_X43Y23",
      INIT => '0'
    )
    port map (
      I => b_cskyev_4_DYMUX_12834,
      CE => b_cskyev_4_CEINV_12812,
      CLK => b_cskyev_4_CLKINV_12813,
      SET => GND,
      RST => b_cskyev_4_SRINV_12814,
      O => b_cskyev(5)
    );
  b_Maccum_cskyev_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X43Y23"
    )
    port map (
      ADR0 => b_cskyev(4),
      ADR1 => b_dcvskye(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut(4)
    );
  b_cskyev_4 : X_FF
    generic map(
      LOC => "SLICE_X43Y23",
      INIT => '1'
    )
    port map (
      I => b_cskyev_4_DXMUX_12854,
      CE => b_cskyev_4_CEINV_12812,
      CLK => b_cskyev_4_CLKINV_12813,
      SET => b_cskyev_4_SRINV_12814,
      RST => GND,
      O => b_cskyev(4)
    );
  b_Maccum_cskyev_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X43Y24"
    )
    port map (
      ADR0 => b_cskyev(7),
      ADR1 => b_dcvskye(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut(7)
    );
  b_cskyev_7 : X_FF
    generic map(
      LOC => "SLICE_X43Y24",
      INIT => '0'
    )
    port map (
      I => b_cskyev_6_DYMUX_12894,
      CE => b_cskyev_6_CEINV_12872,
      CLK => b_cskyev_6_CLKINV_12873,
      SET => GND,
      RST => b_cskyev_6_SRINV_12874,
      O => b_cskyev(7)
    );
  b_Maccum_cskyev_lut_6_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X43Y24"
    )
    port map (
      ADR0 => b_cskyev(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvskye(6),
      O => b_Maccum_cskyev_lut(6)
    );
  b_cskyev_6 : X_FF
    generic map(
      LOC => "SLICE_X43Y24",
      INIT => '1'
    )
    port map (
      I => b_cskyev_6_DXMUX_12914,
      CE => b_cskyev_6_CEINV_12872,
      CLK => b_cskyev_6_CLKINV_12873,
      SET => b_cskyev_6_SRINV_12874,
      RST => GND,
      O => b_cskyev(6)
    );
  b_Maccum_cskyev_lut_9_1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X43Y25"
    )
    port map (
      ADR0 => b_dcvskye(9),
      ADR1 => b_cskyev(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut_9_1_12940
    );
  b_cskyev_9 : X_FF
    generic map(
      LOC => "SLICE_X43Y25",
      INIT => '0'
    )
    port map (
      I => b_cskyev_8_DYMUX_12945,
      CE => b_cskyev_8_CEINV_12931,
      CLK => b_cskyev_8_CLKINV_12932,
      SET => GND,
      RST => b_cskyev_8_SRINV_12933,
      O => b_cskyev(9)
    );
  b_Maccum_cskyev_lut_8_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X43Y25"
    )
    port map (
      ADR0 => b_cskyev(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvskye(8),
      O => b_Maccum_cskyev_lut(8)
    );
  b_cskyev_8 : X_FF
    generic map(
      LOC => "SLICE_X43Y25",
      INIT => '0'
    )
    port map (
      I => b_cskyev_8_DXMUX_12966,
      CE => b_cskyev_8_CEINV_12931,
      CLK => b_cskyev_8_CLKINV_12932,
      SET => GND,
      RST => b_cskyev_8_SRINV_12933,
      O => b_cskyev(8)
    );
  vga_sprite_Msub_xpixSkye_lut_1_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X27Y22"
    )
    port map (
      ADR0 => U2_HCS(1),
      ADR1 => VCC,
      ADR2 => b_cskyev(1),
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixSkye_lut(1)
    );
  vga_sprite_Msub_xpixSkye_lut_0_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X27Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(0),
      ADR2 => VCC,
      ADR3 => b_cskyev(0),
      O => vga_sprite_Msub_xpixSkye_lut(0)
    );
  vga_sprite_Msub_xpixSkye_lut_3_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X27Y23"
    )
    port map (
      ADR0 => U2_HCS(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_cskyev(3),
      O => vga_sprite_Msub_xpixSkye_lut(3)
    );
  vga_sprite_Msub_xpixSkye_lut_2_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X27Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(2),
      ADR2 => VCC,
      ADR3 => b_cskyev(2),
      O => vga_sprite_Msub_xpixSkye_lut(2)
    );
  vga_sprite_Msub_xpixSkye_lut_5_Q : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X27Y24"
    )
    port map (
      ADR0 => vga_sprite_xpixMona_sub0000_5_0,
      ADR1 => U2_HCS(5),
      ADR2 => U2_HCS(4),
      ADR3 => b_cskyev(5),
      O => vga_sprite_Msub_xpixSkye_lut(5)
    );
  vga_sprite_Msub_xpixSkye_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X27Y24"
    )
    port map (
      ADR0 => U2_HCS(4),
      ADR1 => vga_sprite_xpixMona_sub0000_4_0,
      ADR2 => VCC,
      ADR3 => b_cskyev(4),
      O => vga_sprite_Msub_xpixSkye_lut(4)
    );
  vga_sprite_Msub_xpixSkye_lut_7_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X27Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_xpixMona_sub0000_7_0,
      ADR2 => VCC,
      ADR3 => b_cskyev(7),
      O => vga_sprite_Msub_xpixSkye_lut(7)
    );
  vga_sprite_Msub_xpixSkye_lut_6_Q : X_LUT4
    generic map(
      INIT => X"E11E",
      LOC => "SLICE_X27Y25"
    )
    port map (
      ADR0 => U2_HCS(5),
      ADR1 => U2_HCS(4),
      ADR2 => b_cskyev(6),
      ADR3 => U2_HCS(6),
      O => vga_sprite_Msub_xpixSkye_lut(6)
    );
  vga_sprite_Msub_xpixSkye_lut_9_Q : X_LUT4
    generic map(
      INIT => X"A659",
      LOC => "SLICE_X27Y26"
    )
    port map (
      ADR0 => U2_HCS(9),
      ADR1 => vga_sprite_xpixMona_sub0000_8_bdd0,
      ADR2 => U2_HCS(8),
      ADR3 => b_cskyev(9),
      O => vga_sprite_Msub_xpixSkye_lut(9)
    );
  vga_sprite_Msub_xpixSkye_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X27Y26"
    )
    port map (
      ADR0 => U2_HCS(8),
      ADR1 => vga_sprite_xpixMona_sub0000_8_0,
      ADR2 => b_cskyev(8),
      ADR3 => vga_sprite_xpixMona_sub0000_8_bdd0,
      O => vga_sprite_Msub_xpixSkye_lut(8)
    );
  vga_sprite_rom_addr2_addsub0000_13_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X23Y69"
    )
    port map (
      ADR0 => vga_sprite_rom_addr2_addsub0000(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_rom_addr2_addsub0000_13_rt_13468
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X22Y39"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(1),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixMona(2),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(4)
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X22Y39"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(0),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixMona(1),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(3)
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X22Y40"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(4),
      ADR1 => vga_sprite_ypixMona(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X22Y40"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(2),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixMona(3),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X22Y41"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(5),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixMona(6),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(8)
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X22Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona(4),
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixMona(5),
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(7)
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X22Y42"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(8),
      ADR1 => vga_sprite_ypixMona(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(10)
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X22Y42"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(6),
      ADR1 => vga_sprite_ypixMona(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(9)
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X23Y65"
    )
    port map (
      ADR0 => vga_sprite_rom_addr2_addsub0000(6),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixRey(4),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X23Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixRey(0),
      ADR2 => vga_sprite_ypixRey(3),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y66"
    )
    port map (
      ADR0 => vga_sprite_rom_addr2_addsub0000(8),
      ADR1 => vga_sprite_ypixRey(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(8)
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X23Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr2_addsub0000(7),
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixRey(5),
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(7)
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y67"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(8),
      ADR1 => vga_sprite_rom_addr2_addsub0000(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(10)
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X23Y67"
    )
    port map (
      ADR0 => vga_sprite_rom_addr2_addsub0000(9),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixRey(7),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(9)
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_11_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X23Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr2_addsub0000(11),
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixRey(9),
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(11)
    );
  b_Maccum_rskyev_lut_1_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X33Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(1),
      ADR2 => VCC,
      ADR3 => b_drvskye(1),
      O => b_Maccum_rskyev_lut(1)
    );
  b_rskyev_1 : X_FF
    generic map(
      LOC => "SLICE_X33Y49",
      INIT => '0'
    )
    port map (
      I => b_rskyev_0_DYMUX_13501,
      CE => b_rskyev_0_CEINV_13484,
      CLK => b_rskyev_0_CLKINV_13485,
      SET => GND,
      RST => b_rskyev_0_SRINV_13486,
      O => b_rskyev(1)
    );
  b_Maccum_rskyev_lut_0_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X33Y49"
    )
    port map (
      ADR0 => b_rskyev(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvskye(0),
      O => b_Maccum_rskyev_lut(0)
    );
  b_rskyev_0 : X_FF
    generic map(
      LOC => "SLICE_X33Y49",
      INIT => '0'
    )
    port map (
      I => b_rskyev_0_DXMUX_13523,
      CE => b_rskyev_0_CEINV_13484,
      CLK => b_rskyev_0_CLKINV_13485,
      SET => GND,
      RST => b_rskyev_0_SRINV_13486,
      O => b_rskyev(0)
    );
  b_Maccum_rskyev_lut_3_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X33Y50"
    )
    port map (
      ADR0 => b_rskyev(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvskye(3),
      O => b_Maccum_rskyev_lut(3)
    );
  b_rskyev_3 : X_FF
    generic map(
      LOC => "SLICE_X33Y50",
      INIT => '1'
    )
    port map (
      I => b_rskyev_2_DYMUX_13564,
      CE => b_rskyev_2_CEINV_13542,
      CLK => b_rskyev_2_CLKINV_13543,
      SET => b_rskyev_2_SRINV_13544,
      RST => GND,
      O => b_rskyev(3)
    );
  b_Maccum_rskyev_lut_2_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X33Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(2),
      ADR2 => VCC,
      ADR3 => b_drvskye(2),
      O => b_Maccum_rskyev_lut(2)
    );
  b_rskyev_2 : X_FF
    generic map(
      LOC => "SLICE_X33Y50",
      INIT => '1'
    )
    port map (
      I => b_rskyev_2_DXMUX_13583,
      CE => b_rskyev_2_CEINV_13542,
      CLK => b_rskyev_2_CLKINV_13543,
      SET => b_rskyev_2_SRINV_13544,
      RST => GND,
      O => b_rskyev(2)
    );
  b_Maccum_rskyev_lut_5_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X33Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(5),
      ADR2 => VCC,
      ADR3 => b_drvskye(5),
      O => b_Maccum_rskyev_lut(5)
    );
  b_rskyev_5 : X_FF
    generic map(
      LOC => "SLICE_X33Y51",
      INIT => '0'
    )
    port map (
      I => b_rskyev_4_DYMUX_13623,
      CE => b_rskyev_4_CEINV_13601,
      CLK => b_rskyev_4_CLKINV_13602,
      SET => GND,
      RST => b_rskyev_4_SRINV_13603,
      O => b_rskyev(5)
    );
  b_Maccum_rskyev_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X33Y51"
    )
    port map (
      ADR0 => b_rskyev(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvskye(4),
      O => b_Maccum_rskyev_lut(4)
    );
  b_rskyev_4 : X_FF
    generic map(
      LOC => "SLICE_X33Y51",
      INIT => '0'
    )
    port map (
      I => b_rskyev_4_DXMUX_13643,
      CE => b_rskyev_4_CEINV_13601,
      CLK => b_rskyev_4_CLKINV_13602,
      SET => GND,
      RST => b_rskyev_4_SRINV_13603,
      O => b_rskyev(4)
    );
  b_Maccum_rskyev_lut_7_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X33Y52"
    )
    port map (
      ADR0 => b_rskyev(7),
      ADR1 => VCC,
      ADR2 => b_drvskye(7),
      ADR3 => VCC,
      O => b_Maccum_rskyev_lut(7)
    );
  b_rskyev_7 : X_FF
    generic map(
      LOC => "SLICE_X33Y52",
      INIT => '1'
    )
    port map (
      I => b_rskyev_6_DYMUX_13684,
      CE => b_rskyev_6_CEINV_13662,
      CLK => b_rskyev_6_CLKINV_13663,
      SET => b_rskyev_6_SRINV_13664,
      RST => GND,
      O => b_rskyev(7)
    );
  b_Maccum_rskyev_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X33Y52"
    )
    port map (
      ADR0 => b_drvskye(6),
      ADR1 => b_rskyev(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rskyev_lut(6)
    );
  b_rskyev_6 : X_FF
    generic map(
      LOC => "SLICE_X33Y52",
      INIT => '0'
    )
    port map (
      I => b_rskyev_6_DXMUX_13703,
      CE => b_rskyev_6_CEINV_13662,
      CLK => b_rskyev_6_CLKINV_13663,
      SET => GND,
      RST => b_rskyev_6_SRINV_13664,
      O => b_rskyev(6)
    );
  b_Maccum_rskyev_lut_9_1 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X33Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(9),
      ADR2 => VCC,
      ADR3 => b_drvskye(9),
      O => b_Maccum_rskyev_lut_9_1_13730
    );
  b_rskyev_9 : X_FF
    generic map(
      LOC => "SLICE_X33Y53",
      INIT => '0'
    )
    port map (
      I => b_rskyev_8_DYMUX_13735,
      CE => b_rskyev_8_CEINV_13721,
      CLK => b_rskyev_8_CLKINV_13722,
      SET => GND,
      RST => b_rskyev_8_SRINV_13723,
      O => b_rskyev(9)
    );
  b_Maccum_rskyev_lut_8_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X33Y53"
    )
    port map (
      ADR0 => b_rskyev(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvskye(8),
      O => b_Maccum_rskyev_lut(8)
    );
  b_rskyev_8 : X_FF
    generic map(
      LOC => "SLICE_X33Y53",
      INIT => '0'
    )
    port map (
      I => b_rskyev_8_DXMUX_13756,
      CE => b_rskyev_8_CEINV_13721,
      CLK => b_rskyev_8_CLKINV_13722,
      SET => GND,
      RST => b_rskyev_8_SRINV_13723,
      O => b_rskyev(8)
    );
  U2_Mcount_HCS_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X33Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_HCS(0),
      ADR3 => VCC,
      O => U2_Mcount_HCS_lut(0)
    );
  U2_HCS_9_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(9),
      O => U2_HCS_9_rt_13926
    );
  vga_sprite_rom_addr20_addsub0000_13_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_rom_addr20_addsub0000(13),
      O => vga_sprite_rom_addr20_addsub0000_13_rt_14108
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y27"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(4),
      ADR1 => vga_sprite_rom_addr20_addsub0000(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y27"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(0),
      ADR1 => vga_sprite_ypixSkye(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X25Y28"
    )
    port map (
      ADR0 => vga_sprite_rom_addr20_addsub0000(8),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixSkye(6),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(8)
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y28"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(5),
      ADR1 => vga_sprite_rom_addr20_addsub0000(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(7)
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X25Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr20_addsub0000(10),
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixSkye(8),
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(10)
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y29"
    )
    port map (
      ADR0 => vga_sprite_rom_addr20_addsub0000(9),
      ADR1 => vga_sprite_ypixSkye(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(9)
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_11_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y30"
    )
    port map (
      ADR0 => vga_sprite_rom_addr20_addsub0000(11),
      ADR1 => vga_sprite_ypixSkye(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(11)
    );
  U1_q_1 : X_FF
    generic map(
      LOC => "SLICE_X33Y62",
      INIT => '0'
    )
    port map (
      I => U1_q_01_DYMUX_14138,
      CE => VCC,
      CLK => U1_q_01_CLKINV_14121,
      SET => GND,
      RST => U1_q_01_SRINV_14122,
      O => U1_q(1)
    );
  U1_Mcount_q_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X33Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q_01,
      O => U1_Mcount_q_lut(0)
    );
  U1_q_0 : X_FF
    generic map(
      LOC => "SLICE_X33Y62",
      INIT => '0'
    )
    port map (
      I => U1_q_01_DXMUX_14160,
      CE => VCC,
      CLK => U1_q_01_CLKINV_14121,
      SET => GND,
      RST => U1_q_01_SRINV_14122,
      O => U1_q_01
    );
  U1_q_3 : X_FF
    generic map(
      LOC => "SLICE_X33Y63",
      INIT => '0'
    )
    port map (
      I => U1_q_2_DYMUX_14197,
      CE => VCC,
      CLK => U1_q_2_CLKINV_14175,
      SET => GND,
      RST => U1_q_2_SRINV_14176,
      O => U1_q(3)
    );
  U1_q_2 : X_FF
    generic map(
      LOC => "SLICE_X33Y63",
      INIT => '0'
    )
    port map (
      I => U1_q_2_DXMUX_14216,
      CE => VCC,
      CLK => U1_q_2_CLKINV_14175,
      SET => GND,
      RST => U1_q_2_SRINV_14176,
      O => U1_q(2)
    );
  U1_q_5 : X_FF
    generic map(
      LOC => "SLICE_X33Y64",
      INIT => '0'
    )
    port map (
      I => U1_q_4_DYMUX_14253,
      CE => VCC,
      CLK => U1_q_4_CLKINV_14231,
      SET => GND,
      RST => U1_q_4_SRINV_14232,
      O => U1_q(5)
    );
  U1_q_4 : X_FF
    generic map(
      LOC => "SLICE_X33Y64",
      INIT => '0'
    )
    port map (
      I => U1_q_4_DXMUX_14272,
      CE => VCC,
      CLK => U1_q_4_CLKINV_14231,
      SET => GND,
      RST => U1_q_4_SRINV_14232,
      O => U1_q(4)
    );
  U1_q_7 : X_FF
    generic map(
      LOC => "SLICE_X33Y65",
      INIT => '0'
    )
    port map (
      I => U1_q_6_DYMUX_14309,
      CE => VCC,
      CLK => U1_q_6_CLKINV_14287,
      SET => GND,
      RST => U1_q_6_SRINV_14288,
      O => U1_q(7)
    );
  U1_q_6 : X_FF
    generic map(
      LOC => "SLICE_X33Y65",
      INIT => '0'
    )
    port map (
      I => U1_q_6_DXMUX_14328,
      CE => VCC,
      CLK => U1_q_6_CLKINV_14287,
      SET => GND,
      RST => U1_q_6_SRINV_14288,
      O => U1_q(6)
    );
  U1_q_9 : X_FF
    generic map(
      LOC => "SLICE_X33Y66",
      INIT => '0'
    )
    port map (
      I => U1_q_8_DYMUX_14365,
      CE => VCC,
      CLK => U1_q_8_CLKINV_14343,
      SET => GND,
      RST => U1_q_8_SRINV_14344,
      O => U1_q(9)
    );
  U1_q_8 : X_FF
    generic map(
      LOC => "SLICE_X33Y66",
      INIT => '0'
    )
    port map (
      I => U1_q_8_DXMUX_14384,
      CE => VCC,
      CLK => U1_q_8_CLKINV_14343,
      SET => GND,
      RST => U1_q_8_SRINV_14344,
      O => U1_q(8)
    );
  U1_q_11 : X_FF
    generic map(
      LOC => "SLICE_X33Y67",
      INIT => '0'
    )
    port map (
      I => U1_q_10_DYMUX_14421,
      CE => VCC,
      CLK => U1_q_10_CLKINV_14399,
      SET => GND,
      RST => U1_q_10_SRINV_14400,
      O => U1_q(11)
    );
  U1_q_10 : X_FF
    generic map(
      LOC => "SLICE_X33Y67",
      INIT => '0'
    )
    port map (
      I => U1_q_10_DXMUX_14440,
      CE => VCC,
      CLK => U1_q_10_CLKINV_14399,
      SET => GND,
      RST => U1_q_10_SRINV_14400,
      O => U1_q(10)
    );
  U1_q_13 : X_FF
    generic map(
      LOC => "SLICE_X33Y68",
      INIT => '0'
    )
    port map (
      I => U1_q_12_DYMUX_14477,
      CE => VCC,
      CLK => U1_q_12_CLKINV_14455,
      SET => GND,
      RST => U1_q_12_SRINV_14456,
      O => U1_q(13)
    );
  U1_q_12 : X_FF
    generic map(
      LOC => "SLICE_X33Y68",
      INIT => '0'
    )
    port map (
      I => U1_q_12_DXMUX_14496,
      CE => VCC,
      CLK => U1_q_12_CLKINV_14455,
      SET => GND,
      RST => U1_q_12_SRINV_14456,
      O => U1_q(12)
    );
  U1_q_15 : X_FF
    generic map(
      LOC => "SLICE_X33Y69",
      INIT => '0'
    )
    port map (
      I => U1_q_14_DYMUX_14533,
      CE => VCC,
      CLK => U1_q_14_CLKINV_14511,
      SET => GND,
      RST => U1_q_14_SRINV_14512,
      O => U1_q(15)
    );
  U1_q_14 : X_FF
    generic map(
      LOC => "SLICE_X33Y69",
      INIT => '0'
    )
    port map (
      I => U1_q_14_DXMUX_14552,
      CE => VCC,
      CLK => U1_q_14_CLKINV_14511,
      SET => GND,
      RST => U1_q_14_SRINV_14512,
      O => U1_q(14)
    );
  U1_q_17 : X_FF
    generic map(
      LOC => "SLICE_X33Y70",
      INIT => '0'
    )
    port map (
      I => U1_q_16_DYMUX_14589,
      CE => VCC,
      CLK => U1_q_16_CLKINV_14567,
      SET => GND,
      RST => U1_q_16_SRINV_14568,
      O => U1_q_171
    );
  U1_q_16 : X_FF
    generic map(
      LOC => "SLICE_X33Y70",
      INIT => '0'
    )
    port map (
      I => U1_q_16_DXMUX_14608,
      CE => VCC,
      CLK => U1_q_16_CLKINV_14567,
      SET => GND,
      RST => U1_q_16_SRINV_14568,
      O => U1_q(16)
    );
  U1_q_19 : X_FF
    generic map(
      LOC => "SLICE_X33Y71",
      INIT => '0'
    )
    port map (
      I => U1_q_18_DYMUX_14645,
      CE => VCC,
      CLK => U1_q_18_CLKINV_14623,
      SET => GND,
      RST => U1_q_18_SRINV_14624,
      O => U1_q(19)
    );
  U1_q_18 : X_FF
    generic map(
      LOC => "SLICE_X33Y71",
      INIT => '0'
    )
    port map (
      I => U1_q_18_DXMUX_14664,
      CE => VCC,
      CLK => U1_q_18_CLKINV_14623,
      SET => GND,
      RST => U1_q_18_SRINV_14624,
      O => U1_q(18)
    );
  U1_q_21 : X_FF
    generic map(
      LOC => "SLICE_X33Y72",
      INIT => '0'
    )
    port map (
      I => U1_q_20_DYMUX_14701,
      CE => VCC,
      CLK => U1_q_20_CLKINV_14679,
      SET => GND,
      RST => U1_q_20_SRINV_14680,
      O => U1_q(21)
    );
  U1_q_20 : X_FF
    generic map(
      LOC => "SLICE_X33Y72",
      INIT => '0'
    )
    port map (
      I => U1_q_20_DXMUX_14720,
      CE => VCC,
      CLK => U1_q_20_CLKINV_14679,
      SET => GND,
      RST => U1_q_20_SRINV_14680,
      O => U1_q(20)
    );
  U1_q_23_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(23),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_23_rt_14743
    );
  U1_q_23 : X_FF
    generic map(
      LOC => "SLICE_X33Y73",
      INIT => '0'
    )
    port map (
      I => U1_q_22_DYMUX_14748,
      CE => VCC,
      CLK => U1_q_22_CLKINV_14734,
      SET => GND,
      RST => U1_q_22_SRINV_14735,
      O => U1_q(23)
    );
  U1_q_22 : X_FF
    generic map(
      LOC => "SLICE_X33Y73",
      INIT => '0'
    )
    port map (
      I => U1_q_22_DXMUX_14769,
      CE => VCC,
      CLK => U1_q_22_CLKINV_14734,
      SET => GND,
      RST => U1_q_22_SRINV_14735,
      O => U1_q(22)
    );
  b_Madd_add0004_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X41Y42"
    )
    port map (
      ADR0 => b_cmonav(1),
      ADR1 => VCC,
      ADR2 => b_dcvmona(1),
      ADR3 => VCC,
      O => b_Madd_add0004_add0000_lut(1)
    );
  b_Madd_add0004_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y42"
    )
    port map (
      ADR0 => b_cmonav(0),
      ADR1 => b_dcvmona(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0004_add0000_lut(0)
    );
  b_Madd_add0004_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X41Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(3),
      ADR2 => VCC,
      ADR3 => b_dcvmona(3),
      O => b_Madd_add0004_add0000_lut(3)
    );
  b_Madd_add0004_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y43"
    )
    port map (
      ADR0 => b_dcvmona(2),
      ADR1 => b_cmonav(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0004_add0000_lut(2)
    );
  b_Madd_add0004_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y44"
    )
    port map (
      ADR0 => b_cmonav(5),
      ADR1 => b_dcvmona(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0004_add0000_lut(5)
    );
  b_Madd_add0004_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X41Y44"
    )
    port map (
      ADR0 => b_cmonav(4),
      ADR1 => VCC,
      ADR2 => b_dcvmona(4),
      ADR3 => VCC,
      O => b_Madd_add0004_add0000_lut(4)
    );
  b_Madd_add0004_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X41Y45"
    )
    port map (
      ADR0 => b_cmonav(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(7),
      O => b_Madd_add0004_add0000_lut(7)
    );
  b_Madd_add0004_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X41Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(6),
      ADR2 => VCC,
      ADR3 => b_dcvmona(6),
      O => b_Madd_add0004_add0000_lut(6)
    );
  b_Maccum_cmonav_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y46"
    )
    port map (
      ADR0 => b_cmonav(9),
      ADR1 => b_dcvmona(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut(9)
    );
  b_Madd_add0004_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X41Y46"
    )
    port map (
      ADR0 => b_cmonav(8),
      ADR1 => VCC,
      ADR2 => b_dcvmona(8),
      ADR3 => VCC,
      O => b_Madd_add0004_add0000_lut(8)
    );
  b_Maccum_rreyv_lut_1_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X23Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rreyv(1),
      ADR2 => b_drvrey(1),
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(1)
    );
  b_rreyv_1 : X_FF
    generic map(
      LOC => "SLICE_X23Y70",
      INIT => '0'
    )
    port map (
      I => b_rreyv_0_DYMUX_14982,
      CE => b_rreyv_0_CEINV_14965,
      CLK => b_rreyv_0_CLKINV_14966,
      SET => GND,
      RST => b_rreyv_0_SRINV_14967,
      O => b_rreyv(1)
    );
  b_Maccum_rreyv_lut_0_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X23Y70"
    )
    port map (
      ADR0 => b_rreyv(0),
      ADR1 => VCC,
      ADR2 => b_drvrey(0),
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(0)
    );
  b_rreyv_0 : X_FF
    generic map(
      LOC => "SLICE_X23Y70",
      INIT => '0'
    )
    port map (
      I => b_rreyv_0_DXMUX_15004,
      CE => b_rreyv_0_CEINV_14965,
      CLK => b_rreyv_0_CLKINV_14966,
      SET => GND,
      RST => b_rreyv_0_SRINV_14967,
      O => b_rreyv(0)
    );
  b_Maccum_rreyv_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y71"
    )
    port map (
      ADR0 => b_drvrey(3),
      ADR1 => b_rreyv(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(3)
    );
  b_rreyv_3 : X_FF
    generic map(
      LOC => "SLICE_X23Y71",
      INIT => '1'
    )
    port map (
      I => b_rreyv_2_DYMUX_15045,
      CE => b_rreyv_2_CEINV_15023,
      CLK => b_rreyv_2_CLKINV_15024,
      SET => b_rreyv_2_SRINV_15025,
      RST => GND,
      O => b_rreyv(3)
    );
  b_Maccum_rreyv_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y71"
    )
    port map (
      ADR0 => b_rreyv(2),
      ADR1 => b_drvrey(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(2)
    );
  b_rreyv_2 : X_FF
    generic map(
      LOC => "SLICE_X23Y71",
      INIT => '1'
    )
    port map (
      I => b_rreyv_2_DXMUX_15064,
      CE => b_rreyv_2_CEINV_15023,
      CLK => b_rreyv_2_CLKINV_15024,
      SET => b_rreyv_2_SRINV_15025,
      RST => GND,
      O => b_rreyv(2)
    );
  b_Madd_add0001_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X22Y71"
    )
    port map (
      ADR0 => b_drvrey(5),
      ADR1 => b_rreyv(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0001_add0000_lut(5)
    );
  b_Madd_add0001_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X22Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rreyv(4),
      ADR2 => VCC,
      ADR3 => b_drvrey(4),
      O => b_Madd_add0001_add0000_lut(4)
    );
  b_Madd_add0001_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X22Y72"
    )
    port map (
      ADR0 => b_rreyv(7),
      ADR1 => VCC,
      ADR2 => b_drvrey(7),
      ADR3 => VCC,
      O => b_Madd_add0001_add0000_lut(7)
    );
  b_Madd_add0001_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X22Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rreyv(6),
      ADR2 => VCC,
      ADR3 => b_drvrey(6),
      O => b_Madd_add0001_add0000_lut(6)
    );
  b_Maccum_rreyv_lut_9_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X22Y73"
    )
    port map (
      ADR0 => b_drvrey(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rreyv(9),
      O => b_Maccum_rreyv_lut(9)
    );
  b_Madd_add0001_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X22Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rreyv(8),
      ADR2 => VCC,
      ADR3 => b_drvrey(8),
      O => b_Madd_add0001_add0000_lut(8)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y53"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => vga_sprite_monaspriteon_addsub0002_5_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(5)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y51"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => vga_sprite_monaspriteon_addsub0002_1_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(1)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X21Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(0),
      ADR2 => VCC,
      ADR3 => vga_sprite_monaspriteon_addsub0002_0_Q,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(0)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X21Y54"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => VCC,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_lut_7_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(7)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X21Y54"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => VCC,
      ADR2 => vga_sprite_monaspriteon_addsub0002_6_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(6)
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X22Y60"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(8),
      ADR1 => vga_sprite_ypixRey(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(10)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y55"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_9_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(9)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X21Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(8),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_Q,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(8)
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X22Y57"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(1),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixRey(2),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(4)
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X22Y57"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(1),
      ADR1 => vga_sprite_ypixRey(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(3)
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X22Y58"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(3),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixRey(4),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X22Y58"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(3),
      ADR1 => vga_sprite_ypixRey(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X22Y60"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(6),
      ADR1 => vga_sprite_ypixRey(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(9)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X39Y37"
    )
    port map (
      ADR0 => b_cmonav(1),
      ADR1 => U2_HCS(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(1)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X39Y37"
    )
    port map (
      ADR0 => b_cmonav(0),
      ADR1 => U2_HCS(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(0)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X39Y38"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0001_3_0,
      ADR1 => b_cmonav(3),
      ADR2 => U2_HCS(3),
      ADR3 => b_cmonav(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(3)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X39Y38"
    )
    port map (
      ADR0 => b_cmonav(2),
      ADR1 => vga_sprite_monaspriteon_addsub0001_2_0,
      ADR2 => U2_HCS(2),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(2)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X39Y39"
    )
    port map (
      ADR0 => U2_HCS(5),
      ADR1 => vga_sprite_monaspriteon_addsub0001_5_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(5)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"956A",
      LOC => "SLICE_X39Y39"
    )
    port map (
      ADR0 => b_cmonav(4),
      ADR1 => b_cmonav(3),
      ADR2 => b_cmonav(2),
      ADR3 => U2_HCS(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(4)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X39Y40"
    )
    port map (
      ADR0 => U2_HCS(7),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q,
      ADR3 => vga_sprite_monaspriteon_addsub0000(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(7)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X39Y40"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0001_6_0,
      ADR1 => vga_sprite_monaspriteon_addsub0000(6),
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q,
      ADR3 => U2_HCS(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(6)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X39Y41"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0001_9_0,
      ADR1 => U2_HCS(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(9)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9669",
      LOC => "SLICE_X39Y41"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0001_cy_7_Q,
      ADR1 => U2_HCS(8),
      ADR2 => b_cmonav(8),
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(8)
    );
  b_Maccum_rmonav_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X22Y63"
    )
    port map (
      ADR0 => b_rmonav(1),
      ADR1 => b_drvmona(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(1)
    );
  b_rmonav_2 : X_FF
    generic map(
      LOC => "SLICE_X22Y64",
      INIT => '1'
    )
    port map (
      I => b_rmonav_2_DXMUX_16766,
      CE => b_rmonav_2_CEINV_16725,
      CLK => b_rmonav_2_CLKINV_16726,
      SET => b_rmonav_2_SRINV_16727,
      RST => GND,
      O => b_rmonav(2)
    );
  b_Maccum_rmonav_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X22Y65"
    )
    port map (
      ADR0 => b_rmonav(5),
      ADR1 => b_drvmona(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(5)
    );
  b_rmonav_5 : X_FF
    generic map(
      LOC => "SLICE_X22Y65",
      INIT => '0'
    )
    port map (
      I => b_rmonav_4_DYMUX_16806,
      CE => b_rmonav_4_CEINV_16784,
      CLK => b_rmonav_4_CLKINV_16785,
      SET => GND,
      RST => b_rmonav_4_SRINV_16786,
      O => b_rmonav(5)
    );
  b_Maccum_rmonav_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X22Y65"
    )
    port map (
      ADR0 => b_rmonav(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvmona(4),
      O => b_Maccum_rmonav_lut(4)
    );
  b_rmonav_4 : X_FF
    generic map(
      LOC => "SLICE_X22Y65",
      INIT => '0'
    )
    port map (
      I => b_rmonav_4_DXMUX_16826,
      CE => b_rmonav_4_CEINV_16784,
      CLK => b_rmonav_4_CLKINV_16785,
      SET => GND,
      RST => b_rmonav_4_SRINV_16786,
      O => b_rmonav(4)
    );
  b_Maccum_rmonav_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X22Y66"
    )
    port map (
      ADR0 => b_drvmona(7),
      ADR1 => b_rmonav(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(7)
    );
  b_rmonav_7 : X_FF
    generic map(
      LOC => "SLICE_X22Y66",
      INIT => '1'
    )
    port map (
      I => b_rmonav_6_DYMUX_16867,
      CE => b_rmonav_6_CEINV_16845,
      CLK => b_rmonav_6_CLKINV_16846,
      SET => b_rmonav_6_SRINV_16847,
      RST => GND,
      O => b_rmonav(7)
    );
  b_Maccum_rmonav_lut_6_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X22Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rmonav(6),
      ADR2 => VCC,
      ADR3 => b_drvmona(6),
      O => b_Maccum_rmonav_lut(6)
    );
  b_rmonav_6 : X_FF
    generic map(
      LOC => "SLICE_X22Y66",
      INIT => '0'
    )
    port map (
      I => b_rmonav_6_DXMUX_16886,
      CE => b_rmonav_6_CEINV_16845,
      CLK => b_rmonav_6_CLKINV_16846,
      SET => GND,
      RST => b_rmonav_6_SRINV_16847,
      O => b_rmonav(6)
    );
  b_Maccum_rmonav_lut_9_1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X22Y67"
    )
    port map (
      ADR0 => b_rmonav(9),
      ADR1 => b_drvmona(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut_9_1_16913
    );
  vga_sprite_Msub_xpixRey_lut_0_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X27Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(0),
      ADR2 => b_creyv(0),
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixRey_lut(0)
    );
  vga_sprite_Msub_xpixRey_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X27Y60"
    )
    port map (
      ADR0 => U2_HCS(3),
      ADR1 => b_creyv(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixRey_lut(3)
    );
  vga_sprite_Msub_xpixRey_lut_2_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X27Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(2),
      ADR2 => b_creyv(2),
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixRey_lut(2)
    );
  vga_sprite_Msub_xpixRey_lut_5_Q : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X27Y61"
    )
    port map (
      ADR0 => vga_sprite_xpixMona_sub0000_5_0,
      ADR1 => U2_HCS(5),
      ADR2 => b_creyv(5),
      ADR3 => U2_HCS(4),
      O => vga_sprite_Msub_xpixRey_lut(5)
    );
  vga_sprite_Msub_xpixRey_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X27Y61"
    )
    port map (
      ADR0 => U2_HCS(4),
      ADR1 => vga_sprite_xpixMona_sub0000_4_0,
      ADR2 => VCC,
      ADR3 => b_creyv(4),
      O => vga_sprite_Msub_xpixRey_lut(4)
    );
  vga_sprite_Msub_xpixRey_lut_7_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X27Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_xpixMona_sub0000_7_0,
      ADR2 => b_creyv(7),
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixRey_lut(7)
    );
  vga_sprite_Msub_xpixRey_lut_6_Q : X_LUT4
    generic map(
      INIT => X"E11E",
      LOC => "SLICE_X27Y62"
    )
    port map (
      ADR0 => U2_HCS(4),
      ADR1 => U2_HCS(5),
      ADR2 => b_creyv(6),
      ADR3 => U2_HCS(6),
      O => vga_sprite_Msub_xpixRey_lut(6)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X41Y23"
    )
    port map (
      ADR0 => b_cskyev(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(1)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X41Y23"
    )
    port map (
      ADR0 => b_cskyev(0),
      ADR1 => U2_HCS(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(0)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X29Y43"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0003_5_0,
      ADR1 => U2_vcs(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(5)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X41Y24"
    )
    port map (
      ADR0 => b_cskyev(3),
      ADR1 => U2_HCS(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(3)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X41Y24"
    )
    port map (
      ADR0 => b_cskyev(2),
      ADR1 => VCC,
      ADR2 => U2_HCS(2),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(2)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X41Y25"
    )
    port map (
      ADR0 => b_cskyev(5),
      ADR1 => vga_sprite_skyespriteon_addsub0000_5_0,
      ADR2 => b_cskyev(4),
      ADR3 => U2_HCS(5),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(5)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X41Y25"
    )
    port map (
      ADR0 => b_cskyev(4),
      ADR1 => vga_sprite_skyespriteon_addsub0000_4_0,
      ADR2 => VCC,
      ADR3 => U2_HCS(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(4)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X41Y26"
    )
    port map (
      ADR0 => U2_HCS(7),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(7)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"7887",
      LOC => "SLICE_X41Y26"
    )
    port map (
      ADR0 => b_cskyev(4),
      ADR1 => b_cskyev(5),
      ADR2 => b_cskyev(6),
      ADR3 => U2_HCS(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(6)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X41Y27"
    )
    port map (
      ADR0 => b_cskyev(9),
      ADR1 => U2_HCS(9),
      ADR2 => b_cskyev(8),
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(9)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X41Y27"
    )
    port map (
      ADR0 => b_cskyev(8),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0001_lut_8_0,
      ADR2 => U2_HCS(8),
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(8)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X29Y44"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_7_Q,
      ADR2 => vga_sprite_skyespriteon_addsub0002_6_Q,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_cy_5_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(7)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X29Y44"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0002_6_Q,
      ADR1 => U2_vcs(6),
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_cy_5_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(6)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X29Y45"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_9_Q,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_Q,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_cy_7_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(9)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X29Y45"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_Q,
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_cy_7_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(8)
    );
  b_Madd_drvskye_not0000_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X37Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvskye(1),
      O => b_Madd_drvskye_not0000(1)
    );
  b_drvskye_1 : X_FF
    generic map(
      LOC => "SLICE_X37Y52",
      INIT => '0'
    )
    port map (
      I => b_drvskye_0_DYMUX_17472,
      CE => b_drvskye_0_CEINV_17454,
      CLK => b_drvskye_0_CLKINV_17455,
      SET => GND,
      RST => b_drvskye_0_SRINV_17456,
      O => b_drvskye(1)
    );
  b_drvskye_0 : X_FF
    generic map(
      LOC => "SLICE_X37Y52",
      INIT => '1'
    )
    port map (
      I => b_drvskye_0_DXMUX_17495,
      CE => b_drvskye_0_CEINV_17454,
      CLK => b_drvskye_0_CLKINV_17455,
      SET => b_drvskye_0_SRINV_17456,
      RST => GND,
      O => b_drvskye(0)
    );
  b_Madd_drvskye_not0000_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X37Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvskye(3),
      ADR3 => VCC,
      O => b_Madd_drvskye_not0000(3)
    );
  b_drvskye_3 : X_FF
    generic map(
      LOC => "SLICE_X37Y53",
      INIT => '0'
    )
    port map (
      I => b_drvskye_2_DYMUX_17534,
      CE => b_drvskye_2_CEINV_17511,
      CLK => b_drvskye_2_CLKINV_17512,
      SET => GND,
      RST => b_drvskye_2_SRINV_17513,
      O => b_drvskye(3)
    );
  b_Madd_drvskye_not0000_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X37Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvskye(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvskye_not0000(2)
    );
  b_Madd_drvskye_not0000_6_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X37Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvskye(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvskye_not0000(6)
    );
  b_drvskye_6 : X_FF
    generic map(
      LOC => "SLICE_X37Y55",
      INIT => '0'
    )
    port map (
      I => b_drvskye_6_DXMUX_17674,
      CE => b_drvskye_6_CEINV_17631,
      CLK => b_drvskye_6_CLKINV_17632,
      SET => GND,
      RST => b_drvskye_6_SRINV_17633,
      O => b_drvskye(6)
    );
  b_Madd_drvskye_not0000_9_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X37Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvskye(9),
      O => b_Madd_drvskye_not0000(9)
    );
  b_drvskye_9 : X_FF
    generic map(
      LOC => "SLICE_X37Y56",
      INIT => '0'
    )
    port map (
      I => b_drvskye_8_DYMUX_17705,
      CE => b_drvskye_8_CEINV_17690,
      CLK => b_drvskye_8_CLKINV_17691,
      SET => GND,
      RST => b_drvskye_8_SRINV_17692,
      O => b_drvskye(9)
    );
  b_Madd_drvskye_not0000_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X37Y56"
    )
    port map (
      ADR0 => b_drvskye(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvskye_not0000(8)
    );
  b_drvskye_8 : X_FF
    generic map(
      LOC => "SLICE_X37Y56",
      INIT => '0'
    )
    port map (
      I => b_drvskye_8_DXMUX_17727,
      CE => b_drvskye_8_CEINV_17690,
      CLK => b_drvskye_8_CLKINV_17691,
      SET => GND,
      RST => b_drvskye_8_SRINV_17692,
      O => b_drvskye(8)
    );
  b_Madd_drvmona_not0000_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X25Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvmona(1),
      ADR3 => VCC,
      O => b_Madd_drvmona_not0000(1)
    );
  b_drvmona_1 : X_FF
    generic map(
      LOC => "SLICE_X25Y63",
      INIT => '1'
    )
    port map (
      I => b_drvmona_0_DYMUX_17762,
      CE => b_drvmona_0_CEINV_17744,
      CLK => b_drvmona_0_CLKINV_17745,
      SET => b_drvmona_0_SRINV_17746,
      RST => GND,
      O => b_drvmona(1)
    );
  b_drvmona_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y63",
      INIT => '1'
    )
    port map (
      I => b_drvmona_0_DXMUX_17784,
      CE => b_drvmona_0_CEINV_17744,
      CLK => b_drvmona_0_CLKINV_17745,
      SET => b_drvmona_0_SRINV_17746,
      RST => GND,
      O => b_drvmona(0)
    );
  b_Madd_drvmona_not0000_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X25Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvmona(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvmona_not0000(3)
    );
  b_Madd_drvmona_not0000_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X25Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvmona(4),
      O => b_Madd_drvmona_not0000(4)
    );
  b_drvmona_4 : X_FF
    generic map(
      LOC => "SLICE_X25Y65",
      INIT => '1'
    )
    port map (
      I => b_drvmona_4_DXMUX_17900,
      CE => b_drvmona_4_CEINV_17858,
      CLK => b_drvmona_4_CLKINV_17859,
      SET => b_drvmona_4_SRINV_17860,
      RST => GND,
      O => b_drvmona(4)
    );
  b_Madd_drvmona_not0000_7_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X25Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvmona(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvmona_not0000(7)
    );
  b_drvmona_7 : X_FF
    generic map(
      LOC => "SLICE_X25Y66",
      INIT => '1'
    )
    port map (
      I => b_drvmona_6_DYMUX_17939,
      CE => b_drvmona_6_CEINV_17916,
      CLK => b_drvmona_6_CLKINV_17917,
      SET => b_drvmona_6_SRINV_17918,
      RST => GND,
      O => b_drvmona(7)
    );
  b_Madd_drvmona_not0000_6_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X25Y66"
    )
    port map (
      ADR0 => b_drvmona(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvmona_not0000(6)
    );
  b_drvmona_6 : X_FF
    generic map(
      LOC => "SLICE_X25Y66",
      INIT => '1'
    )
    port map (
      I => b_drvmona_6_DXMUX_17958,
      CE => b_drvmona_6_CEINV_17916,
      CLK => b_drvmona_6_CLKINV_17917,
      SET => b_drvmona_6_SRINV_17918,
      RST => GND,
      O => b_drvmona(6)
    );
  b_Madd_drvmona_not0000_9_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X25Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvmona(9),
      ADR3 => VCC,
      O => b_Madd_drvmona_not0000(9)
    );
  b_drvmona_9 : X_FF
    generic map(
      LOC => "SLICE_X25Y67",
      INIT => '1'
    )
    port map (
      I => b_drvmona_8_DYMUX_17988,
      CE => b_drvmona_8_CEINV_17973,
      CLK => b_drvmona_8_CLKINV_17974,
      SET => b_drvmona_8_SRINV_17975,
      RST => GND,
      O => b_drvmona(9)
    );
  b_Madd_drvmona_not0000_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X25Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvmona(8),
      O => b_Madd_drvmona_not0000(8)
    );
  b_drvmona_8 : X_FF
    generic map(
      LOC => "SLICE_X25Y67",
      INIT => '1'
    )
    port map (
      I => b_drvmona_8_DXMUX_18009,
      CE => b_drvmona_8_CEINV_17973,
      CLK => b_drvmona_8_CLKINV_17974,
      SET => b_drvmona_8_SRINV_17975,
      RST => GND,
      O => b_drvmona(8)
    );
  vga_sprite_Msub_ypixMona_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y45"
    )
    port map (
      ADR0 => b_rmonav(1),
      ADR1 => vga_sprite_ypixMona_sub0000(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_lut(1)
    );
  vga_sprite_Msub_ypixMona_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y45"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(0),
      ADR1 => b_rmonav(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_lut(0)
    );
  vga_sprite_Msub_ypixMona_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y47"
    )
    port map (
      ADR0 => b_rmonav(5),
      ADR1 => vga_sprite_ypixMona_sub0000(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_lut(5)
    );
  vga_sprite_Msub_ypixMona_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y47"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(4),
      ADR1 => b_rmonav(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_lut(4)
    );
  vga_sprite_Msub_ypixMona_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y48"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(7),
      ADR1 => b_rmonav(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_lut(7)
    );
  vga_sprite_Msub_ypixMona_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y48"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(6),
      ADR1 => b_rmonav(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_lut(6)
    );
  vga_sprite_Msub_ypixMona_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y49"
    )
    port map (
      ADR0 => b_rmonav(9),
      ADR1 => vga_sprite_ypixMona_sub0000(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_lut(9)
    );
  vga_sprite_Msub_ypixMona_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y49"
    )
    port map (
      ADR0 => b_rmonav(8),
      ADR1 => vga_sprite_ypixMona_sub0000(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_lut(8)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X37Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(1),
      ADR2 => U2_HCS(1),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(1)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X37Y57"
    )
    port map (
      ADR0 => b_creyv(0),
      ADR1 => U2_HCS(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(0)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X37Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(3),
      ADR2 => U2_HCS(3),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(3)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X37Y61"
    )
    port map (
      ADR0 => b_creyv(9),
      ADR1 => U2_HCS(9),
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      ADR3 => b_creyv(8),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(9)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X37Y61"
    )
    port map (
      ADR0 => b_creyv(8),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0001_lut_8_0,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      ADR3 => U2_HCS(8),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(8)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X19Y61"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => vga_sprite_reyspriteon_addsub0002_1_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(1)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X19Y61"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => vga_sprite_reyspriteon_addsub0002_0_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(0)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X19Y62"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q,
      ADR1 => U2_vcs(3),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(3)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X19Y62"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(2)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X19Y63"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => vga_sprite_reyspriteon_addsub0003_5_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(5)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X19Y63"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_Q,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(4)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X19Y64"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0003_lut_7_Q,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_cy_5_Q,
      ADR3 => vga_sprite_reyspriteon_addsub0002_6_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(7)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X19Y64"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0002_6_Q,
      ADR1 => U2_vcs(6),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_cy_5_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(6)
    );
  vga_sprite_Madd_skyespriteon_addsub0002_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X33Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rskyev(4),
      ADR3 => VCC,
      O => vga_sprite_Madd_skyespriteon_addsub0002_lut(4)
    );
  b_rskyev_9_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y46"
    )
    port map (
      ADR0 => b_rskyev(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_rskyev_9_rt_18674
    );
  b_Madd_dcvskye_not0000_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X42Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvskye(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvskye_not0000(1)
    );
  b_dcvskye_1 : X_FF
    generic map(
      LOC => "SLICE_X42Y20",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_0_DYMUX_18720,
      CE => b_dcvskye_0_CEINV_18702,
      CLK => b_dcvskye_0_CLKINV_18703,
      SET => b_dcvskye_0_SRINV_18704,
      RST => GND,
      O => b_dcvskye(1)
    );
  b_dcvskye_5 : X_FF
    generic map(
      LOC => "SLICE_X42Y22",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_4_DYMUX_18839,
      CE => b_dcvskye_4_CEINV_18816,
      CLK => b_dcvskye_4_CLKINV_18817,
      SET => b_dcvskye_4_SRINV_18818,
      RST => GND,
      O => b_dcvskye(5)
    );
  b_Madd_dcvskye_not0000_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X42Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvskye(4),
      ADR3 => VCC,
      O => b_Madd_dcvskye_not0000(4)
    );
  b_dcvskye_4 : X_FF
    generic map(
      LOC => "SLICE_X42Y22",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_4_DXMUX_18858,
      CE => b_dcvskye_4_CEINV_18816,
      CLK => b_dcvskye_4_CLKINV_18817,
      SET => b_dcvskye_4_SRINV_18818,
      RST => GND,
      O => b_dcvskye(4)
    );
  b_Madd_dcvskye_not0000_7_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X42Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvskye(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvskye_not0000(7)
    );
  b_dcvskye_7 : X_FF
    generic map(
      LOC => "SLICE_X42Y23",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_6_DYMUX_18897,
      CE => b_dcvskye_6_CEINV_18874,
      CLK => b_dcvskye_6_CLKINV_18875,
      SET => b_dcvskye_6_SRINV_18876,
      RST => GND,
      O => b_dcvskye(7)
    );
  b_Madd_dcvskye_not0000_6_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X42Y23"
    )
    port map (
      ADR0 => b_dcvskye(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvskye_not0000(6)
    );
  b_dcvskye_6 : X_FF
    generic map(
      LOC => "SLICE_X42Y23",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_6_DXMUX_18916,
      CE => b_dcvskye_6_CEINV_18874,
      CLK => b_dcvskye_6_CLKINV_18875,
      SET => b_dcvskye_6_SRINV_18876,
      RST => GND,
      O => b_dcvskye(6)
    );
  b_Madd_dcvskye_not0000_9_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X42Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvskye(9),
      O => b_Madd_dcvskye_not0000(9)
    );
  b_dcvskye_9 : X_FF
    generic map(
      LOC => "SLICE_X42Y24",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_8_DYMUX_18946,
      CE => b_dcvskye_8_CEINV_18931,
      CLK => b_dcvskye_8_CLKINV_18932,
      SET => b_dcvskye_8_SRINV_18933,
      RST => GND,
      O => b_dcvskye(9)
    );
  b_Madd_dcvskye_not0000_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X42Y24"
    )
    port map (
      ADR0 => b_dcvskye(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvskye_not0000(8)
    );
  b_dcvskye_8 : X_FF
    generic map(
      LOC => "SLICE_X42Y24",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_8_DXMUX_18967,
      CE => b_dcvskye_8_CEINV_18931,
      CLK => b_dcvskye_8_CLKINV_18932,
      SET => b_dcvskye_8_SRINV_18933,
      RST => GND,
      O => b_dcvskye(8)
    );
  b_Madd_add0003_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X35Y51"
    )
    port map (
      ADR0 => b_rskyev(1),
      ADR1 => b_drvskye(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(1)
    );
  b_Madd_add0003_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X35Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(5),
      ADR2 => VCC,
      ADR3 => b_drvskye(5),
      O => b_Madd_add0003_add0000_lut(5)
    );
  b_Madd_add0003_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X35Y53"
    )
    port map (
      ADR0 => b_rskyev(4),
      ADR1 => b_drvskye(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(4)
    );
  b_Madd_add0003_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X35Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(7),
      ADR2 => b_drvskye(7),
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(7)
    );
  b_Madd_add0003_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X35Y54"
    )
    port map (
      ADR0 => b_rskyev(6),
      ADR1 => b_drvskye(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(6)
    );
  b_Maccum_rskyev_lut_9_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X35Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(9),
      ADR2 => VCC,
      ADR3 => b_drvskye(9),
      O => b_Maccum_rskyev_lut(9)
    );
  b_Madd_add0003_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X35Y55"
    )
    port map (
      ADR0 => b_rskyev(8),
      ADR1 => b_drvskye(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(8)
    );
  b_Madd_dcvmona_not0000_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X43Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvmona(1),
      ADR3 => VCC,
      O => b_Madd_dcvmona_not0000(1)
    );
  b_dcvmona_1 : X_FF
    generic map(
      LOC => "SLICE_X43Y42",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_0_DYMUX_19179,
      CE => b_dcvmona_0_CEINV_19161,
      CLK => b_dcvmona_0_CLKINV_19162,
      SET => GND,
      RST => b_dcvmona_0_SRINV_19163,
      O => b_dcvmona(1)
    );
  b_Madd_dcvmona_not0000_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X43Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvmona(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvmona_not0000(5)
    );
  b_dcvmona_5 : X_FF
    generic map(
      LOC => "SLICE_X43Y44",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_4_DYMUX_19301,
      CE => b_dcvmona_4_CEINV_19278,
      CLK => b_dcvmona_4_CLKINV_19279,
      SET => GND,
      RST => b_dcvmona_4_SRINV_19280,
      O => b_dcvmona(5)
    );
  b_Madd_dcvmona_not0000_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X43Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvmona(4),
      ADR3 => VCC,
      O => b_Madd_dcvmona_not0000(4)
    );
  b_dcvmona_4 : X_FF
    generic map(
      LOC => "SLICE_X43Y44",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_4_DXMUX_19321,
      CE => b_dcvmona_4_CEINV_19278,
      CLK => b_dcvmona_4_CLKINV_19279,
      SET => GND,
      RST => b_dcvmona_4_SRINV_19280,
      O => b_dcvmona(4)
    );
  b_Madd_dcvmona_not0000_7_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X43Y45"
    )
    port map (
      ADR0 => b_dcvmona(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvmona_not0000(7)
    );
  b_dcvmona_7 : X_FF
    generic map(
      LOC => "SLICE_X43Y45",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_6_DYMUX_19361,
      CE => b_dcvmona_6_CEINV_19338,
      CLK => b_dcvmona_6_CLKINV_19339,
      SET => GND,
      RST => b_dcvmona_6_SRINV_19340,
      O => b_dcvmona(7)
    );
  b_Madd_dcvmona_not0000_6_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X43Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(6),
      O => b_Madd_dcvmona_not0000(6)
    );
  b_dcvmona_6 : X_FF
    generic map(
      LOC => "SLICE_X43Y45",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_6_DXMUX_19381,
      CE => b_dcvmona_6_CEINV_19338,
      CLK => b_dcvmona_6_CLKINV_19339,
      SET => GND,
      RST => b_dcvmona_6_SRINV_19340,
      O => b_dcvmona(6)
    );
  b_Madd_dcvmona_not0000_9_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X43Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvmona(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvmona_not0000(9)
    );
  b_dcvmona_9 : X_FF
    generic map(
      LOC => "SLICE_X43Y46",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_8_DYMUX_19412,
      CE => b_dcvmona_8_CEINV_19397,
      CLK => b_dcvmona_8_CLKINV_19398,
      SET => GND,
      RST => b_dcvmona_8_SRINV_19399,
      O => b_dcvmona(9)
    );
  b_Madd_add0000_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X41Y63"
    )
    port map (
      ADR0 => b_creyv(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(2),
      O => b_Madd_add0000_add0000_lut(2)
    );
  b_Madd_add0000_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X41Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(5),
      ADR2 => b_dcvrey(5),
      ADR3 => VCC,
      O => b_Madd_add0000_add0000_lut(5)
    );
  b_Madd_add0000_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y64"
    )
    port map (
      ADR0 => b_creyv(4),
      ADR1 => b_dcvrey(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0000_add0000_lut(4)
    );
  b_Madd_add0000_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X41Y65"
    )
    port map (
      ADR0 => b_creyv(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(7),
      O => b_Madd_add0000_add0000_lut(7)
    );
  b_Madd_add0000_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X41Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(6),
      ADR2 => VCC,
      ADR3 => b_dcvrey(6),
      O => b_Madd_add0000_add0000_lut(6)
    );
  b_Maccum_creyv_lut_9_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X41Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvrey(9),
      ADR2 => VCC,
      ADR3 => b_creyv(9),
      O => b_Maccum_creyv_lut(9)
    );
  b_Madd_add0000_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X41Y66"
    )
    port map (
      ADR0 => b_creyv(8),
      ADR1 => VCC,
      ADR2 => b_dcvrey(8),
      ADR3 => VCC,
      O => b_Madd_add0000_add0000_lut(8)
    );
  vga_sprite_Msub_xpixMona_lut_1_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X27Y36"
    )
    port map (
      ADR0 => U2_HCS(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_cmonav(1),
      O => vga_sprite_Msub_xpixMona_lut(1)
    );
  vga_sprite_Msub_xpixMona_lut_0_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X27Y36"
    )
    port map (
      ADR0 => U2_HCS(0),
      ADR1 => VCC,
      ADR2 => b_cmonav(0),
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixMona_lut(0)
    );
  vga_sprite_Msub_xpixMona_lut_4_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X27Y38"
    )
    port map (
      ADR0 => U2_HCS(4),
      ADR1 => vga_sprite_xpixMona_sub0000_4_0,
      ADR2 => b_cmonav(4),
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixMona_lut(4)
    );
  vga_sprite_Msub_xpixMona_lut_7_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X27Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_xpixMona_sub0000_7_0,
      ADR2 => b_cmonav(7),
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixMona_lut(7)
    );
  vga_sprite_Msub_xpixMona_lut_6_Q : X_LUT4
    generic map(
      INIT => X"C936",
      LOC => "SLICE_X27Y39"
    )
    port map (
      ADR0 => U2_HCS(5),
      ADR1 => b_cmonav(6),
      ADR2 => U2_HCS(4),
      ADR3 => U2_HCS(6),
      O => vga_sprite_Msub_xpixMona_lut(6)
    );
  vga_sprite_Msub_xpixMona_lut_9_Q : X_LUT4
    generic map(
      INIT => X"C639",
      LOC => "SLICE_X27Y40"
    )
    port map (
      ADR0 => vga_sprite_xpixMona_sub0000_8_bdd0,
      ADR1 => U2_HCS(9),
      ADR2 => U2_HCS(8),
      ADR3 => b_cmonav(9),
      O => vga_sprite_Msub_xpixMona_lut(9)
    );
  vga_sprite_Msub_xpixMona_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X27Y40"
    )
    port map (
      ADR0 => U2_HCS(8),
      ADR1 => vga_sprite_xpixMona_sub0000_8_0,
      ADR2 => vga_sprite_xpixMona_sub0000_8_bdd0,
      ADR3 => b_cmonav(8),
      O => vga_sprite_Msub_xpixMona_lut(8)
    );
  b_Maccum_creyv_lut_1_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y61"
    )
    port map (
      ADR0 => b_creyv(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(1),
      O => b_Maccum_creyv_lut(1)
    );
  b_creyv_1 : X_FF
    generic map(
      LOC => "SLICE_X39Y61",
      INIT => '0'
    )
    port map (
      I => b_creyv_0_DYMUX_19834,
      CE => b_creyv_0_CEINV_19817,
      CLK => b_creyv_0_CLKINV_19818,
      SET => GND,
      RST => b_creyv_0_SRINV_19819,
      O => b_creyv(1)
    );
  b_Maccum_creyv_lut_0_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y61"
    )
    port map (
      ADR0 => b_creyv(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(0),
      O => b_Maccum_creyv_lut(0)
    );
  b_creyv_0 : X_FF
    generic map(
      LOC => "SLICE_X39Y61",
      INIT => '0'
    )
    port map (
      I => b_creyv_0_DXMUX_19856,
      CE => b_creyv_0_CEINV_19817,
      CLK => b_creyv_0_CLKINV_19818,
      SET => GND,
      RST => b_creyv_0_SRINV_19819,
      O => b_creyv(0)
    );
  b_Maccum_creyv_lut_3_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y62"
    )
    port map (
      ADR0 => b_creyv(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(3),
      O => b_Maccum_creyv_lut(3)
    );
  b_creyv_3 : X_FF
    generic map(
      LOC => "SLICE_X39Y62",
      INIT => '0'
    )
    port map (
      I => b_creyv_2_DYMUX_19897,
      CE => b_creyv_2_CEINV_19875,
      CLK => b_creyv_2_CLKINV_19876,
      SET => GND,
      RST => b_creyv_2_SRINV_19877,
      O => b_creyv(3)
    );
  b_Maccum_creyv_lut_2_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X39Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(2),
      ADR2 => b_dcvrey(2),
      ADR3 => VCC,
      O => b_Maccum_creyv_lut(2)
    );
  b_creyv_2 : X_FF
    generic map(
      LOC => "SLICE_X39Y62",
      INIT => '0'
    )
    port map (
      I => b_creyv_2_DXMUX_19917,
      CE => b_creyv_2_CEINV_19875,
      CLK => b_creyv_2_CLKINV_19876,
      SET => GND,
      RST => b_creyv_2_SRINV_19877,
      O => b_creyv(2)
    );
  b_Maccum_creyv_lut_5_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X39Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(5),
      ADR2 => VCC,
      ADR3 => b_dcvrey(5),
      O => b_Maccum_creyv_lut(5)
    );
  b_creyv_5 : X_FF
    generic map(
      LOC => "SLICE_X39Y63",
      INIT => '0'
    )
    port map (
      I => b_creyv_4_DYMUX_19958,
      CE => b_creyv_4_CEINV_19936,
      CLK => b_creyv_4_CLKINV_19937,
      SET => GND,
      RST => b_creyv_4_SRINV_19938,
      O => b_creyv(5)
    );
  b_Maccum_creyv_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y63"
    )
    port map (
      ADR0 => b_creyv(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(4),
      O => b_Maccum_creyv_lut(4)
    );
  b_creyv_4 : X_FF
    generic map(
      LOC => "SLICE_X39Y63",
      INIT => '1'
    )
    port map (
      I => b_creyv_4_DXMUX_19978,
      CE => b_creyv_4_CEINV_19936,
      CLK => b_creyv_4_CLKINV_19937,
      SET => b_creyv_4_SRINV_19938,
      RST => GND,
      O => b_creyv(4)
    );
  b_Maccum_creyv_lut_7_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y64"
    )
    port map (
      ADR0 => b_creyv(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(7),
      O => b_Maccum_creyv_lut(7)
    );
  b_creyv_7 : X_FF
    generic map(
      LOC => "SLICE_X39Y64",
      INIT => '0'
    )
    port map (
      I => b_creyv_6_DYMUX_20018,
      CE => b_creyv_6_CEINV_19996,
      CLK => b_creyv_6_CLKINV_19997,
      SET => GND,
      RST => b_creyv_6_SRINV_19998,
      O => b_creyv(7)
    );
  b_Maccum_creyv_lut_6_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X39Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(6),
      ADR2 => b_dcvrey(6),
      ADR3 => VCC,
      O => b_Maccum_creyv_lut(6)
    );
  b_creyv_6 : X_FF
    generic map(
      LOC => "SLICE_X39Y64",
      INIT => '1'
    )
    port map (
      I => b_creyv_6_DXMUX_20038,
      CE => b_creyv_6_CEINV_19996,
      CLK => b_creyv_6_CLKINV_19997,
      SET => b_creyv_6_SRINV_19998,
      RST => GND,
      O => b_creyv(6)
    );
  b_Maccum_creyv_lut_9_1 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X39Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(9),
      ADR2 => VCC,
      ADR3 => b_dcvrey(9),
      O => b_Maccum_creyv_lut_9_1_20064
    );
  b_creyv_9 : X_FF
    generic map(
      LOC => "SLICE_X39Y65",
      INIT => '0'
    )
    port map (
      I => b_creyv_8_DYMUX_20069,
      CE => b_creyv_8_CEINV_20055,
      CLK => b_creyv_8_CLKINV_20056,
      SET => GND,
      RST => b_creyv_8_SRINV_20057,
      O => b_creyv(9)
    );
  b_Maccum_creyv_lut_8_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y65"
    )
    port map (
      ADR0 => b_creyv(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(8),
      O => b_Maccum_creyv_lut(8)
    );
  b_creyv_8 : X_FF
    generic map(
      LOC => "SLICE_X39Y65",
      INIT => '0'
    )
    port map (
      I => b_creyv_8_DXMUX_20090,
      CE => b_creyv_8_CEINV_20055,
      CLK => b_creyv_8_CLKINV_20056,
      SET => GND,
      RST => b_creyv_8_SRINV_20057,
      O => b_creyv(8)
    );
  sw_0_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD78",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_0_INBUF,
      O => sw_0_IBUF_5787
    );
  sw_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD83",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_1_INBUF,
      O => sw_1_IBUF_5788
    );
  sw_2_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD88",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_2_INBUF,
      O => sw_2_IBUF_5789
    );
  sw_3_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD93",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_3_INBUF,
      O => sw_3_IBUF_5790
    );
  sw_4_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD103",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_4_INBUF,
      O => sw_4_IBUF_5791
    );
  sw_5_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD98",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_5_INBUF,
      O => sw_5_IBUF_5792
    );
  sw_6_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD108",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_6_INBUF,
      O => sw_6_IBUF_5793
    );
  sw_7_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD112",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_7_INBUF,
      O => sw_7_IBUF_5794
    );
  btn_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD64",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_1_INBUF,
      O => btn_1_IBUF_5795
    );
  btn_2_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD68",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_2_INBUF,
      O => btn_2_IBUF_5796
    );
  btn_3_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD73",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_INBUF,
      O => btn_3_IBUF_5059
    );
  U2_vidon_and000026_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X22Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vidon_and000026_G
    );
  U2_vidon_and000018_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X19Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vidon_and000018_F
    );
  U2_vidon_and000065_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X19Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vidon_and000065_G
    );
  vga_sprite_reyspriteon_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X31Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_reyspriteon_F
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X23Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rreyv(5),
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_G
    );
  vga_sprite_reyspriteon_addsub0002_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X23Y63"
    )
    port map (
      ADR0 => b_rreyv(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_reyspriteon_addsub0002_6_F
    );
  vga_sprite_reyspriteon_addsub0002_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X23Y63"
    )
    port map (
      ADR0 => b_rreyv(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_reyspriteon_addsub0002_6_G
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X23Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rreyv(8),
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_F
    );
  vga_sprite_rom_addr21_addsub0001_11_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X23Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_rom_addr21_addsub0000(12),
      O => vga_sprite_rom_addr21_addsub0001_11_G
    );
  b_drvrey_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y68"
    )
    port map (
      ADR0 => b_drvrey(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_drvrey_0_F
    );
  b_dcvrey_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X43Y62"
    )
    port map (
      ADR0 => b_dcvrey(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_dcvrey_0_F
    );
  U2_Result_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X21Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(1),
      O => U2_Result_0_G
    );
  U2_Result_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X21Y41"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_2_F
    );
  U2_Result_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X21Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(3),
      O => U2_Result_2_G
    );
  U2_Result_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X21Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(4),
      ADR3 => VCC,
      O => U2_Result_4_F
    );
  U2_Result_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X21Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(5),
      O => U2_Result_4_G
    );
  U2_Result_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X21Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(6),
      O => U2_Result_6_F
    );
  U2_Result_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X21Y43"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_6_G
    );
  U2_Result_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X21Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_8_F
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X21Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr2_addsub0001(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X21Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_rom_addr2_addsub0001(11),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X21Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr2_addsub0001(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X19Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rmonav(5),
      ADR3 => VCC,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_G
    );
  vga_sprite_monaspriteon_addsub0002_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X19Y58"
    )
    port map (
      ADR0 => b_rmonav(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_monaspriteon_addsub0002_6_F
    );
  vga_sprite_monaspriteon_addsub0002_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X19Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(7),
      O => vga_sprite_monaspriteon_addsub0002_6_G
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X19Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(8),
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_F
    );
  vga_sprite_ypixMona_sub0000_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X23Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(0),
      O => vga_sprite_ypixMona_sub0000_0_F
    );
  vga_sprite_ypixMona_sub0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X23Y45"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_ypixMona_sub0000_0_G
    );
  vga_sprite_ypixMona_sub0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X23Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(2),
      ADR3 => VCC,
      O => vga_sprite_ypixMona_sub0000_2_F
    );
  vga_sprite_ypixMona_sub0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X23Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(3),
      O => vga_sprite_ypixMona_sub0000_2_G
    );
  vga_sprite_ypixMona_sub0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X23Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(4),
      ADR3 => VCC,
      O => vga_sprite_ypixMona_sub0000_4_F
    );
  vga_sprite_rom_addr2_addsub0001_11_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X23Y68"
    )
    port map (
      ADR0 => vga_sprite_rom_addr2_addsub0000(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_rom_addr2_addsub0001_11_G
    );
  U2_Result_0_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y36"
    )
    port map (
      ADR0 => U2_HCS(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_0_1_G
    );
  U2_Result_2_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(2),
      O => U2_Result_2_1_F
    );
  U2_Result_2_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_HCS(3),
      ADR3 => VCC,
      O => U2_Result_2_1_G
    );
  U2_Result_4_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_HCS(4),
      ADR3 => VCC,
      O => U2_Result_4_1_F
    );
  U2_Result_4_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y38"
    )
    port map (
      ADR0 => U2_HCS(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_4_1_G
    );
  U2_Result_6_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_6_1_F
    );
  U2_Result_6_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(7),
      O => U2_Result_6_1_G
    );
  U2_Result_8_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y40"
    )
    port map (
      ADR0 => U2_HCS(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_8_1_F
    );
  vga_sprite_rom_addr20_addsub0001_11_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X25Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr20_addsub0000(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_rom_addr20_addsub0001_11_G
    );
  U1_q_01_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y62"
    )
    port map (
      ADR0 => U1_q(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_01_G
    );
  U1_q_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_2_F
    );
  U1_q_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(3),
      ADR3 => VCC,
      O => U1_q_2_G
    );
  U1_q_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y64"
    )
    port map (
      ADR0 => U1_q(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_4_F
    );
  U1_q_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(5),
      O => U1_q_4_G
    );
  U1_q_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_6_F
    );
  U1_q_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(7),
      ADR3 => VCC,
      O => U1_q_6_G
    );
  U1_q_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y66"
    )
    port map (
      ADR0 => U1_q(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_8_F
    );
  U1_q_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(9),
      O => U1_q_8_G
    );
  U1_q_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_10_F
    );
  U1_q_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(11),
      ADR3 => VCC,
      O => U1_q_10_G
    );
  U1_q_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y68"
    )
    port map (
      ADR0 => U1_q(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_12_F
    );
  U1_q_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(13),
      O => U1_q_12_G
    );
  U1_q_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_14_F
    );
  U1_q_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(15),
      ADR3 => VCC,
      O => U1_q_14_G
    );
  U1_q_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y70"
    )
    port map (
      ADR0 => U1_q(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_16_F
    );
  U1_q_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q_171,
      ADR3 => VCC,
      O => U1_q_16_G
    );
  U1_q_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(18),
      O => U1_q_18_F
    );
  U1_q_18_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_18_G
    );
  U1_q_20_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y72"
    )
    port map (
      ADR0 => U1_q(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_20_F
    );
  U1_q_20_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(21),
      O => U1_q_20_G
    );
  U1_q_22_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(22),
      ADR3 => VCC,
      O => U1_q_22_F
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X23Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_rom_addr20_addsub0001(10),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X23Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_rom_addr20_addsub0001(11),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X23Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_rom_addr20_addsub0001(12),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_sprite_rom_addr21_addsub0001(10),
      ADR3 => VCC,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X25Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr21_addsub0001(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_rom_addr21_addsub0001(12),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F
    );
  b_drvskye_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X37Y52"
    )
    port map (
      ADR0 => b_drvskye(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_drvskye_0_F
    );
  b_drvmona_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y63"
    )
    port map (
      ADR0 => b_drvmona(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_drvmona_0_F
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y44"
    )
    port map (
      ADR0 => b_rskyev(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_G
    );
  vga_sprite_skyespriteon_addsub0002_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rskyev(6),
      O => vga_sprite_skyespriteon_addsub0002_6_F
    );
  vga_sprite_skyespriteon_addsub0002_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rskyev(7),
      O => vga_sprite_skyespriteon_addsub0002_6_G
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rskyev(8),
      ADR3 => VCC,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_F
    );
  b_dcvskye_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X42Y20"
    )
    port map (
      ADR0 => b_dcvskye(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_dcvskye_0_F
    );
  b_dcvmona_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X43Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvmona(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_dcvmona_0_F
    );
  blue_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD167",
      PATHPULSE => 555 ps
    )
    port map (
      I => blue_0_OBUF_8121,
      O => blue_0_O
    );
  blue_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD169",
      PATHPULSE => 555 ps
    )
    port map (
      I => blue_1_OBUF_8145,
      O => blue_1_O
    );
  hsync_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD168",
      PATHPULSE => 555 ps
    )
    port map (
      I => hsync_OBUF_8519,
      O => hsync_O
    );
  vsync_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD173",
      PATHPULSE => 555 ps
    )
    port map (
      I => vsync_OBUF_8953,
      O => vsync_O
    );
  red_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD148",
      PATHPULSE => 555 ps
    )
    port map (
      I => red_0_OBUF_8435,
      O => red_0_O
    );
  red_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD153",
      PATHPULSE => 555 ps
    )
    port map (
      I => red_1_OBUF_8651,
      O => red_1_O
    );
  red_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD154",
      PATHPULSE => 555 ps
    )
    port map (
      I => red_2_OBUF_9073,
      O => red_2_O
    );
  green_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD156",
      PATHPULSE => 555 ps
    )
    port map (
      I => green_0_OBUF_8404,
      O => green_0_O
    );
  green_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD157",
      PATHPULSE => 555 ps
    )
    port map (
      I => green_1_OBUF_8411,
      O => green_1_O
    );
  green_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD163",
      PATHPULSE => 555 ps
    )
    port map (
      I => green_2_OBUF_8428,
      O => green_2_O
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(12),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(11),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(10),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(9),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(8),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(7),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(6),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(5),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(4),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(3),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(2),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(1),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(0),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(12),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(11),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(10),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(9),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(8),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(7),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(6),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(5),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(4),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(3),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(2),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(1),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(0),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(12),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(11),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(10),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(9),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(8),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(7),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(6),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(5),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(4),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(3),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(2),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(1),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(0),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(12),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(11),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(10),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(9),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(8),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(7),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(6),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(5),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(4),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(3),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(2),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(1),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(0),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(12),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(11),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(10),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(9),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(8),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(7),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(6),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(5),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(4),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(3),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(2),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(1),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(0),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(12),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(11),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(10),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(9),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(8),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(7),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(6),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(5),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(4),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(3),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(2),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(1),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(0),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(12),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(11),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(10),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(9),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(8),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(7),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(6),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(5),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(4),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(3),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(2),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(1),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(0),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(12),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(11),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(10),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(9),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(8),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(7),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(6),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(5),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(4),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(3),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(2),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(1),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(0),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(12),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(11),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(10),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(9),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(8),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(7),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(6),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(5),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(4),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(3),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(2),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(1),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(0),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(12),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(11),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(10),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(9),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(8),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(7),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(6),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(5),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(4),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(3),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(2),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(1),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(0),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(12),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(11),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(10),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(9),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(8),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(7),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(6),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(5),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(4),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(3),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(2),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(1),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(0),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(12),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(11),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(10),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(9),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(8),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(7),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(6),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(5),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(4),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(3),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(2),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(1),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(0),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(10),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(9),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(8),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(7),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(6),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(5),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(4),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(3),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(2),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(1),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(0),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(10),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(9),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(8),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(7),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(6),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(5),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(4),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(3),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(2),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(1),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(0),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(10),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(9),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(8),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(7),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(6),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(5),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(4),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(3),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(2),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(1),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(0),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q
    );
  NlwBlock_group_photos_top2_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlock_group_photos_top2_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

