"dev_priv","intel_set_pch_fifo_underrun_reporting"
"dev_priv","intel_set_cpu_fifo_underrun_reporting"
"crtc","intel_crtc_wait_for_next_vblank"
"crtc","lpt_pch_enable"
"crtc","to_intel_crtc"
"crtc","crtc_state->uapi.crtc"
"pipe","intel_set_cpu_fifo_underrun_reporting"
"pipe","crtc->pipe"
"to_intel_crtc","crtc"
"to_intel_crtc","intel_crtc_wait_for_next_vblank"
"to_intel_crtc","lpt_pch_enable"
"to_intel_crtc","crtc_state->uapi.crtc"
"to_i915","dev_priv"
"to_i915","intel_set_pch_fifo_underrun_reporting"
"to_i915","intel_set_cpu_fifo_underrun_reporting"
"state","lpt_pch_enable"
"state","to_intel_display"
"encoder","crt_set_dpms"
"encoder","intel_ddi_enable_transcoder_func"
"crtc_state","crt_set_dpms"
"crtc_state","intel_crtc_vblank_on"
"crtc_state","intel_enable_transcoder"
"crtc_state","intel_ddi_enable_transcoder_func"
"crtc->pipe","pipe"
"crtc->pipe","intel_set_cpu_fifo_underrun_reporting"
"crtc_state->uapi.crtc","crtc"
"crtc_state->uapi.crtc","intel_crtc_wait_for_next_vblank"
"crtc_state->uapi.crtc","lpt_pch_enable"
"crtc_state->uapi.crtc","to_intel_crtc"
"dev_priv->drm","dev_err_once"
"dev_priv->drm","drm_WARN_ON"
"dev_priv->drm","dev_priv->drm.pdev.dev"
"dev_priv->drm.pdev.dev","dev_priv"
"dev_priv->drm.pdev.dev","intel_set_pch_fifo_underrun_reporting"
"dev_priv->drm.pdev.dev","dev_err_once"
"dev_priv->drm.pdev.dev","intel_set_cpu_fifo_underrun_reporting"
"dev_priv->drm.pdev.dev","drm_WARN_ON"
"dev_priv->drm.pdev.dev","to_i915"
"dev_priv->drm.pdev.dev","dev_priv->drm"
"dev_priv->drm.pdev.dev","encoder->base.dev"
"encoder->base.dev","dev_priv"
"encoder->base.dev","intel_set_pch_fifo_underrun_reporting"
"encoder->base.dev","dev_err_once"
"encoder->base.dev","intel_set_cpu_fifo_underrun_reporting"
"encoder->base.dev","to_i915"
"encoder->base.dev","dev_priv->drm"
"encoder->base.dev","dev_priv->drm.pdev.dev"
