Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec 18 15:51:54 2021
| Host         : LAPTOP-H3K1OTCU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Float_Adder_On_Board_timing_summary_routed.rpt -pb Float_Adder_On_Board_timing_summary_routed.pb -rpx Float_Adder_On_Board_timing_summary_routed.rpx -warn_on_violation
| Design       : Float_Adder_On_Board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.037        0.000                      0                  250        0.107        0.000                      0                  250        4.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.037        0.000                      0                  250        0.107        0.000                      0                  250        4.500        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 adder/uc/stato_corrente_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder/uo/exp_res/stato_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 1.186ns (23.872%)  route 3.782ns (76.128%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.709     5.311    adder/uc/clk_IBUF_BUFG
    SLICE_X5Y100         FDSE                                         r  adder/uc/stato_corrente_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDSE (Prop_fdse_C_Q)         0.456     5.767 r  adder/uc/stato_corrente_reg[0]/Q
                         net (fo=25, routed)          1.254     7.022    adder/uc/stato_corrente_reg[3]_0[0]
    SLICE_X4Y103         LUT4 (Prop_lut4_I1_O)        0.150     7.172 r  adder/uc/stato[7]_i_6/O
                         net (fo=30, routed)          1.413     8.585    adder/uo/exp_res/stato_reg[2]_1
    SLICE_X3Y101         LUT6 (Prop_lut6_I1_O)        0.332     8.917 r  adder/uo/exp_res/stato[6]_i_2/O
                         net (fo=3, routed)           0.548     9.464    adder/uc/stato_reg[5]_1
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.124     9.588 r  adder/uc/stato[7]_i_4/O
                         net (fo=1, routed)           0.567    10.155    adder/uo/exp_res/stato_reg[7]_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.124    10.279 r  adder/uo/exp_res/stato[7]_i_3/O
                         net (fo=1, routed)           0.000    10.279    adder/uo/exp_res/stato[7]_i_3_n_0
    SLICE_X2Y101         FDRE                                         r  adder/uo/exp_res/stato_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.590    15.012    adder/uo/exp_res/clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  adder/uo/exp_res/stato_reg[7]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y101         FDRE (Setup_fdre_C_D)        0.081    15.317    adder/uo/exp_res/stato_reg[7]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 adder/uo/shift_register_min/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder/uo/final_shift_reg/state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 1.338ns (27.515%)  route 3.525ns (72.485%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.709     5.311    adder/uo/shift_register_min/clk_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  adder/uo/shift_register_min/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  adder/uo/shift_register_min/state_reg[5]/Q
                         net (fo=4, routed)           1.021     6.751    adder/uo/shift_register_min/Q[5]
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.299     7.050 f  adder/uo/shift_register_min/state[7]_i_2/O
                         net (fo=5, routed)           0.433     7.483    adder/uo/shift_register_min/state_reg[5]_0
    SLICE_X3Y104         LUT3 (Prop_lut3_I2_O)        0.124     7.607 r  adder/uo/shift_register_min/state[9]_i_3/O
                         net (fo=3, routed)           0.344     7.952    adder/uo/shift_register_min/state_reg[8]_1
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124     8.076 r  adder/uo/shift_register_min/state[13]_i_3/O
                         net (fo=3, routed)           0.452     8.527    adder/uo/shift_register_min/state_reg[12]_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I2_O)        0.124     8.651 f  adder/uo/shift_register_min/state[17]_i_2/O
                         net (fo=4, routed)           0.608     9.259    adder/uo/shift_register_min/state_reg[14]_0
    SLICE_X7Y102         LUT6 (Prop_lut6_I3_O)        0.124     9.383 r  adder/uo/shift_register_min/state[21]_i_3/O
                         net (fo=1, routed)           0.667    10.050    adder/uo/final_shift_reg/state_reg[21]_1
    SLICE_X7Y102         LUT6 (Prop_lut6_I3_O)        0.124    10.174 r  adder/uo/final_shift_reg/state[21]_i_1/O
                         net (fo=1, routed)           0.000    10.174    adder/uo/final_shift_reg/state[21]_i_1_n_0
    SLICE_X7Y102         FDRE                                         r  adder/uo/final_shift_reg/state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.588    15.010    adder/uo/final_shift_reg/clk_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  adder/uo/final_shift_reg/state_reg[21]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X7Y102         FDRE (Setup_fdre_C_D)        0.031    15.265    adder/uo/final_shift_reg/state_reg[21]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 adder/uo/shift_register_min/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder/uo/final_shift_reg/state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 1.537ns (33.289%)  route 3.080ns (66.711%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.709     5.311    adder/uo/shift_register_min/clk_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  adder/uo/shift_register_min/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.419     5.730 f  adder/uo/shift_register_min/state_reg[5]/Q
                         net (fo=4, routed)           1.021     6.751    adder/uo/shift_register_min/Q[5]
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.299     7.050 r  adder/uo/shift_register_min/state[7]_i_2/O
                         net (fo=5, routed)           0.433     7.483    adder/uo/shift_register_min/state_reg[5]_0
    SLICE_X3Y104         LUT3 (Prop_lut3_I2_O)        0.124     7.607 f  adder/uo/shift_register_min/state[9]_i_3/O
                         net (fo=3, routed)           0.344     7.952    adder/uo/shift_register_min/state_reg[8]_1
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124     8.076 f  adder/uo/shift_register_min/state[13]_i_3/O
                         net (fo=3, routed)           0.452     8.527    adder/uo/shift_register_min/state_reg[12]_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I2_O)        0.124     8.651 r  adder/uo/shift_register_min/state[17]_i_2/O
                         net (fo=4, routed)           0.566     9.217    adder/uo/shift_register_min/state_reg[14]_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.120     9.337 r  adder/uo/shift_register_min/state[20]_i_2/O
                         net (fo=1, routed)           0.264     9.601    adder/uo/final_shift_reg/state_reg[20]_0
    SLICE_X7Y102         LUT6 (Prop_lut6_I4_O)        0.327     9.928 r  adder/uo/final_shift_reg/state[20]_i_1/O
                         net (fo=1, routed)           0.000     9.928    adder/uo/final_shift_reg/state[20]_i_1_n_0
    SLICE_X7Y102         FDRE                                         r  adder/uo/final_shift_reg/state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.588    15.010    adder/uo/final_shift_reg/clk_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  adder/uo/final_shift_reg/state_reg[20]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X7Y102         FDRE (Setup_fdre_C_D)        0.029    15.263    adder/uo/final_shift_reg/state_reg[20]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 adder/uo/shift_register_min/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder/uo/final_shift_reg/state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.538ns (34.205%)  route 2.958ns (65.795%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.709     5.311    adder/uo/shift_register_min/clk_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  adder/uo/shift_register_min/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  adder/uo/shift_register_min/state_reg[5]/Q
                         net (fo=4, routed)           1.021     6.751    adder/uo/shift_register_min/Q[5]
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.299     7.050 f  adder/uo/shift_register_min/state[7]_i_2/O
                         net (fo=5, routed)           0.432     7.482    adder/uo/shift_register_min/state_reg[5]_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I2_O)        0.124     7.606 r  adder/uo/shift_register_min/state[11]_i_3/O
                         net (fo=3, routed)           0.327     7.933    adder/uo/shift_register_min/state_reg[8]_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I3_O)        0.124     8.057 r  adder/uo/shift_register_min/state[15]_i_3/O
                         net (fo=2, routed)           0.445     8.502    adder/uo/shift_register_min/state_reg[14]_1
    SLICE_X6Y103         LUT6 (Prop_lut6_I5_O)        0.124     8.626 r  adder/uo/shift_register_min/state[19]_i_3/O
                         net (fo=3, routed)           0.444     9.070    adder/uo/shift_register_min/state_reg[18]_0
    SLICE_X6Y102         LUT5 (Prop_lut5_I4_O)        0.117     9.187 r  adder/uo/shift_register_min/state[22]_i_2/O
                         net (fo=1, routed)           0.289     9.477    adder/uo/final_shift_reg/state_reg[22]_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I3_O)        0.331     9.808 r  adder/uo/final_shift_reg/state[22]_i_1/O
                         net (fo=1, routed)           0.000     9.808    adder/uo/final_shift_reg/state[22]_i_1_n_0
    SLICE_X6Y102         FDRE                                         r  adder/uo/final_shift_reg/state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.588    15.010    adder/uo/final_shift_reg/clk_IBUF_BUFG
    SLICE_X6Y102         FDRE                                         r  adder/uo/final_shift_reg/state_reg[22]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.081    15.315    adder/uo/final_shift_reg/state_reg[22]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 adder/uo/shift_register_min/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder/uo/final_shift_reg/state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.338ns (29.820%)  route 3.149ns (70.180%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.709     5.311    adder/uo/shift_register_min/clk_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  adder/uo/shift_register_min/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.419     5.730 f  adder/uo/shift_register_min/state_reg[5]/Q
                         net (fo=4, routed)           1.021     6.751    adder/uo/shift_register_min/Q[5]
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.299     7.050 r  adder/uo/shift_register_min/state[7]_i_2/O
                         net (fo=5, routed)           0.433     7.483    adder/uo/shift_register_min/state_reg[5]_0
    SLICE_X3Y104         LUT3 (Prop_lut3_I2_O)        0.124     7.607 f  adder/uo/shift_register_min/state[9]_i_3/O
                         net (fo=3, routed)           0.344     7.952    adder/uo/shift_register_min/state_reg[8]_1
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124     8.076 f  adder/uo/shift_register_min/state[13]_i_3/O
                         net (fo=3, routed)           0.452     8.527    adder/uo/shift_register_min/state_reg[12]_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I2_O)        0.124     8.651 r  adder/uo/shift_register_min/state[17]_i_2/O
                         net (fo=4, routed)           0.461     9.112    adder/uo/shift_register_min/state_reg[14]_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I1_O)        0.124     9.236 r  adder/uo/shift_register_min/state[18]_i_2/O
                         net (fo=1, routed)           0.438     9.674    adder/uc/state_reg[18]
    SLICE_X2Y102         LUT6 (Prop_lut6_I5_O)        0.124     9.798 r  adder/uc/state[18]_i_1/O
                         net (fo=1, routed)           0.000     9.798    adder/uo/final_shift_reg/D[2]
    SLICE_X2Y102         FDRE                                         r  adder/uo/final_shift_reg/state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.590    15.012    adder/uo/final_shift_reg/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  adder/uo/final_shift_reg/state_reg[18]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y102         FDRE (Setup_fdre_C_D)        0.077    15.329    adder/uo/final_shift_reg/state_reg[18]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 adder/uo/shift_register_min/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder/uo/final_shift_reg/state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 1.338ns (29.938%)  route 3.131ns (70.062%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.709     5.311    adder/uo/shift_register_min/clk_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  adder/uo/shift_register_min/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  adder/uo/shift_register_min/state_reg[5]/Q
                         net (fo=4, routed)           1.021     6.751    adder/uo/shift_register_min/Q[5]
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.299     7.050 f  adder/uo/shift_register_min/state[7]_i_2/O
                         net (fo=5, routed)           0.432     7.482    adder/uo/shift_register_min/state_reg[5]_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I2_O)        0.124     7.606 r  adder/uo/shift_register_min/state[11]_i_3/O
                         net (fo=3, routed)           0.327     7.933    adder/uo/shift_register_min/state_reg[8]_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I3_O)        0.124     8.057 r  adder/uo/shift_register_min/state[15]_i_3/O
                         net (fo=2, routed)           0.445     8.502    adder/uo/shift_register_min/state_reg[14]_1
    SLICE_X6Y103         LUT6 (Prop_lut6_I5_O)        0.124     8.626 r  adder/uo/shift_register_min/state[19]_i_3/O
                         net (fo=3, routed)           0.448     9.074    adder/uo/shift_register_min/state_reg[18]_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I1_O)        0.124     9.198 r  adder/uo/shift_register_min/state[24]_i_3/O
                         net (fo=2, routed)           0.458     9.657    adder/uo/shift_register_min/state_reg[22]_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I1_O)        0.124     9.781 r  adder/uo/shift_register_min/state[24]_i_2/O
                         net (fo=1, routed)           0.000     9.781    adder/uo/final_shift_reg/D[3]
    SLICE_X6Y101         FDRE                                         r  adder/uo/final_shift_reg/state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.588    15.010    adder/uo/final_shift_reg/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  adder/uo/final_shift_reg/state_reg[24]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)        0.081    15.315    adder/uo/final_shift_reg/state_reg[24]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 adder/uo/shift_register_min/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder/uo/final_shift_reg/state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.338ns (30.138%)  route 3.102ns (69.862%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.709     5.311    adder/uo/shift_register_min/clk_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  adder/uo/shift_register_min/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  adder/uo/shift_register_min/state_reg[5]/Q
                         net (fo=4, routed)           1.021     6.751    adder/uo/shift_register_min/Q[5]
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.299     7.050 f  adder/uo/shift_register_min/state[7]_i_2/O
                         net (fo=5, routed)           0.432     7.482    adder/uo/shift_register_min/state_reg[5]_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I2_O)        0.124     7.606 r  adder/uo/shift_register_min/state[11]_i_3/O
                         net (fo=3, routed)           0.327     7.933    adder/uo/shift_register_min/state_reg[8]_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I3_O)        0.124     8.057 r  adder/uo/shift_register_min/state[15]_i_3/O
                         net (fo=2, routed)           0.445     8.502    adder/uo/shift_register_min/state_reg[14]_1
    SLICE_X6Y103         LUT6 (Prop_lut6_I5_O)        0.124     8.626 r  adder/uo/shift_register_min/state[19]_i_3/O
                         net (fo=3, routed)           0.448     9.074    adder/uo/shift_register_min/state_reg[18]_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I1_O)        0.124     9.198 r  adder/uo/shift_register_min/state[24]_i_3/O
                         net (fo=2, routed)           0.428     9.627    adder/uo/final_shift_reg/state_reg[23]_3
    SLICE_X6Y101         LUT6 (Prop_lut6_I3_O)        0.124     9.751 r  adder/uo/final_shift_reg/state[23]_i_1/O
                         net (fo=1, routed)           0.000     9.751    adder/uo/final_shift_reg/state[23]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  adder/uo/final_shift_reg/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.588    15.010    adder/uo/final_shift_reg/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  adder/uo/final_shift_reg/state_reg[23]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)        0.077    15.311    adder/uo/final_shift_reg/state_reg[23]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 adder/uc/stato_corrente_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder/uo/final_shift_reg/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 1.294ns (30.108%)  route 3.004ns (69.892%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.709     5.311    adder/uc/clk_IBUF_BUFG
    SLICE_X5Y100         FDSE                                         r  adder/uc/stato_corrente_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDSE (Prop_fdse_C_Q)         0.456     5.767 r  adder/uc/stato_corrente_reg[0]/Q
                         net (fo=25, routed)          1.254     7.022    adder/uc/stato_corrente_reg[3]_0[0]
    SLICE_X4Y103         LUT4 (Prop_lut4_I1_O)        0.150     7.172 r  adder/uc/stato[7]_i_6/O
                         net (fo=30, routed)          1.225     8.397    adder/uo/shift_register_min/state_reg[24]_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I4_O)        0.361     8.758 r  adder/uo/shift_register_min/state[8]_i_2/O
                         net (fo=1, routed)           0.524     9.282    adder/uc/state_reg[8]
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.327     9.609 r  adder/uc/state[8]_i_1/O
                         net (fo=1, routed)           0.000     9.609    adder/uo/final_shift_reg/D[1]
    SLICE_X2Y104         FDRE                                         r  adder/uo/final_shift_reg/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.589    15.011    adder/uo/final_shift_reg/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  adder/uo/final_shift_reg/state_reg[8]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)        0.077    15.312    adder/uo/final_shift_reg/state_reg[8]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 adder/uo/shift_register_min/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder/uo/final_shift_reg/state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.446ns (34.083%)  route 2.797ns (65.917%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.709     5.311    adder/uo/shift_register_min/clk_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  adder/uo/shift_register_min/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  adder/uo/shift_register_min/state_reg[5]/Q
                         net (fo=4, routed)           1.021     6.751    adder/uo/shift_register_min/Q[5]
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.299     7.050 f  adder/uo/shift_register_min/state[7]_i_2/O
                         net (fo=5, routed)           0.433     7.483    adder/uo/shift_register_min/state_reg[5]_0
    SLICE_X3Y104         LUT3 (Prop_lut3_I2_O)        0.124     7.607 r  adder/uo/shift_register_min/state[9]_i_3/O
                         net (fo=3, routed)           0.344     7.952    adder/uo/shift_register_min/state_reg[8]_1
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124     8.076 r  adder/uo/shift_register_min/state[13]_i_3/O
                         net (fo=3, routed)           0.593     8.668    adder/uo/shift_register_min/state_reg[12]_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I2_O)        0.153     8.821 r  adder/uo/shift_register_min/state[16]_i_3/O
                         net (fo=1, routed)           0.406     9.227    adder/uo/final_shift_reg/state_reg[16]_1
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.327     9.554 r  adder/uo/final_shift_reg/state[16]_i_1/O
                         net (fo=1, routed)           0.000     9.554    adder/uo/final_shift_reg/state[16]_i_1_n_0
    SLICE_X5Y103         FDRE                                         r  adder/uo/final_shift_reg/state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.587    15.009    adder/uo/final_shift_reg/clk_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  adder/uo/final_shift_reg/state_reg[16]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.029    15.262    adder/uo/final_shift_reg/state_reg[16]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 adder/uc/shift_effettuati_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder/uc/shift_effettuati_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.828ns (22.309%)  route 2.884ns (77.691%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.709     5.311    adder/uc/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  adder/uc/shift_effettuati_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  adder/uc/shift_effettuati_reg[0]/Q
                         net (fo=8, routed)           1.101     6.868    adder/uc/shift_effettuati_reg[0]
    SLICE_X5Y99          LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  adder/uc/shift_effettuati[7]_i_6/O
                         net (fo=3, routed)           0.659     7.651    adder/uc/shift_effettuati[7]_i_6_n_0
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.124     7.775 r  adder/uc/shift_effettuati[7]_i_4/O
                         net (fo=3, routed)           0.429     8.204    adder/uc/shift_effettuati[7]_i_4_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.124     8.328 r  adder/uc/shift_effettuati[7]_i_1/O
                         net (fo=7, routed)           0.695     9.023    adder/uc/shift_effettuati[7]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  adder/uc/shift_effettuati_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.604    15.027    adder/uc/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  adder/uc/shift_effettuati_reg[2]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y99          FDRE (Setup_fdre_C_R)       -0.429    14.742    adder/uc/shift_effettuati_reg[2]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  5.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 adder/uc/shift_effettuati_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder/uc/shift_effettuati_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.117%)  route 0.289ns (60.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.598     1.517    adder/uc/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  adder/uc/shift_effettuati_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  adder/uc/shift_effettuati_reg[1]/Q
                         net (fo=7, routed)           0.289     1.948    adder/uc/shift_effettuati_reg[1]
    SLICE_X4Y99          LUT3 (Prop_lut3_I1_O)        0.045     1.993 r  adder/uc/shift_effettuati[2]_i_1/O
                         net (fo=1, routed)           0.000     1.993    adder/uc/plusOp[2]
    SLICE_X4Y99          FDRE                                         r  adder/uc/shift_effettuati_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.875     2.040    adder/uc/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  adder/uc/shift_effettuati_reg[2]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092     1.886    adder/uc/shift_effettuati_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 adder/uo/final_shift_reg/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder/uo/final_shift_reg/state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.598     1.517    adder/uo/final_shift_reg/clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  adder/uo/final_shift_reg/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  adder/uo/final_shift_reg/state_reg[6]/Q
                         net (fo=4, routed)           0.076     1.735    adder/uo/final_shift_reg/final_shift[6]
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.045     1.780 r  adder/uo/final_shift_reg/state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.780    adder/uo/final_shift_reg/state[7]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  adder/uo/final_shift_reg/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.871     2.036    adder/uo/final_shift_reg/clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  adder/uo/final_shift_reg/state_reg[7]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.121     1.651    adder/uo/final_shift_reg/state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 adder/uo/final_shift_reg/state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder/uo/final_shift_reg/state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.597     1.516    adder/uo/final_shift_reg/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  adder/uo/final_shift_reg/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  adder/uo/final_shift_reg/state_reg[12]/Q
                         net (fo=4, routed)           0.110     1.767    adder/uo/final_shift_reg/final_shift[12]
    SLICE_X5Y104         LUT6 (Prop_lut6_I0_O)        0.045     1.812 r  adder/uo/final_shift_reg/state[13]_i_1/O
                         net (fo=1, routed)           0.000     1.812    adder/uo/final_shift_reg/state[13]_i_1_n_0
    SLICE_X5Y104         FDRE                                         r  adder/uo/final_shift_reg/state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.867     2.033    adder/uo/final_shift_reg/clk_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  adder/uo/final_shift_reg/state_reg[13]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.091     1.620    adder/uo/final_shift_reg/state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 adder/uo/final_shift_reg/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder/uo/final_shift_reg/state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.045%)  route 0.140ns (42.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.598     1.517    adder/uo/final_shift_reg/clk_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  adder/uo/final_shift_reg/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  adder/uo/final_shift_reg/state_reg[20]/Q
                         net (fo=4, routed)           0.140     1.798    adder/uo/final_shift_reg/final_shift[20]
    SLICE_X6Y102         LUT6 (Prop_lut6_I5_O)        0.045     1.843 r  adder/uo/final_shift_reg/state[19]_i_1/O
                         net (fo=1, routed)           0.000     1.843    adder/uo/final_shift_reg/state[19]_i_1_n_0
    SLICE_X6Y102         FDRE                                         r  adder/uo/final_shift_reg/state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.868     2.034    adder/uo/final_shift_reg/clk_IBUF_BUFG
    SLICE_X6Y102         FDRE                                         r  adder/uo/final_shift_reg/state_reg[19]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.120     1.650    adder/uo/final_shift_reg/state_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 adder/uo/final_shift_reg/state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder/uo/final_shift_reg/state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.519%)  route 0.175ns (48.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.597     1.516    adder/uo/final_shift_reg/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  adder/uo/final_shift_reg/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  adder/uo/final_shift_reg/state_reg[12]/Q
                         net (fo=4, routed)           0.175     1.832    adder/uo/final_shift_reg/final_shift[12]
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.045     1.877 r  adder/uo/final_shift_reg/state[11]_i_1/O
                         net (fo=1, routed)           0.000     1.877    adder/uo/final_shift_reg/state[11]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  adder/uo/final_shift_reg/state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.871     2.036    adder/uo/final_shift_reg/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  adder/uo/final_shift_reg/state_reg[11]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.121     1.677    adder/uo/final_shift_reg/state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 adder/uc/shift_effettuati_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder/uc/shift_effettuati_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.358%)  route 0.372ns (66.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    adder/uc/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  adder/uc/shift_effettuati_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  adder/uc/shift_effettuati_reg[7]/Q
                         net (fo=4, routed)           0.372     2.036    adder/uc/shift_effettuati_reg[7]
    SLICE_X4Y100         LUT5 (Prop_lut5_I3_O)        0.045     2.081 r  adder/uc/shift_effettuati[0]_i_1/O
                         net (fo=1, routed)           0.000     2.081    adder/uc/shift_effettuati[0]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  adder/uc/shift_effettuati_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.868     2.034    adder/uc/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  adder/uc/shift_effettuati_reg[0]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.091     1.879    adder/uc/shift_effettuati_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 adder/uc/shift_effettuati_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder/uc/shift_effettuati_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.298%)  route 0.373ns (66.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    adder/uc/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  adder/uc/shift_effettuati_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  adder/uc/shift_effettuati_reg[7]/Q
                         net (fo=4, routed)           0.373     2.037    adder/uc/shift_effettuati_reg[7]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.045     2.082 r  adder/uc/shift_effettuati[1]_i_1/O
                         net (fo=1, routed)           0.000     2.082    adder/uc/shift_effettuati[1]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  adder/uc/shift_effettuati_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.868     2.034    adder/uc/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  adder/uc/shift_effettuati_reg[1]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.092     1.880    adder/uc/shift_effettuati_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 adder/uo/final_shift_reg/state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder/uo/final_shift_reg/state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.792%)  route 0.120ns (39.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.597     1.516    adder/uo/final_shift_reg/clk_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  adder/uo/final_shift_reg/state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  adder/uo/final_shift_reg/state_reg[13]/Q
                         net (fo=4, routed)           0.120     1.777    adder/uo/final_shift_reg/final_shift[13]
    SLICE_X4Y104         LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  adder/uo/final_shift_reg/state[12]_i_1/O
                         net (fo=1, routed)           0.000     1.822    adder/uo/final_shift_reg/state[12]_i_1_n_0
    SLICE_X4Y104         FDRE                                         r  adder/uo/final_shift_reg/state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.867     2.033    adder/uo/final_shift_reg/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  adder/uo/final_shift_reg/state_reg[12]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X4Y104         FDRE (Hold_fdre_C_D)         0.091     1.620    adder/uo/final_shift_reg/state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 adder/uc/shift_effettuati_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder/uc/shift_effettuati_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.185ns (31.326%)  route 0.406ns (68.674%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.598     1.517    adder/uc/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  adder/uc/shift_effettuati_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  adder/uc/shift_effettuati_reg[0]/Q
                         net (fo=8, routed)           0.406     2.064    adder/uc/shift_effettuati_reg[0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I3_O)        0.044     2.108 r  adder/uc/shift_effettuati[4]_i_1/O
                         net (fo=1, routed)           0.000     2.108    adder/uc/plusOp[4]
    SLICE_X5Y99          FDRE                                         r  adder/uc/shift_effettuati_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.875     2.040    adder/uc/clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  adder/uc/shift_effettuati_reg[4]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.107     1.901    adder/uc/shift_effettuati_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 adder/uo/shift_register_min/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder/uo/shift_register_min/state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.427%)  route 0.162ns (46.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.597     1.516    adder/uo/shift_register_min/clk_IBUF_BUFG
    SLICE_X7Y103         FDRE                                         r  adder/uo/shift_register_min/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  adder/uo/shift_register_min/state_reg[16]/Q
                         net (fo=4, routed)           0.162     1.820    adder/uo/shift_register_min/state_reg_n_0_[16]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.045     1.865 r  adder/uo/shift_register_min/state[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.865    adder/uo/shift_register_min/p_1_in[15]
    SLICE_X6Y103         FDRE                                         r  adder/uo/shift_register_min/state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.867     2.033    adder/uo/shift_register_min/clk_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  adder/uo/shift_register_min/state_reg[15]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y103         FDRE (Hold_fdre_C_D)         0.121     1.650    adder/uo/shift_register_min/state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    adder/uc/shift_effettuati_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    adder/uc/shift_effettuati_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y99     adder/uc/shift_effettuati_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y99     adder/uc/shift_effettuati_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y99     adder/uc/shift_effettuati_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y99     adder/uc/shift_effettuati_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y99     adder/uc/shift_effettuati_reg[7]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X5Y100    adder/uc/stato_corrente_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y100    adder/uc/stato_corrente_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    adder/uc/shift_effettuati_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    adder/uc/shift_effettuati_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    adder/uc/stato_corrente_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    adder/uc/stato_corrente_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    adder/uc/stato_corrente_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    adder/uc/stato_corrente_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    adder/uo/exp_res/stato_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    adder/uo/exp_res/stato_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    adder/uo/final_shift_reg/state_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y102    adder/uo/final_shift_reg/state_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    adder/uc/shift_effettuati_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    adder/uc/shift_effettuati_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    adder/uc/shift_effettuati_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    adder/uc/shift_effettuati_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99     adder/uc/shift_effettuati_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     adder/uc/shift_effettuati_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     adder/uc/shift_effettuati_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     adder/uc/shift_effettuati_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99     adder/uc/shift_effettuati_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    adder/uc/stato_corrente_reg[0]/C



