OpenROAD 0cfb9a45bfb256c9af1a0500d4c97da0f145f54f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/mult_comb_16x16/runs/first_run/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/brunoayala/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/mult_comb_16x16/runs/first_run/tmp/17-mult_comb_16x16.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult_comb_16x16
Die area:                 ( 0 0 ) ( 174965 185685 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3871
Number of terminals:      66
Number of snets:          2
Number of nets:           1500

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 196.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 46578.
[INFO DRT-0033] mcon shape region query size = 42880.
[INFO DRT-0033] met1 shape region query size = 8512.
[INFO DRT-0033] via shape region query size = 1220.
[INFO DRT-0033] met2 shape region query size = 764.
[INFO DRT-0033] via2 shape region query size = 976.
[INFO DRT-0033] met3 shape region query size = 764.
[INFO DRT-0033] via3 shape region query size = 976.
[INFO DRT-0033] met4 shape region query size = 292.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0078]   Complete 719 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 178 unique inst patterns.
[INFO DRT-0084]   Complete 927 groups.
#scanned instances     = 3871
#unique  instances     = 196
#stdCellGenAp          = 5327
#stdCellValidPlanarAp  = 32
#stdCellValidViaAp     = 4195
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 5441
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:39, elapsed time = 00:00:19, memory = 134.17 (MB), peak = 134.17 (MB)

Number of guides:     10829

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 25 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 26 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3921.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2976.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1491.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 90.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 21.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 5433 vertical wires in 1 frboxes and 3066 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 551 vertical wires in 1 frboxes and 1209 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 151.04 (MB), peak = 165.53 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 151.04 (MB), peak = 165.53 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 218.66 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 238.46 (MB).
    Completing 30% with 234 violations.
    elapsed time = 00:00:07, memory = 204.43 (MB).
    Completing 40% with 234 violations.
    elapsed time = 00:00:11, memory = 260.82 (MB).
    Completing 50% with 234 violations.
    elapsed time = 00:00:15, memory = 247.50 (MB).
    Completing 60% with 492 violations.
    elapsed time = 00:00:17, memory = 246.88 (MB).
    Completing 70% with 492 violations.
    elapsed time = 00:00:23, memory = 241.11 (MB).
    Completing 80% with 736 violations.
    elapsed time = 00:00:25, memory = 241.59 (MB).
    Completing 90% with 736 violations.
    elapsed time = 00:00:26, memory = 259.89 (MB).
    Completing 100% with 966 violations.
    elapsed time = 00:00:32, memory = 200.90 (MB).
[INFO DRT-0199]   Number of violations = 1168.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      1      0      0      0
Metal Spacing       13      0    188     20      3
Min Hole             0      0      1      0      0
NS Metal             0      0      1      0      0
Recheck              1      0    127     68      6
Short                0      0    687     52      0
[INFO DRT-0267] cpu time = 00:00:46, elapsed time = 00:00:32, memory = 512.63 (MB), peak = 512.63 (MB)
Total wire length = 40593 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20938 um.
Total wire length on LAYER met2 = 17502 um.
Total wire length on LAYER met3 = 1261 um.
Total wire length on LAYER met4 = 891 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10981.
Up-via summary (total 10981):.

------------------------
 FR_MASTERSLICE        0
            li1     5427
           met1     5372
           met2      145
           met3       37
           met4        0
------------------------
                   10981


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1168 violations.
    elapsed time = 00:00:01, memory = 536.83 (MB).
    Completing 20% with 1168 violations.
    elapsed time = 00:00:10, memory = 569.71 (MB).
    Completing 30% with 1017 violations.
    elapsed time = 00:00:11, memory = 534.66 (MB).
    Completing 40% with 1017 violations.
    elapsed time = 00:00:14, memory = 573.40 (MB).
    Completing 50% with 1017 violations.
    elapsed time = 00:00:19, memory = 562.91 (MB).
    Completing 60% with 984 violations.
    elapsed time = 00:00:20, memory = 554.97 (MB).
    Completing 70% with 984 violations.
    elapsed time = 00:00:25, memory = 566.51 (MB).
    Completing 80% with 846 violations.
    elapsed time = 00:00:28, memory = 550.80 (MB).
    Completing 90% with 846 violations.
    elapsed time = 00:00:32, memory = 583.00 (MB).
    Completing 100% with 678 violations.
    elapsed time = 00:00:32, memory = 509.31 (MB).
[INFO DRT-0199]   Number of violations = 678.
Viol/Layer        met1   met2
Metal Spacing      130     11
Short              523     14
[INFO DRT-0267] cpu time = 00:00:46, elapsed time = 00:00:32, memory = 512.92 (MB), peak = 584.66 (MB)
Total wire length = 40069 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20810 um.
Total wire length on LAYER met2 = 17190 um.
Total wire length on LAYER met3 = 1186 um.
Total wire length on LAYER met4 = 880 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10819.
Up-via summary (total 10819):.

------------------------
 FR_MASTERSLICE        0
            li1     5422
           met1     5219
           met2      139
           met3       39
           met4        0
------------------------
                   10819


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 678 violations.
    elapsed time = 00:00:00, memory = 513.06 (MB).
    Completing 20% with 678 violations.
    elapsed time = 00:00:00, memory = 556.43 (MB).
    Completing 30% with 678 violations.
    elapsed time = 00:00:00, memory = 559.01 (MB).
    Completing 40% with 669 violations.
    elapsed time = 00:00:08, memory = 510.22 (MB).
    Completing 50% with 669 violations.
    elapsed time = 00:00:11, memory = 564.88 (MB).
    Completing 60% with 669 violations.
    elapsed time = 00:00:14, memory = 564.88 (MB).
    Completing 70% with 670 violations.
    elapsed time = 00:00:14, memory = 518.56 (MB).
    Completing 80% with 670 violations.
    elapsed time = 00:00:19, memory = 568.65 (MB).
    Completing 90% with 581 violations.
    elapsed time = 00:00:24, memory = 565.58 (MB).
    Completing 100% with 564 violations.
    elapsed time = 00:00:26, memory = 509.12 (MB).
[INFO DRT-0199]   Number of violations = 564.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0     95      6      1
Min Hole             0      1      0      0
Short                0    447     13      0
[INFO DRT-0267] cpu time = 00:00:42, elapsed time = 00:00:27, memory = 512.99 (MB), peak = 588.24 (MB)
Total wire length = 39950 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20769 um.
Total wire length on LAYER met2 = 17171 um.
Total wire length on LAYER met3 = 1153 um.
Total wire length on LAYER met4 = 855 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10814.
Up-via summary (total 10814):.

------------------------
 FR_MASTERSLICE        0
            li1     5422
           met1     5219
           met2      137
           met3       36
           met4        0
------------------------
                   10814


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 564 violations.
    elapsed time = 00:00:02, memory = 557.27 (MB).
    Completing 20% with 564 violations.
    elapsed time = 00:00:07, memory = 557.52 (MB).
    Completing 30% with 452 violations.
    elapsed time = 00:00:07, memory = 525.55 (MB).
    Completing 40% with 452 violations.
    elapsed time = 00:00:10, memory = 583.07 (MB).
    Completing 50% with 452 violations.
    elapsed time = 00:00:14, memory = 571.28 (MB).
    Completing 60% with 308 violations.
    elapsed time = 00:00:16, memory = 572.68 (MB).
    Completing 70% with 308 violations.
    elapsed time = 00:00:20, memory = 557.98 (MB).
    Completing 80% with 230 violations.
    elapsed time = 00:00:21, memory = 541.03 (MB).
    Completing 90% with 230 violations.
    elapsed time = 00:00:23, memory = 558.04 (MB).
    Completing 100% with 70 violations.
    elapsed time = 00:00:30, memory = 509.32 (MB).
[INFO DRT-0199]   Number of violations = 70.
Viol/Layer        met1   met2
Metal Spacing       14      8
Short               35     13
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:30, memory = 510.60 (MB), peak = 588.24 (MB)
Total wire length = 39944 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19825 um.
Total wire length on LAYER met2 = 17308 um.
Total wire length on LAYER met3 = 1967 um.
Total wire length on LAYER met4 = 843 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11119.
Up-via summary (total 11119):.

------------------------
 FR_MASTERSLICE        0
            li1     5422
           met1     5401
           met2      261
           met3       35
           met4        0
------------------------
                   11119


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 70 violations.
    elapsed time = 00:00:01, memory = 546.70 (MB).
    Completing 20% with 70 violations.
    elapsed time = 00:00:04, memory = 546.70 (MB).
    Completing 30% with 34 violations.
    elapsed time = 00:00:04, memory = 509.61 (MB).
    Completing 40% with 34 violations.
    elapsed time = 00:00:04, memory = 509.61 (MB).
    Completing 50% with 34 violations.
    elapsed time = 00:00:04, memory = 541.84 (MB).
    Completing 60% with 33 violations.
    elapsed time = 00:00:04, memory = 509.71 (MB).
    Completing 70% with 33 violations.
    elapsed time = 00:00:05, memory = 509.71 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:05, memory = 509.71 (MB).
    Completing 90% with 20 violations.
    elapsed time = 00:00:05, memory = 523.37 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:08, memory = 523.58 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:09, memory = 523.58 (MB), peak = 588.24 (MB)
Total wire length = 39943 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19791 um.
Total wire length on LAYER met2 = 17298 um.
Total wire length on LAYER met3 = 2009 um.
Total wire length on LAYER met4 = 843 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11123.
Up-via summary (total 11123):.

------------------------
 FR_MASTERSLICE        0
            li1     5422
           met1     5403
           met2      263
           met3       35
           met4        0
------------------------
                   11123


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 523.58 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 527.96 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 528.05 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 528.05 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 528.05 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 528.05 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 528.05 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 528.05 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 528.05 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 528.05 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 528.05 (MB), peak = 588.24 (MB)
Total wire length = 39941 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19789 um.
Total wire length on LAYER met2 = 17298 um.
Total wire length on LAYER met3 = 2009 um.
Total wire length on LAYER met4 = 843 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11123.
Up-via summary (total 11123):.

------------------------
 FR_MASTERSLICE        0
            li1     5422
           met1     5403
           met2      263
           met3       35
           met4        0
------------------------
                   11123


[INFO DRT-0198] Complete detail routing.
Total wire length = 39941 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19789 um.
Total wire length on LAYER met2 = 17298 um.
Total wire length on LAYER met3 = 2009 um.
Total wire length on LAYER met4 = 843 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11123.
Up-via summary (total 11123):.

------------------------
 FR_MASTERSLICE        0
            li1     5422
           met1     5403
           met2      263
           met3       35
           met4        0
------------------------
                   11123


[INFO DRT-0267] cpu time = 00:03:09, elapsed time = 00:02:11, memory = 528.05 (MB), peak = 588.24 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/mult_comb_16x16/runs/first_run/results/routing/mult_comb_16x16.odb'…
Writing netlist to '/openlane/designs/mult_comb_16x16/runs/first_run/results/routing/mult_comb_16x16.nl.v'…
Writing powered netlist to '/openlane/designs/mult_comb_16x16/runs/first_run/results/routing/mult_comb_16x16.pnl.v'…
Writing layout to '/openlane/designs/mult_comb_16x16/runs/first_run/results/routing/mult_comb_16x16.def'…
