Microchip Technology Inc. - Microchip Libero Software Release v2023.1 (Version 2023.1.0.6)

Date      :  Fri Jun 16 13:51:36 2023
Project   :  D:\Programas\Microchip\fpga-hls-libraries\vision\demo_designs\PF_Video_kit\libero\vision_pipeline
Component :  CORERXIODBITALIGN_C3
Family    :  PolarFire


HDL source files for all Synthesis and Simulation tools:
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/core/CoreRxIODBitAlign.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/core/CoreRxIODBitAlign_top.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3.v

Stimulus files for all Simulation tools:
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/prbscheck_parallel_fab_x4.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/prbsgen_parallel_fab_x4.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/rev_bits_x4.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/CCC_COMP_CCC_COMP_0_PF_CCC.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/CCC_COMP.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/CORERXIODBITALIGN_C0.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/RXIOD_COMP_PF_IOD_RX_PF_IOD.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/PF_LANECTRL_PAUSE_SYNC.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/PLL_BclkSclkAlign.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/ICB_BclkSclkAlign.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/CoreBclkSclkAlign.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/RXIOD_COMP_TR.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/RXIOD_COMP.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/PF_LANECTRL_PAUSE_SYNC1.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/TXIOD_COMP_PF_IOD_TX_PF_IOD.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/TXIOD_COMP.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/CoreRxIODBitAlign_SD_wrap.v
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3/CORERXIODBITALIGN_C3_0/rtl/vlog/test/user/testbench.v

Constraint files:
    D:/Programas/Microchip/fpga-hls-libraries/vision/demo_designs/PF_Video_kit/libero/vision_pipeline/component/work/CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3.sdc
