From fd7ef389ad6a492e066f5a2e9acb9d2b83393737 Mon Sep 17 00:00:00 2001
From: IotaHydrae <writeforever@foxmail.com>
Date: Tue, 5 Jul 2022 10:01:01 +0800
Subject: [PATCH 1/7] add dts support for suniv f1c100s

Signed-off-by: IotaHydrae <writeforever@foxmail.com>
---
 arch/arm/boot/dts/Makefile                    |   3 +-
 ...niv-f1c100s-hamsterbear-track-wireless.dts | 250 +++++++++++++
 .../boot/dts/suniv-f1c100s-hamsterbear.dtsi   | 347 ++++++++++++++++++
 3 files changed, 599 insertions(+), 1 deletion(-)
 create mode 100644 arch/arm/boot/dts/suniv-f1c100s-hamsterbear-track-wireless.dts
 create mode 100644 arch/arm/boot/dts/suniv-f1c100s-hamsterbear.dtsi

diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index e41eca79c..8ac409f25 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -1317,7 +1317,8 @@ dtb-$(CONFIG_MACH_SUN9I) += \
 	sun9i-a80-optimus.dtb \
 	sun9i-a80-cubieboard4.dtb
 dtb-$(CONFIG_MACH_SUNIV) += \
-	suniv-f1c100s-licheepi-nano.dtb
+	suniv-f1c100s-licheepi-nano.dtb \
+	suniv-f1c100s-hamsterbear-track-wireless.dtb
 dtb-$(CONFIG_ARCH_TEGRA_2x_SOC) += \
 	tegra20-acer-a500-picasso.dtb \
 	tegra20-asus-tf101.dtb \
diff --git a/arch/arm/boot/dts/suniv-f1c100s-hamsterbear-track-wireless.dts b/arch/arm/boot/dts/suniv-f1c100s-hamsterbear-track-wireless.dts
new file mode 100644
index 000000000..62b42e551
--- /dev/null
+++ b/arch/arm/boot/dts/suniv-f1c100s-hamsterbear-track-wireless.dts
@@ -0,0 +1,250 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR X11)
+/*
+ * Copyright 2018 Icenowy Zheng <icenowy@aosc.io>
+ */
+
+/dts-v1/;
+#include "suniv-f1c100s-hamsterbear.dtsi"
+
+#include <dt-bindings/gpio/gpio.h>
+
+/ {
+	model = "HamsterBear Model0";
+	compatible = "hamsterbear,hamsterbear-model0", "allwinner,suniv-f1c100s";
+
+	aliases {
+		serial0 = &uart0;
+		serial1 = &uart1;
+		serial2 = &uart2;
+		i2c0 = &i2c0;
+		i2c1 = &i2c1;
+		i2c2 = &i2c2;
+		spi0 = &spi0;
+		spi1 = &spi1;
+	};
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+
+        reg_vcc3v3: vcc3v3 {
+                compatible = "regulator-fixed";
+                regulator-name = "vcc3v3";
+                regulator-min-microvolt = <3300000>;
+                regulator-max-microvolt = <3300000>;
+        };
+
+	lradc: lradc@1c23400 {
+		compatible = "allwinner,sun4i-a10-lradc-keys";
+	        reg = <0x01c23400 0x100>;
+        	interrupts = <22>;
+	        vref-supply = <&reg_vcc3v3>;
+
+	        button-132 {
+        	    label = "PRE";
+	            linux,code = <105>;
+	            channel = <0>;
+	            voltage = <174603>;
+	        };
+
+	        button-196 {
+	            label = "NEXT";
+	            linux,code = <106>;
+	            channel = <0>;
+	            voltage = <419047>;
+       		};
+
+	        button-233 {
+	            label = "OK";
+	            linux,code = <28>;
+	            channel = <0>;
+	            voltage = <698412>;
+       		};
+
+	        button-271 {
+	            label = "BACK";
+	            linux,code = <14>;
+	            channel = <0>;
+	            voltage = <803174>;
+       		};
+	};
+
+/*
+	lradc: lradc@1c23400 {
+		compatible = "allwinner,suniv-f1c100s-lradc-keys";
+	        reg = <0x01c23400 0x100>;
+        	interrupts = <22>;
+	        vref-supply = <&reg_vcc3v3>;
+	};
+*/
+/*
+	i2c0: i2c-gpio_hamsterbear0 {
+		compatible = "i2c-gpio";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		status = "okay";
+		i2c-gpio,delay-us = <5>;
+		scl-gpios = <&pio 4 11 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
+		sda-gpios = <&pio 4 12 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
+
+		at24c02:at24c02@50{
+			compatible = "atmel,24c02";
+			reg = <0x50>;
+			pagesize = <8>;
+			num-addresses = <8>;
+		};
+	};
+*/
+
+	i2c1: i2c-gpio_hamsterbear1 {
+		compatible = "i2c-gpio";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		status = "okay";
+		i2c-gpio,delay-us = <5>;
+		scl-gpios = <&pio 3 5 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
+		sda-gpios = <&pio 3 6 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
+	};
+
+	i2c2: i2c-gpio_hamsterbear2 {
+
+		compatible = "i2c-gpio";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		status = "okay";
+		i2c-gpio,delay-us = <5>;
+		scl-gpios = <&pio 3 5 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
+		sda-gpios = <&pio 3 6 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
+	};
+};
+
+&dma {
+	status = "okay";
+};
+
+&uart0 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&uart0_pe_pins>;
+	status = "okay";
+};
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&uart1_pd_pins>;
+	status = "okay";
+};
+
+&uart2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&uart2_pd_pins>;
+	status = "okay";
+};
+
+&i2c0 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&i2c0_pe_pins>;
+	status = "okay";
+
+	ds1307: rtc@68 {
+		compatible = "dallas,ds1307";
+		status = "disabled";
+		reg = <0x68>;
+		//interrupt-parent = <&gpio4>;
+		//interrupts = <20 0>;
+		trickle-resistor-ohms = <250>;
+	};
+};
+
+/*
+&i2c1 {
+	pinctl-names = "default";
+	pinctrl-0 = <&i2c1_pd_pins>;
+	status = "okay";
+	i2c-max-frequency = <400000>;
+};
+*/
+
+/*
+&i2c2 {
+	pinctl-names = "default";
+	pinctrl-0 = <&i2c2_pd_pins>;
+	status = "okay";
+	i2c-max-frequency = <400000>;
+};
+*/
+
+
+&spi0 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&spi0_pd_pins>;
+	status = "okay";
+	spi-max-frequency = <50000000>;
+
+	st7789v: st7789v@0 {
+                #address-cells = <1>;
+                #size-cells = <1>;
+                compatible = "sitronix,st7789v";
+                reg = <0>;
+                spi-max-frequency = <50000000>;
+                rgb;
+                buswidth = <8>;
+                rotate = <90>;
+                fps = <60>;
+                spi-cpol;
+                spi-cpha;
+                reset-gpios = <&pio 4 10 GPIO_ACTIVE_HIGH>;	/* PE10 */
+                dc-gpios = <&pio 2 3 GPIO_ACTIVE_LOW>;		/* PC3 */
+                debug = <1>;
+        };
+};
+
+&spi1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&spi1_pa_pins>;
+	status = "okay";
+        spi-max-frequency = <50000000>;
+
+	ssd1306: ssd1306@0 {
+                #address-cells = <1>;
+                #size-cells = <1>;
+                compatible = "solomon,ssd1306";
+                reg = <0>;
+                spi-max-frequency = <50000000>;
+                buswidth = <8>;
+                rotate = <0>;
+                fps = <60>;
+                spi-cpol;
+                spi-cpha;
+                /* reset-gpios = <&pio 4 9 GPIO_ACTIVE_HIGH>;
+                dc-gpios = <&pio 4 10 GPIO_ACTIVE_LOW>; */
+                debug = <1>;
+        };
+};
+
+&mmc0 {
+	vmmc-supply = <&reg_vcc3v3>;
+	bus-width = <4>;
+	broken-cd;
+	status = "okay";
+};
+
+&mmc1 {
+	vmmc-supply = <&reg_vcc3v3>;
+	bus-width = <1>;
+	broken-cd;
+	status = "disabled";
+};
+
+&otg_sram {
+        status = "okay";
+};
+
+&usb_otg {
+        dr_mode = "otg";
+        status = "okay";
+};
+
+&usbphy {
+        usb0_id_det-gpio = <&pio 3 17 GPIO_ACTIVE_HIGH>; /* PE2 */
+        status = "okay";
+};
diff --git a/arch/arm/boot/dts/suniv-f1c100s-hamsterbear.dtsi b/arch/arm/boot/dts/suniv-f1c100s-hamsterbear.dtsi
new file mode 100644
index 000000000..0d587ce91
--- /dev/null
+++ b/arch/arm/boot/dts/suniv-f1c100s-hamsterbear.dtsi
@@ -0,0 +1,347 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR X11)
+/*
+ * Copyright 2018 Icenowy Zheng <icenowy@aosc.io>
+ * Copyright 2018 Mesih Kilinc <mesihkilinc@gmail.com>
+ */
+
+#include <dt-bindings/clock/suniv-ccu-f1c100s.h>
+#include <dt-bindings/reset/suniv-ccu-f1c100s.h>
+
+/ {
+	#address-cells = <1>;
+	#size-cells = <1>;
+	interrupt-parent = <&intc>;
+
+	clocks {
+		osc24M: clk-24M {
+			#clock-cells = <0>;
+			compatible = "fixed-clock";
+			clock-frequency = <24000000>;
+			clock-output-names = "osc24M";
+		};
+
+		osc32k: clk-32k {
+			#clock-cells = <0>;
+			compatible = "fixed-clock";
+			clock-frequency = <32768>;
+			clock-output-names = "osc32k";
+		};
+	};
+
+	cpus {
+		cpu {
+			compatible = "arm,arm926ej-s";
+			device_type = "cpu";
+		};
+	};
+
+	soc {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		sram-controller@1c00000 {
+			compatible = "allwinner,suniv-f1c100s-system-control",
+				     "allwinner,sun4i-a10-system-control";
+			reg = <0x01c00000 0x30>;
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges;
+
+			sram_d: sram@10000 {
+				compatible = "mmio-sram";
+				reg = <0x00010000 0x1000>;
+				#address-cells = <1>;
+				#size-cells = <1>;
+				ranges = <0 0x00010000 0x1000>;
+
+				otg_sram: sram-section@0 {
+					compatible = "allwinner,suniv-f1c100s-sram-d",
+						     "allwinner,sun4i-a10-sram-d";
+					reg = <0x0000 0x1000>;
+					status = "disabled";
+				};
+			};
+		};
+
+		dma: dma-controller@1c02000 {
+			compatible = "allwinner,suniv-f1c100s-dma";
+			reg = <0x01c02000 0x100>;
+			interrupts = <18>;
+			clocks  = <&ccu CLK_BUS_DMA>;
+			clock-names = "ahb", "mod";
+			resets = <&ccu RST_BUS_DMA>;
+			status = "disabled";
+			#dma-cells = <1>;
+		};
+
+/*
+		rsb: rsb@1c{
+			compatible = "allwinner,sun8i-a23-rsb";
+			
+		};
+*/
+
+
+		i2c0: i2c@1c27000 {
+			compatible = "allwinner,sun4i-a10-i2c";
+			reg = <0x01C27000 0x100>;
+			interrupts  = <7>;
+			clocks = <&ccu CLK_BUS_I2C0>, <&ccu CLK_BUS_I2C0>;
+			clock-names = "ahb", "mod";
+			resets = <&ccu RST_BUS_I2C0>;
+			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
+		};
+
+/*
+		i2c1: i2c@1c27400 {
+			compatible = "allwinner,sun4i-a10-i2c";
+			reg = <0x01C27400 0x100>;
+			interrupts  = <8>;
+			clocks = <&ccu CLK_BUS_I2C1>, <&ccu CLK_BUS_I2C1>;
+			clock-names = "ahb", "mod";
+			resets = <&ccu RST_BUS_I2C1>;
+			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
+		};
+*/
+/*
+		i2c2: i2c@1c27800 {
+			compatible = "allwinner,sun4i-a10-i2c";
+			reg = <0x01C27800 0x100>;
+			interrupts  = <9>;
+			clocks = <&ccu CLK_BUS_I2C2>, <&ccu CLK_BUS_I2C2>;
+			clock-names = "ahb", "mod";
+			resets = <&ccu RST_BUS_I2C2>;
+			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
+		};
+*/
+                spi0: spi@1c05000 {
+                        compatible = "allwinner,sun8i-h3-spi";
+                        reg = <0x01c05000 0x1000>;
+                        interrupts = <10>;
+                        clocks = <&ccu CLK_BUS_SPI0>, <&ccu CLK_BUS_SPI0>;
+                        clock-names = "ahb", "mod";
+			dmas = <&dma 0x04>, <&dma 0x04>;
+                        dma-names = "rx", "tx";
+                        resets = <&ccu RST_BUS_SPI0>;
+                        status = "disabled";
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+                };
+
+                spi1: spi@1c06000 {
+                        compatible = "allwinner,sun8i-h3-spi";
+                        reg = <0x01c06000 0x1000>;
+                        interrupts = <11>;
+                        clocks = <&ccu CLK_BUS_SPI1>, <&ccu CLK_BUS_SPI1>;
+                        clock-names = "ahb", "mod";
+			dmas = <&dma 0x05>, <&dma 0x05>;
+                        dma-names = "rx", "tx";
+                        resets = <&ccu RST_BUS_SPI1>;
+                        status = "disabled";
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+                };
+
+		ccu: clock@1c20000 {
+			compatible = "allwinner,suniv-f1c100s-ccu";
+			reg = <0x01c20000 0x400>;
+			clocks = <&osc24M>, <&osc32k>;
+			clock-names = "hosc", "losc";
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+		};
+
+		intc: interrupt-controller@1c20400 {
+			compatible = "allwinner,suniv-f1c100s-ic";
+			reg = <0x01c20400 0x400>;
+			interrupt-controller;
+			#interrupt-cells = <1>;
+		};
+
+		mmc0: mmc@1c0f000 {
+			compatible = "allwinner,suniv-f1c100s-mmc",
+					"allwinner,sun7i-a20-mmc";
+			reg = <0x01c0f000 0x1000>;
+			clocks = <&ccu CLK_BUS_MMC0>,
+				<&ccu CLK_MMC0>,
+				<&ccu CLK_MMC0_OUTPUT>,
+				<&ccu CLK_MMC0_SAMPLE>;
+			clock-names = "ahb",
+				"mmc",
+				"output",
+				"sample";
+			resets = <&ccu RST_BUS_MMC0>;
+			reset-names = "ahb";
+			interrupts = <23>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&mmc0_pins>;
+			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
+		};
+
+		mmc1: mmc@1c10000 {
+			compatible = "allwinner,suniv-f1c100s-mmc",
+					"allwinner,sun7i-a20-mmc";
+			reg = <0x01c10000 0x1000>;
+			clocks = <&ccu CLK_BUS_MMC1>,
+				<&ccu CLK_MMC1>,
+				<&ccu CLK_MMC1_OUTPUT>,
+				<&ccu CLK_MMC1_SAMPLE>;
+			clock-names = "ahb",
+				"mmc",
+				"output",
+				"sample";
+			resets = <&ccu RST_BUS_MMC1>;
+			reset-names = "ahb";
+			interrupts = <24>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&mmc1_pins>;
+			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
+		};
+
+		usb_otg: usb@1c13000 {
+			compatible = "allwinner,suniv-musb";
+			reg = <0x01c13000 0x0400>;
+			clocks = <&ccu CLK_BUS_OTG>;
+			resets = <&ccu RST_BUS_OTG>;
+			interrupts = <26>;
+			interrupt-names = "mc";
+			phys = <&usbphy 0>;
+			phy-names = "usb";
+			extcon = <&usbphy 0>;
+			allwinner,sram = <&otg_sram 1>;
+			status = "disabled";
+		};
+
+		usbphy: phy@1c13400 {
+			compatible = "allwinner,suniv-usb-phy";
+			reg = <0x01c13400 0x10>;
+			reg-names = "phy_ctrl";
+			clocks = <&ccu CLK_USB_PHY0>;
+			clock-names = "usb0_phy";
+			resets = <&ccu RST_USB_PHY0>;
+			reset-names = "usb0_reset";
+			#phy-cells = <1>;
+			status = "disabled";
+		};
+
+		pio: pinctrl@1c20800 {
+			compatible = "allwinner,suniv-f1c100s-pinctrl";
+			reg = <0x01c20800 0x400>;
+			interrupts = <38>, <39>, <40>;
+			clocks = <&ccu 37>, <&osc24M>, <&osc32k>;
+			clock-names = "apb", "hosc", "losc";
+			gpio-controller;
+			interrupt-controller;
+			#interrupt-cells = <3>;
+			#gpio-cells = <3>;
+
+			uart0_pe_pins: uart0-pe-pins {
+				pins = "PE0", "PE1";
+				function = "uart0";
+			};
+
+			uart1_pd_pins: uart1-pd-pins {
+				pins = "PD3", "PD4";
+				function = "uart1";
+			};
+
+			uart2_pd_pins: uart2-pd-pins {
+				pins = "PD13", "PD14";
+				function = "uart2";
+			};
+
+			i2c0_pe_pins: i2c0-pe-pins {
+				pins = "PE11", "PE12";
+				function = "i2c0";
+			};
+
+			i2c1_pd_pins: i2c1-pd-pins {
+				pins = "PD5", "PD6";
+				function = "i2c1";
+			};
+
+			i2c2_pd_pins: i2c2-pd-pins {
+				pins = "PD15", "PD16";
+				function = "i2c2";
+			};
+
+                        spi0_pd_pins: spi0-pd-pins {
+                                pins = "PD18", "PD19", "PD20", "PD21";
+                                function = "spi0";
+                        };
+
+                        spi1_pa_pins: spi1-pa-pins {
+                                pins = "PA0", "PA1", "PA2", "PA3";
+                                function = "spi1";
+                        };
+
+                        mmc0_pins: mmc0-pins {
+                                pins = "PF0", "PF1", "PF2", "PF3", "PF4", "PF5";
+                                function = "mmc0";
+                        };
+
+                        mmc1_pins: mmc1-pins {
+                                pins = "PC0", "PC1", "PC2";
+                                function = "mmc1";
+                        };
+		};
+
+		timer@1c20c00 {
+			compatible = "allwinner,suniv-f1c100s-timer";
+			reg = <0x01c20c00 0x90>;
+			interrupts = <13>;
+			clocks = <&osc24M>;
+		};
+
+		wdt: watchdog@1c20ca0 {
+			compatible = "allwinner,suniv-f1c100s-wdt",
+				     "allwinner,sun4i-a10-wdt";
+			reg = <0x01c20ca0 0x20>;
+		};
+
+		uart0: serial@1c25000 {
+			compatible = "snps,dw-apb-uart";
+			reg = <0x01c25000 0x400>;
+			interrupts = <1>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clocks = <&ccu 38>;
+			resets = <&ccu 24>;
+			status = "disabled";
+		};
+
+		uart1: serial@1c25400 {
+			compatible = "snps,dw-apb-uart";
+			reg = <0x01c25400 0x400>;
+			interrupts = <2>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clocks = <&ccu 39>;
+			resets = <&ccu 25>;
+			status = "disabled";
+		};
+
+		uart2: serial@1c25800 {
+			compatible = "snps,dw-apb-uart";
+			reg = <0x01c25800 0x400>;
+			interrupts = <3>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clocks = <&ccu 40>;
+			resets = <&ccu 26>;
+			status = "disabled";
+		};
+	};
+};
-- 
2.34.1

