Analysis & Synthesis report for oc8051
Fri May 03 22:30:33 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated|altsyncram_66a2:altsyncram1
 18. Source assignments for oc8051_decoder:oc8051_decoder1|altsyncram:WideOr30_rtl_0|altsyncram_g201:auto_generated
 19. Parameter Settings for User Entity Instance: oc8051_ram_top:oc8051_ram_top1
 20. Parameter Settings for User Entity Instance: oc8051_rom:oc8051_rom1
 21. Parameter Settings for User Entity Instance: oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component
 22. Parameter Settings for Inferred Entity Instance: oc8051_decoder:oc8051_decoder1|altsyncram:WideOr30_rtl_0
 23. Parameter Settings for Inferred Entity Instance: oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1|lpm_mult:Mult0
 24. altsyncram Parameter Settings by Entity Instance
 25. lpm_mult Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "oc8051_memory_interface:oc8051_memory_interface1"
 27. Port Connectivity Checks: "oc8051_ram_top:oc8051_ram_top1|oc8051_ram_256x8_two_bist:oc8051_idata"
 28. In-System Memory Content Editor Settings
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 03 22:30:32 2019            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; oc8051                                           ;
; Top-level Entity Name              ; oc8051_top                                       ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 6,608                                            ;
;     Total combinational functions  ; 4,355                                            ;
;     Dedicated logic registers      ; 2,847                                            ;
; Total registers                    ; 2847                                             ;
; Total pins                         ; 164                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 133,888                                          ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; oc8051_top         ; oc8051             ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------+---------+
; oc8051_uart.v                    ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_uart.v                             ;         ;
; oc8051_top.v                     ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_top.v                              ;         ;
; oc8051_timescale.v               ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_timescale.v                        ;         ;
; oc8051_tc2.v                     ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_tc2.v                              ;         ;
; oc8051_tc.v                      ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_tc.v                               ;         ;
; oc8051_sp.v                      ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_sp.v                               ;         ;
; oc8051_sfr.v                     ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_sfr.v                              ;         ;
; oc8051_rom.v                     ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_rom.v                              ;         ;
; oc8051_ram_top.v                 ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_ram_top.v                          ;         ;
; oc8051_ram_256x8_two_bist.v      ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_ram_256x8_two_bist.v               ;         ;
; oc8051_psw.v                     ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_psw.v                              ;         ;
; oc8051_ports.v                   ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_ports.v                            ;         ;
; oc8051_multiply.v                ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_multiply.v                         ;         ;
; oc8051_memory_interface.v        ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_memory_interface.v                 ;         ;
; oc8051_int.v                     ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_int.v                              ;         ;
; oc8051_indi_addr.v               ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_indi_addr.v                        ;         ;
; oc8051_dptr.v                    ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_dptr.v                             ;         ;
; oc8051_divide.v                  ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_divide.v                           ;         ;
; oc8051_defines.v                 ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_defines.v                          ;         ;
; oc8051_decoder.v                 ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_decoder.v                          ;         ;
; oc8051_cy_select.v               ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_cy_select.v                        ;         ;
; oc8051_comp.v                    ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_comp.v                             ;         ;
; oc8051_b_register.v              ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_b_register.v                       ;         ;
; oc8051_alu_src_sel.v             ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_alu_src_sel.v                      ;         ;
; oc8051_alu.v                     ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_alu.v                              ;         ;
; oc8051_acc.v                     ; yes             ; User Verilog HDL File            ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_acc.v                              ;         ;
; oc8051_altera_rom.mif            ; yes             ; User Memory Initialization File  ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_altera_rom.mif                     ;         ;
; oc8051_altera_rom.v              ; yes             ; User Wizard-Generated File       ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_altera_rom.v                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_mpa1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/fuvuukk/Desktop/oc8051/db/altsyncram_mpa1.tdf                    ;         ;
; db/altsyncram_66a2.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/fuvuukk/Desktop/oc8051/db/altsyncram_66a2.tdf                    ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd     ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd          ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd             ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd        ;         ;
; db/altsyncram_g201.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/fuvuukk/Desktop/oc8051/db/altsyncram_g201.tdf                    ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_57h.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Users/fuvuukk/Desktop/oc8051/db/add_sub_57h.tdf                        ;         ;
; altshift.tdf                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 6,608    ;
;                                             ;          ;
; Total combinational functions               ; 4355     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 2934     ;
;     -- 3 input functions                    ; 989      ;
;     -- <=2 input functions                  ; 432      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 4023     ;
;     -- arithmetic mode                      ; 332      ;
;                                             ;          ;
; Total registers                             ; 2847     ;
;     -- Dedicated logic registers            ; 2847     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 164      ;
; Total memory bits                           ; 133888   ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; wb_clk_i ;
; Maximum fan-out                             ; 2745     ;
; Total fan-out                               ; 25864    ;
; Average fan-out                             ; 3.49     ;
+---------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                 ; Library Name ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |oc8051_top                                                            ; 4355 (13)         ; 2847 (0)     ; 133888      ; 0            ; 0       ; 0         ; 164  ; 0            ; |oc8051_top                                                                                                                                                                                                         ; work         ;
;    |oc8051_alu:oc8051_alu1|                                            ; 409 (291)         ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_alu:oc8051_alu1                                                                                                                                                                                  ; work         ;
;       |oc8051_divide:oc8051_div1|                                      ; 62 (62)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_alu:oc8051_alu1|oc8051_divide:oc8051_div1                                                                                                                                                        ; work         ;
;       |oc8051_multiply:oc8051_mul1|                                    ; 56 (31)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1                                                                                                                                                      ; work         ;
;          |lpm_mult:Mult0|                                              ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1|lpm_mult:Mult0                                                                                                                                       ; work         ;
;             |multcore:mult_core|                                       ; 25 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1|lpm_mult:Mult0|multcore:mult_core                                                                                                                    ; work         ;
;                |mpar_add:padder|                                       ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                    ; work         ;
;                   |lpm_add_sub:adder[0]|                               ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                               ; work         ;
;                      |add_sub_57h:auto_generated|                      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_57h:auto_generated                                                    ; work         ;
;    |oc8051_alu_src_sel:oc8051_alu_src_sel1|                            ; 67 (67)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_alu_src_sel:oc8051_alu_src_sel1                                                                                                                                                                  ; work         ;
;    |oc8051_comp:oc8051_comp1|                                          ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_comp:oc8051_comp1                                                                                                                                                                                ; work         ;
;    |oc8051_cy_select:oc8051_cy_select1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_cy_select:oc8051_cy_select1                                                                                                                                                                      ; work         ;
;    |oc8051_decoder:oc8051_decoder1|                                    ; 279 (279)         ; 30 (30)      ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_decoder:oc8051_decoder1                                                                                                                                                                          ; work         ;
;       |altsyncram:WideOr30_rtl_0|                                      ; 0 (0)             ; 0 (0)        ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_decoder:oc8051_decoder1|altsyncram:WideOr30_rtl_0                                                                                                                                                ; work         ;
;          |altsyncram_g201:auto_generated|                              ; 0 (0)             ; 0 (0)        ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_decoder:oc8051_decoder1|altsyncram:WideOr30_rtl_0|altsyncram_g201:auto_generated                                                                                                                 ; work         ;
;    |oc8051_indi_addr:oc8051_indi_addr1|                                ; 53 (53)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_indi_addr:oc8051_indi_addr1                                                                                                                                                                      ; work         ;
;    |oc8051_memory_interface:oc8051_memory_interface1|                  ; 497 (497)         ; 202 (202)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_memory_interface:oc8051_memory_interface1                                                                                                                                                        ; work         ;
;    |oc8051_ram_top:oc8051_ram_top1|                                    ; 1703 (48)         ; 2068 (12)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_ram_top:oc8051_ram_top1                                                                                                                                                                          ; work         ;
;       |oc8051_ram_256x8_two_bist:oc8051_idata|                         ; 1655 (1655)       ; 2056 (2056)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_ram_top:oc8051_ram_top1|oc8051_ram_256x8_two_bist:oc8051_idata                                                                                                                                   ; work         ;
;    |oc8051_rom:oc8051_rom1|                                            ; 97 (1)            ; 66 (1)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_rom:oc8051_rom1                                                                                                                                                                                  ; work         ;
;       |oc8051_altera_rom:oc8051_altera_rom1|                           ; 96 (0)            ; 65 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 96 (0)            ; 65 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_mpa1:auto_generated|                           ; 96 (0)            ; 65 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated                                                                              ; work         ;
;                |altsyncram_66a2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated|altsyncram_66a2:altsyncram1                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 96 (73)           ; 65 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |oc8051_sfr:oc8051_sfr1|                                            ; 1112 (295)        ; 297 (16)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_sfr:oc8051_sfr1                                                                                                                                                                                  ; work         ;
;       |oc8051_acc:oc8051_acc1|                                         ; 28 (28)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_acc:oc8051_acc1                                                                                                                                                           ; work         ;
;       |oc8051_b_register:oc8051_b_register|                            ; 26 (26)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_b_register:oc8051_b_register                                                                                                                                              ; work         ;
;       |oc8051_dptr:oc8051_dptr1|                                       ; 10 (10)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_dptr:oc8051_dptr1                                                                                                                                                         ; work         ;
;       |oc8051_int:oc8051_int1|                                         ; 135 (135)         ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_int:oc8051_int1                                                                                                                                                           ; work         ;
;       |oc8051_ports:oc8051_ports1|                                     ; 116 (116)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1                                                                                                                                                       ; work         ;
;       |oc8051_psw:oc8051_psw1|                                         ; 31 (31)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_psw:oc8051_psw1                                                                                                                                                           ; work         ;
;       |oc8051_sp:oc8051_sp1|                                           ; 49 (49)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_sp:oc8051_sp1                                                                                                                                                             ; work         ;
;       |oc8051_tc2:oc8051_tc21|                                         ; 96 (96)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_tc2:oc8051_tc21                                                                                                                                                           ; work         ;
;       |oc8051_tc:oc8051_tc1|                                           ; 204 (204)         ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_tc:oc8051_tc1                                                                                                                                                             ; work         ;
;       |oc8051_uart:oc8051_uatr1|                                       ; 122 (122)         ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_uart:oc8051_uatr1                                                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                                  ; 112 (1)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|sld_hub:auto_hub                                                                                                                                                                                        ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                   ; 111 (74)          ; 80 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                           ; work         ;
;          |sld_rom_sr:hub_info_reg|                                     ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                   ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                   ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |oc8051_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                 ; work         ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Name                                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; oc8051_decoder:oc8051_decoder1|altsyncram:WideOr30_rtl_0|altsyncram_g201:auto_generated|ALTSYNCRAM                                                                ; AUTO ; ROM            ; 256          ; 11           ; --           ; --           ; 2816   ; oc8051.oc8051_top0.rtl.mif ;
; oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated|altsyncram_66a2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; oc8051_altera_rom.mif      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+-----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                         ; IP Include File                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+-----------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |oc8051_top|oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1 ; C:/Users/fuvuukk/Desktop/oc8051/oc8051_altera_rom.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                        ;
+----------------------------------------------------+----------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                          ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------------------------------+------------------------+
; oc8051_alu_src_sel:oc8051_alu_src_sel1|src1[0]     ; oc8051_alu_src_sel:oc8051_alu_src_sel1|Mux16 ; yes                    ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|src1[1]     ; oc8051_alu_src_sel:oc8051_alu_src_sel1|Mux16 ; yes                    ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|src1[7]     ; oc8051_alu_src_sel:oc8051_alu_src_sel1|Mux16 ; yes                    ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|src1[6]     ; oc8051_alu_src_sel:oc8051_alu_src_sel1|Mux16 ; yes                    ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|src1[5]     ; oc8051_alu_src_sel:oc8051_alu_src_sel1|Mux16 ; yes                    ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|src1[4]     ; oc8051_alu_src_sel:oc8051_alu_src_sel1|Mux16 ; yes                    ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|src1[3]     ; oc8051_alu_src_sel:oc8051_alu_src_sel1|Mux16 ; yes                    ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|src1[2]     ; oc8051_alu_src_sel:oc8051_alu_src_sel1|Mux16 ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                                              ;                        ;
+----------------------------------------------------+----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                ;
+--------------------------------------------------------------------+------------------------------------------------------------------------------+
; Register name                                                      ; Reason for Removal                                                           ;
+--------------------------------------------------------------------+------------------------------------------------------------------------------+
; oc8051_ram_top:oc8051_ram_top1|bit_addr_r                          ; Merged with oc8051_sfr:oc8051_sfr1|wr_bit_r                                  ;
; oc8051_indi_addr:oc8051_indi_addr1|wr_bit_r                        ; Merged with oc8051_sfr:oc8051_sfr1|wr_bit_r                                  ;
; oc8051_sfr:oc8051_sfr1|oc8051_int:oc8051_int1|int_vec[2,6]         ; Merged with oc8051_sfr:oc8051_sfr1|oc8051_int:oc8051_int1|int_vec[7]         ;
; oc8051_sfr:oc8051_sfr1|oc8051_int:oc8051_int1|int_vec[0]           ; Merged with oc8051_sfr:oc8051_sfr1|oc8051_int:oc8051_int1|int_vec[1]         ;
; oc8051_sfr:oc8051_sfr1|oc8051_uart:oc8051_uatr1|t1_ow_buf          ; Merged with oc8051_sfr:oc8051_sfr1|oc8051_int:oc8051_int1|tf1_buff           ;
; oc8051_memory_interface:oc8051_memory_interface1|dstb_o            ; Merged with oc8051_memory_interface:oc8051_memory_interface1|dmem_wait       ;
; oc8051_memory_interface:oc8051_memory_interface1|imm_r[7]          ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op2_buff[7]     ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|op2_r[7]                    ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op2_buff[7]     ;
; oc8051_memory_interface:oc8051_memory_interface1|imm_r[6]          ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op2_buff[6]     ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|op2_r[6]                    ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op2_buff[6]     ;
; oc8051_memory_interface:oc8051_memory_interface1|imm_r[5]          ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op2_buff[5]     ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|op2_r[5]                    ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op2_buff[5]     ;
; oc8051_memory_interface:oc8051_memory_interface1|imm_r[4]          ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op2_buff[4]     ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|op2_r[4]                    ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op2_buff[4]     ;
; oc8051_memory_interface:oc8051_memory_interface1|imm_r[3]          ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op2_buff[3]     ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|op2_r[3]                    ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op2_buff[3]     ;
; oc8051_memory_interface:oc8051_memory_interface1|imm_r[2]          ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op2_buff[2]     ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|op2_r[2]                    ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op2_buff[2]     ;
; oc8051_memory_interface:oc8051_memory_interface1|imm_r[1]          ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op2_buff[1]     ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|op2_r[1]                    ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op2_buff[1]     ;
; oc8051_memory_interface:oc8051_memory_interface1|imm_r[0]          ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op2_buff[0]     ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|op2_r[0]                    ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op2_buff[0]     ;
; oc8051_memory_interface:oc8051_memory_interface1|imm2_r[7]         ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op3_buff[7]     ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|op3_r[7]                    ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op3_buff[7]     ;
; oc8051_memory_interface:oc8051_memory_interface1|imm2_r[6]         ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op3_buff[6]     ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|op3_r[6]                    ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op3_buff[6]     ;
; oc8051_memory_interface:oc8051_memory_interface1|imm2_r[5]         ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op3_buff[5]     ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|op3_r[5]                    ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op3_buff[5]     ;
; oc8051_memory_interface:oc8051_memory_interface1|imm2_r[4]         ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op3_buff[4]     ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|op3_r[4]                    ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op3_buff[4]     ;
; oc8051_memory_interface:oc8051_memory_interface1|imm2_r[3]         ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op3_buff[3]     ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|op3_r[3]                    ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op3_buff[3]     ;
; oc8051_memory_interface:oc8051_memory_interface1|imm2_r[2]         ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op3_buff[2]     ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|op3_r[2]                    ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op3_buff[2]     ;
; oc8051_memory_interface:oc8051_memory_interface1|imm2_r[1]         ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op3_buff[1]     ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|op3_r[1]                    ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op3_buff[1]     ;
; oc8051_memory_interface:oc8051_memory_interface1|imm2_r[0]         ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op3_buff[0]     ;
; oc8051_alu_src_sel:oc8051_alu_src_sel1|op3_r[0]                    ; Merged with oc8051_memory_interface:oc8051_memory_interface1|op3_buff[0]     ;
; oc8051_memory_interface:oc8051_memory_interface1|int_vec_buff[2,6] ; Merged with oc8051_memory_interface:oc8051_memory_interface1|int_vec_buff[7] ;
; oc8051_memory_interface:oc8051_memory_interface1|int_vec_buff[0]   ; Merged with oc8051_memory_interface:oc8051_memory_interface1|int_vec_buff[1] ;
; oc8051_decoder:oc8051_decoder1|src_sel2[0,1]                       ; Lost fanout                                                                  ;
; oc8051_decoder:oc8051_decoder1|cy_sel[0,1]                         ; Lost fanout                                                                  ;
; oc8051_decoder:oc8051_decoder1|alu_op[0..3]                        ; Lost fanout                                                                  ;
; oc8051_decoder:oc8051_decoder1|psw_set[0,1]                        ; Lost fanout                                                                  ;
; oc8051_decoder:oc8051_decoder1|src_sel3                            ; Lost fanout                                                                  ;
; oc8051_sfr:oc8051_sfr1|oc8051_int:oc8051_int1|int_vec[7]           ; Stuck at GND due to stuck port data_in                                       ;
; oc8051_memory_interface:oc8051_memory_interface1|int_vec_buff[7]   ; Stuck at GND due to stuck port data_in                                       ;
; oc8051_decoder:oc8051_decoder1|src_sel3~0                          ; Merged with oc8051_decoder:oc8051_decoder1|psw_set[1]~3                      ;
; oc8051_decoder:oc8051_decoder1|psw_set[1]~3                        ; Merged with oc8051_decoder:oc8051_decoder1|psw_set[0]~0                      ;
; oc8051_decoder:oc8051_decoder1|psw_set[0]~0                        ; Merged with oc8051_decoder:oc8051_decoder1|alu_op[3]~0                       ;
; oc8051_decoder:oc8051_decoder1|alu_op[3]~0                         ; Merged with oc8051_decoder:oc8051_decoder1|alu_op[0]~11                      ;
; oc8051_decoder:oc8051_decoder1|alu_op[0]~11                        ; Merged with oc8051_decoder:oc8051_decoder1|cy_sel[0]~0                       ;
; oc8051_decoder:oc8051_decoder1|cy_sel[0]~0                         ; Merged with oc8051_decoder:oc8051_decoder1|cy_sel[1]~3                       ;
; oc8051_decoder:oc8051_decoder1|cy_sel[1]~3                         ; Merged with oc8051_decoder:oc8051_decoder1|src_sel2[1]~0                     ;
; oc8051_decoder:oc8051_decoder1|src_sel2[1]~0                       ; Merged with oc8051_decoder:oc8051_decoder1|src_sel2[0]~3                     ;
; oc8051_decoder:oc8051_decoder1|src_sel2[0]~3                       ; Merged with oc8051_decoder:oc8051_decoder1|alu_op[2]~3                       ;
; oc8051_decoder:oc8051_decoder1|alu_op[2]~3                         ; Merged with oc8051_decoder:oc8051_decoder1|alu_op[1]~7                       ;
; oc8051_decoder:oc8051_decoder1|alu_op[0]~12                        ; Merged with oc8051_decoder:oc8051_decoder1|alu_op[1]~8                       ;
; oc8051_decoder:oc8051_decoder1|alu_op[2]~6                         ; Merged with oc8051_decoder:oc8051_decoder1|alu_op[1]~10                      ;
; oc8051_decoder:oc8051_decoder1|alu_op[0]~14                        ; Merged with oc8051_decoder:oc8051_decoder1|alu_op[1]~10                      ;
; oc8051_decoder:oc8051_decoder1|psw_set[1]~6                        ; Merged with oc8051_decoder:oc8051_decoder1|alu_op[1]~10                      ;
; oc8051_decoder:oc8051_decoder1|alu_op[3]~2                         ; Merged with oc8051_decoder:oc8051_decoder1|src_sel2[0]~5                     ;
; oc8051_decoder:oc8051_decoder1|src_sel2[1]~2                       ; Merged with oc8051_decoder:oc8051_decoder1|src_sel2[0]~5                     ;
; oc8051_decoder:oc8051_decoder1|src_sel3~2                          ; Merged with oc8051_decoder:oc8051_decoder1|src_sel2[0]~5                     ;
; oc8051_decoder:oc8051_decoder1|psw_set[0]~2                        ; Merged with oc8051_decoder:oc8051_decoder1|src_sel2[0]~5                     ;
; oc8051_decoder:oc8051_decoder1|cy_sel[0]~2                         ; Merged with oc8051_decoder:oc8051_decoder1|src_sel2[0]~5                     ;
; oc8051_decoder:oc8051_decoder1|cy_sel[1]~5                         ; Merged with oc8051_decoder:oc8051_decoder1|src_sel2[0]~5                     ;
; oc8051_decoder:oc8051_decoder1|src_sel2[0]~5                       ; Merged with oc8051_decoder:oc8051_decoder1|alu_op[1]~10                      ;
; Total Number of Removed Registers = 76                             ;                                                                              ;
+--------------------------------------------------------------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                             ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------------------+
; Register name                                            ; Reason for Removal        ; Registers Removed due to This Register                           ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------------------+
; oc8051_sfr:oc8051_sfr1|oc8051_int:oc8051_int1|int_vec[7] ; Stuck at GND              ; oc8051_memory_interface:oc8051_memory_interface1|int_vec_buff[7] ;
;                                                          ; due to stuck port data_in ;                                                                  ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2847  ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 156   ;
; Number of registers using Asynchronous Clear ; 702   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2560  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; oc8051_decoder:oc8051_decoder1|state[1]                                      ; 16      ;
; oc8051_decoder:oc8051_decoder1|state[0]                                      ; 17      ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p0_out[0]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p0_out[1]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p0_out[2]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p0_out[3]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p0_out[4]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p0_out[5]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p0_out[6]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p0_out[7]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p1_out[0]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p1_out[1]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p1_out[2]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p1_out[3]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p1_out[4]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p1_out[5]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p1_out[6]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p1_out[7]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p2_out[0]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p2_out[1]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p2_out[2]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p2_out[3]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p2_out[4]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p2_out[5]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p2_out[6]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p2_out[7]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p3_out[0]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p3_out[1]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p3_out[2]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p3_out[3]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p3_out[4]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p3_out[5]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p3_out[6]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1|p3_out[7]                  ; 3       ;
; oc8051_sfr:oc8051_sfr1|oc8051_uart:oc8051_uatr1|txd                          ; 2       ;
; oc8051_decoder:oc8051_decoder1|mem_act[1]                                    ; 17      ;
; oc8051_decoder:oc8051_decoder1|mem_act[0]                                    ; 10      ;
; oc8051_decoder:oc8051_decoder1|mem_act[2]                                    ; 4       ;
; oc8051_rom:oc8051_rom1|ea_int                                                ; 35      ;
; oc8051_sfr:oc8051_sfr1|oc8051_sp:oc8051_sp1|sp[2]                            ; 2       ;
; oc8051_sfr:oc8051_sfr1|oc8051_sp:oc8051_sp1|sp[1]                            ; 2       ;
; oc8051_sfr:oc8051_sfr1|oc8051_sp:oc8051_sp1|sp[0]                            ; 2       ;
; oc8051_sfr:oc8051_sfr1|oc8051_uart:oc8051_uatr1|rx_done                      ; 17      ;
; oc8051_sfr:oc8051_sfr1|oc8051_uart:oc8051_uatr1|rxd_r                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 47                                      ;         ;
+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                        ;
+----------------------------------------------+-----------------------------------------------+------+
; Register Name                                ; Megafunction                                  ; Type ;
+----------------------------------------------+-----------------------------------------------+------+
; oc8051_decoder:oc8051_decoder1|alu_op[3]~1   ; oc8051_decoder:oc8051_decoder1|WideOr30_rtl_0 ; ROM  ;
; oc8051_decoder:oc8051_decoder1|alu_op[2]~5   ; oc8051_decoder:oc8051_decoder1|WideOr30_rtl_0 ; ROM  ;
; oc8051_decoder:oc8051_decoder1|src_sel2[1]~1 ; oc8051_decoder:oc8051_decoder1|WideOr30_rtl_0 ; ROM  ;
; oc8051_decoder:oc8051_decoder1|alu_op[1]~9   ; oc8051_decoder:oc8051_decoder1|WideOr30_rtl_0 ; ROM  ;
; oc8051_decoder:oc8051_decoder1|src_sel3~1    ; oc8051_decoder:oc8051_decoder1|WideOr30_rtl_0 ; ROM  ;
; oc8051_decoder:oc8051_decoder1|psw_set[0]~1  ; oc8051_decoder:oc8051_decoder1|WideOr30_rtl_0 ; ROM  ;
; oc8051_decoder:oc8051_decoder1|cy_sel[0]~1   ; oc8051_decoder:oc8051_decoder1|WideOr30_rtl_0 ; ROM  ;
; oc8051_decoder:oc8051_decoder1|alu_op[0]~13  ; oc8051_decoder:oc8051_decoder1|WideOr30_rtl_0 ; ROM  ;
; oc8051_decoder:oc8051_decoder1|cy_sel[1]~4   ; oc8051_decoder:oc8051_decoder1|WideOr30_rtl_0 ; ROM  ;
; oc8051_decoder:oc8051_decoder1|src_sel2[0]~4 ; oc8051_decoder:oc8051_decoder1|WideOr30_rtl_0 ; ROM  ;
; oc8051_decoder:oc8051_decoder1|psw_set[1]~5  ; oc8051_decoder:oc8051_decoder1|WideOr30_rtl_0 ; ROM  ;
+----------------------------------------------+-----------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |oc8051_top|oc8051_decoder:oc8051_decoder1|wr_sfr[1]                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |oc8051_top|oc8051_decoder:oc8051_decoder1|src_sel1[2]                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |oc8051_top|oc8051_memory_interface:oc8051_memory_interface1|dadr_ot[13]                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |oc8051_top|oc8051_memory_interface:oc8051_memory_interface1|dadr_ot[7]                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |oc8051_top|oc8051_memory_interface:oc8051_memory_interface1|ddat_o[0]                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |oc8051_top|oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |oc8051_top|oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_dptr:oc8051_dptr1|data_hi[4]                                                                                                                                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |oc8051_top|oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_tc2:oc8051_tc21|rcap2l[5]                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |oc8051_top|oc8051_ram_top:oc8051_ram_top1|oc8051_ram_256x8_two_bist:oc8051_idata|rd_data[3]                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |oc8051_top|oc8051_memory_interface:oc8051_memory_interface1|pc[12]                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_uart:oc8051_uatr1|tr_count[3]                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_dptr:oc8051_dptr1|data_lo[7]                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_int:oc8051_int1|int_dept[1]                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_tc2:oc8051_tc21|rcap2h[2]                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_uart:oc8051_uatr1|re_count[0]                                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |oc8051_top|oc8051_memory_interface:oc8051_memory_interface1|op_pos[2]                                                                                                                                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |oc8051_top|oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |oc8051_top|oc8051_memory_interface:oc8051_memory_interface1|pc_buf[0]                                                                                                                                                              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_tc:oc8051_tc1|th1[5]                                                                                                                                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |oc8051_top|oc8051_memory_interface:oc8051_memory_interface1|pc_buf[7]                                                                                                                                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_tc:oc8051_tc1|th0[3]                                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_tc2:oc8051_tc21|tl2[5]                                                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_uart:oc8051_uatr1|sbuf_rxd_tmp[8]                                                                                                                                                         ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_tc:oc8051_tc1|tl1[7]                                                                                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_tc2:oc8051_tc21|th2[4]                                                                                                                                                                    ;
; 9:1                ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |oc8051_top|oc8051_memory_interface:oc8051_memory_interface1|pc_buf[11]                                                                                                                                                             ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |oc8051_top|oc8051_memory_interface:oc8051_memory_interface1|pc_buf[8]                                                                                                                                                              ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_uart:oc8051_uatr1|sbuf_txd[5]                                                                                                                                                             ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |oc8051_top|oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_tc:oc8051_tc1|tl0[7]                                                                                                                                                                      ;
; 10:1               ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_tc:oc8051_tc1|tl1[4]                                                                                                                                                                      ;
; 11:1               ; 5 bits    ; 35 LEs        ; 15 LEs               ; 20 LEs                 ; Yes        ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_tc:oc8051_tc1|tl0[2]                                                                                                                                                                      ;
; 15:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_int:oc8051_int1|int_vec[4]                                                                                                                                                                ;
; 149:1              ; 8 bits    ; 792 LEs       ; 144 LEs              ; 648 LEs                ; Yes        ; |oc8051_top|oc8051_sfr:oc8051_sfr1|dat0[4]                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |oc8051_top|oc8051_memory_interface:oc8051_memory_interface1|op1_out[2]                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |oc8051_top|oc8051_decoder:oc8051_decoder1|op_cur[5]                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |oc8051_top|oc8051_decoder:oc8051_decoder1|Mux6                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |oc8051_top|oc8051_decoder:oc8051_decoder1|Mux7                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |oc8051_top|oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1|mul_result1                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_sp:oc8051_sp1|sp_out[2]                                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |oc8051_top|oc8051_ram_top:oc8051_ram_top1|Mux8                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |oc8051_top|oc8051_ram_top:oc8051_ram_top1|Mux2                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |oc8051_top|oc8051_alu_src_sel:oc8051_alu_src_sel1|Mux3                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |oc8051_top|oc8051_sfr:oc8051_sfr1|oc8051_int:oc8051_int1|isrc_cur[0]                                                                                                                                                               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |oc8051_top|oc8051_memory_interface:oc8051_memory_interface1|Mux2                                                                                                                                                                   ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |oc8051_top|oc8051_memory_interface:oc8051_memory_interface1|Mux7                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |oc8051_top|oc8051_alu_src_sel:oc8051_alu_src_sel1|Mux9                                                                                                                                                                             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |oc8051_top|oc8051_indi_addr:oc8051_indi_addr1|ri_out[7]                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |oc8051_top|oc8051_alu:oc8051_alu1|Mux12                                                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |oc8051_top|oc8051_alu:oc8051_alu1|Mux7                                                                                                                                                                                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |oc8051_top|oc8051_memory_interface:oc8051_memory_interface1|Mux10                                                                                                                                                                  ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |oc8051_top|oc8051_memory_interface:oc8051_memory_interface1|Mux11                                                                                                                                                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |oc8051_top|oc8051_alu:oc8051_alu1|Mux7                                                                                                                                                                                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |oc8051_top|oc8051_memory_interface:oc8051_memory_interface1|imm[3]                                                                                                                                                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |oc8051_top|oc8051_memory_interface:oc8051_memory_interface1|op1_o[7]                                                                                                                                                               ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |oc8051_top|oc8051_memory_interface:oc8051_memory_interface1|imm2[0]                                                                                                                                                                ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |oc8051_top|oc8051_alu:oc8051_alu1|Mux6                                                                                                                                                                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |oc8051_top|oc8051_alu:oc8051_alu1|Mux1                                                                                                                                                                                             ;
; 13:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |oc8051_top|oc8051_alu:oc8051_alu1|Mux20                                                                                                                                                                                            ;
; 14:1               ; 4 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |oc8051_top|oc8051_alu:oc8051_alu1|Mux19                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |oc8051_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |oc8051_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |oc8051_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |oc8051_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                               ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |oc8051_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                        ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |oc8051_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated|altsyncram_66a2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for oc8051_decoder:oc8051_decoder1|altsyncram:WideOr30_rtl_0|altsyncram_g201:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oc8051_ram_top:oc8051_ram_top1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; ram_aw         ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oc8051_rom:oc8051_rom1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INT_ROM_WID    ; 12    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                        ;
+------------------------------------+-----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                                     ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                                     ;
; WIDTH_A                            ; 32                    ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 12                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 4096                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                                     ;
; WIDTH_B                            ; 1                     ; Untyped                                                                     ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                                     ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                     ;
; INIT_FILE                          ; oc8051_altera_rom.mif ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II            ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_mpa1       ; Untyped                                                                     ;
+------------------------------------+-----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: oc8051_decoder:oc8051_decoder1|altsyncram:WideOr30_rtl_0 ;
+------------------------------------+----------------------------+-----------------------------------------+
; Parameter Name                     ; Value                      ; Type                                    ;
+------------------------------------+----------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                 ;
; WIDTH_A                            ; 11                         ; Untyped                                 ;
; WIDTHAD_A                          ; 8                          ; Untyped                                 ;
; NUMWORDS_A                         ; 256                        ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                 ;
; WIDTH_B                            ; 1                          ; Untyped                                 ;
; WIDTHAD_B                          ; 1                          ; Untyped                                 ;
; NUMWORDS_B                         ; 1                          ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                          ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                 ;
; BYTE_SIZE                          ; 8                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                 ;
; INIT_FILE                          ; oc8051.oc8051_top0.rtl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone II                 ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_g201            ; Untyped                                 ;
+------------------------------------+----------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1|lpm_mult:Mult0 ;
+------------------------------------------------+------------+------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                 ;
+------------------------------------------------+------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                       ;
; LPM_WIDTHA                                     ; 8          ; Untyped                                              ;
; LPM_WIDTHB                                     ; 2          ; Untyped                                              ;
; LPM_WIDTHP                                     ; 10         ; Untyped                                              ;
; LPM_WIDTHR                                     ; 10         ; Untyped                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                              ;
; LATENCY                                        ; 0          ; Untyped                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                              ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                              ;
+------------------------------------------------+------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                           ;
; Entity Instance                           ; oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                          ;
;     -- NUMWORDS_A                         ; 4096                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; oc8051_decoder:oc8051_decoder1|altsyncram:WideOr30_rtl_0                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                         ;
;     -- WIDTH_A                            ; 11                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                            ;
+---------------------------------------+-------------------------------------------------------------------+
; Name                                  ; Value                                                             ;
+---------------------------------------+-------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                 ;
; Entity Instance                       ; oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                 ;
;     -- LPM_WIDTHB                     ; 2                                                                 ;
;     -- LPM_WIDTHP                     ; 10                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                ;
;     -- USE_EAB                        ; OFF                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                ;
+---------------------------------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "oc8051_memory_interface:oc8051_memory_interface1"                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; istb_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_ind ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "oc8051_ram_top:oc8051_ram_top1|oc8051_ram_256x8_two_bist:oc8051_idata" ;
+-------+-------+----------+------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                ;
+-------+-------+----------+------------------------------------------------------------------------+
; wr_en ; Input ; Info     ; Stuck at VCC                                                           ;
+-------+-------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                               ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                         ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------------+
; 0              ; rom         ; 32    ; 4096  ; Read/Write ; oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:01:21     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri May 03 22:28:45 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off oc8051 -c oc8051
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_wb_iinterface.v
    Info (12023): Found entity 1: oc8051_wb_iinterface
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_uart.v
    Info (12023): Found entity 1: oc8051_uart
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_top.v
    Info (12023): Found entity 1: oc8051_top
Info (12021): Found 0 design units, including 0 entities, in source file oc8051_timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_tc2.v
    Info (12023): Found entity 1: oc8051_tc2
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_tc.v
    Info (12023): Found entity 1: oc8051_tc
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_sp.v
    Info (12023): Found entity 1: oc8051_sp
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_sfr.v
    Info (12023): Found entity 1: oc8051_sfr
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_rom.v
    Info (12023): Found entity 1: oc8051_rom
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_ram_top.v
    Info (12023): Found entity 1: oc8051_ram_top
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_ram_256x8_two_bist.v
    Info (12023): Found entity 1: oc8051_ram_256x8_two_bist
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_ram_64x32_dual_bist.v
    Info (12023): Found entity 1: oc8051_ram_64x32_dual_bist
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_psw.v
    Info (12023): Found entity 1: oc8051_psw
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_ports.v
    Info (12023): Found entity 1: oc8051_ports
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_multiply.v
    Info (12023): Found entity 1: oc8051_multiply
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_memory_interface.v
    Info (12023): Found entity 1: oc8051_memory_interface
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_int.v
    Info (12023): Found entity 1: oc8051_int
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_indi_addr.v
    Info (12023): Found entity 1: oc8051_indi_addr
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_icache.v
    Info (12023): Found entity 1: oc8051_icache
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_dptr.v
    Info (12023): Found entity 1: oc8051_dptr
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_divide.v
    Info (12023): Found entity 1: oc8051_divide
Info (12021): Found 0 design units, including 0 entities, in source file oc8051_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_decoder.v
    Info (12023): Found entity 1: oc8051_decoder
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_cy_select.v
    Info (12023): Found entity 1: oc8051_cy_select
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_comp.v
    Info (12023): Found entity 1: oc8051_comp
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_cache_ram.v
    Info (12023): Found entity 1: oc8051_cache_ram
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_b_register.v
    Info (12023): Found entity 1: oc8051_b_register
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_alu_src_sel.v
    Info (12023): Found entity 1: oc8051_alu_src_sel
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_alu.v
    Info (12023): Found entity 1: oc8051_alu
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_acc.v
    Info (12023): Found entity 1: oc8051_acc
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_altera_rom.v
    Info (12023): Found entity 1: oc8051_altera_rom
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_altera_ram.v
    Info (12023): Found entity 1: oc8051_altera_ram
Info (12021): Found 1 design units, including 1 entities, in source file oc8051_tb.v
    Info (12023): Found entity 1: oc8051_tb
Warning (10236): Verilog HDL Implicit Net warning at oc8051_rom.v(17): created implicit net for "ea"
Warning (10236): Verilog HDL Implicit Net warning at oc8051_tb.v(30): created implicit net for "dack_i"
Info (12127): Elaborating entity "oc8051_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at oc8051_top.v(360): object "icyc_o" assigned a value but never read
Info (12128): Elaborating entity "oc8051_decoder" for hierarchy "oc8051_decoder:oc8051_decoder1"
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1196): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1210): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1219): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1228): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1237): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1273): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1282): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1291): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1306): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1314): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1322): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1330): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1338): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1346): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1361): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1367): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1373): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1379): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1385): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1401): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1412): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1423): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1434): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1445): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1456): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1467): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1478): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1489): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1500): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1511): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1522): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1533): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1544): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1555): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1566): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1577): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1588): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1601): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1612): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1623): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1634): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1645): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1656): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1667): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1678): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1689): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1700): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1711): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1722): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1733): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1744): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1755): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1766): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1777): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1788): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1801): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1812): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1823): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1834): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1845): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1856): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1867): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1878): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1889): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1900): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1911): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1922): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1933): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1944): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1955): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1966): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1977): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1988): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(1999): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2010): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2021): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2032): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2043): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2054): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2065): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2076): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2087): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2098): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2109): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2120): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2131): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2142): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2153): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2164): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2175): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2186): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2197): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2208): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2219): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2230): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2241): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2252): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2263): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2274): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2285): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2296): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2307): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2318): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2329): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2340): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2351): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2362): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2373): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2384): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2395): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2406): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2417): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2428): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2439): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2450): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2461): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2472): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2483): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2494): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2505): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2516): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2527): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2538): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2549): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2560): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2571): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2582): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2593): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2604): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at oc8051_decoder.v(2615): truncated value with size 3 to match size of target (2)
Warning (10766): Verilog HDL Synthesis Attribute warning at oc8051_decoder.v(2647): ignoring full_case attribute on case statement with explicit default case item
Info (12128): Elaborating entity "oc8051_alu" for hierarchy "oc8051_alu:oc8051_alu1"
Warning (10240): Verilog HDL Always Construct warning at oc8051_alu.v(197): inferring latch(es) for variable "da_tmp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at oc8051_alu.v(197): inferring latch(es) for variable "da_tmp1", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "oc8051_multiply" for hierarchy "oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1"
Info (12128): Elaborating entity "oc8051_divide" for hierarchy "oc8051_alu:oc8051_alu1|oc8051_divide:oc8051_div1"
Info (12128): Elaborating entity "oc8051_ram_top" for hierarchy "oc8051_ram_top:oc8051_ram_top1"
Warning (10230): Verilog HDL assignment warning at oc8051_ram_top.v(198): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at oc8051_ram_top.v(199): truncated value with size 16 to match size of target (8)
Info (12128): Elaborating entity "oc8051_ram_256x8_two_bist" for hierarchy "oc8051_ram_top:oc8051_ram_top1|oc8051_ram_256x8_two_bist:oc8051_idata"
Info (12128): Elaborating entity "oc8051_alu_src_sel" for hierarchy "oc8051_alu_src_sel:oc8051_alu_src_sel1"
Warning (10766): Verilog HDL Synthesis Attribute warning at oc8051_alu_src_sel.v(83): ignoring full_case attribute on case statement with explicit default case item
Warning (10240): Verilog HDL Always Construct warning at oc8051_alu_src_sel.v(81): inferring latch(es) for variable "src1", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "src1[0]" at oc8051_alu_src_sel.v(81)
Info (10041): Inferred latch for "src1[1]" at oc8051_alu_src_sel.v(81)
Info (10041): Inferred latch for "src1[2]" at oc8051_alu_src_sel.v(81)
Info (10041): Inferred latch for "src1[3]" at oc8051_alu_src_sel.v(81)
Info (10041): Inferred latch for "src1[4]" at oc8051_alu_src_sel.v(81)
Info (10041): Inferred latch for "src1[5]" at oc8051_alu_src_sel.v(81)
Info (10041): Inferred latch for "src1[6]" at oc8051_alu_src_sel.v(81)
Info (10041): Inferred latch for "src1[7]" at oc8051_alu_src_sel.v(81)
Info (12128): Elaborating entity "oc8051_comp" for hierarchy "oc8051_comp:oc8051_comp1"
Info (12128): Elaborating entity "oc8051_rom" for hierarchy "oc8051_rom:oc8051_rom1"
Info (12128): Elaborating entity "oc8051_altera_rom" for hierarchy "oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "oc8051_altera_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mpa1.tdf
    Info (12023): Found entity 1: altsyncram_mpa1
Info (12128): Elaborating entity "altsyncram_mpa1" for hierarchy "oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_66a2.tdf
    Info (12023): Found entity 1: altsyncram_66a2
Info (12128): Elaborating entity "altsyncram_66a2" for hierarchy "oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated|altsyncram_66a2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1919905024"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "oc8051_rom:oc8051_rom1|oc8051_altera_rom:oc8051_altera_rom1|altsyncram:altsyncram_component|altsyncram_mpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "oc8051_cy_select" for hierarchy "oc8051_cy_select:oc8051_cy_select1"
Info (12128): Elaborating entity "oc8051_indi_addr" for hierarchy "oc8051_indi_addr:oc8051_indi_addr1"
Warning (10766): Verilog HDL Synthesis Attribute warning at oc8051_indi_addr.v(100): ignoring full_case attribute on case statement with explicit default case item
Info (12128): Elaborating entity "oc8051_memory_interface" for hierarchy "oc8051_memory_interface:oc8051_memory_interface1"
Warning (10036): Verilog HDL or VHDL warning at oc8051_memory_interface.v(192): object "sp_r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at oc8051_memory_interface.v(292): object "op1_xt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at oc8051_memory_interface.v(293): object "op2_xt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at oc8051_memory_interface.v(294): object "op3_xt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at oc8051_memory_interface.v(315): object "int_buff1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at oc8051_memory_interface.v(345): object "inc_pc_r" assigned a value but never read
Warning (10208): Verilog HDL Case Statement warning at oc8051_memory_interface.v(426): honored full_case synthesis attribute - differences between design synthesis and simulation may occur
Warning (10230): Verilog HDL assignment warning at oc8051_memory_interface.v(468): truncated value with size 23 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at oc8051_memory_interface.v(501): truncated value with size 23 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at oc8051_memory_interface.v(512): truncated value with size 23 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at oc8051_memory_interface.v(519): truncated value with size 23 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at oc8051_memory_interface.v(526): truncated value with size 23 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at oc8051_memory_interface.v(533): truncated value with size 23 to match size of target (16)
Warning (10766): Verilog HDL Synthesis Attribute warning at oc8051_memory_interface.v(507): ignoring full_case attribute on case statement with explicit default case item
Warning (10240): Verilog HDL Always Construct warning at oc8051_memory_interface.v(919): inferring latch(es) for variable "pcs_cy", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at oc8051_memory_interface.v(945): truncated value with size 23 to match size of target (16)
Warning (10766): Verilog HDL Synthesis Attribute warning at oc8051_memory_interface.v(949): ignoring full_case attribute on case statement with explicit default case item
Info (12128): Elaborating entity "oc8051_sfr" for hierarchy "oc8051_sfr:oc8051_sfr1"
Warning (10036): Verilog HDL or VHDL warning at oc8051_sfr.v(247): object "adr0_r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at oc8051_sfr.v(250): object "ram_wr_sel_r" assigned a value but never read
Warning (10766): Verilog HDL Synthesis Attribute warning at oc8051_sfr.v(593): ignoring full_case attribute on case statement with explicit default case item
Warning (10766): Verilog HDL Synthesis Attribute warning at oc8051_sfr.v(670): ignoring full_case attribute on case statement with explicit default case item
Info (12128): Elaborating entity "oc8051_acc" for hierarchy "oc8051_sfr:oc8051_sfr1|oc8051_acc:oc8051_acc1"
Info (12128): Elaborating entity "oc8051_b_register" for hierarchy "oc8051_sfr:oc8051_sfr1|oc8051_b_register:oc8051_b_register"
Info (12128): Elaborating entity "oc8051_sp" for hierarchy "oc8051_sfr:oc8051_sfr1|oc8051_sp:oc8051_sp1"
Info (12128): Elaborating entity "oc8051_dptr" for hierarchy "oc8051_sfr:oc8051_sfr1|oc8051_dptr:oc8051_dptr1"
Info (12128): Elaborating entity "oc8051_psw" for hierarchy "oc8051_sfr:oc8051_sfr1|oc8051_psw:oc8051_psw1"
Warning (10230): Verilog HDL assignment warning at oc8051_psw.v(109): truncated value with size 8 to match size of target (7)
Warning (10766): Verilog HDL Synthesis Attribute warning at oc8051_psw.v(121): ignoring full_case attribute on case statement with explicit default case item
Info (12128): Elaborating entity "oc8051_ports" for hierarchy "oc8051_sfr:oc8051_sfr1|oc8051_ports:oc8051_ports1"
Warning (10766): Verilog HDL Synthesis Attribute warning at oc8051_ports.v(174): ignoring full_case attribute on case statement with explicit default case item
Warning (10766): Verilog HDL Synthesis Attribute warning at oc8051_ports.v(195): ignoring full_case attribute on case statement with explicit default case item
Info (12128): Elaborating entity "oc8051_uart" for hierarchy "oc8051_sfr:oc8051_sfr1|oc8051_uart:oc8051_uatr1"
Warning (10036): Verilog HDL or VHDL warning at oc8051_uart.v(131): object "rb8" assigned a value but never read
Warning (10208): Verilog HDL Case Statement warning at oc8051_uart.v(289): honored full_case synthesis attribute - differences between design synthesis and simulation may occur
Info (12128): Elaborating entity "oc8051_int" for hierarchy "oc8051_sfr:oc8051_sfr1|oc8051_int:oc8051_int1"
Warning (10230): Verilog HDL assignment warning at oc8051_int.v(118): truncated value with size 2 to match size of target (1)
Warning (10766): Verilog HDL Synthesis Attribute warning at oc8051_int.v(192): ignoring full_case attribute on case statement with explicit default case item
Info (12128): Elaborating entity "oc8051_tc" for hierarchy "oc8051_sfr:oc8051_sfr1|oc8051_tc:oc8051_tc1"
Warning (10766): Verilog HDL Synthesis Attribute warning at oc8051_tc.v(203): ignoring full_case attribute on case statement with explicit default case item
Info (12128): Elaborating entity "oc8051_tc2" for hierarchy "oc8051_sfr:oc8051_sfr1|oc8051_tc2:oc8051_tc21"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "oc8051_ram_top:oc8051_ram_top1|oc8051_ram_256x8_two_bist:oc8051_idata|buff" is uninferred due to asynchronous read logic
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "oc8051_decoder:oc8051_decoder1|WideOr30_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to oc8051.oc8051_top0.rtl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1|Mult0"
Info (12130): Elaborated megafunction instantiation "oc8051_decoder:oc8051_decoder1|altsyncram:WideOr30_rtl_0"
Info (12133): Instantiated megafunction "oc8051_decoder:oc8051_decoder1|altsyncram:WideOr30_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "oc8051.oc8051_top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g201.tdf
    Info (12023): Found entity 1: altsyncram_g201
Info (12130): Elaborated megafunction instantiation "oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "2"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_57h.tdf
    Info (12023): Found entity 1: add_sub_57h
Info (12131): Elaborated megafunction instantiation "oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "oc8051_alu:oc8051_alu1|oc8051_multiply:oc8051_mul1|lpm_mult:Mult0"
Warning (13012): Latch oc8051_alu_src_sel:oc8051_alu_src_sel1|src1[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal oc8051_decoder:oc8051_decoder1|src_sel1[0]
Warning (13012): Latch oc8051_alu_src_sel:oc8051_alu_src_sel1|src1[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal oc8051_decoder:oc8051_decoder1|src_sel1[0]
Warning (13012): Latch oc8051_alu_src_sel:oc8051_alu_src_sel1|src1[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal oc8051_decoder:oc8051_decoder1|src_sel1[0]
Warning (13012): Latch oc8051_alu_src_sel:oc8051_alu_src_sel1|src1[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal oc8051_decoder:oc8051_decoder1|src_sel1[0]
Warning (13012): Latch oc8051_alu_src_sel:oc8051_alu_src_sel1|src1[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal oc8051_decoder:oc8051_decoder1|src_sel1[0]
Warning (13012): Latch oc8051_alu_src_sel:oc8051_alu_src_sel1|src1[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal oc8051_decoder:oc8051_decoder1|src_sel1[0]
Warning (13012): Latch oc8051_alu_src_sel:oc8051_alu_src_sel1|src1[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal oc8051_decoder:oc8051_decoder1|src_sel1[0]
Warning (13012): Latch oc8051_alu_src_sel:oc8051_alu_src_sel1|src1[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal oc8051_decoder:oc8051_decoder1|src_sel1[0]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "wbi_stb_o" is stuck at VCC
    Warning (13410): Pin "wbi_cyc_o" is stuck at VCC
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "wbi_err_i"
    Warning (15610): No output dependent on input pin "wbd_err_i"
Info (21057): Implemented 6950 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 89 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 6738 logic cells
    Info (21064): Implemented 43 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 195 warnings
    Info: Peak virtual memory: 4690 megabytes
    Info: Processing ended: Fri May 03 22:30:33 2019
    Info: Elapsed time: 00:01:48
    Info: Total CPU time (on all processors): 00:01:34


