// Seed: 1109550019
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_13 = id_15;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    output wand id_2,
    output wand id_3,
    input wire id_4,
    input logic id_5,
    output wire id_6,
    input tri id_7,
    output supply0 id_8,
    input supply1 id_9,
    input wand id_10,
    output wand id_11,
    input tri id_12,
    output tri id_13,
    input supply0 id_14,
    input wor id_15,
    output tri id_16,
    input wor id_17,
    input tri id_18,
    output tri0 id_19
);
  wire id_21;
  module_0(
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21
  );
  always_ff @(*) id_0 = #0 id_5;
endmodule
