
RockPaperScissors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000091e0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001cbc  08009380  08009380  00019380  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b03c  0800b03c  00020730  2**0
                  CONTENTS
  4 .ARM          00000008  0800b03c  0800b03c  0001b03c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b044  0800b044  00020730  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b044  0800b044  0001b044  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b048  0800b048  0001b048  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000730  20000000  0800b04c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000060c  20000730  0800b77c  00020730  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  20000d3c  0800b77c  00020d3c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020730  2**0
                  CONTENTS, READONLY
 12 .comment      00000108  00000000  00000000  00020760  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f00c  00000000  00000000  00020868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000048c4  00000000  00000000  0003f874  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00008e30  00000000  00000000  00044138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000e40  00000000  00000000  0004cf68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000bcd  00000000  00000000  0004dda8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00029667  00000000  00000000  0004e975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001be49  00000000  00000000  00077fdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f981c  00000000  00000000  00093e25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000039f0  00000000  00000000  0018d644  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  00191034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    00000e03  00000000  00000000  001910a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 00000060  00000000  00000000  00191ea9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000730 	.word	0x20000730
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009358 	.word	0x08009358

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000734 	.word	0x20000734
 80001cc:	08009358 	.word	0x08009358

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b970 	b.w	8000f40 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	460d      	mov	r5, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	460f      	mov	r7, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4694      	mov	ip, r2
 8000c8c:	d965      	bls.n	8000d5a <__udivmoddi4+0xe2>
 8000c8e:	fab2 f382 	clz	r3, r2
 8000c92:	b143      	cbz	r3, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c98:	f1c3 0220 	rsb	r2, r3, #32
 8000c9c:	409f      	lsls	r7, r3
 8000c9e:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca2:	4317      	orrs	r7, r2
 8000ca4:	409c      	lsls	r4, r3
 8000ca6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000caa:	fa1f f58c 	uxth.w	r5, ip
 8000cae:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cb2:	0c22      	lsrs	r2, r4, #16
 8000cb4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cb8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cbc:	fb01 f005 	mul.w	r0, r1, r5
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cc8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ccc:	f080 811c 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	f240 8119 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	4462      	add	r2, ip
 8000cda:	1a12      	subs	r2, r2, r0
 8000cdc:	b2a4      	uxth	r4, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cea:	fb00 f505 	mul.w	r5, r0, r5
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	d90a      	bls.n	8000d08 <__udivmoddi4+0x90>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfa:	f080 8107 	bcs.w	8000f0c <__udivmoddi4+0x294>
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	f240 8104 	bls.w	8000f0c <__udivmoddi4+0x294>
 8000d04:	4464      	add	r4, ip
 8000d06:	3802      	subs	r0, #2
 8000d08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0c:	1b64      	subs	r4, r4, r5
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11e      	cbz	r6, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40dc      	lsrs	r4, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	e9c6 4300 	strd	r4, r3, [r6]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0xbc>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80ed 	beq.w	8000f02 <__udivmoddi4+0x28a>
 8000d28:	2100      	movs	r1, #0
 8000d2a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d34:	fab3 f183 	clz	r1, r3
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d149      	bne.n	8000dd0 <__udivmoddi4+0x158>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d302      	bcc.n	8000d46 <__udivmoddi4+0xce>
 8000d40:	4282      	cmp	r2, r0
 8000d42:	f200 80f8 	bhi.w	8000f36 <__udivmoddi4+0x2be>
 8000d46:	1a84      	subs	r4, r0, r2
 8000d48:	eb65 0203 	sbc.w	r2, r5, r3
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	4617      	mov	r7, r2
 8000d50:	2e00      	cmp	r6, #0
 8000d52:	d0e2      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	e9c6 4700 	strd	r4, r7, [r6]
 8000d58:	e7df      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d5a:	b902      	cbnz	r2, 8000d5e <__udivmoddi4+0xe6>
 8000d5c:	deff      	udf	#255	; 0xff
 8000d5e:	fab2 f382 	clz	r3, r2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8090 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d6e:	fa1f fe8c 	uxth.w	lr, ip
 8000d72:	2101      	movs	r1, #1
 8000d74:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d78:	fb07 2015 	mls	r0, r7, r5, r2
 8000d7c:	0c22      	lsrs	r2, r4, #16
 8000d7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d82:	fb0e f005 	mul.w	r0, lr, r5
 8000d86:	4290      	cmp	r0, r2
 8000d88:	d908      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d8e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4290      	cmp	r0, r2
 8000d96:	f200 80cb 	bhi.w	8000f30 <__udivmoddi4+0x2b8>
 8000d9a:	4645      	mov	r5, r8
 8000d9c:	1a12      	subs	r2, r2, r0
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000da4:	fb07 2210 	mls	r2, r7, r0, r2
 8000da8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dac:	fb0e fe00 	mul.w	lr, lr, r0
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x14e>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x14c>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f200 80bb 	bhi.w	8000f3a <__udivmoddi4+0x2c2>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	eba4 040e 	sub.w	r4, r4, lr
 8000dca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dce:	e79f      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dd0:	f1c1 0720 	rsb	r7, r1, #32
 8000dd4:	408b      	lsls	r3, r1
 8000dd6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dda:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dde:	fa05 f401 	lsl.w	r4, r5, r1
 8000de2:	fa20 f307 	lsr.w	r3, r0, r7
 8000de6:	40fd      	lsrs	r5, r7
 8000de8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dec:	4323      	orrs	r3, r4
 8000dee:	fbb5 f8f9 	udiv	r8, r5, r9
 8000df2:	fa1f fe8c 	uxth.w	lr, ip
 8000df6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dfa:	0c1c      	lsrs	r4, r3, #16
 8000dfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e00:	fb08 f50e 	mul.w	r5, r8, lr
 8000e04:	42a5      	cmp	r5, r4
 8000e06:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e18:	f080 8088 	bcs.w	8000f2c <__udivmoddi4+0x2b4>
 8000e1c:	42a5      	cmp	r5, r4
 8000e1e:	f240 8085 	bls.w	8000f2c <__udivmoddi4+0x2b4>
 8000e22:	f1a8 0802 	sub.w	r8, r8, #2
 8000e26:	4464      	add	r4, ip
 8000e28:	1b64      	subs	r4, r4, r5
 8000e2a:	b29d      	uxth	r5, r3
 8000e2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e30:	fb09 4413 	mls	r4, r9, r3, r4
 8000e34:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e48:	d26c      	bcs.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	d96a      	bls.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4e:	3b02      	subs	r3, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e56:	fba3 9502 	umull	r9, r5, r3, r2
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	42ac      	cmp	r4, r5
 8000e60:	46c8      	mov	r8, r9
 8000e62:	46ae      	mov	lr, r5
 8000e64:	d356      	bcc.n	8000f14 <__udivmoddi4+0x29c>
 8000e66:	d053      	beq.n	8000f10 <__udivmoddi4+0x298>
 8000e68:	b156      	cbz	r6, 8000e80 <__udivmoddi4+0x208>
 8000e6a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e6e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e72:	fa04 f707 	lsl.w	r7, r4, r7
 8000e76:	40ca      	lsrs	r2, r1
 8000e78:	40cc      	lsrs	r4, r1
 8000e7a:	4317      	orrs	r7, r2
 8000e7c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e80:	4618      	mov	r0, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e88:	f1c3 0120 	rsb	r1, r3, #32
 8000e8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e90:	fa20 f201 	lsr.w	r2, r0, r1
 8000e94:	fa25 f101 	lsr.w	r1, r5, r1
 8000e98:	409d      	lsls	r5, r3
 8000e9a:	432a      	orrs	r2, r5
 8000e9c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea0:	fa1f fe8c 	uxth.w	lr, ip
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000eb2:	fb00 f50e 	mul.w	r5, r0, lr
 8000eb6:	428d      	cmp	r5, r1
 8000eb8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ebc:	d908      	bls.n	8000ed0 <__udivmoddi4+0x258>
 8000ebe:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ec6:	d22f      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000ec8:	428d      	cmp	r5, r1
 8000eca:	d92d      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000ecc:	3802      	subs	r0, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	1b49      	subs	r1, r1, r5
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ed8:	fb07 1115 	mls	r1, r7, r5, r1
 8000edc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ee4:	4291      	cmp	r1, r2
 8000ee6:	d908      	bls.n	8000efa <__udivmoddi4+0x282>
 8000ee8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eec:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ef0:	d216      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef2:	4291      	cmp	r1, r2
 8000ef4:	d914      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef6:	3d02      	subs	r5, #2
 8000ef8:	4462      	add	r2, ip
 8000efa:	1a52      	subs	r2, r2, r1
 8000efc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f00:	e738      	b.n	8000d74 <__udivmoddi4+0xfc>
 8000f02:	4631      	mov	r1, r6
 8000f04:	4630      	mov	r0, r6
 8000f06:	e708      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000f08:	4639      	mov	r1, r7
 8000f0a:	e6e6      	b.n	8000cda <__udivmoddi4+0x62>
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	e6fb      	b.n	8000d08 <__udivmoddi4+0x90>
 8000f10:	4548      	cmp	r0, r9
 8000f12:	d2a9      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f14:	ebb9 0802 	subs.w	r8, r9, r2
 8000f18:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	e7a3      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f20:	4645      	mov	r5, r8
 8000f22:	e7ea      	b.n	8000efa <__udivmoddi4+0x282>
 8000f24:	462b      	mov	r3, r5
 8000f26:	e794      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f28:	4640      	mov	r0, r8
 8000f2a:	e7d1      	b.n	8000ed0 <__udivmoddi4+0x258>
 8000f2c:	46d0      	mov	r8, sl
 8000f2e:	e77b      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f30:	3d02      	subs	r5, #2
 8000f32:	4462      	add	r2, ip
 8000f34:	e732      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f36:	4608      	mov	r0, r1
 8000f38:	e70a      	b.n	8000d50 <__udivmoddi4+0xd8>
 8000f3a:	4464      	add	r4, ip
 8000f3c:	3802      	subs	r0, #2
 8000f3e:	e742      	b.n	8000dc6 <__udivmoddi4+0x14e>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <normalize>:
static ai_buffer *ai_input;
static ai_buffer *ai_output;
ai_u8 activations[AI_NETWORK_DATA_ACTIVATIONS_SIZE];

// Standard normalization
void normalize(ai_float *in_data, ai_float *normalized_data, int len) {
 8000f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f48:	ed2d 8b04 	vpush	{d8-d9}

  float mean = 0.0;
 8000f4c:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8001008 <normalize+0xc4>
void normalize(ai_float *in_data, ai_float *normalized_data, int len) {
 8000f50:	4615      	mov	r5, r2
 8000f52:	4689      	mov	r9, r1
 8000f54:	4680      	mov	r8, r0
  float std = 0.0;

  // Sum and mean
  for (int i = 0; i < len; i++) {
 8000f56:	4602      	mov	r2, r0
 8000f58:	2300      	movs	r3, #0
 8000f5a:	42ab      	cmp	r3, r5
 8000f5c:	db24      	blt.n	8000fa8 <normalize+0x64>
    mean += in_data[i];
  }
  mean = mean / len;
 8000f5e:	ee07 5a10 	vmov	s14, r5
 8000f62:	eeb8 9ac7 	vcvt.f32.s32	s18, s14
  float std = 0.0;
 8000f66:	ed9f 8a28 	vldr	s16, [pc, #160]	; 8001008 <normalize+0xc4>
  mean = mean / len;
 8000f6a:	eec7 8a89 	vdiv.f32	s17, s15, s18

  // Standard deviation
  for (int i = 0; i < len; i++) {
 8000f6e:	4604      	mov	r4, r0
 8000f70:	f04f 0a00 	mov.w	sl, #0
 8000f74:	45aa      	cmp	sl, r5
 8000f76:	db1d      	blt.n	8000fb4 <normalize+0x70>
    std += pow(in_data[i] - mean, 2);
  }
  std = sqrt(std / len);
 8000f78:	eec8 7a09 	vdiv.f32	s15, s16, s18
 8000f7c:	ee17 0a90 	vmov	r0, s15
 8000f80:	f7ff fae2 	bl	8000548 <__aeabi_f2d>
 8000f84:	ec41 0b10 	vmov	d0, r0, r1
 8000f88:	f007 ff72 	bl	8008e70 <sqrt>
 8000f8c:	ec51 0b10 	vmov	r0, r1, d0
 8000f90:	f7ff fe0a 	bl	8000ba8 <__aeabi_d2f>
 8000f94:	ee07 0a90 	vmov	s15, r0

  // Normalization
  for (int i = 0; i < len; i++) {
 8000f98:	4649      	mov	r1, r9
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	42ab      	cmp	r3, r5
 8000f9e:	db28      	blt.n	8000ff2 <normalize+0xae>
    normalized_data[i] = (in_data[i] - mean) / std;
  }
}
 8000fa0:	ecbd 8b04 	vpop	{d8-d9}
 8000fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    mean += in_data[i];
 8000fa8:	ecb2 7a01 	vldmia	r2!, {s14}
  for (int i = 0; i < len; i++) {
 8000fac:	3301      	adds	r3, #1
    mean += in_data[i];
 8000fae:	ee77 7a87 	vadd.f32	s15, s15, s14
  for (int i = 0; i < len; i++) {
 8000fb2:	e7d2      	b.n	8000f5a <normalize+0x16>
    std += pow(in_data[i] - mean, 2);
 8000fb4:	ecf4 7a01 	vldmia	r4!, {s15}
 8000fb8:	ee77 7ae8 	vsub.f32	s15, s15, s17
  for (int i = 0; i < len; i++) {
 8000fbc:	f10a 0a01 	add.w	sl, sl, #1
    std += pow(in_data[i] - mean, 2);
 8000fc0:	ee17 0a90 	vmov	r0, s15
 8000fc4:	f7ff fac0 	bl	8000548 <__aeabi_f2d>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	460b      	mov	r3, r1
 8000fcc:	f7ff fb14 	bl	80005f8 <__aeabi_dmul>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	ee18 0a10 	vmov	r0, s16
 8000fd6:	460f      	mov	r7, r1
 8000fd8:	f7ff fab6 	bl	8000548 <__aeabi_f2d>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	460b      	mov	r3, r1
 8000fe0:	4630      	mov	r0, r6
 8000fe2:	4639      	mov	r1, r7
 8000fe4:	f7ff f952 	bl	800028c <__adddf3>
 8000fe8:	f7ff fdde 	bl	8000ba8 <__aeabi_d2f>
 8000fec:	ee08 0a10 	vmov	s16, r0
  for (int i = 0; i < len; i++) {
 8000ff0:	e7c0      	b.n	8000f74 <normalize+0x30>
    normalized_data[i] = (in_data[i] - mean) / std;
 8000ff2:	ecb8 7a01 	vldmia	r8!, {s14}
 8000ff6:	ee37 7a68 	vsub.f32	s14, s14, s17
  for (int i = 0; i < len; i++) {
 8000ffa:	3301      	adds	r3, #1
    normalized_data[i] = (in_data[i] - mean) / std;
 8000ffc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001000:	ece1 6a01 	vstmia	r1!, {s13}
  for (int i = 0; i < len; i++) {
 8001004:	e7ca      	b.n	8000f9c <normalize+0x58>
 8001006:	bf00      	nop
 8001008:	00000000 	.word	0x00000000

0800100c <rps_init>:

// Rock Paper Scissors initialization
void rps_init(void) {
 800100c:	b513      	push	{r0, r1, r4, lr}

  const ai_handle act_addr[] = { activations };
 800100e:	4b16      	ldr	r3, [pc, #88]	; (8001068 <rps_init+0x5c>)

  printf("*** AI NETWORK INITALIZATION ***\n");
 8001010:	4816      	ldr	r0, [pc, #88]	; (800106c <rps_init+0x60>)
  const ai_handle act_addr[] = { activations };
 8001012:	9301      	str	r3, [sp, #4]
  printf("*** AI NETWORK INITALIZATION ***\n");
 8001014:	f006 f826 	bl	8007064 <puts>
  /* Create an instance of the model */
  ai_error err = ai_network_create_and_init(&network, act_addr, NULL);
 8001018:	a901      	add	r1, sp, #4
 800101a:	4815      	ldr	r0, [pc, #84]	; (8001070 <rps_init+0x64>)
 800101c:	2200      	movs	r2, #0
 800101e:	f003 f825 	bl	800406c <ai_network_create_and_init>
  if (err.type != AI_ERROR_NONE) {
 8001022:	f010 01ff 	ands.w	r1, r0, #255	; 0xff
 8001026:	d01a      	beq.n	800105e <rps_init+0x52>
    printf("ai_network_create error - type=%d code=%d\r\n", err.type, err.code);
 8001028:	0a02      	lsrs	r2, r0, #8
 800102a:	4812      	ldr	r0, [pc, #72]	; (8001074 <rps_init+0x68>)
 800102c:	f005 ffac 	bl	8006f88 <iprintf>
  } else {
    printf("ai_network_create success\n");
  }
  printf("\n");

  ai_input = ai_network_inputs_get(network, NULL);
 8001030:	4c0f      	ldr	r4, [pc, #60]	; (8001070 <rps_init+0x64>)
  printf("\n");
 8001032:	200a      	movs	r0, #10
 8001034:	f005 ffba 	bl	8006fac <putchar>
  ai_input = ai_network_inputs_get(network, NULL);
 8001038:	6820      	ldr	r0, [r4, #0]
 800103a:	2100      	movs	r1, #0
 800103c:	f002 ff84 	bl	8003f48 <ai_network_inputs_get>
 8001040:	4b0d      	ldr	r3, [pc, #52]	; (8001078 <rps_init+0x6c>)
  ai_output = ai_network_outputs_get(network, NULL);
 8001042:	2100      	movs	r1, #0
  ai_input = ai_network_inputs_get(network, NULL);
 8001044:	6018      	str	r0, [r3, #0]
  ai_output = ai_network_outputs_get(network, NULL);
 8001046:	6820      	ldr	r0, [r4, #0]
 8001048:	f002 ff88 	bl	8003f5c <ai_network_outputs_get>
 800104c:	4b0b      	ldr	r3, [pc, #44]	; (800107c <rps_init+0x70>)

  dct2_2d_init_f32(&S, WIDTH, HEIGHT);
 800104e:	2208      	movs	r2, #8
  ai_output = ai_network_outputs_get(network, NULL);
 8001050:	6018      	str	r0, [r3, #0]
  dct2_2d_init_f32(&S, WIDTH, HEIGHT);
 8001052:	4611      	mov	r1, r2
 8001054:	480a      	ldr	r0, [pc, #40]	; (8001080 <rps_init+0x74>)
 8001056:	f000 f96d 	bl	8001334 <dct2_2d_init_f32>
}
 800105a:	b002      	add	sp, #8
 800105c:	bd10      	pop	{r4, pc}
    printf("ai_network_create success\n");
 800105e:	4809      	ldr	r0, [pc, #36]	; (8001084 <rps_init+0x78>)
 8001060:	f006 f800 	bl	8007064 <puts>
 8001064:	e7e4      	b.n	8001030 <rps_init+0x24>
 8001066:	bf00      	nop
 8001068:	20000770 	.word	0x20000770
 800106c:	080093bc 	.word	0x080093bc
 8001070:	20000964 	.word	0x20000964
 8001074:	080093dd 	.word	0x080093dd
 8001078:	2000085c 	.word	0x2000085c
 800107c:	20000860 	.word	0x20000860
 8001080:	2000074c 	.word	0x2000074c
 8001084:	08009409 	.word	0x08009409

08001088 <rps_infer>:

// Run inference on the AI network
void rps_infer(ai_float *input_data, ai_float *output_data) {
 8001088:	b570      	push	{r4, r5, r6, lr}

  // DCT Type-II 2D for extracting feature
  dct2_2d_f32(&S, (float32_t*) input_data, (float32_t*) feature, 0);
 800108a:	2300      	movs	r3, #0
void rps_infer(ai_float *input_data, ai_float *output_data) {
 800108c:	4604      	mov	r4, r0
  dct2_2d_f32(&S, (float32_t*) input_data, (float32_t*) feature, 0);
 800108e:	4a16      	ldr	r2, [pc, #88]	; (80010e8 <rps_infer+0x60>)

  // Zigzag scan
  zigzag_scan_f32(&S, (float32_t*) feature, (float32_t*) input_data);

  // Normalize the feature data (DC is discarded)
  normalize(input_data + 1, normalized_data, AI_NETWORK_IN_1_SIZE);
 8001090:	4e16      	ldr	r6, [pc, #88]	; (80010ec <rps_infer+0x64>)
void rps_infer(ai_float *input_data, ai_float *output_data) {
 8001092:	460d      	mov	r5, r1
  dct2_2d_f32(&S, (float32_t*) input_data, (float32_t*) feature, 0);
 8001094:	4601      	mov	r1, r0
 8001096:	4816      	ldr	r0, [pc, #88]	; (80010f0 <rps_infer+0x68>)
 8001098:	f000 f98a 	bl	80013b0 <dct2_2d_f32>
  zigzag_scan_f32(&S, (float32_t*) feature, (float32_t*) input_data);
 800109c:	4622      	mov	r2, r4
 800109e:	4912      	ldr	r1, [pc, #72]	; (80010e8 <rps_infer+0x60>)
 80010a0:	4813      	ldr	r0, [pc, #76]	; (80010f0 <rps_infer+0x68>)
 80010a2:	f000 f9d7 	bl	8001454 <zigzag_scan_f32>
  normalize(input_data + 1, normalized_data, AI_NETWORK_IN_1_SIZE);
 80010a6:	1d20      	adds	r0, r4, #4
 80010a8:	221b      	movs	r2, #27
 80010aa:	4631      	mov	r1, r6
 80010ac:	f7ff ff4a 	bl	8000f44 <normalize>

  // Input parameters for running inference
  ai_input[0].data = AI_HANDLE_PTR(normalized_data);
 80010b0:	4b10      	ldr	r3, [pc, #64]	; (80010f4 <rps_infer+0x6c>)
  ai_output[0].data = AI_HANDLE_PTR(output_data);

  // Run inference
  ai_i32 batch = ai_network_run(network, ai_input, ai_output);
 80010b2:	4c11      	ldr	r4, [pc, #68]	; (80010f8 <rps_infer+0x70>)
  ai_input[0].data = AI_HANDLE_PTR(normalized_data);
 80010b4:	6819      	ldr	r1, [r3, #0]
  ai_output[0].data = AI_HANDLE_PTR(output_data);
 80010b6:	4b11      	ldr	r3, [pc, #68]	; (80010fc <rps_infer+0x74>)
  ai_input[0].data = AI_HANDLE_PTR(normalized_data);
 80010b8:	604e      	str	r6, [r1, #4]
  ai_output[0].data = AI_HANDLE_PTR(output_data);
 80010ba:	681a      	ldr	r2, [r3, #0]
  ai_i32 batch = ai_network_run(network, ai_input, ai_output);
 80010bc:	6820      	ldr	r0, [r4, #0]
  ai_output[0].data = AI_HANDLE_PTR(output_data);
 80010be:	6055      	str	r5, [r2, #4]
  ai_i32 batch = ai_network_run(network, ai_input, ai_output);
 80010c0:	f003 f81b 	bl	80040fa <ai_network_run>
  if (batch != 1) {
 80010c4:	2801      	cmp	r0, #1
 80010c6:	d009      	beq.n	80010dc <rps_infer+0x54>
    ai_error err = ai_network_get_error(network);
 80010c8:	6820      	ldr	r0, [r4, #0]
 80010ca:	f002 ff2c 	bl	8003f26 <ai_network_get_error>
    printf("AI ai_network_run error - type=%d code=%d\r\n", err.type, err.code);
  } else {
    printf("AI ai_network_run success\n");
  }
}
 80010ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    printf("AI ai_network_run error - type=%d code=%d\r\n", err.type, err.code);
 80010d2:	0a02      	lsrs	r2, r0, #8
 80010d4:	b2c1      	uxtb	r1, r0
 80010d6:	480a      	ldr	r0, [pc, #40]	; (8001100 <rps_infer+0x78>)
 80010d8:	f005 bf56 	b.w	8006f88 <iprintf>
}
 80010dc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    printf("AI ai_network_run success\n");
 80010e0:	4808      	ldr	r0, [pc, #32]	; (8001104 <rps_infer+0x7c>)
 80010e2:	f005 bfbf 	b.w	8007064 <puts>
 80010e6:	bf00      	nop
 80010e8:	20000864 	.word	0x20000864
 80010ec:	20000968 	.word	0x20000968
 80010f0:	2000074c 	.word	0x2000074c
 80010f4:	2000085c 	.word	0x2000085c
 80010f8:	20000964 	.word	0x20000964
 80010fc:	20000860 	.word	0x20000860
 8001100:	08009423 	.word	0x08009423
 8001104:	0800944f 	.word	0x0800944f

08001108 <adaptor_init>:
#include <amg8833.h>

I2C_HandleTypeDef *phi2c_;

void adaptor_init(I2C_HandleTypeDef *phi2c) {
  phi2c_ = phi2c;
 8001108:	4b01      	ldr	r3, [pc, #4]	; (8001110 <adaptor_init+0x8>)
 800110a:	6018      	str	r0, [r3, #0]
}
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	200009d4 	.word	0x200009d4

08001114 <i2c_write>:

void i2c_write(uint8_t i2c_addr, uint8_t reg_addr, uint8_t data) {
 8001114:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  uint8_t buf[2];
  buf[0] = reg_addr;
  buf[1] = data;
  HAL_I2C_Master_Transmit(phi2c_, i2c_addr, buf, 2, 100);
 8001116:	2364      	movs	r3, #100	; 0x64
  buf[0] = reg_addr;
 8001118:	f88d 100c 	strb.w	r1, [sp, #12]
  HAL_I2C_Master_Transmit(phi2c_, i2c_addr, buf, 2, 100);
 800111c:	4601      	mov	r1, r0
 800111e:	4807      	ldr	r0, [pc, #28]	; (800113c <i2c_write+0x28>)
 8001120:	9300      	str	r3, [sp, #0]
  buf[1] = data;
 8001122:	f88d 200d 	strb.w	r2, [sp, #13]
  HAL_I2C_Master_Transmit(phi2c_, i2c_addr, buf, 2, 100);
 8001126:	2302      	movs	r3, #2
 8001128:	aa03      	add	r2, sp, #12
 800112a:	6800      	ldr	r0, [r0, #0]
 800112c:	f001 f8e0 	bl	80022f0 <HAL_I2C_Master_Transmit>
  HAL_Delay(1);
 8001130:	2001      	movs	r0, #1
 8001132:	f000 fd0b 	bl	8001b4c <HAL_Delay>
}
 8001136:	b005      	add	sp, #20
 8001138:	f85d fb04 	ldr.w	pc, [sp], #4
 800113c:	200009d4 	.word	0x200009d4

08001140 <set_moving_average>:

void set_moving_average(bool enable) {
 8001140:	b570      	push	{r4, r5, r6, lr}
  uint8_t reg_addr_sequence[5] = {AMG8833_1F_ADDR, AMG8833_1F_ADDR, AMG8833_1F_ADDR,
 8001142:	4b14      	ldr	r3, [pc, #80]	; (8001194 <set_moving_average+0x54>)
      AMG8833_AVE_ADDR, AMG8833_1F_ADDR};
  uint8_t enable_sequence[5] = {0x50, 0x45, 0x57, 0x20, 0x00};
 8001144:	4a14      	ldr	r2, [pc, #80]	; (8001198 <set_moving_average+0x58>)
  uint8_t disable_sequence[5] = {0x50, 0x45, 0x57, 0x00, 0x00};
 8001146:	4915      	ldr	r1, [pc, #84]	; (800119c <set_moving_average+0x5c>)
void set_moving_average(bool enable) {
 8001148:	b086      	sub	sp, #24
 800114a:	4604      	mov	r4, r0
  uint8_t reg_addr_sequence[5] = {AMG8833_1F_ADDR, AMG8833_1F_ADDR, AMG8833_1F_ADDR,
 800114c:	6818      	ldr	r0, [r3, #0]
 800114e:	9000      	str	r0, [sp, #0]
 8001150:	791b      	ldrb	r3, [r3, #4]
  uint8_t enable_sequence[5] = {0x50, 0x45, 0x57, 0x20, 0x00};
 8001152:	6810      	ldr	r0, [r2, #0]
 8001154:	7912      	ldrb	r2, [r2, #4]
  uint8_t reg_addr_sequence[5] = {AMG8833_1F_ADDR, AMG8833_1F_ADDR, AMG8833_1F_ADDR,
 8001156:	f88d 3004 	strb.w	r3, [sp, #4]
  uint8_t enable_sequence[5] = {0x50, 0x45, 0x57, 0x20, 0x00};
 800115a:	f88d 200c 	strb.w	r2, [sp, #12]
 800115e:	ab02      	add	r3, sp, #8
  uint8_t disable_sequence[5] = {0x50, 0x45, 0x57, 0x00, 0x00};
 8001160:	aa04      	add	r2, sp, #16
  uint8_t *pSeq;

  if (enable) {
    pSeq = enable_sequence;
  } else {
    pSeq = disable_sequence;
 8001162:	2c00      	cmp	r4, #0
 8001164:	bf08      	it	eq
 8001166:	4613      	moveq	r3, r2
  uint8_t enable_sequence[5] = {0x50, 0x45, 0x57, 0x20, 0x00};
 8001168:	9002      	str	r0, [sp, #8]
  uint8_t disable_sequence[5] = {0x50, 0x45, 0x57, 0x00, 0x00};
 800116a:	6808      	ldr	r0, [r1, #0]
 800116c:	7909      	ldrb	r1, [r1, #4]
 800116e:	9004      	str	r0, [sp, #16]
 8001170:	f88d 1014 	strb.w	r1, [sp, #20]
  }

  for (int i = 0; i < sizeof(reg_addr_sequence); i++) {
 8001174:	466d      	mov	r5, sp
 8001176:	1e5e      	subs	r6, r3, #1
 8001178:	1d1c      	adds	r4, r3, #4
 800117a:	42a6      	cmp	r6, r4
 800117c:	d101      	bne.n	8001182 <set_moving_average+0x42>
    i2c_write(AMG8833_DEV_ADDR, reg_addr_sequence[i], *(pSeq+i));
  }
}
 800117e:	b006      	add	sp, #24
 8001180:	bd70      	pop	{r4, r5, r6, pc}
    i2c_write(AMG8833_DEV_ADDR, reg_addr_sequence[i], *(pSeq+i));
 8001182:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 8001186:	f815 1b01 	ldrb.w	r1, [r5], #1
 800118a:	20d0      	movs	r0, #208	; 0xd0
 800118c:	f7ff ffc2 	bl	8001114 <i2c_write>
  for (int i = 0; i < sizeof(reg_addr_sequence); i++) {
 8001190:	e7f3      	b.n	800117a <set_moving_average+0x3a>
 8001192:	bf00      	nop
 8001194:	08009469 	.word	0x08009469
 8001198:	0800946f 	.word	0x0800946f
 800119c:	08009380 	.word	0x08009380

080011a0 <read_registors>:

void read_registors(uint8_t reg_addr, uint8_t *buffer, uint8_t length) {
 80011a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t buf[1];
  buf[0] = reg_addr;
  HAL_I2C_Master_Transmit(phi2c_, AMG8833_DEV_ADDR, buf, 1, 100);
 80011a2:	4e0b      	ldr	r6, [pc, #44]	; (80011d0 <read_registors+0x30>)
void read_registors(uint8_t reg_addr, uint8_t *buffer, uint8_t length) {
 80011a4:	b085      	sub	sp, #20
  HAL_I2C_Master_Transmit(phi2c_, AMG8833_DEV_ADDR, buf, 1, 100);
 80011a6:	2764      	movs	r7, #100	; 0x64
void read_registors(uint8_t reg_addr, uint8_t *buffer, uint8_t length) {
 80011a8:	460c      	mov	r4, r1
 80011aa:	4615      	mov	r5, r2
  buf[0] = reg_addr;
 80011ac:	f88d 000c 	strb.w	r0, [sp, #12]
  HAL_I2C_Master_Transmit(phi2c_, AMG8833_DEV_ADDR, buf, 1, 100);
 80011b0:	aa03      	add	r2, sp, #12
 80011b2:	6830      	ldr	r0, [r6, #0]
 80011b4:	9700      	str	r7, [sp, #0]
 80011b6:	2301      	movs	r3, #1
 80011b8:	21d0      	movs	r1, #208	; 0xd0
 80011ba:	f001 f899 	bl	80022f0 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(phi2c_, AMG8833_DEV_ADDR, buffer, length, 100);
 80011be:	6830      	ldr	r0, [r6, #0]
 80011c0:	9700      	str	r7, [sp, #0]
 80011c2:	462b      	mov	r3, r5
 80011c4:	4622      	mov	r2, r4
 80011c6:	21d0      	movs	r1, #208	; 0xd0
 80011c8:	f001 f93e 	bl	8002448 <HAL_I2C_Master_Receive>
}
 80011cc:	b005      	add	sp, #20
 80011ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011d0:	200009d4 	.word	0x200009d4
 80011d4:	00000000 	.word	0x00000000

080011d8 <dct2_init_f32>:
 * @brief  Initialization function for the DCT2.
 * @param[in]     *S         points to an instance of floating-point DCT2 structure.
 * @param[in]     width      length of the DCT2.
 * @return        none.
 */
void dct2_init_f32(dct2_instance_f32 *S, uint16_t width) {
 80011d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80011dc:	ed2d 8b04 	vpush	{d8-d9}
 80011e0:	460d      	mov	r5, r1
 80011e2:	b083      	sub	sp, #12
 80011e4:	4604      	mov	r4, r0
  float32_t *pDataW = NULL;
  float32_t *pDataW_I = NULL;
  float32_t *pDataX = NULL;
  S->width = width;

  arm_mat_init_f32(&(S->Y), width, 1, NULL);
 80011e6:	2300      	movs	r3, #0
  S->width = width;
 80011e8:	f820 1b04 	strh.w	r1, [r0], #4
  arm_mat_init_f32(&(S->Y), width, 1, NULL);
 80011ec:	2201      	movs	r2, #1

  pDataW = (float32_t *) (calloc(width * width, sizeof(float32_t)));
 80011ee:	fb05 f605 	mul.w	r6, r5, r5
  arm_mat_init_f32(&(S->Y), width, 1, NULL);
 80011f2:	f003 f8c9 	bl	8004388 <arm_mat_init_f32>
  pDataW = (float32_t *) (calloc(width * width, sizeof(float32_t)));
 80011f6:	2104      	movs	r1, #4
 80011f8:	4630      	mov	r0, r6
 80011fa:	f005 f8dd 	bl	80063b8 <calloc>
  arm_mat_init_f32(&(S->W), width, width, pDataW);
 80011fe:	462a      	mov	r2, r5
  pDataW = (float32_t *) (calloc(width * width, sizeof(float32_t)));
 8001200:	4603      	mov	r3, r0
  arm_mat_init_f32(&(S->W), width, width, pDataW);
 8001202:	4629      	mov	r1, r5
 8001204:	f104 000c 	add.w	r0, r4, #12
 8001208:	f003 f8be 	bl	8004388 <arm_mat_init_f32>

  pDataW_I = (float32_t *) (calloc(width * width, sizeof(float32_t)));
 800120c:	2104      	movs	r1, #4
 800120e:	4630      	mov	r0, r6
 8001210:	f005 f8d2 	bl	80063b8 <calloc>
  arm_mat_init_f32(&(S->W_I), width, width, pDataW_I);
 8001214:	462a      	mov	r2, r5
  pDataW_I = (float32_t *) (calloc(width * width, sizeof(float32_t)));
 8001216:	4603      	mov	r3, r0
  arm_mat_init_f32(&(S->W_I), width, width, pDataW_I);
 8001218:	4629      	mov	r1, r5
 800121a:	f104 0014 	add.w	r0, r4, #20
 800121e:	f003 f8b3 	bl	8004388 <arm_mat_init_f32>

  pDataX = (float32_t *) (calloc(width, sizeof(float32_t)));
 8001222:	2104      	movs	r1, #4
 8001224:	4628      	mov	r0, r5
 8001226:	f005 f8c7 	bl	80063b8 <calloc>
  arm_mat_init_f32(&(S->X), width, 1, pDataX);
 800122a:	4629      	mov	r1, r5
  pDataX = (float32_t *) (calloc(width, sizeof(float32_t)));
 800122c:	4603      	mov	r3, r0
  arm_mat_init_f32(&(S->X), width, 1, pDataX);
 800122e:	2201      	movs	r2, #1
 8001230:	f104 001c 	add.w	r0, r4, #28
 8001234:	f003 f8a8 	bl	8004388 <arm_mat_init_f32>

  for (int k = 0; k < S->width; k++) {
 8001238:	2500      	movs	r5, #0
 800123a:	8823      	ldrh	r3, [r4, #0]
 800123c:	42ab      	cmp	r3, r5
 800123e:	dd6a      	ble.n	8001316 <dct2_init_f32+0x13e>
 8001240:	006b      	lsls	r3, r5, #1
 8001242:	462f      	mov	r7, r5
 8001244:	9301      	str	r3, [sp, #4]
    for (int n = 0; n < S->width; n++) {
 8001246:	2600      	movs	r6, #0
 8001248:	e023      	b.n	8001292 <dct2_init_f32+0xba>
      S->W.pData[k * S->width + n] = arm_cos_f32(
 800124a:	6923      	ldr	r3, [r4, #16]
 800124c:	fb05 620a 	mla	r2, r5, sl, r6
          (k * (2 * n + 1) * M_PI) / (2 * S->width));
 8001250:	4638      	mov	r0, r7
      S->W.pData[k * S->width + n] = arm_cos_f32(
 8001252:	eb03 0b82 	add.w	fp, r3, r2, lsl #2
          (k * (2 * n + 1) * M_PI) / (2 * S->width));
 8001256:	f7ff f965 	bl	8000524 <__aeabi_i2d>
 800125a:	a334      	add	r3, pc, #208	; (adr r3, 800132c <dct2_init_f32+0x154>)
 800125c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001260:	f7ff f9ca 	bl	80005f8 <__aeabi_dmul>
 8001264:	4680      	mov	r8, r0
 8001266:	ea4f 004a 	mov.w	r0, sl, lsl #1
 800126a:	4689      	mov	r9, r1
 800126c:	f7ff f95a 	bl	8000524 <__aeabi_i2d>
 8001270:	460b      	mov	r3, r1
 8001272:	4602      	mov	r2, r0
 8001274:	4649      	mov	r1, r9
 8001276:	4640      	mov	r0, r8
 8001278:	f7ff fae8 	bl	800084c <__aeabi_ddiv>
      S->W.pData[k * S->width + n] = arm_cos_f32(
 800127c:	f7ff fc94 	bl	8000ba8 <__aeabi_d2f>
 8001280:	ee00 0a10 	vmov	s0, r0
 8001284:	f003 f884 	bl	8004390 <arm_cos_f32>
 8001288:	9b01      	ldr	r3, [sp, #4]
 800128a:	ed8b 0a00 	vstr	s0, [fp]
    for (int n = 0; n < S->width; n++) {
 800128e:	3601      	adds	r6, #1
 8001290:	441f      	add	r7, r3
 8001292:	f8b4 a000 	ldrh.w	sl, [r4]
 8001296:	45b2      	cmp	sl, r6
 8001298:	dcd7      	bgt.n	800124a <dct2_init_f32+0x72>
  for (int k = 0; k < S->width; k++) {
 800129a:	3501      	adds	r5, #1
 800129c:	e7cd      	b.n	800123a <dct2_init_f32+0x62>
  return (k == 0) ? 1.0 / sqrt(2.0) : 1.0;
 800129e:	2d00      	cmp	r5, #0
  }

  for (int n = 0; n < S->width; n++) {
    for (int k = 0; k < S->width; k++) {
      S->W_I.pData[n * S->width + k] = c_k(k)
          * arm_cos_f32((k * (2 * n + 1) * M_PI) / (2 * S->width));
 80012a0:	4638      	mov	r0, r7
  return (k == 0) ? 1.0 / sqrt(2.0) : 1.0;
 80012a2:	bf14      	ite	ne
 80012a4:	eeb0 9a48 	vmovne.f32	s18, s16
 80012a8:	eeb0 9a68 	vmoveq.f32	s18, s17
          * arm_cos_f32((k * (2 * n + 1) * M_PI) / (2 * S->width));
 80012ac:	f7ff f93a 	bl	8000524 <__aeabi_i2d>
 80012b0:	a31e      	add	r3, pc, #120	; (adr r3, 800132c <dct2_init_f32+0x154>)
 80012b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b6:	f7ff f99f 	bl	80005f8 <__aeabi_dmul>
 80012ba:	4680      	mov	r8, r0
 80012bc:	ea4f 004a 	mov.w	r0, sl, lsl #1
 80012c0:	4689      	mov	r9, r1
 80012c2:	f7ff f92f 	bl	8000524 <__aeabi_i2d>
 80012c6:	4602      	mov	r2, r0
 80012c8:	460b      	mov	r3, r1
 80012ca:	4640      	mov	r0, r8
 80012cc:	4649      	mov	r1, r9
 80012ce:	f7ff fabd 	bl	800084c <__aeabi_ddiv>
 80012d2:	f7ff fc69 	bl	8000ba8 <__aeabi_d2f>
 80012d6:	ee00 0a10 	vmov	s0, r0
 80012da:	f003 f859 	bl	8004390 <arm_cos_f32>
      S->W_I.pData[n * S->width + k] = c_k(k)
 80012de:	8822      	ldrh	r2, [r4, #0]
 80012e0:	69a3      	ldr	r3, [r4, #24]
 80012e2:	fb06 5202 	mla	r2, r6, r2, r5
          * arm_cos_f32((k * (2 * n + 1) * M_PI) / (2 * S->width));
 80012e6:	ee20 0a09 	vmul.f32	s0, s0, s18
      S->W_I.pData[n * S->width + k] = c_k(k)
 80012ea:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80012ee:	ed83 0a00 	vstr	s0, [r3]
    for (int k = 0; k < S->width; k++) {
 80012f2:	3501      	adds	r5, #1
 80012f4:	445f      	add	r7, fp
 80012f6:	f8b4 a000 	ldrh.w	sl, [r4]
 80012fa:	45aa      	cmp	sl, r5
 80012fc:	dccf      	bgt.n	800129e <dct2_init_f32+0xc6>
  for (int n = 0; n < S->width; n++) {
 80012fe:	3601      	adds	r6, #1
 8001300:	8823      	ldrh	r3, [r4, #0]
 8001302:	42b3      	cmp	r3, r6
 8001304:	dd0b      	ble.n	800131e <dct2_init_f32+0x146>
 8001306:	0073      	lsls	r3, r6, #1
 8001308:	2700      	movs	r7, #0
 800130a:	f103 0b01 	add.w	fp, r3, #1
    for (int k = 0; k < S->width; k++) {
 800130e:	463d      	mov	r5, r7
  return (k == 0) ? 1.0 / sqrt(2.0) : 1.0;
 8001310:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8001314:	e7ef      	b.n	80012f6 <dct2_init_f32+0x11e>
 8001316:	eddf 8a04 	vldr	s17, [pc, #16]	; 8001328 <dct2_init_f32+0x150>
  for (int n = 0; n < S->width; n++) {
 800131a:	2600      	movs	r6, #0
 800131c:	e7f0      	b.n	8001300 <dct2_init_f32+0x128>
    }
  }

}
 800131e:	b003      	add	sp, #12
 8001320:	ecbd 8b04 	vpop	{d8-d9}
 8001324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001328:	3f3504f3 	.word	0x3f3504f3
 800132c:	54442d18 	.word	0x54442d18
 8001330:	400921fb 	.word	0x400921fb

08001334 <dct2_2d_init_f32>:
 * @param[in]     *S         points to an instance of floating-point DCT2 structure.
 * @param[in]     height     DCT2 2D width.
 * @param[in]     width      DCT2 2D height.
 * @return        none.
 */
void dct2_2d_init_f32(dct2_instance_f32 *S, uint16_t height, uint16_t width) {
 8001334:	b538      	push	{r3, r4, r5, lr}
 8001336:	4604      	mov	r4, r0
 8001338:	460d      	mov	r5, r1
  dct2_init_f32(S, width);
 800133a:	4611      	mov	r1, r2
 800133c:	f7ff ff4c 	bl	80011d8 <dct2_init_f32>
  S->height = height;
 8001340:	8065      	strh	r5, [r4, #2]
}
 8001342:	bd38      	pop	{r3, r4, r5, pc}

08001344 <dct2_f32>:
 * @param[out]    *pDst      points to the output buffer.
 * @param[in]     idctFlag   DCT if flag is 0, IDCT if flag is 1.
 * @return        none.
 */
void dct2_f32(dct2_instance_f32 *S, float32_t *pSrc, float32_t *pDst,
    uint8_t idctFlag) {
 8001344:	b538      	push	{r3, r4, r5, lr}
 8001346:	4615      	mov	r5, r2

  S->X.pData = pSrc;
 8001348:	6201      	str	r1, [r0, #32]
  S->Y.pData = pDst;
 800134a:	6082      	str	r2, [r0, #8]
    uint8_t idctFlag) {
 800134c:	4604      	mov	r4, r0

  if (idctFlag == 0) {
    arm_mat_mult_f32(&(S->W), &(S->X), &(S->Y));
 800134e:	f100 011c 	add.w	r1, r0, #28
 8001352:	1d02      	adds	r2, r0, #4
  if (idctFlag == 0) {
 8001354:	bb33      	cbnz	r3, 80013a4 <dct2_f32+0x60>
    arm_mat_mult_f32(&(S->W), &(S->X), &(S->Y));
 8001356:	300c      	adds	r0, #12
 8001358:	f002 ff76 	bl	8004248 <arm_mat_mult_f32>
    pDst[0] = pDst[0] * c_k(0);
 800135c:	edd5 7a00 	vldr	s15, [r5]
 8001360:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80013ac <dct2_f32+0x68>
 8001364:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001368:	edc5 7a00 	vstr	s15, [r5]
    arm_scale_f32(pDst, (float32_t) (sqrt(2.0 / S->width)), pDst, S->width);
  } else {
    arm_mat_mult_f32(&(S->W_I), &(S->X), &(S->Y));
    arm_scale_f32(pDst, (float32_t) (sqrt(2.0 / S->width)), pDst, S->width);
 800136c:	8824      	ldrh	r4, [r4, #0]
 800136e:	4620      	mov	r0, r4
 8001370:	f7ff f8d8 	bl	8000524 <__aeabi_i2d>
 8001374:	4602      	mov	r2, r0
 8001376:	460b      	mov	r3, r1
 8001378:	2000      	movs	r0, #0
 800137a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800137e:	f7ff fa65 	bl	800084c <__aeabi_ddiv>
 8001382:	ec41 0b10 	vmov	d0, r0, r1
 8001386:	f007 fd73 	bl	8008e70 <sqrt>
 800138a:	ec51 0b10 	vmov	r0, r1, d0
 800138e:	f7ff fc0b 	bl	8000ba8 <__aeabi_d2f>
 8001392:	4622      	mov	r2, r4
 8001394:	ee00 0a10 	vmov	s0, r0
 8001398:	4629      	mov	r1, r5
 800139a:	4628      	mov	r0, r5
  }
}
 800139c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    arm_scale_f32(pDst, (float32_t) (sqrt(2.0 / S->width)), pDst, S->width);
 80013a0:	f003 b840 	b.w	8004424 <arm_scale_f32>
    arm_mat_mult_f32(&(S->W_I), &(S->X), &(S->Y));
 80013a4:	3014      	adds	r0, #20
 80013a6:	f002 ff4f 	bl	8004248 <arm_mat_mult_f32>
 80013aa:	e7df      	b.n	800136c <dct2_f32+0x28>
 80013ac:	3f3504f3 	.word	0x3f3504f3

080013b0 <dct2_2d_f32>:
 * @param[out]    *pDst      points to the output buffer.
 * @param[in]     idctFlag   DCT if flag is 0, IDCT if flag is 1.
 * @return        none.
 */
void dct2_2d_f32(dct2_instance_f32 *S, float32_t *pSrc, float32_t *pDst,
    uint8_t idctFlag) {
 80013b0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80013b4:	4604      	mov	r4, r0
 80013b6:	460d      	mov	r5, r1
 80013b8:	4616      	mov	r6, r2
 80013ba:	461f      	mov	r7, r3

  arm_matrix_instance_f32 X;
  arm_matrix_instance_f32 Y;

  for (int j = 0; j < S->height; j++) {
 80013bc:	f04f 0800 	mov.w	r8, #0
 80013c0:	8861      	ldrh	r1, [r4, #2]
    dct2_f32(S, pSrc + (j * S->width), pDst + (j * S->width), idctFlag);
 80013c2:	8822      	ldrh	r2, [r4, #0]
  for (int j = 0; j < S->height; j++) {
 80013c4:	4541      	cmp	r1, r8
 80013c6:	dc2b      	bgt.n	8001420 <dct2_2d_f32+0x70>
  }
  arm_mat_init_f32(&X, S->height, S->width, pDst);
 80013c8:	4633      	mov	r3, r6
 80013ca:	4668      	mov	r0, sp
 80013cc:	f002 ffdc 	bl	8004388 <arm_mat_init_f32>
  arm_mat_init_f32(&Y, S->width, S->height, pSrc);
 80013d0:	8862      	ldrh	r2, [r4, #2]
 80013d2:	8821      	ldrh	r1, [r4, #0]
 80013d4:	462b      	mov	r3, r5
 80013d6:	a802      	add	r0, sp, #8
 80013d8:	f002 ffd6 	bl	8004388 <arm_mat_init_f32>
  arm_mat_trans_f32(&X, &Y);
 80013dc:	a902      	add	r1, sp, #8
 80013de:	4668      	mov	r0, sp
 80013e0:	f002 fed6 	bl	8004190 <arm_mat_trans_f32>

  for (int j = 0; j < S->width; j++) {
 80013e4:	f04f 0800 	mov.w	r8, #0
 80013e8:	8821      	ldrh	r1, [r4, #0]
    dct2_f32(S, pSrc + (j * S->height), pDst + (j * S->height), idctFlag);
 80013ea:	8862      	ldrh	r2, [r4, #2]
  for (int j = 0; j < S->width; j++) {
 80013ec:	4541      	cmp	r1, r8
 80013ee:	dc24      	bgt.n	800143a <dct2_2d_f32+0x8a>
  }
  arm_mat_init_f32(&X, S->width, S->height, pDst);
 80013f0:	4633      	mov	r3, r6
 80013f2:	4668      	mov	r0, sp
 80013f4:	f002 ffc8 	bl	8004388 <arm_mat_init_f32>
  arm_mat_init_f32(&Y, S->height, S->width, pSrc);
 80013f8:	8822      	ldrh	r2, [r4, #0]
 80013fa:	8861      	ldrh	r1, [r4, #2]
 80013fc:	462b      	mov	r3, r5
 80013fe:	a802      	add	r0, sp, #8
 8001400:	f002 ffc2 	bl	8004388 <arm_mat_init_f32>
  arm_mat_trans_f32(&X, &Y);
 8001404:	a902      	add	r1, sp, #8
 8001406:	4668      	mov	r0, sp
 8001408:	f002 fec2 	bl	8004190 <arm_mat_trans_f32>
  arm_copy_f32(pSrc, pDst, S->height * S->width);
 800140c:	8863      	ldrh	r3, [r4, #2]
 800140e:	8822      	ldrh	r2, [r4, #0]
 8001410:	4631      	mov	r1, r6
 8001412:	435a      	muls	r2, r3
 8001414:	4628      	mov	r0, r5
 8001416:	f002 fe8b 	bl	8004130 <arm_copy_f32>
}
 800141a:	b004      	add	sp, #16
 800141c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    dct2_f32(S, pSrc + (j * S->width), pDst + (j * S->width), idctFlag);
 8001420:	fb08 f102 	mul.w	r1, r8, r2
 8001424:	eb06 0281 	add.w	r2, r6, r1, lsl #2
 8001428:	463b      	mov	r3, r7
 800142a:	eb05 0181 	add.w	r1, r5, r1, lsl #2
 800142e:	4620      	mov	r0, r4
 8001430:	f7ff ff88 	bl	8001344 <dct2_f32>
  for (int j = 0; j < S->height; j++) {
 8001434:	f108 0801 	add.w	r8, r8, #1
 8001438:	e7c2      	b.n	80013c0 <dct2_2d_f32+0x10>
    dct2_f32(S, pSrc + (j * S->height), pDst + (j * S->height), idctFlag);
 800143a:	fb08 f102 	mul.w	r1, r8, r2
 800143e:	eb06 0281 	add.w	r2, r6, r1, lsl #2
 8001442:	463b      	mov	r3, r7
 8001444:	eb05 0181 	add.w	r1, r5, r1, lsl #2
 8001448:	4620      	mov	r0, r4
 800144a:	f7ff ff7b 	bl	8001344 <dct2_f32>
  for (int j = 0; j < S->width; j++) {
 800144e:	f108 0801 	add.w	r8, r8, #1
 8001452:	e7c9      	b.n	80013e8 <dct2_2d_f32+0x38>

08001454 <zigzag_scan_f32>:
 * @param[in]     *S         points to an instance of floating-point DCT2 structure.
 * @param[in]     *pSrc      points to the input buffer.
 * @param[out]    *pDst      points to the output buffer.
 * @return        none.
 */
void zigzag_scan_f32(dct2_instance_f32 *S, float32_t *pSrc, float32_t *pDst) {
 8001454:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  n = 0;
  zigzag_path path = ONE;

  do {

    pDst[n++] = pSrc[j * S->width + i];
 8001458:	f8b0 c000 	ldrh.w	ip, [r0]
      if (i == S->width - 1) {
        path = FIVE;
      }
      break;
    }
  } while (n < S->width * S->height);
 800145c:	8845      	ldrh	r5, [r0, #2]
  zigzag_path path = ONE;
 800145e:	2400      	movs	r4, #0
  } while (n < S->width * S->height);
 8001460:	fb05 f80c 	mul.w	r8, r5, ip
        if (i == S->width - 1) {
 8001464:	f10c 3eff 	add.w	lr, ip, #4294967295
  n = 0;
 8001468:	4627      	mov	r7, r4
  j = 0;
 800146a:	4620      	mov	r0, r4
  i = 0;
 800146c:	4623      	mov	r3, r4
      if (j == S->height - 1) {
 800146e:	3d01      	subs	r5, #1
    pDst[n++] = pSrc[j * S->width + i];
 8001470:	fb00 360c 	mla	r6, r0, ip, r3
 8001474:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8001478:	3701      	adds	r7, #1
 800147a:	6836      	ldr	r6, [r6, #0]
 800147c:	f842 6b04 	str.w	r6, [r2], #4
    switch (path) {
 8001480:	1e66      	subs	r6, r4, #1
 8001482:	2e06      	cmp	r6, #6
 8001484:	d805      	bhi.n	8001492 <zigzag_scan_f32+0x3e>
 8001486:	e8df f006 	tbb	[pc, r6]
 800148a:	180f      	.short	0x180f
 800148c:	1a2c291f 	.word	0x1a2c291f
 8001490:	32          	.byte	0x32
 8001491:	00          	.byte	0x00
      if (i == S->width - 1) {
 8001492:	459e      	cmp	lr, r3
 8001494:	d102      	bne.n	800149c <zigzag_scan_f32+0x48>
        j++;
 8001496:	3001      	adds	r0, #1
        path = EIGHT;
 8001498:	2407      	movs	r4, #7
 800149a:	e001      	b.n	80014a0 <zigzag_scan_f32+0x4c>
        i++;
 800149c:	3301      	adds	r3, #1
        path = TWO;
 800149e:	2401      	movs	r4, #1
  } while (n < S->width * S->height);
 80014a0:	45b8      	cmp	r8, r7
 80014a2:	dce5      	bgt.n	8001470 <zigzag_scan_f32+0x1c>
}
 80014a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (i == 0) {
 80014a8:	3b01      	subs	r3, #1
      j++;
 80014aa:	f100 0001 	add.w	r0, r0, #1
      if (i == 0) {
 80014ae:	d1f7      	bne.n	80014a0 <zigzag_scan_f32+0x4c>
          path = THREE;
 80014b0:	4285      	cmp	r5, r0
 80014b2:	bf0c      	ite	eq
 80014b4:	2406      	moveq	r4, #6
 80014b6:	2402      	movne	r4, #2
 80014b8:	e7f2      	b.n	80014a0 <zigzag_scan_f32+0x4c>
      if (j == S->height - 1) {
 80014ba:	4285      	cmp	r5, r0
 80014bc:	d101      	bne.n	80014c2 <zigzag_scan_f32+0x6e>
        i++;
 80014be:	3301      	adds	r3, #1
 80014c0:	e7ea      	b.n	8001498 <zigzag_scan_f32+0x44>
        j++;
 80014c2:	3001      	adds	r0, #1
        path = FOUR;
 80014c4:	2403      	movs	r4, #3
 80014c6:	e7eb      	b.n	80014a0 <zigzag_scan_f32+0x4c>
      if (j == 0) {
 80014c8:	3801      	subs	r0, #1
      i++;
 80014ca:	f103 0301 	add.w	r3, r3, #1
      if (j == 0) {
 80014ce:	d1e7      	bne.n	80014a0 <zigzag_scan_f32+0x4c>
        if (i == S->width - 1) {
 80014d0:	ebae 0603 	sub.w	r6, lr, r3
 80014d4:	4274      	negs	r4, r6
 80014d6:	4174      	adcs	r4, r6
 80014d8:	00a4      	lsls	r4, r4, #2
 80014da:	e7e1      	b.n	80014a0 <zigzag_scan_f32+0x4c>
      j++;
 80014dc:	3001      	adds	r0, #1
      path = SIX;
 80014de:	2405      	movs	r4, #5
      break;
 80014e0:	e7de      	b.n	80014a0 <zigzag_scan_f32+0x4c>
      j++;
 80014e2:	3001      	adds	r0, #1
      i--;
 80014e4:	3b01      	subs	r3, #1
        path = SEVEN;
 80014e6:	4285      	cmp	r5, r0
 80014e8:	bf08      	it	eq
 80014ea:	2406      	moveq	r4, #6
 80014ec:	e7d8      	b.n	80014a0 <zigzag_scan_f32+0x4c>
      i++;
 80014ee:	3301      	adds	r3, #1
      j--;
 80014f0:	3801      	subs	r0, #1
        path = FIVE;
 80014f2:	459e      	cmp	lr, r3
 80014f4:	bf08      	it	eq
 80014f6:	2404      	moveq	r4, #4
 80014f8:	e7d2      	b.n	80014a0 <zigzag_scan_f32+0x4c>

080014fa <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014fa:	b500      	push	{lr}
 80014fc:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014fe:	2244      	movs	r2, #68	; 0x44
 8001500:	2100      	movs	r1, #0
 8001502:	a805      	add	r0, sp, #20
 8001504:	f005 fe8e 	bl	8007224 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001508:	2214      	movs	r2, #20
 800150a:	2100      	movs	r1, #0
 800150c:	4668      	mov	r0, sp
 800150e:	f005 fe89 	bl	8007224 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001512:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001516:	f001 f883 	bl	8002620 <HAL_PWREx_ControlVoltageScaling>
 800151a:	b108      	cbz	r0, 8001520 <SystemClock_Config+0x26>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800151c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 800151e:	e7fe      	b.n	800151e <SystemClock_Config+0x24>
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001520:	2210      	movs	r2, #16
 8001522:	f44f 7180 	mov.w	r1, #256	; 0x100
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001526:	2001      	movs	r0, #1
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001528:	e9cd 1208 	strd	r1, r2, [sp, #32]
  RCC_OscInitStruct.PLL.PLLN = 10;
 800152c:	220a      	movs	r2, #10
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800152e:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001530:	e9cd 0211 	strd	r0, r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001534:	2207      	movs	r2, #7
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001536:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001538:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800153c:	e9cd 2313 	strd	r2, r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001540:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001542:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001544:	f001 f932 	bl	80027ac <HAL_RCC_OscConfig>
 8001548:	b108      	cbz	r0, 800154e <SystemClock_Config+0x54>
 800154a:	b672      	cpsid	i
  while (1) {
 800154c:	e7fe      	b.n	800154c <SystemClock_Config+0x52>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800154e:	e9cd 0002 	strd	r0, r0, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001552:	220f      	movs	r2, #15
 8001554:	2303      	movs	r3, #3
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001556:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001558:	2104      	movs	r1, #4
 800155a:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800155c:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001560:	f001 fba4 	bl	8002cac <HAL_RCC_ClockConfig>
 8001564:	b108      	cbz	r0, 800156a <SystemClock_Config+0x70>
 8001566:	b672      	cpsid	i
  while (1) {
 8001568:	e7fe      	b.n	8001568 <SystemClock_Config+0x6e>
}
 800156a:	b017      	add	sp, #92	; 0x5c
 800156c:	f85d fb04 	ldr.w	pc, [sp], #4

08001570 <MX_USART2_UART_Init>:
  huart2.Instance = USART2;
 8001570:	480b      	ldr	r0, [pc, #44]	; (80015a0 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 115200;
 8001572:	4a0c      	ldr	r2, [pc, #48]	; (80015a4 <MX_USART2_UART_Init+0x34>)
{
 8001574:	b508      	push	{r3, lr}
  huart2.Init.BaudRate = 115200;
 8001576:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800157a:	e9c0 2300 	strd	r2, r3, [r0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800157e:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001580:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001582:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001586:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800158a:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart2.Init.Parity = UART_PARITY_NONE;
 800158e:	6103      	str	r3, [r0, #16]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001590:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001592:	f002 fc1b 	bl	8003dcc <HAL_UART_Init>
 8001596:	b108      	cbz	r0, 800159c <MX_USART2_UART_Init+0x2c>
 8001598:	b672      	cpsid	i
  while (1) {
 800159a:	e7fe      	b.n	800159a <MX_USART2_UART_Init+0x2a>
}
 800159c:	bd08      	pop	{r3, pc}
 800159e:	bf00      	nop
 80015a0:	20000ad4 	.word	0x20000ad4
 80015a4:	40004400 	.word	0x40004400

080015a8 <main>:
{
 80015a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80015ac:	ed2d 8b02 	vpush	{d8}
 80015b0:	b0f1      	sub	sp, #452	; 0x1c4
  HAL_Init();
 80015b2:	f000 faa3 	bl	8001afc <HAL_Init>
  SystemClock_Config();
 80015b6:	f7ff ffa0 	bl	80014fa <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ba:	2214      	movs	r2, #20
 80015bc:	2100      	movs	r1, #0
 80015be:	a830      	add	r0, sp, #192	; 0xc0
 80015c0:	f005 fe30 	bl	8007224 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015c4:	4b7e      	ldr	r3, [pc, #504]	; (80017c0 <main+0x218>)
 80015c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015c8:	f042 0204 	orr.w	r2, r2, #4
 80015cc:	64da      	str	r2, [r3, #76]	; 0x4c
 80015ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015d0:	f002 0204 	and.w	r2, r2, #4
 80015d4:	9200      	str	r2, [sp, #0]
 80015d6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015da:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80015de:	64da      	str	r2, [r3, #76]	; 0x4c
 80015e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015e2:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80015e6:	9201      	str	r2, [sp, #4]
 80015e8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015ec:	f042 0201 	orr.w	r2, r2, #1
 80015f0:	64da      	str	r2, [r3, #76]	; 0x4c
 80015f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015f4:	f002 0201 	and.w	r2, r2, #1
 80015f8:	9202      	str	r2, [sp, #8]
 80015fa:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015fc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015fe:	f042 0202 	orr.w	r2, r2, #2
 8001602:	64da      	str	r2, [r3, #76]	; 0x4c
 8001604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001606:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800160a:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800160c:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800160e:	2120      	movs	r1, #32
 8001610:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001614:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001616:	f000 fc99 	bl	8001f4c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800161a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800161e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001622:	2400      	movs	r4, #0
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001624:	e9cd 1330 	strd	r1, r3, [sp, #192]	; 0xc0
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001628:	4866      	ldr	r0, [pc, #408]	; (80017c4 <main+0x21c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	9432      	str	r4, [sp, #200]	; 0xc8
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800162c:	a930      	add	r1, sp, #192	; 0xc0
 800162e:	f000 fbaf 	bl	8001d90 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001632:	2601      	movs	r6, #1
 8001634:	2320      	movs	r3, #32
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001636:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800163a:	a930      	add	r1, sp, #192	; 0xc0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800163c:	e9cd 3630 	strd	r3, r6, [sp, #192]	; 0xc0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001640:	e9cd 4432 	strd	r4, r4, [sp, #200]	; 0xc8
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001644:	f000 fba4 	bl	8001d90 <HAL_GPIO_Init>
  hcrc.Instance = CRC;
 8001648:	485f      	ldr	r0, [pc, #380]	; (80017c8 <main+0x220>)
 800164a:	4b60      	ldr	r3, [pc, #384]	; (80017cc <main+0x224>)
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800164c:	8084      	strh	r4, [r0, #4]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800164e:	e9c0 4405 	strd	r4, r4, [r0, #20]
  hcrc.Instance = CRC;
 8001652:	6003      	str	r3, [r0, #0]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001654:	6206      	str	r6, [r0, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001656:	f000 faf3 	bl	8001c40 <HAL_CRC_Init>
 800165a:	b108      	cbz	r0, 8001660 <main+0xb8>
 800165c:	b672      	cpsid	i
  while (1) {
 800165e:	e7fe      	b.n	800165e <main+0xb6>
  hi2c1.Instance = I2C1;
 8001660:	4c5b      	ldr	r4, [pc, #364]	; (80017d0 <main+0x228>)
  hi2c1.Init.Timing = 0x10909CEC;
 8001662:	4a5c      	ldr	r2, [pc, #368]	; (80017d4 <main+0x22c>)
 8001664:	4b5c      	ldr	r3, [pc, #368]	; (80017d8 <main+0x230>)
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001666:	6220      	str	r0, [r4, #32]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001668:	e9c4 0602 	strd	r0, r6, [r4, #8]
  hi2c1.Init.OwnAddress2 = 0;
 800166c:	e9c4 0004 	strd	r0, r0, [r4, #16]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001670:	e9c4 0006 	strd	r0, r0, [r4, #24]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001674:	4620      	mov	r0, r4
  hi2c1.Init.Timing = 0x10909CEC;
 8001676:	e9c4 2300 	strd	r2, r3, [r4]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800167a:	f000 fde4 	bl	8002246 <HAL_I2C_Init>
 800167e:	4601      	mov	r1, r0
 8001680:	b108      	cbz	r0, 8001686 <main+0xde>
 8001682:	b672      	cpsid	i
  while (1) {
 8001684:	e7fe      	b.n	8001684 <main+0xdc>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001686:	4620      	mov	r0, r4
 8001688:	f000 ff76 	bl	8002578 <HAL_I2CEx_ConfigAnalogFilter>
 800168c:	4601      	mov	r1, r0
 800168e:	b108      	cbz	r0, 8001694 <main+0xec>
 8001690:	b672      	cpsid	i
  while (1) {
 8001692:	e7fe      	b.n	8001692 <main+0xea>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001694:	4620      	mov	r0, r4
 8001696:	f000 ff95 	bl	80025c4 <HAL_I2CEx_ConfigDigitalFilter>
 800169a:	4605      	mov	r5, r0
 800169c:	b108      	cbz	r0, 80016a2 <main+0xfa>
 800169e:	b672      	cpsid	i
  while (1) {
 80016a0:	e7fe      	b.n	80016a0 <main+0xf8>
  MX_USART2_UART_Init();
 80016a2:	f7ff ff65 	bl	8001570 <MX_USART2_UART_Init>
  rps_init();
 80016a6:	f7ff fcb1 	bl	800100c <rps_init>
  adaptor_init(&hi2c1);
 80016aa:	4620      	mov	r0, r4
 80016ac:	f7ff fd2c 	bl	8001108 <adaptor_init>
  set_moving_average(true);
 80016b0:	4630      	mov	r0, r6
 80016b2:	f7ff fd45 	bl	8001140 <set_moving_average>
  HAL_UART_Receive_IT(&huart2, (uint8_t*) &cmd, 1);
 80016b6:	4949      	ldr	r1, [pc, #292]	; (80017dc <main+0x234>)
 80016b8:	4849      	ldr	r0, [pc, #292]	; (80017e0 <main+0x238>)
    if (run_inference) {
 80016ba:	4f4a      	ldr	r7, [pc, #296]	; (80017e4 <main+0x23c>)
  HAL_UART_Receive_IT(&huart2, (uint8_t*) &cmd, 1);
 80016bc:	4632      	mov	r2, r6
 80016be:	f002 fc0f 	bl	8003ee0 <HAL_UART_Receive_IT>
    if (output_pixels) {
 80016c2:	4c49      	ldr	r4, [pc, #292]	; (80017e8 <main+0x240>)
 80016c4:	7823      	ldrb	r3, [r4, #0]
 80016c6:	b163      	cbz	r3, 80016e2 <main+0x13a>
      read_registors(AMG8833_T01L_ADDR, buffer,
 80016c8:	2280      	movs	r2, #128	; 0x80
 80016ca:	4610      	mov	r0, r2
 80016cc:	4947      	ldr	r1, [pc, #284]	; (80017ec <main+0x244>)
 80016ce:	f7ff fd67 	bl	80011a0 <read_registors>
      HAL_UART_Transmit(&huart2, buffer, AMG8833_PIXEL_DATA_LENGTH, 3000);
 80016d2:	4946      	ldr	r1, [pc, #280]	; (80017ec <main+0x244>)
 80016d4:	4842      	ldr	r0, [pc, #264]	; (80017e0 <main+0x238>)
 80016d6:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80016da:	2280      	movs	r2, #128	; 0x80
 80016dc:	f002 faca 	bl	8003c74 <HAL_UART_Transmit>
      output_pixels = false;
 80016e0:	7025      	strb	r5, [r4, #0]
    if (output_thermistor) {
 80016e2:	4e43      	ldr	r6, [pc, #268]	; (80017f0 <main+0x248>)
 80016e4:	7833      	ldrb	r3, [r6, #0]
 80016e6:	b163      	cbz	r3, 8001702 <main+0x15a>
      read_registors(AMG8833_TTHL_ADDR, buffer, 2);
 80016e8:	4940      	ldr	r1, [pc, #256]	; (80017ec <main+0x244>)
 80016ea:	2202      	movs	r2, #2
 80016ec:	200e      	movs	r0, #14
 80016ee:	f7ff fd57 	bl	80011a0 <read_registors>
      HAL_UART_Transmit(&huart2, buffer, 2, 3000);
 80016f2:	493e      	ldr	r1, [pc, #248]	; (80017ec <main+0x244>)
 80016f4:	483a      	ldr	r0, [pc, #232]	; (80017e0 <main+0x238>)
 80016f6:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80016fa:	2202      	movs	r2, #2
 80016fc:	f002 faba 	bl	8003c74 <HAL_UART_Transmit>
      output_thermistor = false;
 8001700:	7035      	strb	r5, [r6, #0]
    if (run_inference) {
 8001702:	783b      	ldrb	r3, [r7, #0]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d0dd      	beq.n	80016c4 <main+0x11c>
      ai_float in_data[WIDTH * HEIGHT] = { 0.0f };
 8001708:	f44f 7280 	mov.w	r2, #256	; 0x100
 800170c:	2100      	movs	r1, #0
 800170e:	a830      	add	r0, sp, #192	; 0xc0
 8001710:	f005 fd88 	bl	8007224 <memset>
      uint8_t buffer[AMG8833_PIXEL_DATA_LENGTH] = { 0 };
 8001714:	227c      	movs	r2, #124	; 0x7c
 8001716:	2100      	movs	r1, #0
 8001718:	a811      	add	r0, sp, #68	; 0x44
      ai_float out_data[AI_NETWORK_OUT_1_SIZE] = { 0.0 };
 800171a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800171e:	9506      	str	r5, [sp, #24]
      uint8_t buffer[AMG8833_PIXEL_DATA_LENGTH] = { 0 };
 8001720:	9510      	str	r5, [sp, #64]	; 0x40
 8001722:	f005 fd7f 	bl	8007224 <memset>
      char class_labels[AI_NETWORK_OUT_1_SIZE][12] = { "PAPER", "ROCK", "SCISSORS" };
 8001726:	4b33      	ldr	r3, [pc, #204]	; (80017f4 <main+0x24c>)
 8001728:	aa07      	add	r2, sp, #28
 800172a:	f103 0620 	add.w	r6, r3, #32
 800172e:	6818      	ldr	r0, [r3, #0]
 8001730:	6859      	ldr	r1, [r3, #4]
 8001732:	4614      	mov	r4, r2
 8001734:	c403      	stmia	r4!, {r0, r1}
 8001736:	3308      	adds	r3, #8
 8001738:	42b3      	cmp	r3, r6
 800173a:	4622      	mov	r2, r4
 800173c:	d1f7      	bne.n	800172e <main+0x186>
 800173e:	6818      	ldr	r0, [r3, #0]
 8001740:	6020      	str	r0, [r4, #0]
      read_registors(AMG8833_T01L_ADDR, buffer, AMG8833_PIXEL_DATA_LENGTH);
 8001742:	2280      	movs	r2, #128	; 0x80
 8001744:	4610      	mov	r0, r2
 8001746:	a910      	add	r1, sp, #64	; 0x40
 8001748:	f7ff fd2a 	bl	80011a0 <read_registors>
      for (int i = 0; i < WIDTH * HEIGHT; i++) {
 800174c:	aa10      	add	r2, sp, #64	; 0x40
 800174e:	a830      	add	r0, sp, #192	; 0xc0
 8001750:	2100      	movs	r1, #0
        in_data[i] = (ai_float) (buffer[i * 2 + 1] * 256 + buffer[i * 2]) * 0.25;
 8001752:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 8001756:	7854      	ldrb	r4, [r2, #1]
 8001758:	f812 3b02 	ldrb.w	r3, [r2], #2
 800175c:	eb03 2304 	add.w	r3, r3, r4, lsl #8
 8001760:	ee07 3a90 	vmov	s15, r3
 8001764:	eef8 7ae7 	vcvt.f32.s32	s15, s15
      for (int i = 0; i < WIDTH * HEIGHT; i++) {
 8001768:	3101      	adds	r1, #1
        in_data[i] = (ai_float) (buffer[i * 2 + 1] * 256 + buffer[i * 2]) * 0.25;
 800176a:	ee67 7a87 	vmul.f32	s15, s15, s14
      for (int i = 0; i < WIDTH * HEIGHT; i++) {
 800176e:	2940      	cmp	r1, #64	; 0x40
        in_data[i] = (ai_float) (buffer[i * 2 + 1] * 256 + buffer[i * 2]) * 0.25;
 8001770:	ece0 7a01 	vstmia	r0!, {s15}
      for (int i = 0; i < WIDTH * HEIGHT; i++) {
 8001774:	d1ef      	bne.n	8001756 <main+0x1ae>
      rps_infer(in_data, out_data);
 8001776:	a904      	add	r1, sp, #16
 8001778:	a830      	add	r0, sp, #192	; 0xc0
 800177a:	f7ff fc85 	bl	8001088 <rps_infer>
      printf("\n--- Inference ---\n");
 800177e:	481e      	ldr	r0, [pc, #120]	; (80017f8 <main+0x250>)
        printf(" %-12s%3d%%\n", class_labels[i], (int) (out_data[i] * 100));
 8001780:	ed9f 8a1e 	vldr	s16, [pc, #120]	; 80017fc <main+0x254>
 8001784:	f8df 9078 	ldr.w	r9, [pc, #120]	; 8001800 <main+0x258>
      printf("\n--- Inference ---\n");
 8001788:	f005 fc6c 	bl	8007064 <puts>
      for (int i = 0; i < AI_NETWORK_OUT_1_SIZE; i++) {
 800178c:	ac04      	add	r4, sp, #16
 800178e:	ae07      	add	r6, sp, #28
 8001790:	f04f 0800 	mov.w	r8, #0
        printf(" %-12s%3d%%\n", class_labels[i], (int) (out_data[i] * 100));
 8001794:	ecf4 7a01 	vldmia	r4!, {s15}
 8001798:	ee67 7a88 	vmul.f32	s15, s15, s16
 800179c:	4631      	mov	r1, r6
 800179e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017a2:	4648      	mov	r0, r9
 80017a4:	ee17 2a90 	vmov	r2, s15
      for (int i = 0; i < AI_NETWORK_OUT_1_SIZE; i++) {
 80017a8:	f108 0801 	add.w	r8, r8, #1
        printf(" %-12s%3d%%\n", class_labels[i], (int) (out_data[i] * 100));
 80017ac:	f005 fbec 	bl	8006f88 <iprintf>
      for (int i = 0; i < AI_NETWORK_OUT_1_SIZE; i++) {
 80017b0:	f1b8 0f03 	cmp.w	r8, #3
 80017b4:	f106 060c 	add.w	r6, r6, #12
 80017b8:	d1ec      	bne.n	8001794 <main+0x1ec>
      run_inference = false;
 80017ba:	703d      	strb	r5, [r7, #0]
 80017bc:	e781      	b.n	80016c2 <main+0x11a>
 80017be:	bf00      	nop
 80017c0:	40021000 	.word	0x40021000
 80017c4:	48000800 	.word	0x48000800
 80017c8:	20000a5c 	.word	0x20000a5c
 80017cc:	40023000 	.word	0x40023000
 80017d0:	20000a80 	.word	0x20000a80
 80017d4:	40005400 	.word	0x40005400
 80017d8:	10909cec 	.word	0x10909cec
 80017dc:	20000a58 	.word	0x20000a58
 80017e0:	20000ad4 	.word	0x20000ad4
 80017e4:	20000b5e 	.word	0x20000b5e
 80017e8:	20000b5c 	.word	0x20000b5c
 80017ec:	200009d8 	.word	0x200009d8
 80017f0:	20000b5d 	.word	0x20000b5d
 80017f4:	08009385 	.word	0x08009385
 80017f8:	08009474 	.word	0x08009474
 80017fc:	42c80000 	.word	0x42c80000
 8001800:	08009487 	.word	0x08009487

08001804 <_write>:
int _write(int file, char *ptr, int len) {
 8001804:	b510      	push	{r4, lr}
  HAL_UART_Transmit(&huart2, (uint8_t*) ptr, (uint16_t) len, 0xFFFFFFFF);
 8001806:	f04f 33ff 	mov.w	r3, #4294967295
int _write(int file, char *ptr, int len) {
 800180a:	4614      	mov	r4, r2
  HAL_UART_Transmit(&huart2, (uint8_t*) ptr, (uint16_t) len, 0xFFFFFFFF);
 800180c:	4802      	ldr	r0, [pc, #8]	; (8001818 <_write+0x14>)
 800180e:	b292      	uxth	r2, r2
 8001810:	f002 fa30 	bl	8003c74 <HAL_UART_Transmit>
}
 8001814:	4620      	mov	r0, r4
 8001816:	bd10      	pop	{r4, pc}
 8001818:	20000ad4 	.word	0x20000ad4

0800181c <HAL_UART_RxCpltCallback>:
  switch (cmd) {
 800181c:	4b09      	ldr	r3, [pc, #36]	; (8001844 <HAL_UART_RxCpltCallback+0x28>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	2b70      	cmp	r3, #112	; 0x70
 8001822:	d005      	beq.n	8001830 <HAL_UART_RxCpltCallback+0x14>
 8001824:	2b74      	cmp	r3, #116	; 0x74
 8001826:	d00b      	beq.n	8001840 <HAL_UART_RxCpltCallback+0x24>
 8001828:	2b69      	cmp	r3, #105	; 0x69
 800182a:	d104      	bne.n	8001836 <HAL_UART_RxCpltCallback+0x1a>
    run_inference = true;
 800182c:	4b06      	ldr	r3, [pc, #24]	; (8001848 <HAL_UART_RxCpltCallback+0x2c>)
 800182e:	e000      	b.n	8001832 <HAL_UART_RxCpltCallback+0x16>
    output_pixels = true;
 8001830:	4b06      	ldr	r3, [pc, #24]	; (800184c <HAL_UART_RxCpltCallback+0x30>)
    run_inference = true;
 8001832:	2201      	movs	r2, #1
 8001834:	701a      	strb	r2, [r3, #0]
  HAL_UART_Receive_IT(&huart2, (uint8_t*) &cmd, 1);
 8001836:	4903      	ldr	r1, [pc, #12]	; (8001844 <HAL_UART_RxCpltCallback+0x28>)
 8001838:	4805      	ldr	r0, [pc, #20]	; (8001850 <HAL_UART_RxCpltCallback+0x34>)
 800183a:	2201      	movs	r2, #1
 800183c:	f002 bb50 	b.w	8003ee0 <HAL_UART_Receive_IT>
    output_thermistor = true;
 8001840:	4b04      	ldr	r3, [pc, #16]	; (8001854 <HAL_UART_RxCpltCallback+0x38>)
 8001842:	e7f6      	b.n	8001832 <HAL_UART_RxCpltCallback+0x16>
 8001844:	20000a58 	.word	0x20000a58
 8001848:	20000b5e 	.word	0x20000b5e
 800184c:	20000b5c 	.word	0x20000b5c
 8001850:	20000ad4 	.word	0x20000ad4
 8001854:	20000b5d 	.word	0x20000b5d

08001858 <Error_Handler>:
 8001858:	b672      	cpsid	i
  while (1) {
 800185a:	e7fe      	b.n	800185a <Error_Handler+0x2>

0800185c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800185c:	4b0a      	ldr	r3, [pc, #40]	; (8001888 <HAL_MspInit+0x2c>)
 800185e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001860:	f042 0201 	orr.w	r2, r2, #1
 8001864:	661a      	str	r2, [r3, #96]	; 0x60
 8001866:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8001868:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800186a:	f002 0201 	and.w	r2, r2, #1
 800186e:	9200      	str	r2, [sp, #0]
 8001870:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001872:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001874:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001878:	659a      	str	r2, [r3, #88]	; 0x58
 800187a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800187c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001880:	9301      	str	r3, [sp, #4]
 8001882:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001884:	b002      	add	sp, #8
 8001886:	4770      	bx	lr
 8001888:	40021000 	.word	0x40021000

0800188c <HAL_CRC_MspInit>:
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 800188c:	6802      	ldr	r2, [r0, #0]
 800188e:	4b08      	ldr	r3, [pc, #32]	; (80018b0 <HAL_CRC_MspInit+0x24>)
 8001890:	429a      	cmp	r2, r3
{
 8001892:	b082      	sub	sp, #8
  if(hcrc->Instance==CRC)
 8001894:	d10a      	bne.n	80018ac <HAL_CRC_MspInit+0x20>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001896:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 800189a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800189c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80018a0:	649a      	str	r2, [r3, #72]	; 0x48
 80018a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018a8:	9301      	str	r3, [sp, #4]
 80018aa:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80018ac:	b002      	add	sp, #8
 80018ae:	4770      	bx	lr
 80018b0:	40023000 	.word	0x40023000

080018b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018b4:	b510      	push	{r4, lr}
 80018b6:	b0aa      	sub	sp, #168	; 0xa8
 80018b8:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ba:	2214      	movs	r2, #20
 80018bc:	2100      	movs	r1, #0
 80018be:	a803      	add	r0, sp, #12
 80018c0:	f005 fcb0 	bl	8007224 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018c4:	2288      	movs	r2, #136	; 0x88
 80018c6:	2100      	movs	r1, #0
 80018c8:	a808      	add	r0, sp, #32
 80018ca:	f005 fcab 	bl	8007224 <memset>
  if(hi2c->Instance==I2C1)
 80018ce:	6822      	ldr	r2, [r4, #0]
 80018d0:	4b17      	ldr	r3, [pc, #92]	; (8001930 <HAL_I2C_MspInit+0x7c>)
 80018d2:	429a      	cmp	r2, r3
 80018d4:	d129      	bne.n	800192a <HAL_I2C_MspInit+0x76>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80018d6:	2340      	movs	r3, #64	; 0x40
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018d8:	a808      	add	r0, sp, #32
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80018da:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018dc:	f001 fbb6 	bl	800304c <HAL_RCCEx_PeriphCLKConfig>
 80018e0:	b108      	cbz	r0, 80018e6 <HAL_I2C_MspInit+0x32>
    {
      Error_Handler();
 80018e2:	f7ff ffb9 	bl	8001858 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018e6:	4c13      	ldr	r4, [pc, #76]	; (8001934 <HAL_I2C_MspInit+0x80>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e8:	4813      	ldr	r0, [pc, #76]	; (8001938 <HAL_I2C_MspInit+0x84>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ea:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80018ec:	f043 0302 	orr.w	r3, r3, #2
 80018f0:	64e3      	str	r3, [r4, #76]	; 0x4c
 80018f2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80018f4:	f003 0302 	and.w	r3, r3, #2
 80018f8:	9301      	str	r3, [sp, #4]
 80018fa:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018fc:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001900:	2312      	movs	r3, #18
 8001902:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001906:	2100      	movs	r1, #0
 8001908:	2303      	movs	r3, #3
 800190a:	e9cd 1305 	strd	r1, r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800190e:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001910:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001912:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001914:	f000 fa3c 	bl	8001d90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001918:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800191a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800191e:	65a3      	str	r3, [r4, #88]	; 0x58
 8001920:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001922:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001926:	9302      	str	r3, [sp, #8]
 8001928:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800192a:	b02a      	add	sp, #168	; 0xa8
 800192c:	bd10      	pop	{r4, pc}
 800192e:	bf00      	nop
 8001930:	40005400 	.word	0x40005400
 8001934:	40021000 	.word	0x40021000
 8001938:	48000400 	.word	0x48000400

0800193c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800193c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800193e:	b0ab      	sub	sp, #172	; 0xac
 8001940:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001942:	2214      	movs	r2, #20
 8001944:	2100      	movs	r1, #0
 8001946:	a803      	add	r0, sp, #12
 8001948:	f005 fc6c 	bl	8007224 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800194c:	2288      	movs	r2, #136	; 0x88
 800194e:	2100      	movs	r1, #0
 8001950:	a808      	add	r0, sp, #32
 8001952:	f005 fc67 	bl	8007224 <memset>
  if(huart->Instance==USART2)
 8001956:	6822      	ldr	r2, [r4, #0]
 8001958:	4b21      	ldr	r3, [pc, #132]	; (80019e0 <HAL_UART_MspInit+0xa4>)
 800195a:	429a      	cmp	r2, r3
 800195c:	d13d      	bne.n	80019da <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800195e:	2302      	movs	r3, #2
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001960:	a808      	add	r0, sp, #32
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001962:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001964:	f001 fb72 	bl	800304c <HAL_RCCEx_PeriphCLKConfig>
 8001968:	b108      	cbz	r0, 800196e <HAL_UART_MspInit+0x32>
    {
      Error_Handler();
 800196a:	f7ff ff75 	bl	8001858 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800196e:	4b1d      	ldr	r3, [pc, #116]	; (80019e4 <HAL_UART_MspInit+0xa8>)
 8001970:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001972:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001976:	659a      	str	r2, [r3, #88]	; 0x58
 8001978:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800197a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800197e:	9201      	str	r2, [sp, #4]
 8001980:	9a01      	ldr	r2, [sp, #4]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001982:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001984:	f042 0201 	orr.w	r2, r2, #1
 8001988:	64da      	str	r2, [r3, #76]	; 0x4c
 800198a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800198c:	f003 0301 	and.w	r3, r3, #1
 8001990:	9302      	str	r3, [sp, #8]
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001992:	2400      	movs	r4, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001994:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001996:	2702      	movs	r7, #2
 8001998:	2304      	movs	r3, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800199a:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800199c:	2507      	movs	r5, #7
    HAL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 800199e:	a903      	add	r1, sp, #12
 80019a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a4:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019a8:	e9cd 4605 	strd	r4, r6, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019ac:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 80019ae:	f000 f9ef 	bl	8001d90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USART_RX_Pin;
 80019b2:	2308      	movs	r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b4:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 80019b8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019ba:	2301      	movs	r3, #1
    HAL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 80019bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c0:	e9cd 3605 	strd	r3, r6, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019c4:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 80019c6:	f000 f9e3 	bl	8001d90 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80019ca:	2026      	movs	r0, #38	; 0x26
 80019cc:	4622      	mov	r2, r4
 80019ce:	4621      	mov	r1, r4
 80019d0:	f000 f8e2 	bl	8001b98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80019d4:	2026      	movs	r0, #38	; 0x26
 80019d6:	f000 f911 	bl	8001bfc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019da:	b02b      	add	sp, #172	; 0xac
 80019dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019de:	bf00      	nop
 80019e0:	40004400 	.word	0x40004400
 80019e4:	40021000 	.word	0x40021000

080019e8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019e8:	e7fe      	b.n	80019e8 <NMI_Handler>

080019ea <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ea:	e7fe      	b.n	80019ea <HardFault_Handler>

080019ec <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019ec:	e7fe      	b.n	80019ec <MemManage_Handler>

080019ee <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019ee:	e7fe      	b.n	80019ee <BusFault_Handler>

080019f0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019f0:	e7fe      	b.n	80019f0 <UsageFault_Handler>

080019f2 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019f2:	4770      	bx	lr

080019f4 <DebugMon_Handler>:
 80019f4:	4770      	bx	lr

080019f6 <PendSV_Handler>:
 80019f6:	4770      	bx	lr

080019f8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019f8:	f000 b896 	b.w	8001b28 <HAL_IncTick>

080019fc <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80019fc:	4801      	ldr	r0, [pc, #4]	; (8001a04 <USART2_IRQHandler+0x8>)
 80019fe:	f001 bd45 	b.w	800348c <HAL_UART_IRQHandler>
 8001a02:	bf00      	nop
 8001a04:	20000ad4 	.word	0x20000ad4

08001a08 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a08:	4a0b      	ldr	r2, [pc, #44]	; (8001a38 <_sbrk+0x30>)
 8001a0a:	6811      	ldr	r1, [r2, #0]
{
 8001a0c:	b510      	push	{r4, lr}
 8001a0e:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8001a10:	b909      	cbnz	r1, 8001a16 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8001a12:	490a      	ldr	r1, [pc, #40]	; (8001a3c <_sbrk+0x34>)
 8001a14:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a16:	6810      	ldr	r0, [r2, #0]
 8001a18:	4909      	ldr	r1, [pc, #36]	; (8001a40 <_sbrk+0x38>)
 8001a1a:	4c0a      	ldr	r4, [pc, #40]	; (8001a44 <_sbrk+0x3c>)
 8001a1c:	4403      	add	r3, r0
 8001a1e:	1b09      	subs	r1, r1, r4
 8001a20:	428b      	cmp	r3, r1
 8001a22:	d906      	bls.n	8001a32 <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8001a24:	f005 fc60 	bl	80072e8 <__errno>
 8001a28:	230c      	movs	r3, #12
 8001a2a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001a2c:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8001a30:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8001a32:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8001a34:	e7fc      	b.n	8001a30 <_sbrk+0x28>
 8001a36:	bf00      	nop
 8001a38:	20000b60 	.word	0x20000b60
 8001a3c:	20000d40 	.word	0x20000d40
 8001a40:	20018000 	.word	0x20018000
 8001a44:	00000800 	.word	0x00000800

08001a48 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001a48:	4a03      	ldr	r2, [pc, #12]	; (8001a58 <SystemInit+0x10>)
 8001a4a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001a4e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a52:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001a56:	4770      	bx	lr
 8001a58:	e000ed00 	.word	0xe000ed00

08001a5c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001a5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a94 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a60:	f7ff fff2 	bl	8001a48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a64:	480c      	ldr	r0, [pc, #48]	; (8001a98 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a66:	490d      	ldr	r1, [pc, #52]	; (8001a9c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a68:	4a0d      	ldr	r2, [pc, #52]	; (8001aa0 <LoopForever+0xe>)
  movs r3, #0
 8001a6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a6c:	e002      	b.n	8001a74 <LoopCopyDataInit>

08001a6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a72:	3304      	adds	r3, #4

08001a74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a78:	d3f9      	bcc.n	8001a6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a7a:	4a0a      	ldr	r2, [pc, #40]	; (8001aa4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a7c:	4c0a      	ldr	r4, [pc, #40]	; (8001aa8 <LoopForever+0x16>)
  movs r3, #0
 8001a7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a80:	e001      	b.n	8001a86 <LoopFillZerobss>

08001a82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a84:	3204      	adds	r2, #4

08001a86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a88:	d3fb      	bcc.n	8001a82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a8a:	f005 fc33 	bl	80072f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a8e:	f7ff fd8b 	bl	80015a8 <main>

08001a92 <LoopForever>:

LoopForever:
    b LoopForever
 8001a92:	e7fe      	b.n	8001a92 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001a94:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001a98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a9c:	20000730 	.word	0x20000730
  ldr r2, =_sidata
 8001aa0:	0800b04c 	.word	0x0800b04c
  ldr r2, =_sbss
 8001aa4:	20000730 	.word	0x20000730
  ldr r4, =_ebss
 8001aa8:	20000d3c 	.word	0x20000d3c

08001aac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001aac:	e7fe      	b.n	8001aac <ADC1_2_IRQHandler>
	...

08001ab0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ab0:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001ab2:	4b0f      	ldr	r3, [pc, #60]	; (8001af0 <HAL_InitTick+0x40>)
 8001ab4:	781a      	ldrb	r2, [r3, #0]
{
 8001ab6:	4605      	mov	r5, r0
  if ((uint32_t)uwTickFreq != 0U)
 8001ab8:	b90a      	cbnz	r2, 8001abe <HAL_InitTick+0xe>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8001aba:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8001abc:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001abe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ac2:	fbb3 f3f2 	udiv	r3, r3, r2
 8001ac6:	4a0b      	ldr	r2, [pc, #44]	; (8001af4 <HAL_InitTick+0x44>)
 8001ac8:	6810      	ldr	r0, [r2, #0]
 8001aca:	fbb0 f0f3 	udiv	r0, r0, r3
 8001ace:	f000 f8a3 	bl	8001c18 <HAL_SYSTICK_Config>
 8001ad2:	4604      	mov	r4, r0
 8001ad4:	2800      	cmp	r0, #0
 8001ad6:	d1f0      	bne.n	8001aba <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ad8:	2d0f      	cmp	r5, #15
 8001ada:	d8ee      	bhi.n	8001aba <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001adc:	4602      	mov	r2, r0
 8001ade:	4629      	mov	r1, r5
 8001ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ae4:	f000 f858 	bl	8001b98 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ae8:	4b03      	ldr	r3, [pc, #12]	; (8001af8 <HAL_InitTick+0x48>)
 8001aea:	4620      	mov	r0, r4
 8001aec:	601d      	str	r5, [r3, #0]
  return status;
 8001aee:	e7e5      	b.n	8001abc <HAL_InitTick+0xc>
 8001af0:	20000004 	.word	0x20000004
 8001af4:	20000000 	.word	0x20000000
 8001af8:	20000008 	.word	0x20000008

08001afc <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001afc:	4a09      	ldr	r2, [pc, #36]	; (8001b24 <HAL_Init+0x28>)
 8001afe:	6813      	ldr	r3, [r2, #0]
 8001b00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 8001b04:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b06:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b08:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b0a:	f000 f833 	bl	8001b74 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b0e:	2000      	movs	r0, #0
 8001b10:	f7ff ffce 	bl	8001ab0 <HAL_InitTick>
 8001b14:	4604      	mov	r4, r0
 8001b16:	b918      	cbnz	r0, 8001b20 <HAL_Init+0x24>
    HAL_MspInit();
 8001b18:	f7ff fea0 	bl	800185c <HAL_MspInit>
}
 8001b1c:	4620      	mov	r0, r4
 8001b1e:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8001b20:	2401      	movs	r4, #1
 8001b22:	e7fb      	b.n	8001b1c <HAL_Init+0x20>
 8001b24:	40022000 	.word	0x40022000

08001b28 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001b28:	4a03      	ldr	r2, [pc, #12]	; (8001b38 <HAL_IncTick+0x10>)
 8001b2a:	4b04      	ldr	r3, [pc, #16]	; (8001b3c <HAL_IncTick+0x14>)
 8001b2c:	6811      	ldr	r1, [r2, #0]
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	440b      	add	r3, r1
 8001b32:	6013      	str	r3, [r2, #0]
}
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	20000b64 	.word	0x20000b64
 8001b3c:	20000004 	.word	0x20000004

08001b40 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001b40:	4b01      	ldr	r3, [pc, #4]	; (8001b48 <HAL_GetTick+0x8>)
 8001b42:	6818      	ldr	r0, [r3, #0]
}
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	20000b64 	.word	0x20000b64

08001b4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b4c:	b538      	push	{r3, r4, r5, lr}
 8001b4e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001b50:	f7ff fff6 	bl	8001b40 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b54:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)uwTickFreq;
 8001b56:	bf1c      	itt	ne
 8001b58:	4b05      	ldrne	r3, [pc, #20]	; (8001b70 <HAL_Delay+0x24>)
 8001b5a:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001b5c:	4605      	mov	r5, r0
    wait += (uint32_t)uwTickFreq;
 8001b5e:	bf18      	it	ne
 8001b60:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b62:	f7ff ffed 	bl	8001b40 <HAL_GetTick>
 8001b66:	1b43      	subs	r3, r0, r5
 8001b68:	42a3      	cmp	r3, r4
 8001b6a:	d3fa      	bcc.n	8001b62 <HAL_Delay+0x16>
  {
  }
}
 8001b6c:	bd38      	pop	{r3, r4, r5, pc}
 8001b6e:	bf00      	nop
 8001b70:	20000004 	.word	0x20000004

08001b74 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b74:	4907      	ldr	r1, [pc, #28]	; (8001b94 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001b76:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b78:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b7c:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b7e:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b80:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b84:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001b90:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001b92:	4770      	bx	lr
 8001b94:	e000ed00 	.word	0xe000ed00

08001b98 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b98:	4b16      	ldr	r3, [pc, #88]	; (8001bf4 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b9a:	b530      	push	{r4, r5, lr}
 8001b9c:	68dc      	ldr	r4, [r3, #12]
 8001b9e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ba2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ba6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ba8:	2b04      	cmp	r3, #4
 8001baa:	bf28      	it	cs
 8001bac:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bae:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb0:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bb4:	bf8c      	ite	hi
 8001bb6:	3c03      	subhi	r4, #3
 8001bb8:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bba:	fa05 f303 	lsl.w	r3, r5, r3
 8001bbe:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bc2:	40a5      	lsls	r5, r4
 8001bc4:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc8:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8001bca:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bcc:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bd0:	bfac      	ite	ge
 8001bd2:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bd6:	4a08      	ldrlt	r2, [pc, #32]	; (8001bf8 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bd8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bdc:	bfb8      	it	lt
 8001bde:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	bfaa      	itet	ge
 8001be6:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bea:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bec:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001bf0:	bd30      	pop	{r4, r5, pc}
 8001bf2:	bf00      	nop
 8001bf4:	e000ed00 	.word	0xe000ed00
 8001bf8:	e000ed14 	.word	0xe000ed14

08001bfc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001bfc:	2800      	cmp	r0, #0
 8001bfe:	db07      	blt.n	8001c10 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c00:	4a04      	ldr	r2, [pc, #16]	; (8001c14 <HAL_NVIC_EnableIRQ+0x18>)
 8001c02:	0941      	lsrs	r1, r0, #5
 8001c04:	2301      	movs	r3, #1
 8001c06:	f000 001f 	and.w	r0, r0, #31
 8001c0a:	4083      	lsls	r3, r0
 8001c0c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	e000e100 	.word	0xe000e100

08001c18 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c18:	3801      	subs	r0, #1
 8001c1a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001c1e:	d20b      	bcs.n	8001c38 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c20:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c24:	4a05      	ldr	r2, [pc, #20]	; (8001c3c <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c26:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c28:	21f0      	movs	r1, #240	; 0xf0
 8001c2a:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c2e:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c30:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c32:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c34:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c36:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001c38:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001c3a:	4770      	bx	lr
 8001c3c:	e000ed00 	.word	0xe000ed00

08001c40 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001c40:	b510      	push	{r4, lr}
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001c42:	4604      	mov	r4, r0
 8001c44:	b908      	cbnz	r0, 8001c4a <HAL_CRC_Init+0xa>
  {
    return HAL_ERROR;
 8001c46:	2001      	movs	r0, #1
  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8001c48:	bd10      	pop	{r4, pc}
  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001c4a:	7f43      	ldrb	r3, [r0, #29]
 8001c4c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c50:	b913      	cbnz	r3, 8001c58 <HAL_CRC_Init+0x18>
    hcrc->Lock = HAL_UNLOCKED;
 8001c52:	7702      	strb	r2, [r0, #28]
    HAL_CRC_MspInit(hcrc);
 8001c54:	f7ff fe1a 	bl	800188c <HAL_CRC_MspInit>
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	7763      	strb	r3, [r4, #29]
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001c5c:	7923      	ldrb	r3, [r4, #4]
 8001c5e:	b9e3      	cbnz	r3, 8001c9a <HAL_CRC_Init+0x5a>
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8001c60:	6823      	ldr	r3, [r4, #0]
 8001c62:	4a13      	ldr	r2, [pc, #76]	; (8001cb0 <HAL_CRC_Init+0x70>)
 8001c64:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001c66:	689a      	ldr	r2, [r3, #8]
 8001c68:	f022 0218 	bic.w	r2, r2, #24
 8001c6c:	609a      	str	r2, [r3, #8]
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001c6e:	7962      	ldrb	r2, [r4, #5]
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8001c70:	6823      	ldr	r3, [r4, #0]
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001c72:	b9d2      	cbnz	r2, 8001caa <HAL_CRC_Init+0x6a>
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8001c74:	f04f 32ff 	mov.w	r2, #4294967295
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001c78:	611a      	str	r2, [r3, #16]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001c7a:	689a      	ldr	r2, [r3, #8]
 8001c7c:	6961      	ldr	r1, [r4, #20]
 8001c7e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001c82:	430a      	orrs	r2, r1
 8001c84:	609a      	str	r2, [r3, #8]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001c86:	689a      	ldr	r2, [r3, #8]
 8001c88:	69a1      	ldr	r1, [r4, #24]
 8001c8a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	609a      	str	r2, [r3, #8]
  hcrc->State = HAL_CRC_STATE_READY;
 8001c92:	2301      	movs	r3, #1
 8001c94:	7763      	strb	r3, [r4, #29]
  return HAL_OK;
 8001c96:	2000      	movs	r0, #0
 8001c98:	e7d6      	b.n	8001c48 <HAL_CRC_Init+0x8>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001c9a:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8001c9e:	4620      	mov	r0, r4
 8001ca0:	f000 f808 	bl	8001cb4 <HAL_CRCEx_Polynomial_Set>
 8001ca4:	2800      	cmp	r0, #0
 8001ca6:	d0e2      	beq.n	8001c6e <HAL_CRC_Init+0x2e>
 8001ca8:	e7cd      	b.n	8001c46 <HAL_CRC_Init+0x6>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001caa:	6922      	ldr	r2, [r4, #16]
 8001cac:	e7e4      	b.n	8001c78 <HAL_CRC_Init+0x38>
 8001cae:	bf00      	nop
 8001cb0:	04c11db7 	.word	0x04c11db7

08001cb4 <HAL_CRCEx_Polynomial_Set>:

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8001cb4:	07cb      	lsls	r3, r1, #31
{
 8001cb6:	b510      	push	{r4, lr}
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8001cb8:	d50c      	bpl.n	8001cd4 <HAL_CRCEx_Polynomial_Set+0x20>
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8001cba:	231f      	movs	r3, #31
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8001cbc:	3b01      	subs	r3, #1
 8001cbe:	d31c      	bcc.n	8001cfa <HAL_CRCEx_Polynomial_Set+0x46>
 8001cc0:	fa21 f403 	lsr.w	r4, r1, r3
 8001cc4:	07e4      	lsls	r4, r4, #31
 8001cc6:	d5f9      	bpl.n	8001cbc <HAL_CRCEx_Polynomial_Set+0x8>
    {
    }

    switch (PolyLength)
 8001cc8:	2a10      	cmp	r2, #16
 8001cca:	d012      	beq.n	8001cf2 <HAL_CRCEx_Polynomial_Set+0x3e>
 8001ccc:	d804      	bhi.n	8001cd8 <HAL_CRCEx_Polynomial_Set+0x24>
 8001cce:	b13a      	cbz	r2, 8001ce0 <HAL_CRCEx_Polynomial_Set+0x2c>
 8001cd0:	2a08      	cmp	r2, #8
 8001cd2:	d010      	beq.n	8001cf6 <HAL_CRCEx_Polynomial_Set+0x42>
        }
        break;
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
        {
          status =   HAL_ERROR;
 8001cd4:	2001      	movs	r0, #1

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
  }
  /* Return function status */
  return status;
 8001cd6:	e00b      	b.n	8001cf0 <HAL_CRCEx_Polynomial_Set+0x3c>
    switch (PolyLength)
 8001cd8:	2a18      	cmp	r2, #24
 8001cda:	d1fb      	bne.n	8001cd4 <HAL_CRCEx_Polynomial_Set+0x20>
        if (msb >= HAL_CRC_LENGTH_7B)
 8001cdc:	2b06      	cmp	r3, #6
        if (msb >= HAL_CRC_LENGTH_16B)
 8001cde:	d8f9      	bhi.n	8001cd4 <HAL_CRCEx_Polynomial_Set+0x20>
    WRITE_REG(hcrc->Instance->POL, Pol);
 8001ce0:	6800      	ldr	r0, [r0, #0]
 8001ce2:	6141      	str	r1, [r0, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8001ce4:	6883      	ldr	r3, [r0, #8]
 8001ce6:	f023 0318 	bic.w	r3, r3, #24
 8001cea:	4313      	orrs	r3, r2
 8001cec:	6083      	str	r3, [r0, #8]
 8001cee:	2000      	movs	r0, #0
}
 8001cf0:	bd10      	pop	{r4, pc}
        if (msb >= HAL_CRC_LENGTH_8B)
 8001cf2:	2b07      	cmp	r3, #7
 8001cf4:	e7f3      	b.n	8001cde <HAL_CRCEx_Polynomial_Set+0x2a>
        if (msb >= HAL_CRC_LENGTH_16B)
 8001cf6:	2b0f      	cmp	r3, #15
 8001cf8:	e7f1      	b.n	8001cde <HAL_CRCEx_Polynomial_Set+0x2a>
    switch (PolyLength)
 8001cfa:	2a00      	cmp	r2, #0
 8001cfc:	d1ea      	bne.n	8001cd4 <HAL_CRCEx_Polynomial_Set+0x20>
 8001cfe:	e7ef      	b.n	8001ce0 <HAL_CRCEx_Polynomial_Set+0x2c>

08001d00 <HAL_DMA_Abort>:
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001d00:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8001d04:	2a02      	cmp	r2, #2
{
 8001d06:	4603      	mov	r3, r0
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001d08:	d006      	beq.n	8001d18 <HAL_DMA_Abort+0x18>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d0a:	2204      	movs	r2, #4
 8001d0c:	63c2      	str	r2, [r0, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
 8001d0e:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8001d10:	2200      	movs	r2, #0
 8001d12:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    return status;
  }
}
 8001d16:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d18:	6802      	ldr	r2, [r0, #0]
 8001d1a:	6811      	ldr	r1, [r2, #0]
 8001d1c:	f021 010e 	bic.w	r1, r1, #14
 8001d20:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001d22:	6811      	ldr	r1, [r2, #0]
 8001d24:	f021 0101 	bic.w	r1, r1, #1
 8001d28:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001d2a:	e9d0 0210 	ldrd	r0, r2, [r0, #64]	; 0x40
 8001d2e:	2101      	movs	r1, #1
 8001d30:	f002 021c 	and.w	r2, r2, #28
 8001d34:	fa01 f202 	lsl.w	r2, r1, r2
 8001d38:	6042      	str	r2, [r0, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001d3a:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
    return status;
 8001d3e:	2000      	movs	r0, #0
 8001d40:	e7e6      	b.n	8001d10 <HAL_DMA_Abort+0x10>

08001d42 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d42:	b510      	push	{r4, lr}
  HAL_StatusTypeDef status = HAL_OK;

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001d44:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8001d48:	2a02      	cmp	r2, #2
 8001d4a:	d003      	beq.n	8001d54 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d4c:	2204      	movs	r2, #4
 8001d4e:	63c2      	str	r2, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 8001d50:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 8001d52:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d54:	6802      	ldr	r2, [r0, #0]
    if (hdma->XferAbortCallback != NULL)
 8001d56:	6b83      	ldr	r3, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d58:	6811      	ldr	r1, [r2, #0]
 8001d5a:	f021 010e 	bic.w	r1, r1, #14
 8001d5e:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001d60:	6811      	ldr	r1, [r2, #0]
 8001d62:	f021 0101 	bic.w	r1, r1, #1
 8001d66:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001d68:	e9d0 4210 	ldrd	r4, r2, [r0, #64]	; 0x40
 8001d6c:	2101      	movs	r1, #1
 8001d6e:	f002 021c 	and.w	r2, r2, #28
 8001d72:	fa01 f202 	lsl.w	r2, r1, r2
 8001d76:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 8001d78:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8001d7a:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8001d7e:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 8001d82:	b113      	cbz	r3, 8001d8a <HAL_DMA_Abort_IT+0x48>
      hdma->XferAbortCallback(hdma);
 8001d84:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001d86:	4620      	mov	r0, r4
 8001d88:	e7e3      	b.n	8001d52 <HAL_DMA_Abort_IT+0x10>
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	e7e1      	b.n	8001d52 <HAL_DMA_Abort_IT+0x10>
	...

08001d90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d94:	f8df 91b0 	ldr.w	r9, [pc, #432]	; 8001f48 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d98:	4c69      	ldr	r4, [pc, #420]	; (8001f40 <HAL_GPIO_Init+0x1b0>)
  uint32_t position = 0x00u;
 8001d9a:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d9c:	680a      	ldr	r2, [r1, #0]
 8001d9e:	fa32 f503 	lsrs.w	r5, r2, r3
 8001da2:	d102      	bne.n	8001daa <HAL_GPIO_Init+0x1a>
      }
    }

    position++;
  }
}
 8001da4:	b003      	add	sp, #12
 8001da6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001daa:	f04f 0e01 	mov.w	lr, #1
 8001dae:	fa0e fe03 	lsl.w	lr, lr, r3
    if (iocurrent != 0x00u)
 8001db2:	ea1e 0202 	ands.w	r2, lr, r2
 8001db6:	f000 8090 	beq.w	8001eda <HAL_GPIO_Init+0x14a>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001dba:	684d      	ldr	r5, [r1, #4]
 8001dbc:	f005 0603 	and.w	r6, r5, #3
 8001dc0:	ea4f 0843 	mov.w	r8, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001dc4:	f04f 0c03 	mov.w	ip, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001dc8:	1e77      	subs	r7, r6, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001dca:	fa0c fc08 	lsl.w	ip, ip, r8
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001dce:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001dd0:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001dd4:	f200 8083 	bhi.w	8001ede <HAL_GPIO_Init+0x14e>
        temp = GPIOx->OSPEEDR;
 8001dd8:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001dda:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001dde:	68cf      	ldr	r7, [r1, #12]
 8001de0:	fa07 f708 	lsl.w	r7, r7, r8
 8001de4:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8001de8:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001dea:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001dec:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001df0:	f3c5 1700 	ubfx	r7, r5, #4, #1
 8001df4:	409f      	lsls	r7, r3
 8001df6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001dfa:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8001dfc:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001dfe:	ea07 0e0c 	and.w	lr, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e02:	688f      	ldr	r7, [r1, #8]
 8001e04:	fa07 f708 	lsl.w	r7, r7, r8
 8001e08:	ea47 070e 	orr.w	r7, r7, lr
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e0c:	2e02      	cmp	r6, #2
        GPIOx->PUPDR = temp;
 8001e0e:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e10:	d071      	beq.n	8001ef6 <HAL_GPIO_Init+0x166>
      temp = GPIOx->MODER;
 8001e12:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e14:	fa06 f608 	lsl.w	r6, r6, r8
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e18:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e1c:	433e      	orrs	r6, r7
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e1e:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      GPIOx->MODER = temp;
 8001e22:	6006      	str	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e24:	d059      	beq.n	8001eda <HAL_GPIO_Init+0x14a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e26:	f8d9 6060 	ldr.w	r6, [r9, #96]	; 0x60
 8001e2a:	f046 0601 	orr.w	r6, r6, #1
 8001e2e:	f8c9 6060 	str.w	r6, [r9, #96]	; 0x60
 8001e32:	f8d9 6060 	ldr.w	r6, [r9, #96]	; 0x60
 8001e36:	f023 0703 	bic.w	r7, r3, #3
 8001e3a:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001e3e:	f006 0601 	and.w	r6, r6, #1
 8001e42:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8001e46:	9601      	str	r6, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e48:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e4c:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001e4e:	68be      	ldr	r6, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e50:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001e54:	f04f 0c0f 	mov.w	ip, #15
 8001e58:	fa0c fc0e 	lsl.w	ip, ip, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e5c:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e60:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e64:	d05f      	beq.n	8001f26 <HAL_GPIO_Init+0x196>
 8001e66:	4e37      	ldr	r6, [pc, #220]	; (8001f44 <HAL_GPIO_Init+0x1b4>)
 8001e68:	42b0      	cmp	r0, r6
 8001e6a:	d05e      	beq.n	8001f2a <HAL_GPIO_Init+0x19a>
 8001e6c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001e70:	42b0      	cmp	r0, r6
 8001e72:	d05c      	beq.n	8001f2e <HAL_GPIO_Init+0x19e>
 8001e74:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001e78:	42b0      	cmp	r0, r6
 8001e7a:	d05a      	beq.n	8001f32 <HAL_GPIO_Init+0x1a2>
 8001e7c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001e80:	42b0      	cmp	r0, r6
 8001e82:	d058      	beq.n	8001f36 <HAL_GPIO_Init+0x1a6>
 8001e84:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001e88:	42b0      	cmp	r0, r6
 8001e8a:	d056      	beq.n	8001f3a <HAL_GPIO_Init+0x1aa>
 8001e8c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001e90:	42b0      	cmp	r0, r6
 8001e92:	bf0c      	ite	eq
 8001e94:	2606      	moveq	r6, #6
 8001e96:	2607      	movne	r6, #7
 8001e98:	fa06 f60e 	lsl.w	r6, r6, lr
 8001e9c:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ea0:	60be      	str	r6, [r7, #8]
        temp = EXTI->RTSR1;
 8001ea2:	68a6      	ldr	r6, [r4, #8]
        temp &= ~(iocurrent);
 8001ea4:	43d7      	mvns	r7, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ea6:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8001eaa:	bf0c      	ite	eq
 8001eac:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8001eae:	4316      	orrne	r6, r2
        EXTI->RTSR1 = temp;
 8001eb0:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR1;
 8001eb2:	68e6      	ldr	r6, [r4, #12]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001eb4:	f415 1f00 	tst.w	r5, #2097152	; 0x200000
        temp &= ~(iocurrent);
 8001eb8:	bf0c      	ite	eq
 8001eba:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8001ebc:	4316      	orrne	r6, r2
        EXTI->FTSR1 = temp;
 8001ebe:	60e6      	str	r6, [r4, #12]
        temp = EXTI->EMR1;
 8001ec0:	6866      	ldr	r6, [r4, #4]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ec2:	f415 3f00 	tst.w	r5, #131072	; 0x20000
        temp &= ~(iocurrent);
 8001ec6:	bf0c      	ite	eq
 8001ec8:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8001eca:	4316      	orrne	r6, r2
        EXTI->EMR1 = temp;
 8001ecc:	6066      	str	r6, [r4, #4]
        temp = EXTI->IMR1;
 8001ece:	6826      	ldr	r6, [r4, #0]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ed0:	03ed      	lsls	r5, r5, #15
        temp &= ~(iocurrent);
 8001ed2:	bf54      	ite	pl
 8001ed4:	403e      	andpl	r6, r7
          temp |= iocurrent;
 8001ed6:	4316      	orrmi	r6, r2
        EXTI->IMR1 = temp;
 8001ed8:	6026      	str	r6, [r4, #0]
    position++;
 8001eda:	3301      	adds	r3, #1
 8001edc:	e75e      	b.n	8001d9c <HAL_GPIO_Init+0xc>
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001ede:	2e03      	cmp	r6, #3
 8001ee0:	d18c      	bne.n	8001dfc <HAL_GPIO_Init+0x6c>
        temp = GPIOx->ASCR;
 8001ee2:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001ee4:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001ee8:	f3c5 07c0 	ubfx	r7, r5, #3, #1
 8001eec:	409f      	lsls	r7, r3
 8001eee:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->ASCR = temp;
 8001ef2:	62c7      	str	r7, [r0, #44]	; 0x2c
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ef4:	e78d      	b.n	8001e12 <HAL_GPIO_Init+0x82>
        temp = GPIOx->AFR[position >> 3u];
 8001ef6:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001efa:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001efe:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8001f02:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f06:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001f0a:	f04f 0e0f 	mov.w	lr, #15
 8001f0e:	fa0e fe0b 	lsl.w	lr, lr, fp
 8001f12:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f16:	690f      	ldr	r7, [r1, #16]
 8001f18:	fa07 f70b 	lsl.w	r7, r7, fp
 8001f1c:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3u] = temp;
 8001f20:	f8ca 7020 	str.w	r7, [sl, #32]
 8001f24:	e775      	b.n	8001e12 <HAL_GPIO_Init+0x82>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f26:	2600      	movs	r6, #0
 8001f28:	e7b6      	b.n	8001e98 <HAL_GPIO_Init+0x108>
 8001f2a:	2601      	movs	r6, #1
 8001f2c:	e7b4      	b.n	8001e98 <HAL_GPIO_Init+0x108>
 8001f2e:	2602      	movs	r6, #2
 8001f30:	e7b2      	b.n	8001e98 <HAL_GPIO_Init+0x108>
 8001f32:	2603      	movs	r6, #3
 8001f34:	e7b0      	b.n	8001e98 <HAL_GPIO_Init+0x108>
 8001f36:	2604      	movs	r6, #4
 8001f38:	e7ae      	b.n	8001e98 <HAL_GPIO_Init+0x108>
 8001f3a:	2605      	movs	r6, #5
 8001f3c:	e7ac      	b.n	8001e98 <HAL_GPIO_Init+0x108>
 8001f3e:	bf00      	nop
 8001f40:	40010400 	.word	0x40010400
 8001f44:	48000400 	.word	0x48000400
 8001f48:	40021000 	.word	0x40021000

08001f4c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f4c:	b10a      	cbz	r2, 8001f52 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f4e:	6181      	str	r1, [r0, #24]
 8001f50:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f52:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8001f54:	4770      	bx	lr

08001f56 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001f56:	6803      	ldr	r3, [r0, #0]
 8001f58:	699a      	ldr	r2, [r3, #24]
 8001f5a:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 8001f5c:	bf44      	itt	mi
 8001f5e:	2200      	movmi	r2, #0
 8001f60:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001f62:	699a      	ldr	r2, [r3, #24]
 8001f64:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001f66:	bf5e      	ittt	pl
 8001f68:	699a      	ldrpl	r2, [r3, #24]
 8001f6a:	f042 0201 	orrpl.w	r2, r2, #1
 8001f6e:	619a      	strpl	r2, [r3, #24]
  }
}
 8001f70:	4770      	bx	lr
	...

08001f74 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001f74:	b530      	push	{r4, r5, lr}
 8001f76:	9d03      	ldr	r5, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001f78:	6804      	ldr	r4, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001f7a:	432b      	orrs	r3, r5
 8001f7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  MODIFY_REG(hi2c->Instance->CR2, \
 8001f80:	4a06      	ldr	r2, [pc, #24]	; (8001f9c <I2C_TransferConfig+0x28>)
 8001f82:	6860      	ldr	r0, [r4, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001f84:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8001f88:	430b      	orrs	r3, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8001f8a:	ea42 5255 	orr.w	r2, r2, r5, lsr #21
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001f8e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 8001f92:	ea20 0002 	bic.w	r0, r0, r2
 8001f96:	4303      	orrs	r3, r0
 8001f98:	6063      	str	r3, [r4, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001f9a:	bd30      	pop	{r4, r5, pc}
 8001f9c:	03ff63ff 	.word	0x03ff63ff

08001fa0 <I2C_IsErrorOccurred>:
  uint32_t itflag   = hi2c->Instance->ISR;
 8001fa0:	6803      	ldr	r3, [r0, #0]
{
 8001fa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t itflag   = hi2c->Instance->ISR;
 8001fa6:	699c      	ldr	r4, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001fa8:	f014 0410 	ands.w	r4, r4, #16
{
 8001fac:	4605      	mov	r5, r0
 8001fae:	460f      	mov	r7, r1
 8001fb0:	4616      	mov	r6, r2
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001fb2:	d06f      	beq.n	8002094 <I2C_IsErrorOccurred+0xf4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001fb4:	2210      	movs	r2, #16
  uint32_t error_code = 0;
 8001fb6:	2400      	movs	r4, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001fb8:	61da      	str	r2, [r3, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8001fba:	46a0      	mov	r8, r4
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001fbc:	682b      	ldr	r3, [r5, #0]
 8001fbe:	699a      	ldr	r2, [r3, #24]
 8001fc0:	0690      	lsls	r0, r2, #26
 8001fc2:	d461      	bmi.n	8002088 <I2C_IsErrorOccurred+0xe8>
 8001fc4:	f1b8 0f00 	cmp.w	r8, #0
 8001fc8:	d035      	beq.n	8002036 <I2C_IsErrorOccurred+0x96>
    error_code |= HAL_I2C_ERROR_AF;
 8001fca:	f044 0404 	orr.w	r4, r4, #4
    status = HAL_ERROR;
 8001fce:	2001      	movs	r0, #1
  itflag = hi2c->Instance->ISR;
 8001fd0:	682e      	ldr	r6, [r5, #0]
 8001fd2:	69b3      	ldr	r3, [r6, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001fd4:	05d9      	lsls	r1, r3, #23
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001fd6:	bf41      	itttt	mi
 8001fd8:	f44f 7280 	movmi.w	r2, #256	; 0x100
 8001fdc:	61f2      	strmi	r2, [r6, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8001fde:	f044 0401 	orrmi.w	r4, r4, #1
    status = HAL_ERROR;
 8001fe2:	2001      	movmi	r0, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001fe4:	055a      	lsls	r2, r3, #21
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001fe6:	bf41      	itttt	mi
 8001fe8:	f44f 6280 	movmi.w	r2, #1024	; 0x400
    error_code |= HAL_I2C_ERROR_OVR;
 8001fec:	f044 0408 	orrmi.w	r4, r4, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001ff0:	61f2      	strmi	r2, [r6, #28]
    status = HAL_ERROR;
 8001ff2:	2001      	movmi	r0, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001ff4:	059b      	lsls	r3, r3, #22
 8001ff6:	d54f      	bpl.n	8002098 <I2C_IsErrorOccurred+0xf8>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001ff8:	f44f 7300 	mov.w	r3, #512	; 0x200
    error_code |= HAL_I2C_ERROR_ARLO;
 8001ffc:	f044 0402 	orr.w	r4, r4, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002000:	61f3      	str	r3, [r6, #28]
    I2C_Flush_TXDR(hi2c);
 8002002:	4628      	mov	r0, r5
 8002004:	f7ff ffa7 	bl	8001f56 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8002008:	6873      	ldr	r3, [r6, #4]
 800200a:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 800200e:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8002012:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8002016:	f023 0301 	bic.w	r3, r3, #1
 800201a:	6073      	str	r3, [r6, #4]
    hi2c->ErrorCode |= error_code;
 800201c:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800201e:	4323      	orrs	r3, r4
 8002020:	646b      	str	r3, [r5, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002022:	2320      	movs	r3, #32
 8002024:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002028:	2300      	movs	r3, #0
 800202a:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 800202e:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
 8002032:	2001      	movs	r0, #1
 8002034:	e032      	b.n	800209c <I2C_IsErrorOccurred+0xfc>
      if (Timeout != HAL_MAX_DELAY)
 8002036:	1c7a      	adds	r2, r7, #1
 8002038:	d0c1      	beq.n	8001fbe <I2C_IsErrorOccurred+0x1e>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800203a:	f7ff fd81 	bl	8001b40 <HAL_GetTick>
 800203e:	1b80      	subs	r0, r0, r6
 8002040:	42b8      	cmp	r0, r7
 8002042:	d801      	bhi.n	8002048 <I2C_IsErrorOccurred+0xa8>
 8002044:	2f00      	cmp	r7, #0
 8002046:	d1b9      	bne.n	8001fbc <I2C_IsErrorOccurred+0x1c>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002048:	682b      	ldr	r3, [r5, #0]
 800204a:	6859      	ldr	r1, [r3, #4]
          tmp2 = hi2c->Mode;
 800204c:	f895 2042 	ldrb.w	r2, [r5, #66]	; 0x42
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002050:	6998      	ldr	r0, [r3, #24]
 8002052:	0400      	lsls	r0, r0, #16
          tmp2 = hi2c->Mode;
 8002054:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002056:	d50a      	bpl.n	800206e <I2C_IsErrorOccurred+0xce>
 8002058:	0449      	lsls	r1, r1, #17
 800205a:	d408      	bmi.n	800206e <I2C_IsErrorOccurred+0xce>
              (tmp1 != I2C_CR2_STOP) && \
 800205c:	2a20      	cmp	r2, #32
 800205e:	d006      	beq.n	800206e <I2C_IsErrorOccurred+0xce>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002060:	685a      	ldr	r2, [r3, #4]
 8002062:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002066:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8002068:	f7ff fd6a 	bl	8001b40 <HAL_GetTick>
 800206c:	4606      	mov	r6, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800206e:	682b      	ldr	r3, [r5, #0]
 8002070:	699b      	ldr	r3, [r3, #24]
 8002072:	069b      	lsls	r3, r3, #26
 8002074:	d4a2      	bmi.n	8001fbc <I2C_IsErrorOccurred+0x1c>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002076:	f7ff fd63 	bl	8001b40 <HAL_GetTick>
 800207a:	1b80      	subs	r0, r0, r6
 800207c:	2819      	cmp	r0, #25
 800207e:	d9f6      	bls.n	800206e <I2C_IsErrorOccurred+0xce>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002080:	2420      	movs	r4, #32
              status = HAL_ERROR;
 8002082:	f04f 0801 	mov.w	r8, #1
 8002086:	e799      	b.n	8001fbc <I2C_IsErrorOccurred+0x1c>
    if (status == HAL_OK)
 8002088:	f1b8 0f00 	cmp.w	r8, #0
 800208c:	d19d      	bne.n	8001fca <I2C_IsErrorOccurred+0x2a>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800208e:	2220      	movs	r2, #32
 8002090:	61da      	str	r2, [r3, #28]
 8002092:	e79a      	b.n	8001fca <I2C_IsErrorOccurred+0x2a>
  HAL_StatusTypeDef status = HAL_OK;
 8002094:	4620      	mov	r0, r4
 8002096:	e79b      	b.n	8001fd0 <I2C_IsErrorOccurred+0x30>
  if (status != HAL_OK)
 8002098:	2800      	cmp	r0, #0
 800209a:	d1b2      	bne.n	8002002 <I2C_IsErrorOccurred+0x62>
}
 800209c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080020a0 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 80020a0:	b570      	push	{r4, r5, r6, lr}
 80020a2:	4604      	mov	r4, r0
 80020a4:	460d      	mov	r5, r1
 80020a6:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80020a8:	6823      	ldr	r3, [r4, #0]
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	079b      	lsls	r3, r3, #30
 80020ae:	d501      	bpl.n	80020b4 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 80020b0:	2000      	movs	r0, #0
}
 80020b2:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80020b4:	4632      	mov	r2, r6
 80020b6:	4629      	mov	r1, r5
 80020b8:	4620      	mov	r0, r4
 80020ba:	f7ff ff71 	bl	8001fa0 <I2C_IsErrorOccurred>
 80020be:	b9c0      	cbnz	r0, 80020f2 <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (Timeout != HAL_MAX_DELAY)
 80020c0:	1c6a      	adds	r2, r5, #1
 80020c2:	d0f1      	beq.n	80020a8 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020c4:	f7ff fd3c 	bl	8001b40 <HAL_GetTick>
 80020c8:	1b80      	subs	r0, r0, r6
 80020ca:	42a8      	cmp	r0, r5
 80020cc:	d801      	bhi.n	80020d2 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 80020ce:	2d00      	cmp	r5, #0
 80020d0:	d1ea      	bne.n	80020a8 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80020d2:	6823      	ldr	r3, [r4, #0]
 80020d4:	699b      	ldr	r3, [r3, #24]
 80020d6:	f013 0302 	ands.w	r3, r3, #2
 80020da:	d1e5      	bne.n	80020a8 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80020dc:	6c62      	ldr	r2, [r4, #68]	; 0x44
          __HAL_UNLOCK(hi2c);
 80020de:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80020e2:	f042 0220 	orr.w	r2, r2, #32
 80020e6:	6462      	str	r2, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80020e8:	2220      	movs	r2, #32
 80020ea:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80020ee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      return HAL_ERROR;
 80020f2:	2001      	movs	r0, #1
 80020f4:	e7dd      	b.n	80020b2 <I2C_WaitOnTXISFlagUntilTimeout+0x12>

080020f6 <I2C_WaitOnFlagUntilTimeout>:
{
 80020f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020fa:	9f06      	ldr	r7, [sp, #24]
 80020fc:	4604      	mov	r4, r0
 80020fe:	4688      	mov	r8, r1
 8002100:	4616      	mov	r6, r2
 8002102:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002104:	6822      	ldr	r2, [r4, #0]
 8002106:	6993      	ldr	r3, [r2, #24]
 8002108:	ea38 0303 	bics.w	r3, r8, r3
 800210c:	bf0c      	ite	eq
 800210e:	2301      	moveq	r3, #1
 8002110:	2300      	movne	r3, #0
 8002112:	42b3      	cmp	r3, r6
 8002114:	d001      	beq.n	800211a <I2C_WaitOnFlagUntilTimeout+0x24>
  return HAL_OK;
 8002116:	2000      	movs	r0, #0
 8002118:	e01e      	b.n	8002158 <I2C_WaitOnFlagUntilTimeout+0x62>
    if (Timeout != HAL_MAX_DELAY)
 800211a:	1c6b      	adds	r3, r5, #1
 800211c:	d0f3      	beq.n	8002106 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800211e:	f7ff fd0f 	bl	8001b40 <HAL_GetTick>
 8002122:	1bc0      	subs	r0, r0, r7
 8002124:	42a8      	cmp	r0, r5
 8002126:	d801      	bhi.n	800212c <I2C_WaitOnFlagUntilTimeout+0x36>
 8002128:	2d00      	cmp	r5, #0
 800212a:	d1eb      	bne.n	8002104 <I2C_WaitOnFlagUntilTimeout+0xe>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800212c:	6823      	ldr	r3, [r4, #0]
 800212e:	699b      	ldr	r3, [r3, #24]
 8002130:	ea38 0303 	bics.w	r3, r8, r3
 8002134:	bf0c      	ite	eq
 8002136:	2301      	moveq	r3, #1
 8002138:	2300      	movne	r3, #0
 800213a:	42b3      	cmp	r3, r6
 800213c:	d1e2      	bne.n	8002104 <I2C_WaitOnFlagUntilTimeout+0xe>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800213e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002140:	f043 0320 	orr.w	r3, r3, #32
 8002144:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002146:	2320      	movs	r3, #32
 8002148:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800214c:	2300      	movs	r3, #0
 800214e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8002152:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          return HAL_ERROR;
 8002156:	2001      	movs	r0, #1
}
 8002158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800215c <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 800215c:	b570      	push	{r4, r5, r6, lr}
 800215e:	4604      	mov	r4, r0
 8002160:	460d      	mov	r5, r1
 8002162:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002164:	6823      	ldr	r3, [r4, #0]
 8002166:	699b      	ldr	r3, [r3, #24]
 8002168:	069b      	lsls	r3, r3, #26
 800216a:	d501      	bpl.n	8002170 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 800216c:	2000      	movs	r0, #0
}
 800216e:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002170:	4632      	mov	r2, r6
 8002172:	4629      	mov	r1, r5
 8002174:	4620      	mov	r0, r4
 8002176:	f7ff ff13 	bl	8001fa0 <I2C_IsErrorOccurred>
 800217a:	b9b0      	cbnz	r0, 80021aa <I2C_WaitOnSTOPFlagUntilTimeout+0x4e>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800217c:	f7ff fce0 	bl	8001b40 <HAL_GetTick>
 8002180:	1b80      	subs	r0, r0, r6
 8002182:	42a8      	cmp	r0, r5
 8002184:	d801      	bhi.n	800218a <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 8002186:	2d00      	cmp	r5, #0
 8002188:	d1ec      	bne.n	8002164 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800218a:	6823      	ldr	r3, [r4, #0]
 800218c:	699b      	ldr	r3, [r3, #24]
 800218e:	f013 0320 	ands.w	r3, r3, #32
 8002192:	d1e7      	bne.n	8002164 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002194:	6c62      	ldr	r2, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8002196:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800219a:	f042 0220 	orr.w	r2, r2, #32
 800219e:	6462      	str	r2, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80021a0:	2220      	movs	r2, #32
 80021a2:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80021a6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      return HAL_ERROR;
 80021aa:	2001      	movs	r0, #1
 80021ac:	e7df      	b.n	800216e <I2C_WaitOnSTOPFlagUntilTimeout+0x12>

080021ae <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 80021ae:	b570      	push	{r4, r5, r6, lr}
 80021b0:	4604      	mov	r4, r0
 80021b2:	460d      	mov	r5, r1
 80021b4:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80021b6:	6823      	ldr	r3, [r4, #0]
 80021b8:	699b      	ldr	r3, [r3, #24]
 80021ba:	075b      	lsls	r3, r3, #29
 80021bc:	d40e      	bmi.n	80021dc <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80021be:	4632      	mov	r2, r6
 80021c0:	4629      	mov	r1, r5
 80021c2:	4620      	mov	r0, r4
 80021c4:	f7ff feec 	bl	8001fa0 <I2C_IsErrorOccurred>
 80021c8:	bb38      	cbnz	r0, 800221a <I2C_WaitOnRXNEFlagUntilTimeout+0x6c>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80021ca:	6823      	ldr	r3, [r4, #0]
 80021cc:	699a      	ldr	r2, [r3, #24]
 80021ce:	0691      	lsls	r1, r2, #26
 80021d0:	d525      	bpl.n	800221e <I2C_WaitOnRXNEFlagUntilTimeout+0x70>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80021d2:	699a      	ldr	r2, [r3, #24]
 80021d4:	0752      	lsls	r2, r2, #29
 80021d6:	d503      	bpl.n	80021e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
 80021d8:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80021da:	b10a      	cbz	r2, 80021e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
        return HAL_OK;
 80021dc:	2000      	movs	r0, #0
}
 80021de:	bd70      	pop	{r4, r5, r6, pc}
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80021e0:	699a      	ldr	r2, [r3, #24]
 80021e2:	f012 0210 	ands.w	r2, r2, #16
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021e6:	bf1c      	itt	ne
 80021e8:	2210      	movne	r2, #16
 80021ea:	61da      	strne	r2, [r3, #28]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021ec:	f04f 0120 	mov.w	r1, #32
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80021f0:	bf18      	it	ne
 80021f2:	2204      	movne	r2, #4
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021f4:	6462      	str	r2, [r4, #68]	; 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021f6:	61d9      	str	r1, [r3, #28]
        I2C_RESET_CR2(hi2c);
 80021f8:	685a      	ldr	r2, [r3, #4]
 80021fa:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80021fe:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8002202:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8002206:	f022 0201 	bic.w	r2, r2, #1
 800220a:	605a      	str	r2, [r3, #4]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800220c:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 800220e:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002212:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8002216:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 800221a:	2001      	movs	r0, #1
 800221c:	e7df      	b.n	80021de <I2C_WaitOnRXNEFlagUntilTimeout+0x30>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800221e:	f7ff fc8f 	bl	8001b40 <HAL_GetTick>
 8002222:	1b80      	subs	r0, r0, r6
 8002224:	42a8      	cmp	r0, r5
 8002226:	d801      	bhi.n	800222c <I2C_WaitOnRXNEFlagUntilTimeout+0x7e>
 8002228:	2d00      	cmp	r5, #0
 800222a:	d1c4      	bne.n	80021b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800222c:	6823      	ldr	r3, [r4, #0]
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	f013 0304 	ands.w	r3, r3, #4
 8002234:	d1bf      	bne.n	80021b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002236:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002238:	f042 0220 	orr.w	r2, r2, #32
 800223c:	6462      	str	r2, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800223e:	2220      	movs	r2, #32
 8002240:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
 8002244:	e7e7      	b.n	8002216 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>

08002246 <HAL_I2C_Init>:
{
 8002246:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8002248:	4604      	mov	r4, r0
 800224a:	2800      	cmp	r0, #0
 800224c:	d04e      	beq.n	80022ec <HAL_I2C_Init+0xa6>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800224e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002252:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002256:	b91b      	cbnz	r3, 8002260 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8002258:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 800225c:	f7ff fb2a 	bl	80018b4 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002260:	2324      	movs	r3, #36	; 0x24
 8002262:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8002266:	6823      	ldr	r3, [r4, #0]
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	f022 0201 	bic.w	r2, r2, #1
 800226e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002270:	6862      	ldr	r2, [r4, #4]
 8002272:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002276:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002278:	689a      	ldr	r2, [r3, #8]
 800227a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800227e:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002280:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002284:	2901      	cmp	r1, #1
 8002286:	d106      	bne.n	8002296 <HAL_I2C_Init+0x50>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002288:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800228c:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800228e:	685a      	ldr	r2, [r3, #4]
 8002290:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002294:	e007      	b.n	80022a6 <HAL_I2C_Init+0x60>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002296:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800229a:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800229c:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800229e:	d1f6      	bne.n	800228e <HAL_I2C_Init+0x48>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80022a0:	685a      	ldr	r2, [r3, #4]
 80022a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80022a6:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80022a8:	685a      	ldr	r2, [r3, #4]
 80022aa:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80022ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80022b2:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80022b4:	68da      	ldr	r2, [r3, #12]
 80022b6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80022ba:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80022bc:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
 80022c0:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 80022c2:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80022c4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80022c8:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80022ca:	e9d4 2107 	ldrd	r2, r1, [r4, #28]
 80022ce:	430a      	orrs	r2, r1
 80022d0:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	f042 0201 	orr.w	r2, r2, #1
 80022d8:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022da:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80022dc:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022de:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80022e0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80022e4:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022e6:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 80022ea:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80022ec:	2001      	movs	r0, #1
 80022ee:	e7fc      	b.n	80022ea <HAL_I2C_Init+0xa4>

080022f0 <HAL_I2C_Master_Transmit>:
{
 80022f0:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 80022f4:	4699      	mov	r9, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 80022f6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 80022fa:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 80022fc:	2b20      	cmp	r3, #32
{
 80022fe:	4604      	mov	r4, r0
 8002300:	460e      	mov	r6, r1
 8002302:	4690      	mov	r8, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002304:	f040 809b 	bne.w	800243e <HAL_I2C_Master_Transmit+0x14e>
    __HAL_LOCK(hi2c);
 8002308:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800230c:	2b01      	cmp	r3, #1
 800230e:	f000 8096 	beq.w	800243e <HAL_I2C_Master_Transmit+0x14e>
 8002312:	f04f 0a01 	mov.w	sl, #1
 8002316:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800231a:	f7ff fc11 	bl	8001b40 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800231e:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 8002320:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002322:	9000      	str	r0, [sp, #0]
 8002324:	4652      	mov	r2, sl
 8002326:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800232a:	4620      	mov	r0, r4
 800232c:	f7ff fee3 	bl	80020f6 <I2C_WaitOnFlagUntilTimeout>
 8002330:	b118      	cbz	r0, 800233a <HAL_I2C_Master_Transmit+0x4a>
      return HAL_ERROR;
 8002332:	2001      	movs	r0, #1
}
 8002334:	b002      	add	sp, #8
 8002336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800233a:	2321      	movs	r3, #33	; 0x21
 800233c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002340:	2310      	movs	r3, #16
 8002342:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002346:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8002348:	f8a4 902a 	strh.w	r9, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800234c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 800234e:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002352:	b29b      	uxth	r3, r3
 8002354:	2bff      	cmp	r3, #255	; 0xff
      hi2c->XferSize = hi2c->XferCount;
 8002356:	bf98      	it	ls
 8002358:	8d62      	ldrhls	r2, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800235a:	6360      	str	r0, [r4, #52]	; 0x34
      hi2c->XferSize = hi2c->XferCount;
 800235c:	bf95      	itete	ls
 800235e:	b292      	uxthls	r2, r2
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002360:	22ff      	movhi	r2, #255	; 0xff
      xfermode = I2C_AUTOEND_MODE;
 8002362:	f04f 7300 	movls.w	r3, #33554432	; 0x2000000
      xfermode = I2C_RELOAD_MODE;
 8002366:	f04f 7380 	movhi.w	r3, #16777216	; 0x1000000
 800236a:	8522      	strh	r2, [r4, #40]	; 0x28
    if (hi2c->XferSize > 0U)
 800236c:	b192      	cbz	r2, 8002394 <HAL_I2C_Master_Transmit+0xa4>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800236e:	46c4      	mov	ip, r8
 8002370:	6821      	ldr	r1, [r4, #0]
 8002372:	f81c 0b01 	ldrb.w	r0, [ip], #1
 8002376:	6288      	str	r0, [r1, #40]	; 0x28
      hi2c->XferCount--;
 8002378:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 800237a:	f8c4 c024 	str.w	ip, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800237e:	3901      	subs	r1, #1
 8002380:	b289      	uxth	r1, r1
      hi2c->XferSize--;
 8002382:	3a01      	subs	r2, #1
 8002384:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8002386:	8561      	strh	r1, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002388:	492e      	ldr	r1, [pc, #184]	; (8002444 <HAL_I2C_Master_Transmit+0x154>)
      hi2c->XferSize--;
 800238a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800238c:	9100      	str	r1, [sp, #0]
 800238e:	3201      	adds	r2, #1
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002390:	b2d2      	uxtb	r2, r2
 8002392:	e001      	b.n	8002398 <HAL_I2C_Master_Transmit+0xa8>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002394:	492b      	ldr	r1, [pc, #172]	; (8002444 <HAL_I2C_Master_Transmit+0x154>)
 8002396:	9100      	str	r1, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002398:	4631      	mov	r1, r6
 800239a:	4620      	mov	r0, r4
 800239c:	f7ff fdea 	bl	8001f74 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80023a0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80023a2:	b29b      	uxth	r3, r3
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023a4:	462a      	mov	r2, r5
 80023a6:	4639      	mov	r1, r7
 80023a8:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 80023aa:	b9bb      	cbnz	r3, 80023dc <HAL_I2C_Master_Transmit+0xec>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023ac:	f7ff fed6 	bl	800215c <I2C_WaitOnSTOPFlagUntilTimeout>
 80023b0:	2800      	cmp	r0, #0
 80023b2:	d1be      	bne.n	8002332 <HAL_I2C_Master_Transmit+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023b4:	6823      	ldr	r3, [r4, #0]
 80023b6:	2120      	movs	r1, #32
 80023b8:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80023ba:	685a      	ldr	r2, [r3, #4]
 80023bc:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80023c0:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80023c4:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80023c8:	f022 0201 	bic.w	r2, r2, #1
 80023cc:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80023ce:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80023d2:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80023d6:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 80023da:	e7ab      	b.n	8002334 <HAL_I2C_Master_Transmit+0x44>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023dc:	f7ff fe60 	bl	80020a0 <I2C_WaitOnTXISFlagUntilTimeout>
 80023e0:	2800      	cmp	r0, #0
 80023e2:	d1a6      	bne.n	8002332 <HAL_I2C_Master_Transmit+0x42>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80023e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80023e6:	6822      	ldr	r2, [r4, #0]
 80023e8:	f813 1b01 	ldrb.w	r1, [r3], #1
 80023ec:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 80023ee:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80023f0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80023f2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80023f4:	3b01      	subs	r3, #1
 80023f6:	b29b      	uxth	r3, r3
 80023f8:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80023fa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80023fc:	3a01      	subs	r2, #1
 80023fe:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002400:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8002402:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002404:	2b00      	cmp	r3, #0
 8002406:	d0cb      	beq.n	80023a0 <HAL_I2C_Master_Transmit+0xb0>
 8002408:	2a00      	cmp	r2, #0
 800240a:	d1c9      	bne.n	80023a0 <HAL_I2C_Master_Transmit+0xb0>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800240c:	9500      	str	r5, [sp, #0]
 800240e:	463b      	mov	r3, r7
 8002410:	2180      	movs	r1, #128	; 0x80
 8002412:	4620      	mov	r0, r4
 8002414:	f7ff fe6f 	bl	80020f6 <I2C_WaitOnFlagUntilTimeout>
 8002418:	2800      	cmp	r0, #0
 800241a:	d18a      	bne.n	8002332 <HAL_I2C_Master_Transmit+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800241c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800241e:	b29b      	uxth	r3, r3
 8002420:	2bff      	cmp	r3, #255	; 0xff
 8002422:	d905      	bls.n	8002430 <HAL_I2C_Master_Transmit+0x140>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002424:	22ff      	movs	r2, #255	; 0xff
 8002426:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002428:	9000      	str	r0, [sp, #0]
 800242a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800242e:	e7b3      	b.n	8002398 <HAL_I2C_Master_Transmit+0xa8>
          hi2c->XferSize = hi2c->XferCount;
 8002430:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002432:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8002434:	b292      	uxth	r2, r2
 8002436:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002438:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800243c:	e7a8      	b.n	8002390 <HAL_I2C_Master_Transmit+0xa0>
    return HAL_BUSY;
 800243e:	2002      	movs	r0, #2
 8002440:	e778      	b.n	8002334 <HAL_I2C_Master_Transmit+0x44>
 8002442:	bf00      	nop
 8002444:	80002000 	.word	0x80002000

08002448 <HAL_I2C_Master_Receive>:
{
 8002448:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800244c:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800244e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8002452:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002454:	2b20      	cmp	r3, #32
{
 8002456:	4604      	mov	r4, r0
 8002458:	460e      	mov	r6, r1
 800245a:	4691      	mov	r9, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800245c:	f040 8087 	bne.w	800256e <HAL_I2C_Master_Receive+0x126>
    __HAL_LOCK(hi2c);
 8002460:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002464:	2b01      	cmp	r3, #1
 8002466:	f000 8082 	beq.w	800256e <HAL_I2C_Master_Receive+0x126>
 800246a:	f04f 0a01 	mov.w	sl, #1
 800246e:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8002472:	f7ff fb65 	bl	8001b40 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002476:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 8002478:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800247a:	9000      	str	r0, [sp, #0]
 800247c:	4652      	mov	r2, sl
 800247e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002482:	4620      	mov	r0, r4
 8002484:	f7ff fe37 	bl	80020f6 <I2C_WaitOnFlagUntilTimeout>
 8002488:	b118      	cbz	r0, 8002492 <HAL_I2C_Master_Receive+0x4a>
      return HAL_ERROR;
 800248a:	2001      	movs	r0, #1
}
 800248c:	b002      	add	sp, #8
 800248e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002492:	2322      	movs	r3, #34	; 0x22
 8002494:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002498:	2310      	movs	r3, #16
 800249a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800249e:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 80024a0:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024a4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 80024a6:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024aa:	b29b      	uxth	r3, r3
 80024ac:	2bff      	cmp	r3, #255	; 0xff
    hi2c->XferISR   = NULL;
 80024ae:	6360      	str	r0, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024b0:	4b30      	ldr	r3, [pc, #192]	; (8002574 <HAL_I2C_Master_Receive+0x12c>)
 80024b2:	d926      	bls.n	8002502 <HAL_I2C_Master_Receive+0xba>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80024b4:	22ff      	movs	r2, #255	; 0xff
 80024b6:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80024b8:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80024ba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80024be:	4631      	mov	r1, r6
 80024c0:	4620      	mov	r0, r4
 80024c2:	f7ff fd57 	bl	8001f74 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80024c6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80024c8:	b29b      	uxth	r3, r3
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024ca:	462a      	mov	r2, r5
 80024cc:	4639      	mov	r1, r7
 80024ce:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 80024d0:	b9fb      	cbnz	r3, 8002512 <HAL_I2C_Master_Receive+0xca>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024d2:	f7ff fe43 	bl	800215c <I2C_WaitOnSTOPFlagUntilTimeout>
 80024d6:	2800      	cmp	r0, #0
 80024d8:	d1d7      	bne.n	800248a <HAL_I2C_Master_Receive+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80024da:	6823      	ldr	r3, [r4, #0]
 80024dc:	2120      	movs	r1, #32
 80024de:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80024e0:	685a      	ldr	r2, [r3, #4]
 80024e2:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80024e6:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80024ea:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80024ee:	f022 0201 	bic.w	r2, r2, #1
 80024f2:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80024f4:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80024f8:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80024fc:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8002500:	e7c4      	b.n	800248c <HAL_I2C_Master_Receive+0x44>
      hi2c->XferSize = hi2c->XferCount;
 8002502:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002504:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8002506:	b292      	uxth	r2, r2
 8002508:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800250a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800250e:	b2d2      	uxtb	r2, r2
 8002510:	e7d5      	b.n	80024be <HAL_I2C_Master_Receive+0x76>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002512:	f7ff fe4c 	bl	80021ae <I2C_WaitOnRXNEFlagUntilTimeout>
 8002516:	2800      	cmp	r0, #0
 8002518:	d1b7      	bne.n	800248a <HAL_I2C_Master_Receive+0x42>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800251a:	6823      	ldr	r3, [r4, #0]
 800251c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800251e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002520:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8002522:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8002524:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8002526:	3301      	adds	r3, #1
 8002528:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800252a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800252c:	3b01      	subs	r3, #1
 800252e:	b29b      	uxth	r3, r3
 8002530:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002532:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002534:	3a01      	subs	r2, #1
 8002536:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002538:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 800253a:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800253c:	2b00      	cmp	r3, #0
 800253e:	d0c2      	beq.n	80024c6 <HAL_I2C_Master_Receive+0x7e>
 8002540:	2a00      	cmp	r2, #0
 8002542:	d1c0      	bne.n	80024c6 <HAL_I2C_Master_Receive+0x7e>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002544:	9500      	str	r5, [sp, #0]
 8002546:	463b      	mov	r3, r7
 8002548:	2180      	movs	r1, #128	; 0x80
 800254a:	4620      	mov	r0, r4
 800254c:	f7ff fdd3 	bl	80020f6 <I2C_WaitOnFlagUntilTimeout>
 8002550:	2800      	cmp	r0, #0
 8002552:	d19a      	bne.n	800248a <HAL_I2C_Master_Receive+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002554:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002556:	b29b      	uxth	r3, r3
 8002558:	2bff      	cmp	r3, #255	; 0xff
 800255a:	d903      	bls.n	8002564 <HAL_I2C_Master_Receive+0x11c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800255c:	22ff      	movs	r2, #255	; 0xff
 800255e:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002560:	9000      	str	r0, [sp, #0]
 8002562:	e7aa      	b.n	80024ba <HAL_I2C_Master_Receive+0x72>
          hi2c->XferSize = hi2c->XferCount;
 8002564:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002566:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8002568:	b292      	uxth	r2, r2
 800256a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800256c:	e7cd      	b.n	800250a <HAL_I2C_Master_Receive+0xc2>
    return HAL_BUSY;
 800256e:	2002      	movs	r0, #2
 8002570:	e78c      	b.n	800248c <HAL_I2C_Master_Receive+0x44>
 8002572:	bf00      	nop
 8002574:	80002400 	.word	0x80002400

08002578 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002578:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800257a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800257e:	2b20      	cmp	r3, #32
 8002580:	b2dc      	uxtb	r4, r3
 8002582:	d11d      	bne.n	80025c0 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002584:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002588:	2b01      	cmp	r3, #1
 800258a:	d019      	beq.n	80025c0 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 800258c:	2324      	movs	r3, #36	; 0x24
 800258e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002592:	6803      	ldr	r3, [r0, #0]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	f022 0201 	bic.w	r2, r2, #1
 800259a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80025a2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	4311      	orrs	r1, r2
 80025a8:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	f042 0201 	orr.w	r2, r2, #1
 80025b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025b2:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80025b4:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80025b8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80025bc:	4618      	mov	r0, r3
  }
  else
  {
    return HAL_BUSY;
  }
}
 80025be:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 80025c0:	2002      	movs	r0, #2
 80025c2:	e7fc      	b.n	80025be <HAL_I2CEx_ConfigAnalogFilter+0x46>

080025c4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80025c4:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025c6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80025ca:	2b20      	cmp	r3, #32
 80025cc:	b2dc      	uxtb	r4, r3
 80025ce:	d11c      	bne.n	800260a <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025d0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d018      	beq.n	800260a <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80025d8:	2324      	movs	r3, #36	; 0x24
 80025da:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80025de:	6803      	ldr	r3, [r0, #0]
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	f022 0201 	bic.w	r2, r2, #1
 80025e6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80025e8:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80025ea:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80025ee:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80025f2:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	f042 0201 	orr.w	r2, r2, #1
 80025fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025fc:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80025fe:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002602:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8002606:	4618      	mov	r0, r3
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002608:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 800260a:	2002      	movs	r0, #2
 800260c:	e7fc      	b.n	8002608 <HAL_I2CEx_ConfigDigitalFilter+0x44>
	...

08002610 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002610:	4b02      	ldr	r3, [pc, #8]	; (800261c <HAL_PWREx_GetVoltageRange+0xc>)
 8002612:	6818      	ldr	r0, [r3, #0]
#endif
}
 8002614:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	40007000 	.word	0x40007000

08002620 <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002620:	4a17      	ldr	r2, [pc, #92]	; (8002680 <HAL_PWREx_ControlVoltageScaling+0x60>)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002622:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002624:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002628:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800262c:	d11d      	bne.n	800266a <HAL_PWREx_ControlVoltageScaling+0x4a>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800262e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002632:	d101      	bne.n	8002638 <HAL_PWREx_ControlVoltageScaling+0x18>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002634:	2000      	movs	r0, #0
 8002636:	4770      	bx	lr
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002638:	6813      	ldr	r3, [r2, #0]
 800263a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800263e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002642:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002644:	4b0f      	ldr	r3, [pc, #60]	; (8002684 <HAL_PWREx_ControlVoltageScaling+0x64>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2132      	movs	r1, #50	; 0x32
 800264a:	434b      	muls	r3, r1
 800264c:	490e      	ldr	r1, [pc, #56]	; (8002688 <HAL_PWREx_ControlVoltageScaling+0x68>)
 800264e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002652:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002654:	6951      	ldr	r1, [r2, #20]
 8002656:	0549      	lsls	r1, r1, #21
 8002658:	d500      	bpl.n	800265c <HAL_PWREx_ControlVoltageScaling+0x3c>
 800265a:	b923      	cbnz	r3, 8002666 <HAL_PWREx_ControlVoltageScaling+0x46>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800265c:	6953      	ldr	r3, [r2, #20]
 800265e:	055b      	lsls	r3, r3, #21
 8002660:	d5e8      	bpl.n	8002634 <HAL_PWREx_ControlVoltageScaling+0x14>
        return HAL_TIMEOUT;
 8002662:	2003      	movs	r0, #3
}
 8002664:	4770      	bx	lr
        wait_loop_index--;
 8002666:	3b01      	subs	r3, #1
 8002668:	e7f4      	b.n	8002654 <HAL_PWREx_ControlVoltageScaling+0x34>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800266a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800266e:	bf1f      	itttt	ne
 8002670:	6813      	ldrne	r3, [r2, #0]
 8002672:	f423 63c0 	bicne.w	r3, r3, #1536	; 0x600
 8002676:	f443 6380 	orrne.w	r3, r3, #1024	; 0x400
 800267a:	6013      	strne	r3, [r2, #0]
 800267c:	e7da      	b.n	8002634 <HAL_PWREx_ControlVoltageScaling+0x14>
 800267e:	bf00      	nop
 8002680:	40007000 	.word	0x40007000
 8002684:	20000000 	.word	0x20000000
 8002688:	000f4240 	.word	0x000f4240

0800268c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800268c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800268e:	4d1e      	ldr	r5, [pc, #120]	; (8002708 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8002690:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002692:	00da      	lsls	r2, r3, #3
{
 8002694:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002696:	d518      	bpl.n	80026ca <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002698:	f7ff ffba 	bl	8002610 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800269c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80026a0:	d123      	bne.n	80026ea <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 80026a2:	2c80      	cmp	r4, #128	; 0x80
 80026a4:	d929      	bls.n	80026fa <RCC_SetFlashLatencyFromMSIRange+0x6e>
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80026a6:	2ca0      	cmp	r4, #160	; 0xa0
 80026a8:	bf8c      	ite	hi
 80026aa:	2402      	movhi	r4, #2
 80026ac:	2401      	movls	r4, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80026ae:	4917      	ldr	r1, [pc, #92]	; (800270c <RCC_SetFlashLatencyFromMSIRange+0x80>)
 80026b0:	680a      	ldr	r2, [r1, #0]
 80026b2:	f022 0207 	bic.w	r2, r2, #7
 80026b6:	4322      	orrs	r2, r4
 80026b8:	600a      	str	r2, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80026ba:	6808      	ldr	r0, [r1, #0]
 80026bc:	f000 0007 	and.w	r0, r0, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 80026c0:	1b00      	subs	r0, r0, r4
 80026c2:	bf18      	it	ne
 80026c4:	2001      	movne	r0, #1
 80026c6:	b003      	add	sp, #12
 80026c8:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 80026ca:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80026cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026d0:	65ab      	str	r3, [r5, #88]	; 0x58
 80026d2:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80026d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026d8:	9301      	str	r3, [sp, #4]
 80026da:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 80026dc:	f7ff ff98 	bl	8002610 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 80026e0:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80026e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026e6:	65ab      	str	r3, [r5, #88]	; 0x58
 80026e8:	e7d8      	b.n	800269c <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 80026ea:	2c80      	cmp	r4, #128	; 0x80
 80026ec:	d807      	bhi.n	80026fe <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 80026ee:	d008      	beq.n	8002702 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 80026f0:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 80026f4:	425c      	negs	r4, r3
 80026f6:	415c      	adcs	r4, r3
 80026f8:	e7d9      	b.n	80026ae <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80026fa:	2400      	movs	r4, #0
 80026fc:	e7d7      	b.n	80026ae <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 80026fe:	2403      	movs	r4, #3
 8002700:	e7d5      	b.n	80026ae <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8002702:	2402      	movs	r4, #2
 8002704:	e7d3      	b.n	80026ae <RCC_SetFlashLatencyFromMSIRange+0x22>
 8002706:	bf00      	nop
 8002708:	40021000 	.word	0x40021000
 800270c:	40022000 	.word	0x40022000

08002710 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002710:	4b22      	ldr	r3, [pc, #136]	; (800279c <HAL_RCC_GetSysClockFreq+0x8c>)
 8002712:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002714:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002716:	f012 020c 	ands.w	r2, r2, #12
 800271a:	d005      	beq.n	8002728 <HAL_RCC_GetSysClockFreq+0x18>
 800271c:	2a0c      	cmp	r2, #12
 800271e:	d115      	bne.n	800274c <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002720:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002724:	2901      	cmp	r1, #1
 8002726:	d118      	bne.n	800275a <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002728:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 800272a:	481d      	ldr	r0, [pc, #116]	; (80027a0 <HAL_RCC_GetSysClockFreq+0x90>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800272c:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800272e:	bf55      	itete	pl
 8002730:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002734:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002736:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800273a:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 800273e:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002742:	b34a      	cbz	r2, 8002798 <HAL_RCC_GetSysClockFreq+0x88>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002744:	2a0c      	cmp	r2, #12
 8002746:	d009      	beq.n	800275c <HAL_RCC_GetSysClockFreq+0x4c>
 8002748:	2000      	movs	r0, #0
  return sysclockfreq;
 800274a:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800274c:	2a04      	cmp	r2, #4
 800274e:	d022      	beq.n	8002796 <HAL_RCC_GetSysClockFreq+0x86>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002750:	2a08      	cmp	r2, #8
 8002752:	4814      	ldr	r0, [pc, #80]	; (80027a4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002754:	bf18      	it	ne
 8002756:	2000      	movne	r0, #0
 8002758:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800275a:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800275c:	68da      	ldr	r2, [r3, #12]
 800275e:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 8002762:	2a02      	cmp	r2, #2
 8002764:	d015      	beq.n	8002792 <HAL_RCC_GetSysClockFreq+0x82>
 8002766:	490f      	ldr	r1, [pc, #60]	; (80027a4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002768:	2a03      	cmp	r2, #3
 800276a:	bf08      	it	eq
 800276c:	4608      	moveq	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800276e:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002770:	68da      	ldr	r2, [r3, #12]
 8002772:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8002776:	4342      	muls	r2, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002778:	68d8      	ldr	r0, [r3, #12]
 800277a:	f3c0 6041 	ubfx	r0, r0, #25, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800277e:	f3c1 1102 	ubfx	r1, r1, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002782:	3001      	adds	r0, #1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002784:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002786:	0040      	lsls	r0, r0, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002788:	fbb2 f2f1 	udiv	r2, r2, r1
    sysclockfreq = pllvco / pllr;
 800278c:	fbb2 f0f0 	udiv	r0, r2, r0
 8002790:	4770      	bx	lr
      pllvco = HSI_VALUE;
 8002792:	4805      	ldr	r0, [pc, #20]	; (80027a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002794:	e7eb      	b.n	800276e <HAL_RCC_GetSysClockFreq+0x5e>
    sysclockfreq = HSI_VALUE;
 8002796:	4804      	ldr	r0, [pc, #16]	; (80027a8 <HAL_RCC_GetSysClockFreq+0x98>)
}
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	40021000 	.word	0x40021000
 80027a0:	080094ac 	.word	0x080094ac
 80027a4:	007a1200 	.word	0x007a1200
 80027a8:	00f42400 	.word	0x00f42400

080027ac <HAL_RCC_OscConfig>:
{
 80027ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 80027b0:	4605      	mov	r5, r0
 80027b2:	b918      	cbnz	r0, 80027bc <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 80027b4:	2001      	movs	r0, #1
}
 80027b6:	b003      	add	sp, #12
 80027b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027bc:	4c92      	ldr	r4, [pc, #584]	; (8002a08 <HAL_RCC_OscConfig+0x25c>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80027be:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027c0:	68a6      	ldr	r6, [r4, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027c2:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80027c4:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027c6:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027ca:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80027ce:	d53d      	bpl.n	800284c <HAL_RCC_OscConfig+0xa0>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80027d0:	b11e      	cbz	r6, 80027da <HAL_RCC_OscConfig+0x2e>
 80027d2:	2e0c      	cmp	r6, #12
 80027d4:	d166      	bne.n	80028a4 <HAL_RCC_OscConfig+0xf8>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80027d6:	2f01      	cmp	r7, #1
 80027d8:	d164      	bne.n	80028a4 <HAL_RCC_OscConfig+0xf8>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80027da:	6823      	ldr	r3, [r4, #0]
 80027dc:	0798      	lsls	r0, r3, #30
 80027de:	d502      	bpl.n	80027e6 <HAL_RCC_OscConfig+0x3a>
 80027e0:	69ab      	ldr	r3, [r5, #24]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d0e6      	beq.n	80027b4 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80027e6:	6823      	ldr	r3, [r4, #0]
 80027e8:	6a28      	ldr	r0, [r5, #32]
 80027ea:	0719      	lsls	r1, r3, #28
 80027ec:	bf56      	itet	pl
 80027ee:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 80027f2:	6823      	ldrmi	r3, [r4, #0]
 80027f4:	091b      	lsrpl	r3, r3, #4
 80027f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027fa:	4298      	cmp	r0, r3
 80027fc:	d93b      	bls.n	8002876 <HAL_RCC_OscConfig+0xca>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027fe:	f7ff ff45 	bl	800268c <RCC_SetFlashLatencyFromMSIRange>
 8002802:	2800      	cmp	r0, #0
 8002804:	d1d6      	bne.n	80027b4 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002806:	6823      	ldr	r3, [r4, #0]
 8002808:	f043 0308 	orr.w	r3, r3, #8
 800280c:	6023      	str	r3, [r4, #0]
 800280e:	6823      	ldr	r3, [r4, #0]
 8002810:	6a2a      	ldr	r2, [r5, #32]
 8002812:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002816:	4313      	orrs	r3, r2
 8002818:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800281a:	6863      	ldr	r3, [r4, #4]
 800281c:	69ea      	ldr	r2, [r5, #28]
 800281e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002822:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002826:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002828:	f7ff ff72 	bl	8002710 <HAL_RCC_GetSysClockFreq>
 800282c:	68a3      	ldr	r3, [r4, #8]
 800282e:	4a77      	ldr	r2, [pc, #476]	; (8002a0c <HAL_RCC_OscConfig+0x260>)
 8002830:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002834:	5cd3      	ldrb	r3, [r2, r3]
 8002836:	f003 031f 	and.w	r3, r3, #31
 800283a:	40d8      	lsrs	r0, r3
 800283c:	4b74      	ldr	r3, [pc, #464]	; (8002a10 <HAL_RCC_OscConfig+0x264>)
 800283e:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8002840:	4b74      	ldr	r3, [pc, #464]	; (8002a14 <HAL_RCC_OscConfig+0x268>)
 8002842:	6818      	ldr	r0, [r3, #0]
 8002844:	f7ff f934 	bl	8001ab0 <HAL_InitTick>
        if(status != HAL_OK)
 8002848:	2800      	cmp	r0, #0
 800284a:	d1b4      	bne.n	80027b6 <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800284c:	682b      	ldr	r3, [r5, #0]
 800284e:	07d8      	lsls	r0, r3, #31
 8002850:	d45f      	bmi.n	8002912 <HAL_RCC_OscConfig+0x166>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002852:	682b      	ldr	r3, [r5, #0]
 8002854:	0799      	lsls	r1, r3, #30
 8002856:	f100 809e 	bmi.w	8002996 <HAL_RCC_OscConfig+0x1ea>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800285a:	682b      	ldr	r3, [r5, #0]
 800285c:	0718      	lsls	r0, r3, #28
 800285e:	f100 80db 	bmi.w	8002a18 <HAL_RCC_OscConfig+0x26c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002862:	682b      	ldr	r3, [r5, #0]
 8002864:	0759      	lsls	r1, r3, #29
 8002866:	f100 8101 	bmi.w	8002a6c <HAL_RCC_OscConfig+0x2c0>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800286a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800286c:	2b00      	cmp	r3, #0
 800286e:	f040 816a 	bne.w	8002b46 <HAL_RCC_OscConfig+0x39a>
  return HAL_OK;
 8002872:	2000      	movs	r0, #0
 8002874:	e79f      	b.n	80027b6 <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002876:	6823      	ldr	r3, [r4, #0]
 8002878:	f043 0308 	orr.w	r3, r3, #8
 800287c:	6023      	str	r3, [r4, #0]
 800287e:	6823      	ldr	r3, [r4, #0]
 8002880:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002884:	4303      	orrs	r3, r0
 8002886:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002888:	6863      	ldr	r3, [r4, #4]
 800288a:	69ea      	ldr	r2, [r5, #28]
 800288c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002890:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002894:	6063      	str	r3, [r4, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002896:	2e00      	cmp	r6, #0
 8002898:	d1c6      	bne.n	8002828 <HAL_RCC_OscConfig+0x7c>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800289a:	f7ff fef7 	bl	800268c <RCC_SetFlashLatencyFromMSIRange>
 800289e:	2800      	cmp	r0, #0
 80028a0:	d0c2      	beq.n	8002828 <HAL_RCC_OscConfig+0x7c>
 80028a2:	e787      	b.n	80027b4 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80028a4:	69ab      	ldr	r3, [r5, #24]
 80028a6:	b31b      	cbz	r3, 80028f0 <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_MSI_ENABLE();
 80028a8:	6823      	ldr	r3, [r4, #0]
 80028aa:	f043 0301 	orr.w	r3, r3, #1
 80028ae:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80028b0:	f7ff f946 	bl	8001b40 <HAL_GetTick>
 80028b4:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028b6:	6823      	ldr	r3, [r4, #0]
 80028b8:	079a      	lsls	r2, r3, #30
 80028ba:	d511      	bpl.n	80028e0 <HAL_RCC_OscConfig+0x134>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028bc:	6823      	ldr	r3, [r4, #0]
 80028be:	f043 0308 	orr.w	r3, r3, #8
 80028c2:	6023      	str	r3, [r4, #0]
 80028c4:	6823      	ldr	r3, [r4, #0]
 80028c6:	6a2a      	ldr	r2, [r5, #32]
 80028c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028cc:	4313      	orrs	r3, r2
 80028ce:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028d0:	6863      	ldr	r3, [r4, #4]
 80028d2:	69ea      	ldr	r2, [r5, #28]
 80028d4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80028d8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80028dc:	6063      	str	r3, [r4, #4]
 80028de:	e7b5      	b.n	800284c <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028e0:	f7ff f92e 	bl	8001b40 <HAL_GetTick>
 80028e4:	eba0 0008 	sub.w	r0, r0, r8
 80028e8:	2802      	cmp	r0, #2
 80028ea:	d9e4      	bls.n	80028b6 <HAL_RCC_OscConfig+0x10a>
            return HAL_TIMEOUT;
 80028ec:	2003      	movs	r0, #3
 80028ee:	e762      	b.n	80027b6 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 80028f0:	6823      	ldr	r3, [r4, #0]
 80028f2:	f023 0301 	bic.w	r3, r3, #1
 80028f6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80028f8:	f7ff f922 	bl	8001b40 <HAL_GetTick>
 80028fc:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80028fe:	6823      	ldr	r3, [r4, #0]
 8002900:	079b      	lsls	r3, r3, #30
 8002902:	d5a3      	bpl.n	800284c <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002904:	f7ff f91c 	bl	8001b40 <HAL_GetTick>
 8002908:	eba0 0008 	sub.w	r0, r0, r8
 800290c:	2802      	cmp	r0, #2
 800290e:	d9f6      	bls.n	80028fe <HAL_RCC_OscConfig+0x152>
 8002910:	e7ec      	b.n	80028ec <HAL_RCC_OscConfig+0x140>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002912:	2e08      	cmp	r6, #8
 8002914:	d003      	beq.n	800291e <HAL_RCC_OscConfig+0x172>
 8002916:	2e0c      	cmp	r6, #12
 8002918:	d108      	bne.n	800292c <HAL_RCC_OscConfig+0x180>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800291a:	2f03      	cmp	r7, #3
 800291c:	d106      	bne.n	800292c <HAL_RCC_OscConfig+0x180>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800291e:	6823      	ldr	r3, [r4, #0]
 8002920:	039a      	lsls	r2, r3, #14
 8002922:	d596      	bpl.n	8002852 <HAL_RCC_OscConfig+0xa6>
 8002924:	686b      	ldr	r3, [r5, #4]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d193      	bne.n	8002852 <HAL_RCC_OscConfig+0xa6>
 800292a:	e743      	b.n	80027b4 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800292c:	686b      	ldr	r3, [r5, #4]
 800292e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002932:	d110      	bne.n	8002956 <HAL_RCC_OscConfig+0x1aa>
 8002934:	6823      	ldr	r3, [r4, #0]
 8002936:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800293a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800293c:	f7ff f900 	bl	8001b40 <HAL_GetTick>
 8002940:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002942:	6823      	ldr	r3, [r4, #0]
 8002944:	039b      	lsls	r3, r3, #14
 8002946:	d484      	bmi.n	8002852 <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002948:	f7ff f8fa 	bl	8001b40 <HAL_GetTick>
 800294c:	eba0 0008 	sub.w	r0, r0, r8
 8002950:	2864      	cmp	r0, #100	; 0x64
 8002952:	d9f6      	bls.n	8002942 <HAL_RCC_OscConfig+0x196>
 8002954:	e7ca      	b.n	80028ec <HAL_RCC_OscConfig+0x140>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002956:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800295a:	d104      	bne.n	8002966 <HAL_RCC_OscConfig+0x1ba>
 800295c:	6823      	ldr	r3, [r4, #0]
 800295e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002962:	6023      	str	r3, [r4, #0]
 8002964:	e7e6      	b.n	8002934 <HAL_RCC_OscConfig+0x188>
 8002966:	6822      	ldr	r2, [r4, #0]
 8002968:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800296c:	6022      	str	r2, [r4, #0]
 800296e:	6822      	ldr	r2, [r4, #0]
 8002970:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002974:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002976:	2b00      	cmp	r3, #0
 8002978:	d1e0      	bne.n	800293c <HAL_RCC_OscConfig+0x190>
        tickstart = HAL_GetTick();
 800297a:	f7ff f8e1 	bl	8001b40 <HAL_GetTick>
 800297e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002980:	6823      	ldr	r3, [r4, #0]
 8002982:	0398      	lsls	r0, r3, #14
 8002984:	f57f af65 	bpl.w	8002852 <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002988:	f7ff f8da 	bl	8001b40 <HAL_GetTick>
 800298c:	eba0 0008 	sub.w	r0, r0, r8
 8002990:	2864      	cmp	r0, #100	; 0x64
 8002992:	d9f5      	bls.n	8002980 <HAL_RCC_OscConfig+0x1d4>
 8002994:	e7aa      	b.n	80028ec <HAL_RCC_OscConfig+0x140>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002996:	2e04      	cmp	r6, #4
 8002998:	d003      	beq.n	80029a2 <HAL_RCC_OscConfig+0x1f6>
 800299a:	2e0c      	cmp	r6, #12
 800299c:	d110      	bne.n	80029c0 <HAL_RCC_OscConfig+0x214>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800299e:	2f02      	cmp	r7, #2
 80029a0:	d10e      	bne.n	80029c0 <HAL_RCC_OscConfig+0x214>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029a2:	6823      	ldr	r3, [r4, #0]
 80029a4:	0559      	lsls	r1, r3, #21
 80029a6:	d503      	bpl.n	80029b0 <HAL_RCC_OscConfig+0x204>
 80029a8:	68eb      	ldr	r3, [r5, #12]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	f43f af02 	beq.w	80027b4 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029b0:	6863      	ldr	r3, [r4, #4]
 80029b2:	692a      	ldr	r2, [r5, #16]
 80029b4:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 80029b8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80029bc:	6063      	str	r3, [r4, #4]
 80029be:	e74c      	b.n	800285a <HAL_RCC_OscConfig+0xae>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029c0:	68eb      	ldr	r3, [r5, #12]
 80029c2:	b17b      	cbz	r3, 80029e4 <HAL_RCC_OscConfig+0x238>
        __HAL_RCC_HSI_ENABLE();
 80029c4:	6823      	ldr	r3, [r4, #0]
 80029c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029ca:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80029cc:	f7ff f8b8 	bl	8001b40 <HAL_GetTick>
 80029d0:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029d2:	6823      	ldr	r3, [r4, #0]
 80029d4:	055a      	lsls	r2, r3, #21
 80029d6:	d4eb      	bmi.n	80029b0 <HAL_RCC_OscConfig+0x204>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029d8:	f7ff f8b2 	bl	8001b40 <HAL_GetTick>
 80029dc:	1bc0      	subs	r0, r0, r7
 80029de:	2802      	cmp	r0, #2
 80029e0:	d9f7      	bls.n	80029d2 <HAL_RCC_OscConfig+0x226>
 80029e2:	e783      	b.n	80028ec <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_DISABLE();
 80029e4:	6823      	ldr	r3, [r4, #0]
 80029e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029ea:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80029ec:	f7ff f8a8 	bl	8001b40 <HAL_GetTick>
 80029f0:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029f2:	6823      	ldr	r3, [r4, #0]
 80029f4:	055b      	lsls	r3, r3, #21
 80029f6:	f57f af30 	bpl.w	800285a <HAL_RCC_OscConfig+0xae>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029fa:	f7ff f8a1 	bl	8001b40 <HAL_GetTick>
 80029fe:	1bc0      	subs	r0, r0, r7
 8002a00:	2802      	cmp	r0, #2
 8002a02:	d9f6      	bls.n	80029f2 <HAL_RCC_OscConfig+0x246>
 8002a04:	e772      	b.n	80028ec <HAL_RCC_OscConfig+0x140>
 8002a06:	bf00      	nop
 8002a08:	40021000 	.word	0x40021000
 8002a0c:	08009494 	.word	0x08009494
 8002a10:	20000000 	.word	0x20000000
 8002a14:	20000008 	.word	0x20000008
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a18:	696b      	ldr	r3, [r5, #20]
 8002a1a:	b19b      	cbz	r3, 8002a44 <HAL_RCC_OscConfig+0x298>
      __HAL_RCC_LSI_ENABLE();
 8002a1c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002a20:	f043 0301 	orr.w	r3, r3, #1
 8002a24:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002a28:	f7ff f88a 	bl	8001b40 <HAL_GetTick>
 8002a2c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a2e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002a32:	079a      	lsls	r2, r3, #30
 8002a34:	f53f af15 	bmi.w	8002862 <HAL_RCC_OscConfig+0xb6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a38:	f7ff f882 	bl	8001b40 <HAL_GetTick>
 8002a3c:	1bc0      	subs	r0, r0, r7
 8002a3e:	2802      	cmp	r0, #2
 8002a40:	d9f5      	bls.n	8002a2e <HAL_RCC_OscConfig+0x282>
 8002a42:	e753      	b.n	80028ec <HAL_RCC_OscConfig+0x140>
      __HAL_RCC_LSI_DISABLE();
 8002a44:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002a48:	f023 0301 	bic.w	r3, r3, #1
 8002a4c:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002a50:	f7ff f876 	bl	8001b40 <HAL_GetTick>
 8002a54:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a56:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002a5a:	079b      	lsls	r3, r3, #30
 8002a5c:	f57f af01 	bpl.w	8002862 <HAL_RCC_OscConfig+0xb6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a60:	f7ff f86e 	bl	8001b40 <HAL_GetTick>
 8002a64:	1bc0      	subs	r0, r0, r7
 8002a66:	2802      	cmp	r0, #2
 8002a68:	d9f5      	bls.n	8002a56 <HAL_RCC_OscConfig+0x2aa>
 8002a6a:	e73f      	b.n	80028ec <HAL_RCC_OscConfig+0x140>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002a6c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002a6e:	00df      	lsls	r7, r3, #3
 8002a70:	d429      	bmi.n	8002ac6 <HAL_RCC_OscConfig+0x31a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a72:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002a74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a78:	65a3      	str	r3, [r4, #88]	; 0x58
 8002a7a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002a7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a80:	9301      	str	r3, [sp, #4]
 8002a82:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002a84:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a88:	4f85      	ldr	r7, [pc, #532]	; (8002ca0 <HAL_RCC_OscConfig+0x4f4>)
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	05d8      	lsls	r0, r3, #23
 8002a8e:	d51d      	bpl.n	8002acc <HAL_RCC_OscConfig+0x320>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a90:	68ab      	ldr	r3, [r5, #8]
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d12b      	bne.n	8002aee <HAL_RCC_OscConfig+0x342>
 8002a96:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002a9a:	f043 0301 	orr.w	r3, r3, #1
 8002a9e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8002aa2:	f7ff f84d 	bl	8001b40 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aa6:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002aaa:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002aac:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002ab0:	079a      	lsls	r2, r3, #30
 8002ab2:	d542      	bpl.n	8002b3a <HAL_RCC_OscConfig+0x38e>
    if(pwrclkchanged == SET)
 8002ab4:	f1b8 0f00 	cmp.w	r8, #0
 8002ab8:	f43f aed7 	beq.w	800286a <HAL_RCC_OscConfig+0xbe>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002abc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002abe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ac2:	65a3      	str	r3, [r4, #88]	; 0x58
 8002ac4:	e6d1      	b.n	800286a <HAL_RCC_OscConfig+0xbe>
    FlagStatus       pwrclkchanged = RESET;
 8002ac6:	f04f 0800 	mov.w	r8, #0
 8002aca:	e7dd      	b.n	8002a88 <HAL_RCC_OscConfig+0x2dc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ad2:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002ad4:	f7ff f834 	bl	8001b40 <HAL_GetTick>
 8002ad8:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	05d9      	lsls	r1, r3, #23
 8002ade:	d4d7      	bmi.n	8002a90 <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ae0:	f7ff f82e 	bl	8001b40 <HAL_GetTick>
 8002ae4:	eba0 0009 	sub.w	r0, r0, r9
 8002ae8:	2802      	cmp	r0, #2
 8002aea:	d9f6      	bls.n	8002ada <HAL_RCC_OscConfig+0x32e>
 8002aec:	e6fe      	b.n	80028ec <HAL_RCC_OscConfig+0x140>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002aee:	2b05      	cmp	r3, #5
 8002af0:	d106      	bne.n	8002b00 <HAL_RCC_OscConfig+0x354>
 8002af2:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002af6:	f043 0304 	orr.w	r3, r3, #4
 8002afa:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8002afe:	e7ca      	b.n	8002a96 <HAL_RCC_OscConfig+0x2ea>
 8002b00:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002b04:	f022 0201 	bic.w	r2, r2, #1
 8002b08:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8002b0c:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002b10:	f022 0204 	bic.w	r2, r2, #4
 8002b14:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d1c2      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x2f6>
      tickstart = HAL_GetTick();
 8002b1c:	f7ff f810 	bl	8001b40 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b20:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002b24:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b26:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002b2a:	079b      	lsls	r3, r3, #30
 8002b2c:	d5c2      	bpl.n	8002ab4 <HAL_RCC_OscConfig+0x308>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b2e:	f7ff f807 	bl	8001b40 <HAL_GetTick>
 8002b32:	1bc0      	subs	r0, r0, r7
 8002b34:	4548      	cmp	r0, r9
 8002b36:	d9f6      	bls.n	8002b26 <HAL_RCC_OscConfig+0x37a>
 8002b38:	e6d8      	b.n	80028ec <HAL_RCC_OscConfig+0x140>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b3a:	f7ff f801 	bl	8001b40 <HAL_GetTick>
 8002b3e:	1bc0      	subs	r0, r0, r7
 8002b40:	4548      	cmp	r0, r9
 8002b42:	d9b3      	bls.n	8002aac <HAL_RCC_OscConfig+0x300>
 8002b44:	e6d2      	b.n	80028ec <HAL_RCC_OscConfig+0x140>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	f040 808f 	bne.w	8002c6a <HAL_RCC_OscConfig+0x4be>
      pll_config = RCC->PLLCFGR;
 8002b4c:	68e3      	ldr	r3, [r4, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b4e:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8002b50:	f003 0103 	and.w	r1, r3, #3
 8002b54:	4291      	cmp	r1, r2
 8002b56:	d124      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b58:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8002b5a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002b5e:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b60:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8002b64:	d11d      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b66:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8002b68:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b6c:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8002b70:	d117      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002b72:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8002b74:	3a07      	subs	r2, #7
 8002b76:	f403 3100 	and.w	r1, r3, #131072	; 0x20000
 8002b7a:	bf18      	it	ne
 8002b7c:	2201      	movne	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b7e:	4291      	cmp	r1, r2
 8002b80:	d10f      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b82:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8002b84:	0852      	lsrs	r2, r2, #1
 8002b86:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8002b8a:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002b8c:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8002b90:	d107      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002b92:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8002b94:	0852      	lsrs	r2, r2, #1
 8002b96:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8002b9a:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b9c:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8002ba0:	d04a      	beq.n	8002c38 <HAL_RCC_OscConfig+0x48c>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ba2:	2e0c      	cmp	r6, #12
 8002ba4:	f43f ae06 	beq.w	80027b4 <HAL_RCC_OscConfig+0x8>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002ba8:	6823      	ldr	r3, [r4, #0]
 8002baa:	015f      	lsls	r7, r3, #5
 8002bac:	f53f ae02 	bmi.w	80027b4 <HAL_RCC_OscConfig+0x8>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002bb0:	6823      	ldr	r3, [r4, #0]
 8002bb2:	00de      	lsls	r6, r3, #3
 8002bb4:	f53f adfe 	bmi.w	80027b4 <HAL_RCC_OscConfig+0x8>
            __HAL_RCC_PLL_DISABLE();
 8002bb8:	6823      	ldr	r3, [r4, #0]
 8002bba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bbe:	6023      	str	r3, [r4, #0]
            tickstart = HAL_GetTick();
 8002bc0:	f7fe ffbe 	bl	8001b40 <HAL_GetTick>
 8002bc4:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bc6:	6823      	ldr	r3, [r4, #0]
 8002bc8:	0198      	lsls	r0, r3, #6
 8002bca:	d42f      	bmi.n	8002c2c <HAL_RCC_OscConfig+0x480>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bcc:	68e2      	ldr	r2, [r4, #12]
 8002bce:	4b35      	ldr	r3, [pc, #212]	; (8002ca4 <HAL_RCC_OscConfig+0x4f8>)
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8002bd8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002bdc:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8002bde:	3a01      	subs	r2, #1
 8002be0:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8002be4:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8002be6:	0912      	lsrs	r2, r2, #4
 8002be8:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8002bec:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8002bee:	0852      	lsrs	r2, r2, #1
 8002bf0:	3a01      	subs	r2, #1
 8002bf2:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8002bf6:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8002bf8:	0852      	lsrs	r2, r2, #1
 8002bfa:	3a01      	subs	r2, #1
 8002bfc:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8002c00:	60e3      	str	r3, [r4, #12]
            __HAL_RCC_PLL_ENABLE();
 8002c02:	6823      	ldr	r3, [r4, #0]
 8002c04:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c08:	6023      	str	r3, [r4, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c0a:	68e3      	ldr	r3, [r4, #12]
 8002c0c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c10:	60e3      	str	r3, [r4, #12]
            tickstart = HAL_GetTick();
 8002c12:	f7fe ff95 	bl	8001b40 <HAL_GetTick>
 8002c16:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c18:	6823      	ldr	r3, [r4, #0]
 8002c1a:	0199      	lsls	r1, r3, #6
 8002c1c:	f53f ae29 	bmi.w	8002872 <HAL_RCC_OscConfig+0xc6>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c20:	f7fe ff8e 	bl	8001b40 <HAL_GetTick>
 8002c24:	1b40      	subs	r0, r0, r5
 8002c26:	2802      	cmp	r0, #2
 8002c28:	d9f6      	bls.n	8002c18 <HAL_RCC_OscConfig+0x46c>
 8002c2a:	e65f      	b.n	80028ec <HAL_RCC_OscConfig+0x140>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c2c:	f7fe ff88 	bl	8001b40 <HAL_GetTick>
 8002c30:	1b80      	subs	r0, r0, r6
 8002c32:	2802      	cmp	r0, #2
 8002c34:	d9c7      	bls.n	8002bc6 <HAL_RCC_OscConfig+0x41a>
 8002c36:	e659      	b.n	80028ec <HAL_RCC_OscConfig+0x140>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c38:	6823      	ldr	r3, [r4, #0]
 8002c3a:	019a      	lsls	r2, r3, #6
 8002c3c:	f53f ae19 	bmi.w	8002872 <HAL_RCC_OscConfig+0xc6>
          __HAL_RCC_PLL_ENABLE();
 8002c40:	6823      	ldr	r3, [r4, #0]
 8002c42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c46:	6023      	str	r3, [r4, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c48:	68e3      	ldr	r3, [r4, #12]
 8002c4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c4e:	60e3      	str	r3, [r4, #12]
          tickstart = HAL_GetTick();
 8002c50:	f7fe ff76 	bl	8001b40 <HAL_GetTick>
 8002c54:	4605      	mov	r5, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c56:	6823      	ldr	r3, [r4, #0]
 8002c58:	019b      	lsls	r3, r3, #6
 8002c5a:	f53f ae0a 	bmi.w	8002872 <HAL_RCC_OscConfig+0xc6>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c5e:	f7fe ff6f 	bl	8001b40 <HAL_GetTick>
 8002c62:	1b40      	subs	r0, r0, r5
 8002c64:	2802      	cmp	r0, #2
 8002c66:	d9f6      	bls.n	8002c56 <HAL_RCC_OscConfig+0x4aa>
 8002c68:	e640      	b.n	80028ec <HAL_RCC_OscConfig+0x140>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c6a:	2e0c      	cmp	r6, #12
 8002c6c:	f43f ada2 	beq.w	80027b4 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_PLL_DISABLE();
 8002c70:	6823      	ldr	r3, [r4, #0]
 8002c72:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c76:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002c78:	f7fe ff62 	bl	8001b40 <HAL_GetTick>
 8002c7c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c7e:	6823      	ldr	r3, [r4, #0]
 8002c80:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
 8002c84:	d105      	bne.n	8002c92 <HAL_RCC_OscConfig+0x4e6>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002c86:	68e1      	ldr	r1, [r4, #12]
 8002c88:	4a07      	ldr	r2, [pc, #28]	; (8002ca8 <HAL_RCC_OscConfig+0x4fc>)
 8002c8a:	400a      	ands	r2, r1
 8002c8c:	60e2      	str	r2, [r4, #12]
  return HAL_OK;
 8002c8e:	4618      	mov	r0, r3
 8002c90:	e591      	b.n	80027b6 <HAL_RCC_OscConfig+0xa>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c92:	f7fe ff55 	bl	8001b40 <HAL_GetTick>
 8002c96:	1b40      	subs	r0, r0, r5
 8002c98:	2802      	cmp	r0, #2
 8002c9a:	d9f0      	bls.n	8002c7e <HAL_RCC_OscConfig+0x4d2>
 8002c9c:	e626      	b.n	80028ec <HAL_RCC_OscConfig+0x140>
 8002c9e:	bf00      	nop
 8002ca0:	40007000 	.word	0x40007000
 8002ca4:	f99d808c 	.word	0xf99d808c
 8002ca8:	feeefffc 	.word	0xfeeefffc

08002cac <HAL_RCC_ClockConfig>:
{
 8002cac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cb0:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8002cb2:	4604      	mov	r4, r0
 8002cb4:	b910      	cbnz	r0, 8002cbc <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002cb6:	2001      	movs	r0, #1
}
 8002cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002cbc:	4a4b      	ldr	r2, [pc, #300]	; (8002dec <HAL_RCC_ClockConfig+0x140>)
 8002cbe:	6813      	ldr	r3, [r2, #0]
 8002cc0:	f003 0307 	and.w	r3, r3, #7
 8002cc4:	428b      	cmp	r3, r1
 8002cc6:	d32c      	bcc.n	8002d22 <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cc8:	6821      	ldr	r1, [r4, #0]
 8002cca:	0788      	lsls	r0, r1, #30
 8002ccc:	d434      	bmi.n	8002d38 <HAL_RCC_ClockConfig+0x8c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cce:	07c9      	lsls	r1, r1, #31
 8002cd0:	d43f      	bmi.n	8002d52 <HAL_RCC_ClockConfig+0xa6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cd2:	6821      	ldr	r1, [r4, #0]
 8002cd4:	078a      	lsls	r2, r1, #30
 8002cd6:	d468      	bmi.n	8002daa <HAL_RCC_ClockConfig+0xfe>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002cd8:	4a44      	ldr	r2, [pc, #272]	; (8002dec <HAL_RCC_ClockConfig+0x140>)
 8002cda:	6813      	ldr	r3, [r2, #0]
 8002cdc:	f003 0307 	and.w	r3, r3, #7
 8002ce0:	42ab      	cmp	r3, r5
 8002ce2:	d86f      	bhi.n	8002dc4 <HAL_RCC_ClockConfig+0x118>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ce4:	f011 0f04 	tst.w	r1, #4
 8002ce8:	4d41      	ldr	r5, [pc, #260]	; (8002df0 <HAL_RCC_ClockConfig+0x144>)
 8002cea:	d177      	bne.n	8002ddc <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cec:	070b      	lsls	r3, r1, #28
 8002cee:	d506      	bpl.n	8002cfe <HAL_RCC_ClockConfig+0x52>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002cf0:	68ab      	ldr	r3, [r5, #8]
 8002cf2:	6922      	ldr	r2, [r4, #16]
 8002cf4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002cf8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002cfc:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002cfe:	f7ff fd07 	bl	8002710 <HAL_RCC_GetSysClockFreq>
 8002d02:	68ab      	ldr	r3, [r5, #8]
 8002d04:	4a3b      	ldr	r2, [pc, #236]	; (8002df4 <HAL_RCC_ClockConfig+0x148>)
 8002d06:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8002d0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d0e:	5cd3      	ldrb	r3, [r2, r3]
 8002d10:	f003 031f 	and.w	r3, r3, #31
 8002d14:	40d8      	lsrs	r0, r3
 8002d16:	4b38      	ldr	r3, [pc, #224]	; (8002df8 <HAL_RCC_ClockConfig+0x14c>)
 8002d18:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8002d1a:	4b38      	ldr	r3, [pc, #224]	; (8002dfc <HAL_RCC_ClockConfig+0x150>)
 8002d1c:	6818      	ldr	r0, [r3, #0]
 8002d1e:	f7fe bec7 	b.w	8001ab0 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d22:	6813      	ldr	r3, [r2, #0]
 8002d24:	f023 0307 	bic.w	r3, r3, #7
 8002d28:	430b      	orrs	r3, r1
 8002d2a:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d2c:	6813      	ldr	r3, [r2, #0]
 8002d2e:	f003 0307 	and.w	r3, r3, #7
 8002d32:	428b      	cmp	r3, r1
 8002d34:	d1bf      	bne.n	8002cb6 <HAL_RCC_ClockConfig+0xa>
 8002d36:	e7c7      	b.n	8002cc8 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002d38:	4a2d      	ldr	r2, [pc, #180]	; (8002df0 <HAL_RCC_ClockConfig+0x144>)
 8002d3a:	68a0      	ldr	r0, [r4, #8]
 8002d3c:	6893      	ldr	r3, [r2, #8]
 8002d3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d42:	4298      	cmp	r0, r3
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d44:	bf81      	itttt	hi
 8002d46:	6893      	ldrhi	r3, [r2, #8]
 8002d48:	f023 03f0 	bichi.w	r3, r3, #240	; 0xf0
 8002d4c:	4303      	orrhi	r3, r0
 8002d4e:	6093      	strhi	r3, [r2, #8]
 8002d50:	e7bd      	b.n	8002cce <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d52:	6862      	ldr	r2, [r4, #4]
 8002d54:	4e26      	ldr	r6, [pc, #152]	; (8002df0 <HAL_RCC_ClockConfig+0x144>)
 8002d56:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d58:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d5a:	d11a      	bne.n	8002d92 <HAL_RCC_ClockConfig+0xe6>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d5c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d60:	d0a9      	beq.n	8002cb6 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d62:	68b3      	ldr	r3, [r6, #8]
 8002d64:	f023 0303 	bic.w	r3, r3, #3
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002d6c:	f7fe fee8 	bl	8001b40 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d70:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002d74:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d76:	68b3      	ldr	r3, [r6, #8]
 8002d78:	6862      	ldr	r2, [r4, #4]
 8002d7a:	f003 030c 	and.w	r3, r3, #12
 8002d7e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002d82:	d0a6      	beq.n	8002cd2 <HAL_RCC_ClockConfig+0x26>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d84:	f7fe fedc 	bl	8001b40 <HAL_GetTick>
 8002d88:	1bc0      	subs	r0, r0, r7
 8002d8a:	4540      	cmp	r0, r8
 8002d8c:	d9f3      	bls.n	8002d76 <HAL_RCC_ClockConfig+0xca>
        return HAL_TIMEOUT;
 8002d8e:	2003      	movs	r0, #3
 8002d90:	e792      	b.n	8002cb8 <HAL_RCC_ClockConfig+0xc>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d92:	2a02      	cmp	r2, #2
 8002d94:	d102      	bne.n	8002d9c <HAL_RCC_ClockConfig+0xf0>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d96:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002d9a:	e7e1      	b.n	8002d60 <HAL_RCC_ClockConfig+0xb4>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002d9c:	b912      	cbnz	r2, 8002da4 <HAL_RCC_ClockConfig+0xf8>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d9e:	f013 0f02 	tst.w	r3, #2
 8002da2:	e7dd      	b.n	8002d60 <HAL_RCC_ClockConfig+0xb4>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002da4:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002da8:	e7da      	b.n	8002d60 <HAL_RCC_ClockConfig+0xb4>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002daa:	4a11      	ldr	r2, [pc, #68]	; (8002df0 <HAL_RCC_ClockConfig+0x144>)
 8002dac:	68a0      	ldr	r0, [r4, #8]
 8002dae:	6893      	ldr	r3, [r2, #8]
 8002db0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002db4:	4298      	cmp	r0, r3
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002db6:	bf3f      	itttt	cc
 8002db8:	6893      	ldrcc	r3, [r2, #8]
 8002dba:	f023 03f0 	biccc.w	r3, r3, #240	; 0xf0
 8002dbe:	4303      	orrcc	r3, r0
 8002dc0:	6093      	strcc	r3, [r2, #8]
 8002dc2:	e789      	b.n	8002cd8 <HAL_RCC_ClockConfig+0x2c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dc4:	6813      	ldr	r3, [r2, #0]
 8002dc6:	f023 0307 	bic.w	r3, r3, #7
 8002dca:	432b      	orrs	r3, r5
 8002dcc:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dce:	6813      	ldr	r3, [r2, #0]
 8002dd0:	f003 0307 	and.w	r3, r3, #7
 8002dd4:	42ab      	cmp	r3, r5
 8002dd6:	f47f af6e 	bne.w	8002cb6 <HAL_RCC_ClockConfig+0xa>
 8002dda:	e783      	b.n	8002ce4 <HAL_RCC_ClockConfig+0x38>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ddc:	68ab      	ldr	r3, [r5, #8]
 8002dde:	68e2      	ldr	r2, [r4, #12]
 8002de0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002de4:	4313      	orrs	r3, r2
 8002de6:	60ab      	str	r3, [r5, #8]
 8002de8:	e780      	b.n	8002cec <HAL_RCC_ClockConfig+0x40>
 8002dea:	bf00      	nop
 8002dec:	40022000 	.word	0x40022000
 8002df0:	40021000 	.word	0x40021000
 8002df4:	08009494 	.word	0x08009494
 8002df8:	20000000 	.word	0x20000000
 8002dfc:	20000008 	.word	0x20000008

08002e00 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002e00:	4b05      	ldr	r3, [pc, #20]	; (8002e18 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002e02:	4a06      	ldr	r2, [pc, #24]	; (8002e1c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002e0a:	5cd3      	ldrb	r3, [r2, r3]
 8002e0c:	4a04      	ldr	r2, [pc, #16]	; (8002e20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e0e:	6810      	ldr	r0, [r2, #0]
 8002e10:	f003 031f 	and.w	r3, r3, #31
}
 8002e14:	40d8      	lsrs	r0, r3
 8002e16:	4770      	bx	lr
 8002e18:	40021000 	.word	0x40021000
 8002e1c:	080094a4 	.word	0x080094a4
 8002e20:	20000000 	.word	0x20000000

08002e24 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002e24:	4b05      	ldr	r3, [pc, #20]	; (8002e3c <HAL_RCC_GetPCLK2Freq+0x18>)
 8002e26:	4a06      	ldr	r2, [pc, #24]	; (8002e40 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002e2e:	5cd3      	ldrb	r3, [r2, r3]
 8002e30:	4a04      	ldr	r2, [pc, #16]	; (8002e44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e32:	6810      	ldr	r0, [r2, #0]
 8002e34:	f003 031f 	and.w	r3, r3, #31
}
 8002e38:	40d8      	lsrs	r0, r3
 8002e3a:	4770      	bx	lr
 8002e3c:	40021000 	.word	0x40021000
 8002e40:	080094a4 	.word	0x080094a4
 8002e44:	20000000 	.word	0x20000000

08002e48 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002e4a:	4c42      	ldr	r4, [pc, #264]	; (8002f54 <RCCEx_PLLSAI1_Config+0x10c>)
 8002e4c:	68e2      	ldr	r2, [r4, #12]
 8002e4e:	0793      	lsls	r3, r2, #30
{
 8002e50:	4605      	mov	r5, r0
 8002e52:	460e      	mov	r6, r1
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002e54:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002e56:	d029      	beq.n	8002eac <RCCEx_PLLSAI1_Config+0x64>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002e58:	68e2      	ldr	r2, [r4, #12]
 8002e5a:	f002 0203 	and.w	r2, r2, #3
 8002e5e:	4282      	cmp	r2, r0
 8002e60:	d13c      	bne.n	8002edc <RCCEx_PLLSAI1_Config+0x94>
       ||
 8002e62:	2a00      	cmp	r2, #0
 8002e64:	d03a      	beq.n	8002edc <RCCEx_PLLSAI1_Config+0x94>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002e66:	68e3      	ldr	r3, [r4, #12]
       ||
 8002e68:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002e6a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002e6e:	3301      	adds	r3, #1
       ||
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d133      	bne.n	8002edc <RCCEx_PLLSAI1_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002e74:	6823      	ldr	r3, [r4, #0]
 8002e76:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002e7a:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e7c:	f7fe fe60 	bl	8001b40 <HAL_GetTick>
 8002e80:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002e82:	6823      	ldr	r3, [r4, #0]
 8002e84:	011a      	lsls	r2, r3, #4
 8002e86:	d432      	bmi.n	8002eee <RCCEx_PLLSAI1_Config+0xa6>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e88:	68aa      	ldr	r2, [r5, #8]
 8002e8a:	0212      	lsls	r2, r2, #8
      if(Divider == DIVIDER_P_UPDATE)
 8002e8c:	2e00      	cmp	r6, #0
 8002e8e:	d035      	beq.n	8002efc <RCCEx_PLLSAI1_Config+0xb4>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002e90:	2e01      	cmp	r6, #1
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e92:	6923      	ldr	r3, [r4, #16]
      else if(Divider == DIVIDER_Q_UPDATE)
 8002e94:	d14d      	bne.n	8002f32 <RCCEx_PLLSAI1_Config+0xea>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e96:	6929      	ldr	r1, [r5, #16]
 8002e98:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002e9c:	0849      	lsrs	r1, r1, #1
 8002e9e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002ea2:	3901      	subs	r1, #1
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8002eaa:	e031      	b.n	8002f10 <RCCEx_PLLSAI1_Config+0xc8>
    switch(PllSai1->PLLSAI1Source)
 8002eac:	2802      	cmp	r0, #2
 8002eae:	d011      	beq.n	8002ed4 <RCCEx_PLLSAI1_Config+0x8c>
 8002eb0:	2803      	cmp	r0, #3
 8002eb2:	d015      	beq.n	8002ee0 <RCCEx_PLLSAI1_Config+0x98>
 8002eb4:	2801      	cmp	r0, #1
 8002eb6:	d111      	bne.n	8002edc <RCCEx_PLLSAI1_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002eb8:	6822      	ldr	r2, [r4, #0]
 8002eba:	0797      	lsls	r7, r2, #30
 8002ebc:	d51d      	bpl.n	8002efa <RCCEx_PLLSAI1_Config+0xb2>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002ebe:	68e2      	ldr	r2, [r4, #12]
 8002ec0:	6869      	ldr	r1, [r5, #4]
 8002ec2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8002ec6:	3901      	subs	r1, #1
 8002ec8:	ea42 0300 	orr.w	r3, r2, r0
 8002ecc:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8002ed0:	60e3      	str	r3, [r4, #12]
  if(status == HAL_OK)
 8002ed2:	e7cf      	b.n	8002e74 <RCCEx_PLLSAI1_Config+0x2c>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002ed4:	6822      	ldr	r2, [r4, #0]
 8002ed6:	f412 6f80 	tst.w	r2, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002eda:	d1f0      	bne.n	8002ebe <RCCEx_PLLSAI1_Config+0x76>
      status = HAL_ERROR;
 8002edc:	2001      	movs	r0, #1
 8002ede:	e00c      	b.n	8002efa <RCCEx_PLLSAI1_Config+0xb2>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002ee0:	6822      	ldr	r2, [r4, #0]
 8002ee2:	0391      	lsls	r1, r2, #14
 8002ee4:	d4eb      	bmi.n	8002ebe <RCCEx_PLLSAI1_Config+0x76>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002ee6:	6822      	ldr	r2, [r4, #0]
 8002ee8:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8002eec:	e7f5      	b.n	8002eda <RCCEx_PLLSAI1_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002eee:	f7fe fe27 	bl	8001b40 <HAL_GetTick>
 8002ef2:	1bc0      	subs	r0, r0, r7
 8002ef4:	2802      	cmp	r0, #2
 8002ef6:	d9c4      	bls.n	8002e82 <RCCEx_PLLSAI1_Config+0x3a>
    switch(PllSai1->PLLSAI1Source)
 8002ef8:	2003      	movs	r0, #3
      }
    }
  }

  return status;
}
 8002efa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002efc:	6923      	ldr	r3, [r4, #16]
 8002efe:	68e9      	ldr	r1, [r5, #12]
 8002f00:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002f04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f08:	0909      	lsrs	r1, r1, #4
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f10:	6123      	str	r3, [r4, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 8002f12:	6823      	ldr	r3, [r4, #0]
 8002f14:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002f18:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8002f1a:	f7fe fe11 	bl	8001b40 <HAL_GetTick>
 8002f1e:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002f20:	6823      	ldr	r3, [r4, #0]
 8002f22:	011b      	lsls	r3, r3, #4
 8002f24:	d510      	bpl.n	8002f48 <RCCEx_PLLSAI1_Config+0x100>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002f26:	6923      	ldr	r3, [r4, #16]
 8002f28:	69aa      	ldr	r2, [r5, #24]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	6123      	str	r3, [r4, #16]
 8002f2e:	2000      	movs	r0, #0
  return status;
 8002f30:	e7e3      	b.n	8002efa <RCCEx_PLLSAI1_Config+0xb2>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f32:	6969      	ldr	r1, [r5, #20]
 8002f34:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002f38:	0849      	lsrs	r1, r1, #1
 8002f3a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002f3e:	3901      	subs	r1, #1
 8002f40:	4313      	orrs	r3, r2
 8002f42:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8002f46:	e7e3      	b.n	8002f10 <RCCEx_PLLSAI1_Config+0xc8>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002f48:	f7fe fdfa 	bl	8001b40 <HAL_GetTick>
 8002f4c:	1b80      	subs	r0, r0, r6
 8002f4e:	2802      	cmp	r0, #2
 8002f50:	d9e6      	bls.n	8002f20 <RCCEx_PLLSAI1_Config+0xd8>
 8002f52:	e7d1      	b.n	8002ef8 <RCCEx_PLLSAI1_Config+0xb0>
 8002f54:	40021000 	.word	0x40021000

08002f58 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002f5a:	4c3b      	ldr	r4, [pc, #236]	; (8003048 <RCCEx_PLLSAI2_Config+0xf0>)
 8002f5c:	68e2      	ldr	r2, [r4, #12]
 8002f5e:	0793      	lsls	r3, r2, #30
{
 8002f60:	4605      	mov	r5, r0
 8002f62:	460e      	mov	r6, r1
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002f64:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002f66:	d026      	beq.n	8002fb6 <RCCEx_PLLSAI2_Config+0x5e>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002f68:	68e2      	ldr	r2, [r4, #12]
 8002f6a:	f002 0203 	and.w	r2, r2, #3
 8002f6e:	4282      	cmp	r2, r0
 8002f70:	d139      	bne.n	8002fe6 <RCCEx_PLLSAI2_Config+0x8e>
       ||
 8002f72:	2a00      	cmp	r2, #0
 8002f74:	d037      	beq.n	8002fe6 <RCCEx_PLLSAI2_Config+0x8e>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002f76:	68e3      	ldr	r3, [r4, #12]
       ||
 8002f78:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002f7a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002f7e:	3301      	adds	r3, #1
       ||
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d130      	bne.n	8002fe6 <RCCEx_PLLSAI2_Config+0x8e>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002f84:	6823      	ldr	r3, [r4, #0]
 8002f86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f8a:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f8c:	f7fe fdd8 	bl	8001b40 <HAL_GetTick>
 8002f90:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002f92:	6823      	ldr	r3, [r4, #0]
 8002f94:	009a      	lsls	r2, r3, #2
 8002f96:	d42f      	bmi.n	8002ff8 <RCCEx_PLLSAI2_Config+0xa0>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002f98:	68a9      	ldr	r1, [r5, #8]
 8002f9a:	0209      	lsls	r1, r1, #8
      if(Divider == DIVIDER_P_UPDATE)
 8002f9c:	b39e      	cbz	r6, 8003006 <RCCEx_PLLSAI2_Config+0xae>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002f9e:	6963      	ldr	r3, [r4, #20]
 8002fa0:	692a      	ldr	r2, [r5, #16]
 8002fa2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002fa6:	0852      	lsrs	r2, r2, #1
 8002fa8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002fac:	3a01      	subs	r2, #1
 8002fae:	430b      	orrs	r3, r1
 8002fb0:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8002fb4:	e031      	b.n	800301a <RCCEx_PLLSAI2_Config+0xc2>
    switch(PllSai2->PLLSAI2Source)
 8002fb6:	2802      	cmp	r0, #2
 8002fb8:	d011      	beq.n	8002fde <RCCEx_PLLSAI2_Config+0x86>
 8002fba:	2803      	cmp	r0, #3
 8002fbc:	d015      	beq.n	8002fea <RCCEx_PLLSAI2_Config+0x92>
 8002fbe:	2801      	cmp	r0, #1
 8002fc0:	d111      	bne.n	8002fe6 <RCCEx_PLLSAI2_Config+0x8e>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002fc2:	6822      	ldr	r2, [r4, #0]
 8002fc4:	0797      	lsls	r7, r2, #30
 8002fc6:	d51d      	bpl.n	8003004 <RCCEx_PLLSAI2_Config+0xac>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002fc8:	68e2      	ldr	r2, [r4, #12]
 8002fca:	6869      	ldr	r1, [r5, #4]
 8002fcc:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8002fd0:	3901      	subs	r1, #1
 8002fd2:	ea42 0300 	orr.w	r3, r2, r0
 8002fd6:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8002fda:	60e3      	str	r3, [r4, #12]
  if(status == HAL_OK)
 8002fdc:	e7d2      	b.n	8002f84 <RCCEx_PLLSAI2_Config+0x2c>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002fde:	6822      	ldr	r2, [r4, #0]
 8002fe0:	f412 6f80 	tst.w	r2, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002fe4:	d1f0      	bne.n	8002fc8 <RCCEx_PLLSAI2_Config+0x70>
      status = HAL_ERROR;
 8002fe6:	2001      	movs	r0, #1
 8002fe8:	e00c      	b.n	8003004 <RCCEx_PLLSAI2_Config+0xac>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002fea:	6822      	ldr	r2, [r4, #0]
 8002fec:	0391      	lsls	r1, r2, #14
 8002fee:	d4eb      	bmi.n	8002fc8 <RCCEx_PLLSAI2_Config+0x70>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002ff0:	6822      	ldr	r2, [r4, #0]
 8002ff2:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8002ff6:	e7f5      	b.n	8002fe4 <RCCEx_PLLSAI2_Config+0x8c>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002ff8:	f7fe fda2 	bl	8001b40 <HAL_GetTick>
 8002ffc:	1bc0      	subs	r0, r0, r7
 8002ffe:	2802      	cmp	r0, #2
 8003000:	d9c7      	bls.n	8002f92 <RCCEx_PLLSAI2_Config+0x3a>
    switch(PllSai2->PLLSAI2Source)
 8003002:	2003      	movs	r0, #3
      }
    }
  }

  return status;
}
 8003004:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003006:	6963      	ldr	r3, [r4, #20]
 8003008:	68ea      	ldr	r2, [r5, #12]
 800300a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800300e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003012:	0912      	lsrs	r2, r2, #4
 8003014:	430b      	orrs	r3, r1
 8003016:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800301a:	6163      	str	r3, [r4, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 800301c:	6823      	ldr	r3, [r4, #0]
 800301e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003022:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8003024:	f7fe fd8c 	bl	8001b40 <HAL_GetTick>
 8003028:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800302a:	6823      	ldr	r3, [r4, #0]
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	d505      	bpl.n	800303c <RCCEx_PLLSAI2_Config+0xe4>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003030:	6963      	ldr	r3, [r4, #20]
 8003032:	696a      	ldr	r2, [r5, #20]
 8003034:	4313      	orrs	r3, r2
 8003036:	6163      	str	r3, [r4, #20]
 8003038:	2000      	movs	r0, #0
  return status;
 800303a:	e7e3      	b.n	8003004 <RCCEx_PLLSAI2_Config+0xac>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800303c:	f7fe fd80 	bl	8001b40 <HAL_GetTick>
 8003040:	1b80      	subs	r0, r0, r6
 8003042:	2802      	cmp	r0, #2
 8003044:	d9f1      	bls.n	800302a <RCCEx_PLLSAI2_Config+0xd2>
 8003046:	e7dc      	b.n	8003002 <RCCEx_PLLSAI2_Config+0xaa>
 8003048:	40021000 	.word	0x40021000

0800304c <HAL_RCCEx_PeriphCLKConfig>:
{
 800304c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003050:	6806      	ldr	r6, [r0, #0]
 8003052:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 8003056:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003058:	d009      	beq.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x22>
    switch(PeriphClkInit->Sai1ClockSelection)
 800305a:	6e41      	ldr	r1, [r0, #100]	; 0x64
 800305c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8003060:	d022      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003062:	d813      	bhi.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8003064:	b331      	cbz	r1, 80030b4 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8003066:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 800306a:	d02a      	beq.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800306c:	2601      	movs	r6, #1
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800306e:	6823      	ldr	r3, [r4, #0]
 8003070:	04d8      	lsls	r0, r3, #19
 8003072:	d509      	bpl.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    switch(PeriphClkInit->Sai2ClockSelection)
 8003074:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8003076:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 800307a:	d02c      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 800307c:	d826      	bhi.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x80>
 800307e:	b381      	cbz	r1, 80030e2 <HAL_RCCEx_PeriphCLKConfig+0x96>
 8003080:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8003084:	d072      	beq.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x120>
 8003086:	2601      	movs	r6, #1
 8003088:	4635      	mov	r5, r6
 800308a:	e039      	b.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0xb4>
    switch(PeriphClkInit->Sai1ClockSelection)
 800308c:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8003090:	d1ec      	bne.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x20>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003092:	4a3c      	ldr	r2, [pc, #240]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 8003094:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8003096:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800309a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800309e:	430b      	orrs	r3, r1
 80030a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80030a4:	2600      	movs	r6, #0
 80030a6:	e7e2      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x22>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80030a8:	4a36      	ldr	r2, [pc, #216]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 80030aa:	68d3      	ldr	r3, [r2, #12]
 80030ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030b0:	60d3      	str	r3, [r2, #12]
    if(ret == HAL_OK)
 80030b2:	e7ee      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x46>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80030b4:	3004      	adds	r0, #4
 80030b6:	f7ff fec7 	bl	8002e48 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80030ba:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80030bc:	2800      	cmp	r0, #0
 80030be:	d1d6      	bne.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x22>
 80030c0:	e7e7      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x46>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80030c2:	2100      	movs	r1, #0
 80030c4:	3020      	adds	r0, #32
 80030c6:	f7ff ff47 	bl	8002f58 <RCCEx_PLLSAI2_Config>
 80030ca:	e7f6      	b.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch(PeriphClkInit->Sai2ClockSelection)
 80030cc:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 80030d0:	d1d9      	bne.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x3a>
 80030d2:	4635      	mov	r5, r6
 80030d4:	e009      	b.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80030d6:	4a2b      	ldr	r2, [pc, #172]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 80030d8:	68d3      	ldr	r3, [r2, #12]
 80030da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030de:	60d3      	str	r3, [r2, #12]
      break;
 80030e0:	e7f7      	b.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80030e2:	1d20      	adds	r0, r4, #4
 80030e4:	f7ff feb0 	bl	8002e48 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80030e8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80030ea:	2d00      	cmp	r5, #0
 80030ec:	d144      	bne.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x12c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80030ee:	4a25      	ldr	r2, [pc, #148]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 80030f0:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80030f2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80030f6:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80030fa:	430b      	orrs	r3, r1
 80030fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003100:	6823      	ldr	r3, [r4, #0]
 8003102:	0399      	lsls	r1, r3, #14
 8003104:	f140 815d 	bpl.w	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x376>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003108:	4f1e      	ldr	r7, [pc, #120]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 800310a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800310c:	00da      	lsls	r2, r3, #3
 800310e:	d435      	bmi.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x130>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003110:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003112:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003116:	65bb      	str	r3, [r7, #88]	; 0x58
 8003118:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800311a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800311e:	9301      	str	r3, [sp, #4]
 8003120:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003122:	f04f 0801 	mov.w	r8, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003126:	f8df 9060 	ldr.w	r9, [pc, #96]	; 8003188 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800312a:	f8d9 3000 	ldr.w	r3, [r9]
 800312e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003132:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 8003136:	f7fe fd03 	bl	8001b40 <HAL_GetTick>
 800313a:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800313c:	f8d9 3000 	ldr.w	r3, [r9]
 8003140:	05db      	lsls	r3, r3, #23
 8003142:	d523      	bpl.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x140>
    if(ret == HAL_OK)
 8003144:	bb4d      	cbnz	r5, 800319a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003146:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800314a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800314e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003152:	f040 810e 	bne.w	8003372 <HAL_RCCEx_PeriphCLKConfig+0x326>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003156:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800315a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800315e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003162:	4313      	orrs	r3, r2
 8003164:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003168:	4635      	mov	r5, r6
 800316a:	e016      	b.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800316c:	2100      	movs	r1, #0
 800316e:	f104 0020 	add.w	r0, r4, #32
 8003172:	f7ff fef1 	bl	8002f58 <RCCEx_PLLSAI2_Config>
 8003176:	e7b7      	b.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8003178:	462e      	mov	r6, r5
 800317a:	e7c1      	b.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0xb4>
    FlagStatus       pwrclkchanged = RESET;
 800317c:	f04f 0800 	mov.w	r8, #0
 8003180:	e7d1      	b.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8003182:	bf00      	nop
 8003184:	40021000 	.word	0x40021000
 8003188:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800318c:	f7fe fcd8 	bl	8001b40 <HAL_GetTick>
 8003190:	eba0 000a 	sub.w	r0, r0, sl
 8003194:	2802      	cmp	r0, #2
 8003196:	d9d1      	bls.n	800313c <HAL_RCCEx_PeriphCLKConfig+0xf0>
        ret = HAL_TIMEOUT;
 8003198:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 800319a:	f1b8 0f00 	cmp.w	r8, #0
 800319e:	d003      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80031a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80031a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031a6:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031a8:	6823      	ldr	r3, [r4, #0]
 80031aa:	07da      	lsls	r2, r3, #31
 80031ac:	d508      	bpl.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031ae:	499b      	ldr	r1, [pc, #620]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80031b0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80031b2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80031b6:	f022 0203 	bic.w	r2, r2, #3
 80031ba:	4302      	orrs	r2, r0
 80031bc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80031c0:	079f      	lsls	r7, r3, #30
 80031c2:	d508      	bpl.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80031c4:	4995      	ldr	r1, [pc, #596]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80031c6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80031c8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80031cc:	f022 020c 	bic.w	r2, r2, #12
 80031d0:	4302      	orrs	r2, r0
 80031d2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80031d6:	075e      	lsls	r6, r3, #29
 80031d8:	d508      	bpl.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80031da:	4990      	ldr	r1, [pc, #576]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80031dc:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80031de:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80031e2:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80031e6:	4302      	orrs	r2, r0
 80031e8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80031ec:	0718      	lsls	r0, r3, #28
 80031ee:	d508      	bpl.n	8003202 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80031f0:	498a      	ldr	r1, [pc, #552]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80031f2:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80031f4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80031f8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80031fc:	4302      	orrs	r2, r0
 80031fe:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003202:	06d9      	lsls	r1, r3, #27
 8003204:	d508      	bpl.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003206:	4985      	ldr	r1, [pc, #532]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003208:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800320a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800320e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003212:	4302      	orrs	r2, r0
 8003214:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003218:	069a      	lsls	r2, r3, #26
 800321a:	d508      	bpl.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800321c:	497f      	ldr	r1, [pc, #508]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 800321e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003220:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003224:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003228:	4302      	orrs	r2, r0
 800322a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800322e:	059f      	lsls	r7, r3, #22
 8003230:	d508      	bpl.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003232:	497a      	ldr	r1, [pc, #488]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003234:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8003236:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800323a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800323e:	4302      	orrs	r2, r0
 8003240:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003244:	055e      	lsls	r6, r3, #21
 8003246:	d508      	bpl.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003248:	4974      	ldr	r1, [pc, #464]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 800324a:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800324c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003250:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8003254:	4302      	orrs	r2, r0
 8003256:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800325a:	0658      	lsls	r0, r3, #25
 800325c:	d508      	bpl.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x224>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800325e:	496f      	ldr	r1, [pc, #444]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003260:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8003262:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003266:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800326a:	4302      	orrs	r2, r0
 800326c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003270:	0619      	lsls	r1, r3, #24
 8003272:	d508      	bpl.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003274:	4969      	ldr	r1, [pc, #420]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003276:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003278:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800327c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8003280:	4302      	orrs	r2, r0
 8003282:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003286:	05da      	lsls	r2, r3, #23
 8003288:	d508      	bpl.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x250>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800328a:	4964      	ldr	r1, [pc, #400]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 800328c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800328e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003292:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8003296:	4302      	orrs	r2, r0
 8003298:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800329c:	049b      	lsls	r3, r3, #18
 800329e:	d510      	bpl.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x276>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032a0:	4a5e      	ldr	r2, [pc, #376]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80032a2:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80032a4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80032a8:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80032ac:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80032ae:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032b2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80032b6:	f040 8086 	bne.w	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032ba:	68d3      	ldr	r3, [r2, #12]
 80032bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032c0:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80032c2:	6823      	ldr	r3, [r4, #0]
 80032c4:	031f      	lsls	r7, r3, #12
 80032c6:	d50f      	bpl.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80032c8:	4a54      	ldr	r2, [pc, #336]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80032ca:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80032cc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80032d0:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80032d4:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80032d6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80032da:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80032de:	d17e      	bne.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x392>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032e0:	68d3      	ldr	r3, [r2, #12]
 80032e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032e6:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80032e8:	6823      	ldr	r3, [r4, #0]
 80032ea:	035e      	lsls	r6, r3, #13
 80032ec:	d50f      	bpl.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80032ee:	4a4b      	ldr	r2, [pc, #300]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80032f0:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80032f2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80032f6:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80032fa:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80032fc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003300:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003304:	d176      	bne.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003306:	68d3      	ldr	r3, [r2, #12]
 8003308:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800330c:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800330e:	6823      	ldr	r3, [r4, #0]
 8003310:	0458      	lsls	r0, r3, #17
 8003312:	d512      	bpl.n	800333a <HAL_RCCEx_PeriphCLKConfig+0x2ee>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003314:	4941      	ldr	r1, [pc, #260]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003316:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8003318:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800331c:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8003320:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003322:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003326:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800332a:	d16e      	bne.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x3be>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800332c:	2102      	movs	r1, #2
 800332e:	1d20      	adds	r0, r4, #4
 8003330:	f7ff fd8a 	bl	8002e48 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8003334:	2800      	cmp	r0, #0
 8003336:	bf18      	it	ne
 8003338:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800333a:	6822      	ldr	r2, [r4, #0]
 800333c:	0411      	lsls	r1, r2, #16
 800333e:	d508      	bpl.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x306>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003340:	4936      	ldr	r1, [pc, #216]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003342:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8003344:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003348:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800334c:	4303      	orrs	r3, r0
 800334e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003352:	03d3      	lsls	r3, r2, #15
 8003354:	d509      	bpl.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x31e>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003356:	4a31      	ldr	r2, [pc, #196]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003358:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800335c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003360:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003364:	430b      	orrs	r3, r1
 8003366:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 800336a:	4628      	mov	r0, r5
 800336c:	b002      	add	sp, #8
 800336e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003372:	429a      	cmp	r2, r3
 8003374:	f43f aeef 	beq.w	8003156 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003378:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 800337c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003380:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003384:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003388:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800338c:	f422 7140 	bic.w	r1, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003390:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003394:	07d0      	lsls	r0, r2, #31
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003396:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 800339a:	f8c7 1090 	str.w	r1, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800339e:	f57f aeda 	bpl.w	8003156 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        tickstart = HAL_GetTick();
 80033a2:	f7fe fbcd 	bl	8001b40 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033a6:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80033aa:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80033b0:	0799      	lsls	r1, r3, #30
 80033b2:	f53f aed0 	bmi.w	8003156 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033b6:	f7fe fbc3 	bl	8001b40 <HAL_GetTick>
 80033ba:	1b40      	subs	r0, r0, r5
 80033bc:	4548      	cmp	r0, r9
 80033be:	d9f5      	bls.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x360>
 80033c0:	e6ea      	b.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80033c2:	4635      	mov	r5, r6
 80033c4:	e6f0      	b.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80033c6:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80033ca:	f47f af7a 	bne.w	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x276>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033ce:	2101      	movs	r1, #1
 80033d0:	1d20      	adds	r0, r4, #4
 80033d2:	f7ff fd39 	bl	8002e48 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 80033d6:	2800      	cmp	r0, #0
 80033d8:	bf18      	it	ne
 80033da:	4605      	movne	r5, r0
 80033dc:	e771      	b.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x276>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80033de:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80033e2:	d181      	bne.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033e4:	2101      	movs	r1, #1
 80033e6:	1d20      	adds	r0, r4, #4
 80033e8:	f7ff fd2e 	bl	8002e48 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80033ec:	2800      	cmp	r0, #0
 80033ee:	bf18      	it	ne
 80033f0:	4605      	movne	r5, r0
 80033f2:	e779      	b.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80033f4:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80033f8:	d189      	bne.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033fa:	2101      	movs	r1, #1
 80033fc:	1d20      	adds	r0, r4, #4
 80033fe:	f7ff fd23 	bl	8002e48 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8003402:	2800      	cmp	r0, #0
 8003404:	bf18      	it	ne
 8003406:	4605      	movne	r5, r0
 8003408:	e781      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800340a:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 800340e:	d194      	bne.n	800333a <HAL_RCCEx_PeriphCLKConfig+0x2ee>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003410:	2102      	movs	r1, #2
 8003412:	f104 0020 	add.w	r0, r4, #32
 8003416:	f7ff fd9f 	bl	8002f58 <RCCEx_PLLSAI2_Config>
 800341a:	e78b      	b.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 800341c:	40021000 	.word	0x40021000

08003420 <UART_EndRxTransfer>:
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003420:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003422:	e852 3f00 	ldrex	r3, [r2]
 8003426:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800342a:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800342e:	6802      	ldr	r2, [r0, #0]
 8003430:	2900      	cmp	r1, #0
 8003432:	d1f5      	bne.n	8003420 <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003434:	f102 0308 	add.w	r3, r2, #8
 8003438:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800343c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003440:	f102 0c08 	add.w	ip, r2, #8
 8003444:	e84c 3100 	strex	r1, r3, [ip]
 8003448:	2900      	cmp	r1, #0
 800344a:	d1f3      	bne.n	8003434 <UART_EndRxTransfer+0x14>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800344c:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800344e:	2b01      	cmp	r3, #1
 8003450:	d107      	bne.n	8003462 <UART_EndRxTransfer+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003452:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003456:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800345a:	e842 3100 	strex	r1, r3, [r2]
 800345e:	2900      	cmp	r1, #0
 8003460:	d1f7      	bne.n	8003452 <UART_EndRxTransfer+0x32>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003462:	2320      	movs	r3, #32
 8003464:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003468:	2300      	movs	r3, #0
 800346a:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800346c:	6683      	str	r3, [r0, #104]	; 0x68
}
 800346e:	4770      	bx	lr

08003470 <HAL_UART_TxCpltCallback>:
 8003470:	4770      	bx	lr

08003472 <HAL_UART_ErrorCallback>:
 8003472:	4770      	bx	lr

08003474 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003474:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003476:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8003478:	2300      	movs	r3, #0
 800347a:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800347e:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003482:	f7ff fff6 	bl	8003472 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003486:	bd08      	pop	{r3, pc}

08003488 <HAL_UARTEx_RxEventCallback>:
}
 8003488:	4770      	bx	lr
	...

0800348c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800348c:	6803      	ldr	r3, [r0, #0]
 800348e:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003490:	6819      	ldr	r1, [r3, #0]
{
 8003492:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == 0U)
 8003494:	f640 060f 	movw	r6, #2063	; 0x80f
 8003498:	4232      	tst	r2, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800349a:	689d      	ldr	r5, [r3, #8]
{
 800349c:	4604      	mov	r4, r0
  if (errorflags == 0U)
 800349e:	d10b      	bne.n	80034b8 <HAL_UART_IRQHandler+0x2c>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80034a0:	0696      	lsls	r6, r2, #26
 80034a2:	f140 8088 	bpl.w	80035b6 <HAL_UART_IRQHandler+0x12a>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80034a6:	068e      	lsls	r6, r1, #26
 80034a8:	f140 8085 	bpl.w	80035b6 <HAL_UART_IRQHandler+0x12a>
      if (huart->RxISR != NULL)
 80034ac:	6e83      	ldr	r3, [r0, #104]	; 0x68
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d07b      	beq.n	80035aa <HAL_UART_IRQHandler+0x11e>
}
 80034b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 80034b6:	4718      	bx	r3
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80034b8:	4e9a      	ldr	r6, [pc, #616]	; (8003724 <HAL_UART_IRQHandler+0x298>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 80034ba:	f005 0001 	and.w	r0, r5, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80034be:	400e      	ands	r6, r1
 80034c0:	4306      	orrs	r6, r0
 80034c2:	d078      	beq.n	80035b6 <HAL_UART_IRQHandler+0x12a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80034c4:	07d5      	lsls	r5, r2, #31
 80034c6:	d509      	bpl.n	80034dc <HAL_UART_IRQHandler+0x50>
 80034c8:	05ce      	lsls	r6, r1, #23
 80034ca:	d507      	bpl.n	80034dc <HAL_UART_IRQHandler+0x50>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80034cc:	2501      	movs	r5, #1
 80034ce:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80034d0:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
 80034d4:	f045 0501 	orr.w	r5, r5, #1
 80034d8:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80034dc:	0795      	lsls	r5, r2, #30
 80034de:	d508      	bpl.n	80034f2 <HAL_UART_IRQHandler+0x66>
 80034e0:	b138      	cbz	r0, 80034f2 <HAL_UART_IRQHandler+0x66>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80034e2:	2502      	movs	r5, #2
 80034e4:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80034e6:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
 80034ea:	f045 0504 	orr.w	r5, r5, #4
 80034ee:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80034f2:	0756      	lsls	r6, r2, #29
 80034f4:	d508      	bpl.n	8003508 <HAL_UART_IRQHandler+0x7c>
 80034f6:	b138      	cbz	r0, 8003508 <HAL_UART_IRQHandler+0x7c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80034f8:	2504      	movs	r5, #4
 80034fa:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80034fc:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
 8003500:	f045 0502 	orr.w	r5, r5, #2
 8003504:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003508:	0715      	lsls	r5, r2, #28
 800350a:	d50b      	bpl.n	8003524 <HAL_UART_IRQHandler+0x98>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800350c:	f001 0520 	and.w	r5, r1, #32
 8003510:	4305      	orrs	r5, r0
 8003512:	d007      	beq.n	8003524 <HAL_UART_IRQHandler+0x98>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003514:	2008      	movs	r0, #8
 8003516:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003518:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 800351c:	f040 0008 	orr.w	r0, r0, #8
 8003520:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003524:	0516      	lsls	r6, r2, #20
 8003526:	d50a      	bpl.n	800353e <HAL_UART_IRQHandler+0xb2>
 8003528:	014d      	lsls	r5, r1, #5
 800352a:	d508      	bpl.n	800353e <HAL_UART_IRQHandler+0xb2>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800352c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003530:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003532:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8003536:	f043 0320 	orr.w	r3, r3, #32
 800353a:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800353e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8003542:	2b00      	cmp	r3, #0
 8003544:	d031      	beq.n	80035aa <HAL_UART_IRQHandler+0x11e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003546:	0690      	lsls	r0, r2, #26
 8003548:	d505      	bpl.n	8003556 <HAL_UART_IRQHandler+0xca>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800354a:	068a      	lsls	r2, r1, #26
 800354c:	d503      	bpl.n	8003556 <HAL_UART_IRQHandler+0xca>
        if (huart->RxISR != NULL)
 800354e:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8003550:	b10b      	cbz	r3, 8003556 <HAL_UART_IRQHandler+0xca>
          huart->RxISR(huart);
 8003552:	4620      	mov	r0, r4
 8003554:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003556:	6826      	ldr	r6, [r4, #0]
      errorcode = huart->ErrorCode;
 8003558:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800355c:	68b3      	ldr	r3, [r6, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800355e:	f002 0228 	and.w	r2, r2, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003566:	ea53 0502 	orrs.w	r5, r3, r2
        UART_EndRxTransfer(huart);
 800356a:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800356c:	d01e      	beq.n	80035ac <HAL_UART_IRQHandler+0x120>
        UART_EndRxTransfer(huart);
 800356e:	f7ff ff57 	bl	8003420 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003572:	68b3      	ldr	r3, [r6, #8]
 8003574:	065b      	lsls	r3, r3, #25
 8003576:	d515      	bpl.n	80035a4 <HAL_UART_IRQHandler+0x118>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003578:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800357a:	f102 0308 	add.w	r3, r2, #8
 800357e:	e853 3f00 	ldrex	r3, [r3]
 8003582:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003586:	3208      	adds	r2, #8
 8003588:	e842 3100 	strex	r1, r3, [r2]
 800358c:	2900      	cmp	r1, #0
 800358e:	d1f3      	bne.n	8003578 <HAL_UART_IRQHandler+0xec>
          if (huart->hdmarx != NULL)
 8003590:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8003592:	b138      	cbz	r0, 80035a4 <HAL_UART_IRQHandler+0x118>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003594:	4b64      	ldr	r3, [pc, #400]	; (8003728 <HAL_UART_IRQHandler+0x29c>)
 8003596:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003598:	f7fe fbd3 	bl	8001d42 <HAL_DMA_Abort_IT>
 800359c:	b128      	cbz	r0, 80035aa <HAL_UART_IRQHandler+0x11e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800359e:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80035a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80035a2:	e786      	b.n	80034b2 <HAL_UART_IRQHandler+0x26>
            HAL_UART_ErrorCallback(huart);
 80035a4:	4620      	mov	r0, r4
 80035a6:	f7ff ff64 	bl	8003472 <HAL_UART_ErrorCallback>
}
 80035aa:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 80035ac:	f7ff ff61 	bl	8003472 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035b0:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
 80035b4:	e7f9      	b.n	80035aa <HAL_UART_IRQHandler+0x11e>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035b6:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80035b8:	2801      	cmp	r0, #1
 80035ba:	f040 8087 	bne.w	80036cc <HAL_UART_IRQHandler+0x240>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80035be:	06d6      	lsls	r6, r2, #27
 80035c0:	f140 8084 	bpl.w	80036cc <HAL_UART_IRQHandler+0x240>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80035c4:	06c8      	lsls	r0, r1, #27
 80035c6:	f140 8081 	bpl.w	80036cc <HAL_UART_IRQHandler+0x240>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80035ca:	2210      	movs	r2, #16
 80035cc:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035ce:	689a      	ldr	r2, [r3, #8]
 80035d0:	0651      	lsls	r1, r2, #25
 80035d2:	d549      	bpl.n	8003668 <HAL_UART_IRQHandler+0x1dc>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80035d4:	6f62      	ldr	r2, [r4, #116]	; 0x74
 80035d6:	6811      	ldr	r1, [r2, #0]
 80035d8:	684a      	ldr	r2, [r1, #4]
 80035da:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 80035dc:	2a00      	cmp	r2, #0
 80035de:	d0e4      	beq.n	80035aa <HAL_UART_IRQHandler+0x11e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80035e0:	f8b4 0058 	ldrh.w	r0, [r4, #88]	; 0x58
 80035e4:	4290      	cmp	r0, r2
 80035e6:	d9e0      	bls.n	80035aa <HAL_UART_IRQHandler+0x11e>
        huart->RxXferCount = nb_remaining_rx_data;
 80035e8:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80035ec:	680a      	ldr	r2, [r1, #0]
 80035ee:	0692      	lsls	r2, r2, #26
 80035f0:	d42e      	bmi.n	8003650 <HAL_UART_IRQHandler+0x1c4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035f2:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80035f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035fa:	e843 2100 	strex	r1, r2, [r3]
 80035fe:	2900      	cmp	r1, #0
 8003600:	d1f7      	bne.n	80035f2 <HAL_UART_IRQHandler+0x166>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003602:	f103 0208 	add.w	r2, r3, #8
 8003606:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800360a:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800360e:	f103 0008 	add.w	r0, r3, #8
 8003612:	e840 2100 	strex	r1, r2, [r0]
 8003616:	2900      	cmp	r1, #0
 8003618:	d1f3      	bne.n	8003602 <HAL_UART_IRQHandler+0x176>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800361a:	f103 0208 	add.w	r2, r3, #8
 800361e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003622:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003626:	f103 0008 	add.w	r0, r3, #8
 800362a:	e840 2100 	strex	r1, r2, [r0]
 800362e:	2900      	cmp	r1, #0
 8003630:	d1f3      	bne.n	800361a <HAL_UART_IRQHandler+0x18e>
          huart->RxState = HAL_UART_STATE_READY;
 8003632:	2220      	movs	r2, #32
 8003634:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003638:	6621      	str	r1, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800363a:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800363e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003642:	e843 2100 	strex	r1, r2, [r3]
 8003646:	2900      	cmp	r1, #0
 8003648:	d1f7      	bne.n	800363a <HAL_UART_IRQHandler+0x1ae>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800364a:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800364c:	f7fe fb58 	bl	8001d00 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003650:	2302      	movs	r3, #2
 8003652:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003654:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8003658:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 800365c:	1ac9      	subs	r1, r1, r3
 800365e:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003660:	4620      	mov	r0, r4
 8003662:	f7ff ff11 	bl	8003488 <HAL_UARTEx_RxEventCallback>
 8003666:	e7a0      	b.n	80035aa <HAL_UART_IRQHandler+0x11e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003668:	f8b4 205a 	ldrh.w	r2, [r4, #90]	; 0x5a
      if ((huart->RxXferCount > 0U)
 800366c:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003670:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
      if ((huart->RxXferCount > 0U)
 8003674:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003676:	b292      	uxth	r2, r2
      if ((huart->RxXferCount > 0U)
 8003678:	2800      	cmp	r0, #0
 800367a:	d096      	beq.n	80035aa <HAL_UART_IRQHandler+0x11e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800367c:	1a89      	subs	r1, r1, r2
 800367e:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8003680:	2900      	cmp	r1, #0
 8003682:	d092      	beq.n	80035aa <HAL_UART_IRQHandler+0x11e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003684:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003688:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800368c:	e843 2000 	strex	r0, r2, [r3]
 8003690:	2800      	cmp	r0, #0
 8003692:	d1f7      	bne.n	8003684 <HAL_UART_IRQHandler+0x1f8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003694:	f103 0208 	add.w	r2, r3, #8
 8003698:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800369c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036a0:	f103 0508 	add.w	r5, r3, #8
 80036a4:	e845 2000 	strex	r0, r2, [r5]
 80036a8:	2800      	cmp	r0, #0
 80036aa:	d1f3      	bne.n	8003694 <HAL_UART_IRQHandler+0x208>
        huart->RxState = HAL_UART_STATE_READY;
 80036ac:	2220      	movs	r2, #32
 80036ae:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
        huart->RxISR = NULL;
 80036b2:	66a0      	str	r0, [r4, #104]	; 0x68
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036b4:	6620      	str	r0, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036b6:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036ba:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036be:	e843 2000 	strex	r0, r2, [r3]
 80036c2:	2800      	cmp	r0, #0
 80036c4:	d1f7      	bne.n	80036b6 <HAL_UART_IRQHandler+0x22a>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80036c6:	2302      	movs	r3, #2
 80036c8:	6663      	str	r3, [r4, #100]	; 0x64
 80036ca:	e7c9      	b.n	8003660 <HAL_UART_IRQHandler+0x1d4>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80036cc:	02d6      	lsls	r6, r2, #11
 80036ce:	d509      	bpl.n	80036e4 <HAL_UART_IRQHandler+0x258>
 80036d0:	0268      	lsls	r0, r5, #9
 80036d2:	d507      	bpl.n	80036e4 <HAL_UART_IRQHandler+0x258>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80036d4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 80036d8:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80036da:	621a      	str	r2, [r3, #32]
}
 80036dc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 80036e0:	f000 bc20 	b.w	8003f24 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE) != 0U)
 80036e4:	0616      	lsls	r6, r2, #24
 80036e6:	d507      	bpl.n	80036f8 <HAL_UART_IRQHandler+0x26c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80036e8:	060d      	lsls	r5, r1, #24
 80036ea:	d505      	bpl.n	80036f8 <HAL_UART_IRQHandler+0x26c>
    if (huart->TxISR != NULL)
 80036ec:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	f43f af5b 	beq.w	80035aa <HAL_UART_IRQHandler+0x11e>
      huart->TxISR(huart);
 80036f4:	4620      	mov	r0, r4
 80036f6:	e6dc      	b.n	80034b2 <HAL_UART_IRQHandler+0x26>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80036f8:	0650      	lsls	r0, r2, #25
 80036fa:	f57f af56 	bpl.w	80035aa <HAL_UART_IRQHandler+0x11e>
 80036fe:	064a      	lsls	r2, r1, #25
 8003700:	f57f af53 	bpl.w	80035aa <HAL_UART_IRQHandler+0x11e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003704:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003708:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800370c:	e843 2100 	strex	r1, r2, [r3]
 8003710:	2900      	cmp	r1, #0
 8003712:	d1f7      	bne.n	8003704 <HAL_UART_IRQHandler+0x278>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003714:	2320      	movs	r3, #32
 8003716:	67e3      	str	r3, [r4, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003718:	66e1      	str	r1, [r4, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800371a:	4620      	mov	r0, r4
 800371c:	f7ff fea8 	bl	8003470 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003720:	e743      	b.n	80035aa <HAL_UART_IRQHandler+0x11e>
 8003722:	bf00      	nop
 8003724:	04000120 	.word	0x04000120
 8003728:	08003475 	.word	0x08003475

0800372c <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800372c:	f8d0 1080 	ldr.w	r1, [r0, #128]	; 0x80
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003730:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003732:	2922      	cmp	r1, #34	; 0x22
{
 8003734:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 8003736:	f8b0 305c 	ldrh.w	r3, [r0, #92]	; 0x5c
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800373a:	d155      	bne.n	80037e8 <UART_RxISR_8BIT+0xbc>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800373c:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800373e:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8003740:	400b      	ands	r3, r1
 8003742:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 8003744:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003746:	3301      	adds	r3, #1
 8003748:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 800374a:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 800374e:	3b01      	subs	r3, #1
 8003750:	b29b      	uxth	r3, r3
 8003752:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003756:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 800375a:	b29b      	uxth	r3, r3
 800375c:	2b00      	cmp	r3, #0
 800375e:	d142      	bne.n	80037e6 <UART_RxISR_8BIT+0xba>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003760:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003762:	e852 3f00 	ldrex	r3, [r2]
 8003766:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800376a:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800376e:	6803      	ldr	r3, [r0, #0]
 8003770:	2900      	cmp	r1, #0
 8003772:	d1f5      	bne.n	8003760 <UART_RxISR_8BIT+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003774:	f103 0208 	add.w	r2, r3, #8
 8003778:	e852 2f00 	ldrex	r2, [r2]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800377c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003780:	f103 0c08 	add.w	ip, r3, #8
 8003784:	e84c 2100 	strex	r1, r2, [ip]
 8003788:	2900      	cmp	r1, #0
 800378a:	d1f3      	bne.n	8003774 <UART_RxISR_8BIT+0x48>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800378c:	2220      	movs	r2, #32
 800378e:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003792:	4a18      	ldr	r2, [pc, #96]	; (80037f4 <UART_RxISR_8BIT+0xc8>)
      huart->RxISR = NULL;
 8003794:	6681      	str	r1, [r0, #104]	; 0x68
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003796:	4293      	cmp	r3, r2
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003798:	6641      	str	r1, [r0, #100]	; 0x64
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800379a:	d105      	bne.n	80037a8 <UART_RxISR_8BIT+0x7c>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800379c:	6e02      	ldr	r2, [r0, #96]	; 0x60
 800379e:	2a01      	cmp	r2, #1
 80037a0:	d00e      	beq.n	80037c0 <UART_RxISR_8BIT+0x94>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80037a2:	f7fe f83b 	bl	800181c <HAL_UART_RxCpltCallback>
 80037a6:	e01e      	b.n	80037e6 <UART_RxISR_8BIT+0xba>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80037a8:	685a      	ldr	r2, [r3, #4]
 80037aa:	0211      	lsls	r1, r2, #8
 80037ac:	d5f6      	bpl.n	800379c <UART_RxISR_8BIT+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037ae:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80037b2:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037b6:	e843 2100 	strex	r1, r2, [r3]
 80037ba:	2900      	cmp	r1, #0
 80037bc:	d1f7      	bne.n	80037ae <UART_RxISR_8BIT+0x82>
 80037be:	e7ed      	b.n	800379c <UART_RxISR_8BIT+0x70>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037c0:	2200      	movs	r2, #0
 80037c2:	6602      	str	r2, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037c4:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037c8:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037cc:	e843 2100 	strex	r1, r2, [r3]
 80037d0:	2900      	cmp	r1, #0
 80037d2:	d1f7      	bne.n	80037c4 <UART_RxISR_8BIT+0x98>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80037d4:	69da      	ldr	r2, [r3, #28]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80037d6:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80037da:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80037dc:	bf44      	itt	mi
 80037de:	2210      	movmi	r2, #16
 80037e0:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80037e2:	f7ff fe51 	bl	8003488 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80037e6:	bd08      	pop	{r3, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80037e8:	8b13      	ldrh	r3, [r2, #24]
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	f043 0308 	orr.w	r3, r3, #8
 80037f0:	8313      	strh	r3, [r2, #24]
}
 80037f2:	e7f8      	b.n	80037e6 <UART_RxISR_8BIT+0xba>
 80037f4:	40008000 	.word	0x40008000

080037f8 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80037f8:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
  uint16_t uhMask = huart->Mask;
 80037fc:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003800:	2a22      	cmp	r2, #34	; 0x22
{
 8003802:	b508      	push	{r3, lr}
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003804:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003806:	d152      	bne.n	80038ae <UART_RxISR_16BIT+0xb6>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003808:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 800380a:	4011      	ands	r1, r2
 800380c:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800380e:	f822 1b02 	strh.w	r1, [r2], #2
    huart->pRxBuffPtr += 2U;
 8003812:	6542      	str	r2, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8003814:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8003818:	3a01      	subs	r2, #1
 800381a:	b292      	uxth	r2, r2
 800381c:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003820:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8003824:	b292      	uxth	r2, r2
 8003826:	2a00      	cmp	r2, #0
 8003828:	d140      	bne.n	80038ac <UART_RxISR_16BIT+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800382a:	e853 2f00 	ldrex	r2, [r3]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800382e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003832:	e843 2100 	strex	r1, r2, [r3]
 8003836:	2900      	cmp	r1, #0
 8003838:	d1f7      	bne.n	800382a <UART_RxISR_16BIT+0x32>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800383a:	f103 0208 	add.w	r2, r3, #8
 800383e:	e852 2f00 	ldrex	r2, [r2]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003842:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003846:	f103 0c08 	add.w	ip, r3, #8
 800384a:	e84c 2100 	strex	r1, r2, [ip]
 800384e:	2900      	cmp	r1, #0
 8003850:	d1f3      	bne.n	800383a <UART_RxISR_16BIT+0x42>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003852:	2220      	movs	r2, #32
 8003854:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003858:	4a18      	ldr	r2, [pc, #96]	; (80038bc <UART_RxISR_16BIT+0xc4>)
      huart->RxISR = NULL;
 800385a:	6681      	str	r1, [r0, #104]	; 0x68
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800385c:	4293      	cmp	r3, r2
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800385e:	6641      	str	r1, [r0, #100]	; 0x64
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003860:	d105      	bne.n	800386e <UART_RxISR_16BIT+0x76>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003862:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8003864:	2a01      	cmp	r2, #1
 8003866:	d00e      	beq.n	8003886 <UART_RxISR_16BIT+0x8e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003868:	f7fd ffd8 	bl	800181c <HAL_UART_RxCpltCallback>
 800386c:	e01e      	b.n	80038ac <UART_RxISR_16BIT+0xb4>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800386e:	685a      	ldr	r2, [r3, #4]
 8003870:	0211      	lsls	r1, r2, #8
 8003872:	d5f6      	bpl.n	8003862 <UART_RxISR_16BIT+0x6a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003874:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003878:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800387c:	e843 2100 	strex	r1, r2, [r3]
 8003880:	2900      	cmp	r1, #0
 8003882:	d1f7      	bne.n	8003874 <UART_RxISR_16BIT+0x7c>
 8003884:	e7ed      	b.n	8003862 <UART_RxISR_16BIT+0x6a>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003886:	2200      	movs	r2, #0
 8003888:	6602      	str	r2, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800388a:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800388e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003892:	e843 2100 	strex	r1, r2, [r3]
 8003896:	2900      	cmp	r1, #0
 8003898:	d1f7      	bne.n	800388a <UART_RxISR_16BIT+0x92>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800389a:	69da      	ldr	r2, [r3, #28]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800389c:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80038a0:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80038a2:	bf44      	itt	mi
 80038a4:	2210      	movmi	r2, #16
 80038a6:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80038a8:	f7ff fdee 	bl	8003488 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80038ac:	bd08      	pop	{r3, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80038ae:	8b1a      	ldrh	r2, [r3, #24]
 80038b0:	b292      	uxth	r2, r2
 80038b2:	f042 0208 	orr.w	r2, r2, #8
 80038b6:	831a      	strh	r2, [r3, #24]
}
 80038b8:	e7f8      	b.n	80038ac <UART_RxISR_16BIT+0xb4>
 80038ba:	bf00      	nop
 80038bc:	40008000 	.word	0x40008000

080038c0 <UART_SetConfig>:
{
 80038c0:	b570      	push	{r4, r5, r6, lr}
 80038c2:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 80038c4:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80038c6:	6921      	ldr	r1, [r4, #16]
 80038c8:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80038ca:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80038cc:	69c0      	ldr	r0, [r0, #28]
 80038ce:	430a      	orrs	r2, r1
 80038d0:	6961      	ldr	r1, [r4, #20]
 80038d2:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80038d4:	498f      	ldr	r1, [pc, #572]	; (8003b14 <UART_SetConfig+0x254>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80038d6:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80038d8:	4029      	ands	r1, r5
 80038da:	430a      	orrs	r2, r1
 80038dc:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038de:	685a      	ldr	r2, [r3, #4]
 80038e0:	68e1      	ldr	r1, [r4, #12]
 80038e2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80038e6:	430a      	orrs	r2, r1
 80038e8:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80038ea:	4a8b      	ldr	r2, [pc, #556]	; (8003b18 <UART_SetConfig+0x258>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80038ec:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80038ee:	4293      	cmp	r3, r2
    tmpreg |= huart->Init.OneBitSampling;
 80038f0:	bf1c      	itt	ne
 80038f2:	6a22      	ldrne	r2, [r4, #32]
 80038f4:	4311      	orrne	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80038f6:	689a      	ldr	r2, [r3, #8]
 80038f8:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 80038fc:	430a      	orrs	r2, r1
 80038fe:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003900:	4a86      	ldr	r2, [pc, #536]	; (8003b1c <UART_SetConfig+0x25c>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d117      	bne.n	8003936 <UART_SetConfig+0x76>
 8003906:	4b86      	ldr	r3, [pc, #536]	; (8003b20 <UART_SetConfig+0x260>)
 8003908:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800390c:	f003 0303 	and.w	r3, r3, #3
 8003910:	3b01      	subs	r3, #1
 8003912:	2b02      	cmp	r3, #2
 8003914:	f200 80cf 	bhi.w	8003ab6 <UART_SetConfig+0x1f6>
 8003918:	4a82      	ldr	r2, [pc, #520]	; (8003b24 <UART_SetConfig+0x264>)
 800391a:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800391c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8003920:	f040 8099 	bne.w	8003a56 <UART_SetConfig+0x196>
    switch (clocksource)
 8003924:	2b08      	cmp	r3, #8
 8003926:	d822      	bhi.n	800396e <UART_SetConfig+0xae>
 8003928:	e8df f003 	tbb	[pc, r3]
 800392c:	2193c8d9 	.word	0x2193c8d9
 8003930:	212121ce 	.word	0x212121ce
 8003934:	dd          	.byte	0xdd
 8003935:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003936:	4a7c      	ldr	r2, [pc, #496]	; (8003b28 <UART_SetConfig+0x268>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d106      	bne.n	800394a <UART_SetConfig+0x8a>
 800393c:	4b78      	ldr	r3, [pc, #480]	; (8003b20 <UART_SetConfig+0x260>)
 800393e:	4a7b      	ldr	r2, [pc, #492]	; (8003b2c <UART_SetConfig+0x26c>)
 8003940:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003944:	f003 030c 	and.w	r3, r3, #12
 8003948:	e7e7      	b.n	800391a <UART_SetConfig+0x5a>
 800394a:	4a79      	ldr	r2, [pc, #484]	; (8003b30 <UART_SetConfig+0x270>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d119      	bne.n	8003984 <UART_SetConfig+0xc4>
 8003950:	4b73      	ldr	r3, [pc, #460]	; (8003b20 <UART_SetConfig+0x260>)
 8003952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003956:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800395a:	2b20      	cmp	r3, #32
 800395c:	f000 80b7 	beq.w	8003ace <UART_SetConfig+0x20e>
 8003960:	d807      	bhi.n	8003972 <UART_SetConfig+0xb2>
 8003962:	2b00      	cmp	r3, #0
 8003964:	f000 80b8 	beq.w	8003ad8 <UART_SetConfig+0x218>
 8003968:	2b10      	cmp	r3, #16
 800396a:	f000 80aa 	beq.w	8003ac2 <UART_SetConfig+0x202>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800396e:	2001      	movs	r0, #1
 8003970:	e04e      	b.n	8003a10 <UART_SetConfig+0x150>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003972:	2b30      	cmp	r3, #48	; 0x30
 8003974:	d1fb      	bne.n	800396e <UART_SetConfig+0xae>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003976:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800397a:	f000 80b4 	beq.w	8003ae6 <UART_SetConfig+0x226>
 800397e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003982:	e083      	b.n	8003a8c <UART_SetConfig+0x1cc>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003984:	4a6b      	ldr	r2, [pc, #428]	; (8003b34 <UART_SetConfig+0x274>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d10f      	bne.n	80039aa <UART_SetConfig+0xea>
 800398a:	4b65      	ldr	r3, [pc, #404]	; (8003b20 <UART_SetConfig+0x260>)
 800398c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003990:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003994:	2b80      	cmp	r3, #128	; 0x80
 8003996:	f000 809a 	beq.w	8003ace <UART_SetConfig+0x20e>
 800399a:	d804      	bhi.n	80039a6 <UART_SetConfig+0xe6>
 800399c:	2b00      	cmp	r3, #0
 800399e:	f000 809b 	beq.w	8003ad8 <UART_SetConfig+0x218>
 80039a2:	2b40      	cmp	r3, #64	; 0x40
 80039a4:	e7e1      	b.n	800396a <UART_SetConfig+0xaa>
 80039a6:	2bc0      	cmp	r3, #192	; 0xc0
 80039a8:	e7e4      	b.n	8003974 <UART_SetConfig+0xb4>
 80039aa:	4a63      	ldr	r2, [pc, #396]	; (8003b38 <UART_SetConfig+0x278>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d112      	bne.n	80039d6 <UART_SetConfig+0x116>
 80039b0:	4b5b      	ldr	r3, [pc, #364]	; (8003b20 <UART_SetConfig+0x260>)
 80039b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039be:	f000 8086 	beq.w	8003ace <UART_SetConfig+0x20e>
 80039c2:	d805      	bhi.n	80039d0 <UART_SetConfig+0x110>
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f000 8087 	beq.w	8003ad8 <UART_SetConfig+0x218>
 80039ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039ce:	e7cc      	b.n	800396a <UART_SetConfig+0xaa>
 80039d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80039d4:	e7ce      	b.n	8003974 <UART_SetConfig+0xb4>
 80039d6:	4a50      	ldr	r2, [pc, #320]	; (8003b18 <UART_SetConfig+0x258>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d1c8      	bne.n	800396e <UART_SetConfig+0xae>
 80039dc:	4b50      	ldr	r3, [pc, #320]	; (8003b20 <UART_SetConfig+0x260>)
 80039de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039e2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80039e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039ea:	d015      	beq.n	8003a18 <UART_SetConfig+0x158>
 80039ec:	d806      	bhi.n	80039fc <UART_SetConfig+0x13c>
 80039ee:	b15b      	cbz	r3, 8003a08 <UART_SetConfig+0x148>
 80039f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039f4:	d1bb      	bne.n	800396e <UART_SetConfig+0xae>
        pclk = HAL_RCC_GetSysClockFreq();
 80039f6:	f7fe fe8b 	bl	8002710 <HAL_RCC_GetSysClockFreq>
        break;
 80039fa:	e007      	b.n	8003a0c <UART_SetConfig+0x14c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039fc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a00:	d1b5      	bne.n	800396e <UART_SetConfig+0xae>
        pclk = (uint32_t) LSE_VALUE;
 8003a02:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003a06:	e008      	b.n	8003a1a <UART_SetConfig+0x15a>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a08:	f7ff f9fa 	bl	8002e00 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003a0c:	b928      	cbnz	r0, 8003a1a <UART_SetConfig+0x15a>
 8003a0e:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8003a10:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8003a12:	e9c4 331a 	strd	r3, r3, [r4, #104]	; 0x68
}
 8003a16:	bd70      	pop	{r4, r5, r6, pc}
        pclk = (uint32_t) HSI_VALUE;
 8003a18:	4848      	ldr	r0, [pc, #288]	; (8003b3c <UART_SetConfig+0x27c>)
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003a1a:	6862      	ldr	r2, [r4, #4]
 8003a1c:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8003a20:	4283      	cmp	r3, r0
 8003a22:	d8a4      	bhi.n	800396e <UART_SetConfig+0xae>
 8003a24:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8003a28:	d8a1      	bhi.n	800396e <UART_SetConfig+0xae>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003a2a:	0851      	lsrs	r1, r2, #1
 8003a2c:	2500      	movs	r5, #0
 8003a2e:	468c      	mov	ip, r1
 8003a30:	f44f 7680 	mov.w	r6, #256	; 0x100
 8003a34:	4629      	mov	r1, r5
 8003a36:	fbe0 c106 	umlal	ip, r1, r0, r6
 8003a3a:	462b      	mov	r3, r5
 8003a3c:	4660      	mov	r0, ip
 8003a3e:	f7fd f903 	bl	8000c48 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003a42:	4b3f      	ldr	r3, [pc, #252]	; (8003b40 <UART_SetConfig+0x280>)
 8003a44:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d890      	bhi.n	800396e <UART_SetConfig+0xae>
          huart->Instance->BRR = usartdiv;
 8003a4c:	6823      	ldr	r3, [r4, #0]
 8003a4e:	60d8      	str	r0, [r3, #12]
 8003a50:	e7dd      	b.n	8003a0e <UART_SetConfig+0x14e>
        pclk = (uint32_t) HSI_VALUE;
 8003a52:	483a      	ldr	r0, [pc, #232]	; (8003b3c <UART_SetConfig+0x27c>)
 8003a54:	e047      	b.n	8003ae6 <UART_SetConfig+0x226>
    switch (clocksource)
 8003a56:	2b08      	cmp	r3, #8
 8003a58:	d889      	bhi.n	800396e <UART_SetConfig+0xae>
 8003a5a:	a201      	add	r2, pc, #4	; (adr r2, 8003a60 <UART_SetConfig+0x1a0>)
 8003a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a60:	08003a85 	.word	0x08003a85
 8003a64:	08003aab 	.word	0x08003aab
 8003a68:	08003ad5 	.word	0x08003ad5
 8003a6c:	0800396f 	.word	0x0800396f
 8003a70:	08003ab1 	.word	0x08003ab1
 8003a74:	0800396f 	.word	0x0800396f
 8003a78:	0800396f 	.word	0x0800396f
 8003a7c:	0800396f 	.word	0x0800396f
 8003a80:	0800397f 	.word	0x0800397f
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a84:	f7ff f9bc 	bl	8002e00 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003a88:	2800      	cmp	r0, #0
 8003a8a:	d0c0      	beq.n	8003a0e <UART_SetConfig+0x14e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003a8c:	6862      	ldr	r2, [r4, #4]
 8003a8e:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003a92:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a96:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8003a9a:	f1a3 0110 	sub.w	r1, r3, #16
 8003a9e:	4291      	cmp	r1, r2
 8003aa0:	f63f af65 	bhi.w	800396e <UART_SetConfig+0xae>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003aa4:	6822      	ldr	r2, [r4, #0]
 8003aa6:	60d3      	str	r3, [r2, #12]
 8003aa8:	e7b1      	b.n	8003a0e <UART_SetConfig+0x14e>
        pclk = HAL_RCC_GetPCLK2Freq();
 8003aaa:	f7ff f9bb 	bl	8002e24 <HAL_RCC_GetPCLK2Freq>
        break;
 8003aae:	e7eb      	b.n	8003a88 <UART_SetConfig+0x1c8>
        pclk = HAL_RCC_GetSysClockFreq();
 8003ab0:	f7fe fe2e 	bl	8002710 <HAL_RCC_GetSysClockFreq>
        break;
 8003ab4:	e7e8      	b.n	8003a88 <UART_SetConfig+0x1c8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ab6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8003aba:	d1f6      	bne.n	8003aaa <UART_SetConfig+0x1ea>
        pclk = HAL_RCC_GetPCLK2Freq();
 8003abc:	f7ff f9b2 	bl	8002e24 <HAL_RCC_GetPCLK2Freq>
        break;
 8003ac0:	e00f      	b.n	8003ae2 <UART_SetConfig+0x222>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ac2:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8003ac6:	d1f3      	bne.n	8003ab0 <UART_SetConfig+0x1f0>
        pclk = HAL_RCC_GetSysClockFreq();
 8003ac8:	f7fe fe22 	bl	8002710 <HAL_RCC_GetSysClockFreq>
        break;
 8003acc:	e009      	b.n	8003ae2 <UART_SetConfig+0x222>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ace:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8003ad2:	d0be      	beq.n	8003a52 <UART_SetConfig+0x192>
        pclk = (uint32_t) HSI_VALUE;
 8003ad4:	4819      	ldr	r0, [pc, #100]	; (8003b3c <UART_SetConfig+0x27c>)
 8003ad6:	e7d9      	b.n	8003a8c <UART_SetConfig+0x1cc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ad8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8003adc:	d1d2      	bne.n	8003a84 <UART_SetConfig+0x1c4>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ade:	f7ff f98f 	bl	8002e00 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003ae2:	2800      	cmp	r0, #0
 8003ae4:	d093      	beq.n	8003a0e <UART_SetConfig+0x14e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003ae6:	6862      	ldr	r2, [r4, #4]
 8003ae8:	0853      	lsrs	r3, r2, #1
 8003aea:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003aee:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003af2:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8003af6:	f1a3 0110 	sub.w	r1, r3, #16
 8003afa:	4291      	cmp	r1, r2
 8003afc:	f63f af37 	bhi.w	800396e <UART_SetConfig+0xae>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003b00:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8003b04:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003b06:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003b08:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	60cb      	str	r3, [r1, #12]
 8003b10:	e77d      	b.n	8003a0e <UART_SetConfig+0x14e>
 8003b12:	bf00      	nop
 8003b14:	efff69f3 	.word	0xefff69f3
 8003b18:	40008000 	.word	0x40008000
 8003b1c:	40013800 	.word	0x40013800
 8003b20:	40021000 	.word	0x40021000
 8003b24:	080094dc 	.word	0x080094dc
 8003b28:	40004400 	.word	0x40004400
 8003b2c:	080094df 	.word	0x080094df
 8003b30:	40004800 	.word	0x40004800
 8003b34:	40004c00 	.word	0x40004c00
 8003b38:	40005000 	.word	0x40005000
 8003b3c:	00f42400 	.word	0x00f42400
 8003b40:	000ffcff 	.word	0x000ffcff

08003b44 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003b44:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003b46:	071a      	lsls	r2, r3, #28
{
 8003b48:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003b4a:	d506      	bpl.n	8003b5a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b4c:	6801      	ldr	r1, [r0, #0]
 8003b4e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003b50:	684a      	ldr	r2, [r1, #4]
 8003b52:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b56:	4322      	orrs	r2, r4
 8003b58:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b5a:	07dc      	lsls	r4, r3, #31
 8003b5c:	d506      	bpl.n	8003b6c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003b5e:	6801      	ldr	r1, [r0, #0]
 8003b60:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8003b62:	684a      	ldr	r2, [r1, #4]
 8003b64:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003b68:	4322      	orrs	r2, r4
 8003b6a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003b6c:	0799      	lsls	r1, r3, #30
 8003b6e:	d506      	bpl.n	8003b7e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b70:	6801      	ldr	r1, [r0, #0]
 8003b72:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003b74:	684a      	ldr	r2, [r1, #4]
 8003b76:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003b7a:	4322      	orrs	r2, r4
 8003b7c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003b7e:	075a      	lsls	r2, r3, #29
 8003b80:	d506      	bpl.n	8003b90 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003b82:	6801      	ldr	r1, [r0, #0]
 8003b84:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003b86:	684a      	ldr	r2, [r1, #4]
 8003b88:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003b8c:	4322      	orrs	r2, r4
 8003b8e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b90:	06dc      	lsls	r4, r3, #27
 8003b92:	d506      	bpl.n	8003ba2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b94:	6801      	ldr	r1, [r0, #0]
 8003b96:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003b98:	688a      	ldr	r2, [r1, #8]
 8003b9a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003b9e:	4322      	orrs	r2, r4
 8003ba0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003ba2:	0699      	lsls	r1, r3, #26
 8003ba4:	d506      	bpl.n	8003bb4 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ba6:	6801      	ldr	r1, [r0, #0]
 8003ba8:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003baa:	688a      	ldr	r2, [r1, #8]
 8003bac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003bb0:	4322      	orrs	r2, r4
 8003bb2:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003bb4:	065a      	lsls	r2, r3, #25
 8003bb6:	d50f      	bpl.n	8003bd8 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003bb8:	6801      	ldr	r1, [r0, #0]
 8003bba:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003bbc:	684a      	ldr	r2, [r1, #4]
 8003bbe:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003bc2:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003bc4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003bc8:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003bca:	d105      	bne.n	8003bd8 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003bcc:	684a      	ldr	r2, [r1, #4]
 8003bce:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003bd0:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003bd4:	4322      	orrs	r2, r4
 8003bd6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003bd8:	061b      	lsls	r3, r3, #24
 8003bda:	d506      	bpl.n	8003bea <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003bdc:	6802      	ldr	r2, [r0, #0]
 8003bde:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003be0:	6853      	ldr	r3, [r2, #4]
 8003be2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003be6:	430b      	orrs	r3, r1
 8003be8:	6053      	str	r3, [r2, #4]
}
 8003bea:	bd10      	pop	{r4, pc}

08003bec <UART_WaitOnFlagUntilTimeout>:
{
 8003bec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003bf0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003bf4:	4604      	mov	r4, r0
 8003bf6:	460f      	mov	r7, r1
 8003bf8:	4616      	mov	r6, r2
 8003bfa:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bfc:	6822      	ldr	r2, [r4, #0]
 8003bfe:	69d3      	ldr	r3, [r2, #28]
 8003c00:	ea37 0303 	bics.w	r3, r7, r3
 8003c04:	bf0c      	ite	eq
 8003c06:	2301      	moveq	r3, #1
 8003c08:	2300      	movne	r3, #0
 8003c0a:	42b3      	cmp	r3, r6
 8003c0c:	d001      	beq.n	8003c12 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8003c0e:	2000      	movs	r0, #0
 8003c10:	e01e      	b.n	8003c50 <UART_WaitOnFlagUntilTimeout+0x64>
    if (Timeout != HAL_MAX_DELAY)
 8003c12:	f1b9 3fff 	cmp.w	r9, #4294967295
 8003c16:	d0f2      	beq.n	8003bfe <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c18:	f7fd ff92 	bl	8001b40 <HAL_GetTick>
 8003c1c:	eba0 0008 	sub.w	r0, r0, r8
 8003c20:	4548      	cmp	r0, r9
 8003c22:	d825      	bhi.n	8003c70 <UART_WaitOnFlagUntilTimeout+0x84>
 8003c24:	f1b9 0f00 	cmp.w	r9, #0
 8003c28:	d022      	beq.n	8003c70 <UART_WaitOnFlagUntilTimeout+0x84>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003c2a:	6820      	ldr	r0, [r4, #0]
 8003c2c:	6803      	ldr	r3, [r0, #0]
 8003c2e:	075a      	lsls	r2, r3, #29
 8003c30:	d5e4      	bpl.n	8003bfc <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c32:	69c5      	ldr	r5, [r0, #28]
 8003c34:	f015 0508 	ands.w	r5, r5, #8
 8003c38:	d00c      	beq.n	8003c54 <UART_WaitOnFlagUntilTimeout+0x68>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c3a:	2508      	movs	r5, #8
 8003c3c:	6205      	str	r5, [r0, #32]
          UART_EndRxTransfer(huart);
 8003c3e:	4620      	mov	r0, r4
 8003c40:	f7ff fbee 	bl	8003420 <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 8003c44:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c46:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
          __HAL_UNLOCK(huart);
 8003c4a:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
          return HAL_ERROR;
 8003c4e:	2001      	movs	r0, #1
}
 8003c50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c54:	69c3      	ldr	r3, [r0, #28]
 8003c56:	051b      	lsls	r3, r3, #20
 8003c58:	d5d0      	bpl.n	8003bfc <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c5a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003c5e:	6203      	str	r3, [r0, #32]
          UART_EndRxTransfer(huart);
 8003c60:	4620      	mov	r0, r4
 8003c62:	f7ff fbdd 	bl	8003420 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c66:	2320      	movs	r3, #32
 8003c68:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          __HAL_UNLOCK(huart);
 8003c6c:	f884 5078 	strb.w	r5, [r4, #120]	; 0x78
        return HAL_TIMEOUT;
 8003c70:	2003      	movs	r0, #3
 8003c72:	e7ed      	b.n	8003c50 <UART_WaitOnFlagUntilTimeout+0x64>

08003c74 <HAL_UART_Transmit>:
{
 8003c74:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8003c78:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8003c7a:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8003c7c:	2b20      	cmp	r3, #32
{
 8003c7e:	4604      	mov	r4, r0
 8003c80:	460e      	mov	r6, r1
 8003c82:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8003c84:	d144      	bne.n	8003d10 <HAL_UART_Transmit+0x9c>
    if ((pData == NULL) || (Size == 0U))
 8003c86:	2900      	cmp	r1, #0
 8003c88:	d044      	beq.n	8003d14 <HAL_UART_Transmit+0xa0>
 8003c8a:	2a00      	cmp	r2, #0
 8003c8c:	d042      	beq.n	8003d14 <HAL_UART_Transmit+0xa0>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c8e:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c90:	2500      	movs	r5, #0
 8003c92:	f8c0 5084 	str.w	r5, [r0, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c96:	67c3      	str	r3, [r0, #124]	; 0x7c
    tickstart = HAL_GetTick();
 8003c98:	f7fd ff52 	bl	8001b40 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c9c:	68a2      	ldr	r2, [r4, #8]
    huart->TxXferSize  = Size;
 8003c9e:	f8a4 7050 	strh.w	r7, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ca2:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8003ca6:	4603      	mov	r3, r0
    huart->TxXferCount = Size;
 8003ca8:	f8a4 7052 	strh.w	r7, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cac:	d103      	bne.n	8003cb6 <HAL_UART_Transmit+0x42>
 8003cae:	6922      	ldr	r2, [r4, #16]
 8003cb0:	b90a      	cbnz	r2, 8003cb6 <HAL_UART_Transmit+0x42>
 8003cb2:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8003cb4:	4616      	mov	r6, r2
    while (huart->TxXferCount > 0U)
 8003cb6:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cba:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8003cbe:	b292      	uxth	r2, r2
 8003cc0:	b94a      	cbnz	r2, 8003cd6 <HAL_UART_Transmit+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003cc2:	2140      	movs	r1, #64	; 0x40
 8003cc4:	4620      	mov	r0, r4
 8003cc6:	f7ff ff91 	bl	8003bec <UART_WaitOnFlagUntilTimeout>
 8003cca:	2320      	movs	r3, #32
      huart->gState = HAL_UART_STATE_READY;
 8003ccc:	67e3      	str	r3, [r4, #124]	; 0x7c
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003cce:	b960      	cbnz	r0, 8003cea <HAL_UART_Transmit+0x76>
}
 8003cd0:	b004      	add	sp, #16
 8003cd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	2180      	movs	r1, #128	; 0x80
 8003cda:	4620      	mov	r0, r4
 8003cdc:	9303      	str	r3, [sp, #12]
 8003cde:	f7ff ff85 	bl	8003bec <UART_WaitOnFlagUntilTimeout>
 8003ce2:	9b03      	ldr	r3, [sp, #12]
 8003ce4:	b118      	cbz	r0, 8003cee <HAL_UART_Transmit+0x7a>
        huart->gState = HAL_UART_STATE_READY;
 8003ce6:	2320      	movs	r3, #32
 8003ce8:	67e3      	str	r3, [r4, #124]	; 0x7c
      return HAL_TIMEOUT;
 8003cea:	2003      	movs	r0, #3
 8003cec:	e7f0      	b.n	8003cd0 <HAL_UART_Transmit+0x5c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003cee:	6821      	ldr	r1, [r4, #0]
      if (pdata8bits == NULL)
 8003cf0:	b95e      	cbnz	r6, 8003d0a <HAL_UART_Transmit+0x96>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003cf2:	f835 2b02 	ldrh.w	r2, [r5], #2
 8003cf6:	f3c2 0208 	ubfx	r2, r2, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003cfa:	850a      	strh	r2, [r1, #40]	; 0x28
      huart->TxXferCount--;
 8003cfc:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8003d00:	3a01      	subs	r2, #1
 8003d02:	b292      	uxth	r2, r2
 8003d04:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
 8003d08:	e7d5      	b.n	8003cb6 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d0a:	f816 2b01 	ldrb.w	r2, [r6], #1
 8003d0e:	e7f4      	b.n	8003cfa <HAL_UART_Transmit+0x86>
    return HAL_BUSY;
 8003d10:	2002      	movs	r0, #2
 8003d12:	e7dd      	b.n	8003cd0 <HAL_UART_Transmit+0x5c>
      return  HAL_ERROR;
 8003d14:	2001      	movs	r0, #1
 8003d16:	e7db      	b.n	8003cd0 <HAL_UART_Transmit+0x5c>

08003d18 <UART_CheckIdleState>:
{
 8003d18:	b530      	push	{r4, r5, lr}
 8003d1a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d1c:	2500      	movs	r5, #0
{
 8003d1e:	b085      	sub	sp, #20
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d20:	f8c0 5084 	str.w	r5, [r0, #132]	; 0x84
  tickstart = HAL_GetTick();
 8003d24:	f7fd ff0c 	bl	8001b40 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003d28:	6822      	ldr	r2, [r4, #0]
 8003d2a:	6812      	ldr	r2, [r2, #0]
 8003d2c:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 8003d2e:	4603      	mov	r3, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003d30:	d51c      	bpl.n	8003d6c <UART_CheckIdleState+0x54>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d32:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8003d36:	9200      	str	r2, [sp, #0]
 8003d38:	9003      	str	r0, [sp, #12]
 8003d3a:	462a      	mov	r2, r5
 8003d3c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003d40:	4620      	mov	r0, r4
 8003d42:	f7ff ff53 	bl	8003bec <UART_WaitOnFlagUntilTimeout>
 8003d46:	9b03      	ldr	r3, [sp, #12]
 8003d48:	b180      	cbz	r0, 8003d6c <UART_CheckIdleState+0x54>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003d4a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d4c:	e852 3f00 	ldrex	r3, [r2]
 8003d50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d54:	e842 3100 	strex	r1, r3, [r2]
 8003d58:	2900      	cmp	r1, #0
 8003d5a:	d1f6      	bne.n	8003d4a <UART_CheckIdleState+0x32>
      huart->gState = HAL_UART_STATE_READY;
 8003d5c:	2320      	movs	r3, #32
 8003d5e:	67e3      	str	r3, [r4, #124]	; 0x7c
      return HAL_TIMEOUT;
 8003d60:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8003d62:	2300      	movs	r3, #0
 8003d64:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
}
 8003d68:	b005      	add	sp, #20
 8003d6a:	bd30      	pop	{r4, r5, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d6c:	6822      	ldr	r2, [r4, #0]
 8003d6e:	6812      	ldr	r2, [r2, #0]
 8003d70:	0752      	lsls	r2, r2, #29
 8003d72:	d523      	bpl.n	8003dbc <UART_CheckIdleState+0xa4>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d74:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8003d78:	9200      	str	r2, [sp, #0]
 8003d7a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003d7e:	2200      	movs	r2, #0
 8003d80:	4620      	mov	r0, r4
 8003d82:	f7ff ff33 	bl	8003bec <UART_WaitOnFlagUntilTimeout>
 8003d86:	b1c8      	cbz	r0, 8003dbc <UART_CheckIdleState+0xa4>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d88:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d8a:	e852 3f00 	ldrex	r3, [r2]
 8003d8e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d92:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8003d96:	6822      	ldr	r2, [r4, #0]
 8003d98:	2900      	cmp	r1, #0
 8003d9a:	d1f5      	bne.n	8003d88 <UART_CheckIdleState+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d9c:	f102 0308 	add.w	r3, r2, #8
 8003da0:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003da4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da8:	f102 0008 	add.w	r0, r2, #8
 8003dac:	e840 3100 	strex	r1, r3, [r0]
 8003db0:	2900      	cmp	r1, #0
 8003db2:	d1f3      	bne.n	8003d9c <UART_CheckIdleState+0x84>
      huart->RxState = HAL_UART_STATE_READY;
 8003db4:	2320      	movs	r3, #32
 8003db6:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
 8003dba:	e7d1      	b.n	8003d60 <UART_CheckIdleState+0x48>
  huart->gState = HAL_UART_STATE_READY;
 8003dbc:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dbe:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003dc0:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003dc2:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dc6:	6620      	str	r0, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003dc8:	6660      	str	r0, [r4, #100]	; 0x64
  return HAL_OK;
 8003dca:	e7ca      	b.n	8003d62 <UART_CheckIdleState+0x4a>

08003dcc <HAL_UART_Init>:
{
 8003dcc:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003dce:	4604      	mov	r4, r0
 8003dd0:	b340      	cbz	r0, 8003e24 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003dd2:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8003dd4:	b91b      	cbnz	r3, 8003dde <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8003dd6:	f880 3078 	strb.w	r3, [r0, #120]	; 0x78
    HAL_UART_MspInit(huart);
 8003dda:	f7fd fdaf 	bl	800193c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003dde:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003de0:	2324      	movs	r3, #36	; 0x24
 8003de2:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 8003de4:	6813      	ldr	r3, [r2, #0]
 8003de6:	f023 0301 	bic.w	r3, r3, #1
 8003dea:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003dec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003dee:	b113      	cbz	r3, 8003df6 <HAL_UART_Init+0x2a>
    UART_AdvFeatureConfig(huart);
 8003df0:	4620      	mov	r0, r4
 8003df2:	f7ff fea7 	bl	8003b44 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003df6:	4620      	mov	r0, r4
 8003df8:	f7ff fd62 	bl	80038c0 <UART_SetConfig>
 8003dfc:	2801      	cmp	r0, #1
 8003dfe:	d011      	beq.n	8003e24 <HAL_UART_Init+0x58>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e00:	6823      	ldr	r3, [r4, #0]
 8003e02:	685a      	ldr	r2, [r3, #4]
 8003e04:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e08:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e0a:	689a      	ldr	r2, [r3, #8]
 8003e0c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e10:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8003e18:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8003e1a:	601a      	str	r2, [r3, #0]
}
 8003e1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8003e20:	f7ff bf7a 	b.w	8003d18 <UART_CheckIdleState>
}
 8003e24:	2001      	movs	r0, #1
 8003e26:	bd10      	pop	{r4, pc}

08003e28 <UART_Start_Receive_IT>:
{
 8003e28:	b510      	push	{r4, lr}
  huart->RxXferSize  = Size;
 8003e2a:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
  huart->RxXferCount = Size;
 8003e2e:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
  UART_MASK_COMPUTATION(huart);
 8003e32:	6882      	ldr	r2, [r0, #8]
  huart->pRxBuffPtr  = pData;
 8003e34:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxISR       = NULL;
 8003e36:	2300      	movs	r3, #0
  UART_MASK_COMPUTATION(huart);
 8003e38:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
  huart->RxISR       = NULL;
 8003e3c:	6683      	str	r3, [r0, #104]	; 0x68
  UART_MASK_COMPUTATION(huart);
 8003e3e:	d130      	bne.n	8003ea2 <UART_Start_Receive_IT+0x7a>
 8003e40:	6903      	ldr	r3, [r0, #16]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	f240 13ff 	movw	r3, #511	; 0x1ff
 8003e48:	bf18      	it	ne
 8003e4a:	23ff      	movne	r3, #255	; 0xff
 8003e4c:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e50:	2300      	movs	r3, #0
 8003e52:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003e56:	2322      	movs	r3, #34	; 0x22
 8003e58:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e5c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e5e:	f102 0308 	add.w	r3, r2, #8
 8003e62:	e853 3f00 	ldrex	r3, [r3]
 8003e66:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e6a:	3208      	adds	r2, #8
 8003e6c:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8003e70:	6802      	ldr	r2, [r0, #0]
 8003e72:	2900      	cmp	r1, #0
 8003e74:	d1f2      	bne.n	8003e5c <UART_Start_Receive_IT+0x34>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e76:	6883      	ldr	r3, [r0, #8]
 8003e78:	6901      	ldr	r1, [r0, #16]
 8003e7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e7e:	d120      	bne.n	8003ec2 <UART_Start_Receive_IT+0x9a>
    huart->RxISR = UART_RxISR_8BIT;
 8003e80:	4b15      	ldr	r3, [pc, #84]	; (8003ed8 <UART_Start_Receive_IT+0xb0>)
 8003e82:	4c16      	ldr	r4, [pc, #88]	; (8003edc <UART_Start_Receive_IT+0xb4>)
 8003e84:	2900      	cmp	r1, #0
 8003e86:	bf18      	it	ne
 8003e88:	4623      	movne	r3, r4
 8003e8a:	6683      	str	r3, [r0, #104]	; 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003e8c:	b1d9      	cbz	r1, 8003ec6 <UART_Start_Receive_IT+0x9e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e8e:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003e92:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e96:	e842 3100 	strex	r1, r3, [r2]
 8003e9a:	2900      	cmp	r1, #0
 8003e9c:	d1f7      	bne.n	8003e8e <UART_Start_Receive_IT+0x66>
}
 8003e9e:	2000      	movs	r0, #0
 8003ea0:	bd10      	pop	{r4, pc}
  UART_MASK_COMPUTATION(huart);
 8003ea2:	b92a      	cbnz	r2, 8003eb0 <UART_Start_Receive_IT+0x88>
 8003ea4:	6903      	ldr	r3, [r0, #16]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	bf14      	ite	ne
 8003eaa:	237f      	movne	r3, #127	; 0x7f
 8003eac:	23ff      	moveq	r3, #255	; 0xff
 8003eae:	e7cd      	b.n	8003e4c <UART_Start_Receive_IT+0x24>
 8003eb0:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8003eb4:	d1ca      	bne.n	8003e4c <UART_Start_Receive_IT+0x24>
 8003eb6:	6903      	ldr	r3, [r0, #16]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	bf0c      	ite	eq
 8003ebc:	237f      	moveq	r3, #127	; 0x7f
 8003ebe:	233f      	movne	r3, #63	; 0x3f
 8003ec0:	e7c4      	b.n	8003e4c <UART_Start_Receive_IT+0x24>
    huart->RxISR = UART_RxISR_8BIT;
 8003ec2:	4b06      	ldr	r3, [pc, #24]	; (8003edc <UART_Start_Receive_IT+0xb4>)
 8003ec4:	e7e1      	b.n	8003e8a <UART_Start_Receive_IT+0x62>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ec6:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003eca:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ece:	e842 3100 	strex	r1, r3, [r2]
 8003ed2:	2900      	cmp	r1, #0
 8003ed4:	d1f7      	bne.n	8003ec6 <UART_Start_Receive_IT+0x9e>
 8003ed6:	e7e2      	b.n	8003e9e <UART_Start_Receive_IT+0x76>
 8003ed8:	080037f9 	.word	0x080037f9
 8003edc:	0800372d 	.word	0x0800372d

08003ee0 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8003ee0:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8003ee4:	2b20      	cmp	r3, #32
{
 8003ee6:	b430      	push	{r4, r5}
  if (huart->RxState == HAL_UART_STATE_READY)
 8003ee8:	d115      	bne.n	8003f16 <HAL_UART_Receive_IT+0x36>
    if ((pData == NULL) || (Size == 0U))
 8003eea:	b1b9      	cbz	r1, 8003f1c <HAL_UART_Receive_IT+0x3c>
 8003eec:	b1b2      	cbz	r2, 8003f1c <HAL_UART_Receive_IT+0x3c>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eee:	2300      	movs	r3, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003ef0:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ef2:	6603      	str	r3, [r0, #96]	; 0x60
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003ef4:	4b0a      	ldr	r3, [pc, #40]	; (8003f20 <HAL_UART_Receive_IT+0x40>)
 8003ef6:	429c      	cmp	r4, r3
 8003ef8:	d00a      	beq.n	8003f10 <HAL_UART_Receive_IT+0x30>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003efa:	6863      	ldr	r3, [r4, #4]
 8003efc:	021b      	lsls	r3, r3, #8
 8003efe:	d507      	bpl.n	8003f10 <HAL_UART_Receive_IT+0x30>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f00:	e854 3f00 	ldrex	r3, [r4]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003f04:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f08:	e844 3500 	strex	r5, r3, [r4]
 8003f0c:	2d00      	cmp	r5, #0
 8003f0e:	d1f7      	bne.n	8003f00 <HAL_UART_Receive_IT+0x20>
}
 8003f10:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_IT(huart, pData, Size));
 8003f12:	f7ff bf89 	b.w	8003e28 <UART_Start_Receive_IT>
    return HAL_BUSY;
 8003f16:	2002      	movs	r0, #2
}
 8003f18:	bc30      	pop	{r4, r5}
 8003f1a:	4770      	bx	lr
      return HAL_ERROR;
 8003f1c:	2001      	movs	r0, #1
 8003f1e:	e7fb      	b.n	8003f18 <HAL_UART_Receive_IT+0x38>
 8003f20:	40008000 	.word	0x40008000

08003f24 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003f24:	4770      	bx	lr

08003f26 <ai_network_get_error>:
}

AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
  return ai_platform_network_get_error(network);
 8003f26:	f000 bbdd 	b.w	80046e4 <ai_platform_network_get_error>
	...

08003f2c <ai_network_create>:
}

AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8003f2c:	b507      	push	{r0, r1, r2, lr}
  return ai_platform_network_create(
 8003f2e:	2305      	movs	r3, #5
 8003f30:	2200      	movs	r2, #0
 8003f32:	e9cd 3200 	strd	r3, r2, [sp]
 8003f36:	4a03      	ldr	r2, [pc, #12]	; (8003f44 <ai_network_create+0x18>)
 8003f38:	2301      	movs	r3, #1
 8003f3a:	f000 fded 	bl	8004b18 <ai_platform_network_create>
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8003f3e:	b003      	add	sp, #12
 8003f40:	f85d fb04 	ldr.w	pc, [sp], #4
 8003f44:	20000484 	.word	0x20000484

08003f48 <ai_network_inputs_get>:
}

AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
  if (network == AI_HANDLE_NULL) {
 8003f48:	b910      	cbnz	r0, 8003f50 <ai_network_inputs_get+0x8>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8003f4a:	4802      	ldr	r0, [pc, #8]	; (8003f54 <ai_network_inputs_get+0xc>)
 8003f4c:	4b02      	ldr	r3, [pc, #8]	; (8003f58 <ai_network_inputs_get+0x10>)
 8003f4e:	6003      	str	r3, [r0, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8003f50:	f000 bc3c 	b.w	80047cc <ai_platform_inputs_get>
 8003f54:	20000484 	.word	0x20000484
 8003f58:	a1c00100 	.word	0xa1c00100

08003f5c <ai_network_outputs_get>:
}

AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
  if (network == AI_HANDLE_NULL) {
 8003f5c:	b910      	cbnz	r0, 8003f64 <ai_network_outputs_get+0x8>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8003f5e:	4802      	ldr	r0, [pc, #8]	; (8003f68 <ai_network_outputs_get+0xc>)
 8003f60:	4b02      	ldr	r3, [pc, #8]	; (8003f6c <ai_network_outputs_get+0x10>)
 8003f62:	6003      	str	r3, [r0, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 8003f64:	f000 bd08 	b.w	8004978 <ai_platform_outputs_get>
 8003f68:	20000484 	.word	0x20000484
 8003f6c:	a1c00100 	.word	0xa1c00100

08003f70 <ai_network_init>:
}

AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 8003f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f74:	4607      	mov	r7, r0
 8003f76:	460e      	mov	r6, r1
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8003f78:	f000 fea4 	bl	8004cc4 <ai_platform_network_init>
  if (!net_ctx) return false;
 8003f7c:	4604      	mov	r4, r0
 8003f7e:	2800      	cmp	r0, #0
 8003f80:	d050      	beq.n	8004024 <ai_network_init+0xb4>
  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 8003f82:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8004064 <ai_network_init+0xf4>
 8003f86:	4632      	mov	r2, r6
 8003f88:	2101      	movs	r1, #1
 8003f8a:	4640      	mov	r0, r8
 8003f8c:	f000 fae0 	bl	8004550 <ai_platform_get_weights_map>
 8003f90:	4605      	mov	r5, r0
 8003f92:	2800      	cmp	r0, #0
 8003f94:	d048      	beq.n	8004028 <ai_network_init+0xb8>
    dense_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8003f96:	4a2a      	ldr	r2, [pc, #168]	; (8004040 <ai_network_init+0xd0>)
 8003f98:	6813      	ldr	r3, [r2, #0]
 8003f9a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003f9e:	6013      	str	r3, [r2, #0]
    dense_dense_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 8003fa0:	f8d8 3000 	ldr.w	r3, [r8]
    dense_dense_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 8003fa4:	e9c2 3302 	strd	r3, r3, [r2, #8]
    dense_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8003fa8:	4a26      	ldr	r2, [pc, #152]	; (8004044 <ai_network_init+0xd4>)
 8003faa:	6811      	ldr	r1, [r2, #0]
 8003fac:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8003fb0:	6011      	str	r1, [r2, #0]
    dense_dense_bias_array.data = AI_PTR(g_network_weights_map[0] + 3456);
 8003fb2:	f503 6158 	add.w	r1, r3, #3456	; 0xd80
    dense_dense_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 3456);
 8003fb6:	e9c2 1102 	strd	r1, r1, [r2, #8]
    dense_1_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8003fba:	4a23      	ldr	r2, [pc, #140]	; (8004048 <ai_network_init+0xd8>)
 8003fbc:	6811      	ldr	r1, [r2, #0]
 8003fbe:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8003fc2:	6011      	str	r1, [r2, #0]
    dense_1_dense_weights_array.data = AI_PTR(g_network_weights_map[0] + 3584);
 8003fc4:	f503 6160 	add.w	r1, r3, #3584	; 0xe00
    dense_1_dense_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 3584);
 8003fc8:	e9c2 1102 	strd	r1, r1, [r2, #8]
    dense_1_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8003fcc:	4a1f      	ldr	r2, [pc, #124]	; (800404c <ai_network_init+0xdc>)
    dense_1_dense_bias_array.data = AI_PTR(g_network_weights_map[0] + 3968);
 8003fce:	f503 6378 	add.w	r3, r3, #3968	; 0xf80
    dense_1_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8003fd2:	6811      	ldr	r1, [r2, #0]
    dense_1_dense_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 3968);
 8003fd4:	e9c2 3302 	strd	r3, r3, [r2, #8]
    dense_1_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8003fd8:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8003fdc:	6011      	str	r1, [r2, #0]
  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 8003fde:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8004068 <ai_network_init+0xf8>
 8003fe2:	4632      	mov	r2, r6
 8003fe4:	2101      	movs	r1, #1
 8003fe6:	4640      	mov	r0, r8
 8003fe8:	f000 fb06 	bl	80045f8 <ai_platform_get_activations_map>
 8003fec:	4606      	mov	r6, r0
 8003fee:	b308      	cbz	r0, 8004034 <ai_network_init+0xc4>
    input_0_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8003ff0:	f8d8 3000 	ldr.w	r3, [r8]
 8003ff4:	4a16      	ldr	r2, [pc, #88]	; (8004050 <ai_network_init+0xe0>)
    input_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8003ff6:	e9c2 3302 	strd	r3, r3, [r2, #8]
    dense_1_dense_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8003ffa:	4a16      	ldr	r2, [pc, #88]	; (8004054 <ai_network_init+0xe4>)
    dense_1_dense_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8003ffc:	e9c2 3302 	strd	r3, r3, [r2, #8]
    dense_1_output_array.data = AI_PTR(g_network_activations_map[0] + 12);
 8004000:	4a15      	ldr	r2, [pc, #84]	; (8004058 <ai_network_init+0xe8>)
 8004002:	f103 010c 	add.w	r1, r3, #12
    dense_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 12);
 8004006:	e9c2 1102 	strd	r1, r1, [r2, #8]
    dense_dense_output_array.data = AI_PTR(g_network_activations_map[0] + 108);
 800400a:	4a14      	ldr	r2, [pc, #80]	; (800405c <ai_network_init+0xec>)
 800400c:	336c      	adds	r3, #108	; 0x6c
    dense_dense_output_array.data_start = AI_PTR(g_network_activations_map[0] + 108);
 800400e:	e9c2 3302 	strd	r3, r3, [r2, #8]
    dense_output_array.data = AI_PTR(g_network_activations_map[0] + 108);
 8004012:	4a13      	ldr	r2, [pc, #76]	; (8004060 <ai_network_init+0xf0>)
    dense_output_array.data_start = AI_PTR(g_network_activations_map[0] + 108);
 8004014:	e9c2 3302 	strd	r3, r3, [r2, #8]

  ai_bool ok = true;
  ok &= network_configure_weights(net_ctx, params);
  ok &= network_configure_activations(net_ctx, params);

  ok &= ai_platform_network_post_init(network);
 8004018:	4638      	mov	r0, r7
 800401a:	f000 ff41 	bl	8004ea0 <ai_platform_network_post_init>
 800401e:	4030      	ands	r0, r6
 8004020:	4005      	ands	r5, r0
 8004022:	b2e8      	uxtb	r0, r5

  return ok;
}
 8004024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8004028:	2212      	movs	r2, #18
 800402a:	2130      	movs	r1, #48	; 0x30
 800402c:	4620      	mov	r0, r4
 800402e:	f000 fbc7 	bl	80047c0 <ai_platform_network_set_error>
  return false;
 8004032:	e7d4      	b.n	8003fde <ai_network_init+0x6e>
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8004034:	2213      	movs	r2, #19
 8004036:	2130      	movs	r1, #48	; 0x30
 8004038:	4620      	mov	r0, r4
 800403a:	f000 fbc1 	bl	80047c0 <ai_platform_network_set_error>
  return false;
 800403e:	e7eb      	b.n	8004018 <ai_network_init+0xa8>
 8004040:	20000428 	.word	0x20000428
 8004044:	200003b4 	.word	0x200003b4
 8004048:	2000033c 	.word	0x2000033c
 800404c:	200002c8 	.word	0x200002c8
 8004050:	200004ec 	.word	0x200004ec
 8004054:	20000310 	.word	0x20000310
 8004058:	20000388 	.word	0x20000388
 800405c:	200003fc 	.word	0x200003fc
 8004060:	20000474 	.word	0x20000474
 8004064:	20000bec 	.word	0x20000bec
 8004068:	20000be8 	.word	0x20000be8

0800406c <ai_network_create_and_init>:
{
 800406c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004070:	4688      	mov	r8, r1
 8004072:	b08f      	sub	sp, #60	; 0x3c
    err = ai_network_create(network, AI_NETWORK_DATA_CONFIG);
 8004074:	2100      	movs	r1, #0
{
 8004076:	4606      	mov	r6, r0
 8004078:	4617      	mov	r7, r2
    err = ai_network_create(network, AI_NETWORK_DATA_CONFIG);
 800407a:	f7ff ff57 	bl	8003f2c <ai_network_create>
    if (err.type != AI_ERROR_NONE)
 800407e:	f010 09ff 	ands.w	r9, r0, #255	; 0xff
    err = ai_network_create(network, AI_NETWORK_DATA_CONFIG);
 8004082:	4604      	mov	r4, r0
    if (err.type != AI_ERROR_NONE)
 8004084:	d107      	bne.n	8004096 <ai_network_create_and_init+0x2a>
    if (ai_network_data_params_get(&params) != true) {
 8004086:	4668      	mov	r0, sp
 8004088:	f000 f83a 	bl	8004100 <ai_network_data_params_get>
 800408c:	b938      	cbnz	r0, 800409e <ai_network_create_and_init+0x32>
  return ai_platform_network_get_error(network);
 800408e:	6830      	ldr	r0, [r6, #0]
 8004090:	f000 fb28 	bl	80046e4 <ai_platform_network_get_error>
 8004094:	4604      	mov	r4, r0
}
 8004096:	4620      	mov	r0, r4
 8004098:	b00f      	add	sp, #60	; 0x3c
 800409a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (activations) {
 800409e:	f1b8 0f00 	cmp.w	r8, #0
 80040a2:	d11a      	bne.n	80040da <ai_network_create_and_init+0x6e>
    if (weights) {
 80040a4:	bb3f      	cbnz	r7, 80040f6 <ai_network_create_and_init+0x8a>
    if (ai_network_init(*network, &params) != true) {
 80040a6:	6830      	ldr	r0, [r6, #0]
 80040a8:	4669      	mov	r1, sp
 80040aa:	f7ff ff61 	bl	8003f70 <ai_network_init>
 80040ae:	b928      	cbnz	r0, 80040bc <ai_network_create_and_init+0x50>
  return ai_platform_network_get_error(network);
 80040b0:	6830      	ldr	r0, [r6, #0]
 80040b2:	f000 fb17 	bl	80046e4 <ai_platform_network_get_error>
 80040b6:	fa5f f980 	uxtb.w	r9, r0
 80040ba:	4604      	mov	r4, r0
    return err;
 80040bc:	f369 0407 	bfi	r4, r9, #0, #8
 80040c0:	e7e9      	b.n	8004096 <ai_network_create_and_init+0x2a>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 80040c2:	f858 2025 	ldr.w	r2, [r8, r5, lsl #2]
 80040c6:	4629      	mov	r1, r5
 80040c8:	a803      	add	r0, sp, #12
 80040ca:	f000 fa2d 	bl	8004528 <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_activations.size;idx++)
 80040ce:	3501      	adds	r5, #1
 80040d0:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 80040d4:	42ab      	cmp	r3, r5
 80040d6:	dcf4      	bgt.n	80040c2 <ai_network_create_and_init+0x56>
 80040d8:	e7e4      	b.n	80040a4 <ai_network_create_and_init+0x38>
 80040da:	464d      	mov	r5, r9
 80040dc:	e7f8      	b.n	80040d0 <ai_network_create_and_init+0x64>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 80040de:	f857 2025 	ldr.w	r2, [r7, r5, lsl #2]
 80040e2:	4629      	mov	r1, r5
 80040e4:	a801      	add	r0, sp, #4
 80040e6:	f000 fa1f 	bl	8004528 <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_weights.size;idx++)
 80040ea:	3501      	adds	r5, #1
 80040ec:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80040f0:	42ab      	cmp	r3, r5
 80040f2:	dcf4      	bgt.n	80040de <ai_network_create_and_init+0x72>
 80040f4:	e7d7      	b.n	80040a6 <ai_network_create_and_init+0x3a>
 80040f6:	2500      	movs	r5, #0
 80040f8:	e7f8      	b.n	80040ec <ai_network_create_and_init+0x80>

080040fa <ai_network_run>:

AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
  return ai_platform_network_process(network, input, output);
 80040fa:	f000 bf59 	b.w	8004fb0 <ai_platform_network_process>
	...

08004100 <ai_network_data_params_get>:
 * @ingroup network_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_network_data_params_get(ai_network_params* params)
{
 8004100:	b530      	push	{r4, r5, lr}
  if (!params) return false;
 8004102:	4603      	mov	r3, r0
{
 8004104:	b085      	sub	sp, #20
  if (!params) return false;
 8004106:	b170      	cbz	r0, 8004126 <ai_network_data_params_get+0x26>
  
  const ai_buffer_array map_activations = 
 8004108:	4c08      	ldr	r4, [pc, #32]	; (800412c <ai_network_data_params_get+0x2c>)
 800410a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800410e:	466a      	mov	r2, sp
 8004110:	e882 0003 	stmia.w	r2, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_ACTIVATIONS_COUNT, g_network_data_map_activations);
  
  const ai_buffer_array map_weights = 
 8004114:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 8004118:	ad02      	add	r5, sp, #8
 800411a:	e885 0003 	stmia.w	r5, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_WEIGHTS_COUNT, g_network_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 800411e:	4629      	mov	r1, r5
 8004120:	4618      	mov	r0, r3
 8004122:	f000 fabd 	bl	80046a0 <ai_platform_bind_network_params>
}
 8004126:	b005      	add	sp, #20
 8004128:	bd30      	pop	{r4, r5, pc}
 800412a:	bf00      	nop
 800412c:	080093ac 	.word	0x080093ac

08004130 <arm_copy_f32>:
 8004130:	b4f0      	push	{r4, r5, r6, r7}
 8004132:	0897      	lsrs	r7, r2, #2
 8004134:	d01d      	beq.n	8004172 <arm_copy_f32+0x42>
 8004136:	f100 0410 	add.w	r4, r0, #16
 800413a:	f101 0310 	add.w	r3, r1, #16
 800413e:	463d      	mov	r5, r7
 8004140:	f854 6c10 	ldr.w	r6, [r4, #-16]
 8004144:	f843 6c10 	str.w	r6, [r3, #-16]
 8004148:	f854 6c0c 	ldr.w	r6, [r4, #-12]
 800414c:	f843 6c0c 	str.w	r6, [r3, #-12]
 8004150:	f854 6c08 	ldr.w	r6, [r4, #-8]
 8004154:	f843 6c08 	str.w	r6, [r3, #-8]
 8004158:	f854 6c04 	ldr.w	r6, [r4, #-4]
 800415c:	f843 6c04 	str.w	r6, [r3, #-4]
 8004160:	3d01      	subs	r5, #1
 8004162:	f104 0410 	add.w	r4, r4, #16
 8004166:	f103 0310 	add.w	r3, r3, #16
 800416a:	d1e9      	bne.n	8004140 <arm_copy_f32+0x10>
 800416c:	013f      	lsls	r7, r7, #4
 800416e:	4438      	add	r0, r7
 8004170:	4439      	add	r1, r7
 8004172:	f012 0203 	ands.w	r2, r2, #3
 8004176:	d009      	beq.n	800418c <arm_copy_f32+0x5c>
 8004178:	6803      	ldr	r3, [r0, #0]
 800417a:	600b      	str	r3, [r1, #0]
 800417c:	3a01      	subs	r2, #1
 800417e:	d005      	beq.n	800418c <arm_copy_f32+0x5c>
 8004180:	6843      	ldr	r3, [r0, #4]
 8004182:	604b      	str	r3, [r1, #4]
 8004184:	2a01      	cmp	r2, #1
 8004186:	bf1c      	itt	ne
 8004188:	6883      	ldrne	r3, [r0, #8]
 800418a:	608b      	strne	r3, [r1, #8]
 800418c:	bcf0      	pop	{r4, r5, r6, r7}
 800418e:	4770      	bx	lr

08004190 <arm_mat_trans_f32>:
 8004190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004194:	8802      	ldrh	r2, [r0, #0]
 8004196:	884b      	ldrh	r3, [r1, #2]
 8004198:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800419c:	684f      	ldr	r7, [r1, #4]
 800419e:	8840      	ldrh	r0, [r0, #2]
 80041a0:	4293      	cmp	r3, r2
 80041a2:	b083      	sub	sp, #12
 80041a4:	d14c      	bne.n	8004240 <arm_mat_trans_f32+0xb0>
 80041a6:	f8b1 e000 	ldrh.w	lr, [r1]
 80041aa:	4586      	cmp	lr, r0
 80041ac:	d148      	bne.n	8004240 <arm_mat_trans_f32+0xb0>
 80041ae:	ea4f 089e 	mov.w	r8, lr, lsr #2
 80041b2:	009c      	lsls	r4, r3, #2
 80041b4:	f00e 0e03 	and.w	lr, lr, #3
 80041b8:	fb08 f904 	mul.w	r9, r8, r4
 80041bc:	ea4f 028e 	mov.w	r2, lr, lsl #2
 80041c0:	011d      	lsls	r5, r3, #4
 80041c2:	00db      	lsls	r3, r3, #3
 80041c4:	ea4f 0989 	mov.w	r9, r9, lsl #2
 80041c8:	eb07 0a04 	add.w	sl, r7, r4
 80041cc:	ea4f 1b08 	mov.w	fp, r8, lsl #4
 80041d0:	9201      	str	r2, [sp, #4]
 80041d2:	9300      	str	r3, [sp, #0]
 80041d4:	463b      	mov	r3, r7
 80041d6:	f1b8 0f00 	cmp.w	r8, #0
 80041da:	d01d      	beq.n	8004218 <arm_mat_trans_f32+0x88>
 80041dc:	9900      	ldr	r1, [sp, #0]
 80041de:	f10c 0210 	add.w	r2, ip, #16
 80041e2:	4439      	add	r1, r7
 80041e4:	4640      	mov	r0, r8
 80041e6:	f852 6c10 	ldr.w	r6, [r2, #-16]
 80041ea:	601e      	str	r6, [r3, #0]
 80041ec:	ed52 7a03 	vldr	s15, [r2, #-12]
 80041f0:	191e      	adds	r6, r3, r4
 80041f2:	edc6 7a00 	vstr	s15, [r6]
 80041f6:	f852 6c08 	ldr.w	r6, [r2, #-8]
 80041fa:	600e      	str	r6, [r1, #0]
 80041fc:	ed52 7a01 	vldr	s15, [r2, #-4]
 8004200:	190e      	adds	r6, r1, r4
 8004202:	3801      	subs	r0, #1
 8004204:	442b      	add	r3, r5
 8004206:	f102 0210 	add.w	r2, r2, #16
 800420a:	edc6 7a00 	vstr	s15, [r6]
 800420e:	4429      	add	r1, r5
 8004210:	d1e9      	bne.n	80041e6 <arm_mat_trans_f32+0x56>
 8004212:	44dc      	add	ip, fp
 8004214:	eb09 0307 	add.w	r3, r9, r7
 8004218:	f1be 0f00 	cmp.w	lr, #0
 800421c:	d009      	beq.n	8004232 <arm_mat_trans_f32+0xa2>
 800421e:	4672      	mov	r2, lr
 8004220:	4661      	mov	r1, ip
 8004222:	f851 0b04 	ldr.w	r0, [r1], #4
 8004226:	6018      	str	r0, [r3, #0]
 8004228:	3a01      	subs	r2, #1
 800422a:	4423      	add	r3, r4
 800422c:	d1f9      	bne.n	8004222 <arm_mat_trans_f32+0x92>
 800422e:	9b01      	ldr	r3, [sp, #4]
 8004230:	449c      	add	ip, r3
 8004232:	3704      	adds	r7, #4
 8004234:	4557      	cmp	r7, sl
 8004236:	d1cd      	bne.n	80041d4 <arm_mat_trans_f32+0x44>
 8004238:	2000      	movs	r0, #0
 800423a:	b003      	add	sp, #12
 800423c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004240:	f06f 0002 	mvn.w	r0, #2
 8004244:	e7f9      	b.n	800423a <arm_mat_trans_f32+0xaa>
 8004246:	bf00      	nop

08004248 <arm_mat_mult_f32>:
 8004248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800424c:	8845      	ldrh	r5, [r0, #2]
 800424e:	880b      	ldrh	r3, [r1, #0]
 8004250:	8806      	ldrh	r6, [r0, #0]
 8004252:	6847      	ldr	r7, [r0, #4]
 8004254:	6854      	ldr	r4, [r2, #4]
 8004256:	6848      	ldr	r0, [r1, #4]
 8004258:	b08b      	sub	sp, #44	; 0x2c
 800425a:	42ab      	cmp	r3, r5
 800425c:	9109      	str	r1, [sp, #36]	; 0x24
 800425e:	9604      	str	r6, [sp, #16]
 8004260:	8849      	ldrh	r1, [r1, #2]
 8004262:	f040 808a 	bne.w	800437a <arm_mat_mult_f32+0x132>
 8004266:	8815      	ldrh	r5, [r2, #0]
 8004268:	42b5      	cmp	r5, r6
 800426a:	f040 8086 	bne.w	800437a <arm_mat_mult_f32+0x132>
 800426e:	8852      	ldrh	r2, [r2, #2]
 8004270:	428a      	cmp	r2, r1
 8004272:	f040 8082 	bne.w	800437a <arm_mat_mult_f32+0x132>
 8004276:	ea4f 0893 	mov.w	r8, r3, lsr #2
 800427a:	1d01      	adds	r1, r0, #4
 800427c:	0116      	lsls	r6, r2, #4
 800427e:	9108      	str	r1, [sp, #32]
 8004280:	eb07 1108 	add.w	r1, r7, r8, lsl #4
 8004284:	ebc2 7c82 	rsb	ip, r2, r2, lsl #30
 8004288:	9101      	str	r1, [sp, #4]
 800428a:	fb06 f108 	mul.w	r1, r6, r8
 800428e:	0095      	lsls	r5, r2, #2
 8004290:	9103      	str	r1, [sp, #12]
 8004292:	00d2      	lsls	r2, r2, #3
 8004294:	ea4f 018c 	mov.w	r1, ip, lsl #2
 8004298:	f003 0903 	and.w	r9, r3, #3
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	f107 0b10 	add.w	fp, r7, #16
 80042a2:	eb04 0a05 	add.w	sl, r4, r5
 80042a6:	9107      	str	r1, [sp, #28]
 80042a8:	9202      	str	r2, [sp, #8]
 80042aa:	9306      	str	r3, [sp, #24]
 80042ac:	f1ab 0310 	sub.w	r3, fp, #16
 80042b0:	9305      	str	r3, [sp, #20]
 80042b2:	9b07      	ldr	r3, [sp, #28]
 80042b4:	f8dd e020 	ldr.w	lr, [sp, #32]
 80042b8:	eb03 0c0a 	add.w	ip, r3, sl
 80042bc:	eddf 7a31 	vldr	s15, [pc, #196]	; 8004384 <arm_mat_mult_f32+0x13c>
 80042c0:	f1b8 0f00 	cmp.w	r8, #0
 80042c4:	d053      	beq.n	800436e <arm_mat_mult_f32+0x126>
 80042c6:	9b02      	ldr	r3, [sp, #8]
 80042c8:	4644      	mov	r4, r8
 80042ca:	18c1      	adds	r1, r0, r3
 80042cc:	4602      	mov	r2, r0
 80042ce:	465b      	mov	r3, fp
 80042d0:	ed92 6a00 	vldr	s12, [r2]
 80042d4:	ed13 7a04 	vldr	s14, [r3, #-16]
 80042d8:	ed53 4a03 	vldr	s9, [r3, #-12]
 80042dc:	ed53 6a02 	vldr	s13, [r3, #-8]
 80042e0:	ed91 5a00 	vldr	s10, [r1]
 80042e4:	ed53 5a01 	vldr	s11, [r3, #-4]
 80042e8:	1957      	adds	r7, r2, r5
 80042ea:	ee27 7a06 	vmul.f32	s14, s14, s12
 80042ee:	ed97 6a00 	vldr	s12, [r7]
 80042f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80042f6:	ee26 6a24 	vmul.f32	s12, s12, s9
 80042fa:	194f      	adds	r7, r1, r5
 80042fc:	ee36 6a27 	vadd.f32	s12, s12, s15
 8004300:	ee26 7a85 	vmul.f32	s14, s13, s10
 8004304:	edd7 7a00 	vldr	s15, [r7]
 8004308:	ee37 7a06 	vadd.f32	s14, s14, s12
 800430c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8004310:	3c01      	subs	r4, #1
 8004312:	4432      	add	r2, r6
 8004314:	4431      	add	r1, r6
 8004316:	ee77 7a87 	vadd.f32	s15, s15, s14
 800431a:	f103 0310 	add.w	r3, r3, #16
 800431e:	d1d7      	bne.n	80042d0 <arm_mat_mult_f32+0x88>
 8004320:	9b03      	ldr	r3, [sp, #12]
 8004322:	9a01      	ldr	r2, [sp, #4]
 8004324:	4418      	add	r0, r3
 8004326:	f1b9 0f00 	cmp.w	r9, #0
 800432a:	d00b      	beq.n	8004344 <arm_mat_mult_f32+0xfc>
 800432c:	464b      	mov	r3, r9
 800432e:	edd0 6a00 	vldr	s13, [r0]
 8004332:	ecb2 7a01 	vldmia	r2!, {s14}
 8004336:	ee27 7a26 	vmul.f32	s14, s14, s13
 800433a:	3b01      	subs	r3, #1
 800433c:	4428      	add	r0, r5
 800433e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004342:	d1f4      	bne.n	800432e <arm_mat_mult_f32+0xe6>
 8004344:	ecec 7a01 	vstmia	ip!, {s15}
 8004348:	45d4      	cmp	ip, sl
 800434a:	4670      	mov	r0, lr
 800434c:	f10e 0e04 	add.w	lr, lr, #4
 8004350:	d1b4      	bne.n	80042bc <arm_mat_mult_f32+0x74>
 8004352:	9a01      	ldr	r2, [sp, #4]
 8004354:	9b06      	ldr	r3, [sp, #24]
 8004356:	4611      	mov	r1, r2
 8004358:	4419      	add	r1, r3
 800435a:	449b      	add	fp, r3
 800435c:	9b04      	ldr	r3, [sp, #16]
 800435e:	9101      	str	r1, [sp, #4]
 8004360:	3b01      	subs	r3, #1
 8004362:	44aa      	add	sl, r5
 8004364:	9304      	str	r3, [sp, #16]
 8004366:	d004      	beq.n	8004372 <arm_mat_mult_f32+0x12a>
 8004368:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800436a:	6858      	ldr	r0, [r3, #4]
 800436c:	e79e      	b.n	80042ac <arm_mat_mult_f32+0x64>
 800436e:	9a05      	ldr	r2, [sp, #20]
 8004370:	e7d9      	b.n	8004326 <arm_mat_mult_f32+0xde>
 8004372:	4618      	mov	r0, r3
 8004374:	b00b      	add	sp, #44	; 0x2c
 8004376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800437a:	f06f 0002 	mvn.w	r0, #2
 800437e:	b00b      	add	sp, #44	; 0x2c
 8004380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004384:	00000000 	.word	0x00000000

08004388 <arm_mat_init_f32>:
 8004388:	8001      	strh	r1, [r0, #0]
 800438a:	8042      	strh	r2, [r0, #2]
 800438c:	6043      	str	r3, [r0, #4]
 800438e:	4770      	bx	lr

08004390 <arm_cos_f32>:
 8004390:	eddf 7a21 	vldr	s15, [pc, #132]	; 8004418 <arm_cos_f32+0x88>
 8004394:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004398:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800439c:	ee30 0a27 	vadd.f32	s0, s0, s15
 80043a0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80043a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043a8:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80043ac:	d504      	bpl.n	80043b8 <arm_cos_f32+0x28>
 80043ae:	ee17 3a90 	vmov	r3, s15
 80043b2:	3b01      	subs	r3, #1
 80043b4:	ee07 3a90 	vmov	s15, r3
 80043b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80043bc:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800441c <arm_cos_f32+0x8c>
 80043c0:	ee30 0a67 	vsub.f32	s0, s0, s15
 80043c4:	ee20 0a07 	vmul.f32	s0, s0, s14
 80043c8:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80043cc:	ee17 3a90 	vmov	r3, s15
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043d6:	d21a      	bcs.n	800440e <arm_cos_f32+0x7e>
 80043d8:	ee07 3a90 	vmov	s15, r3
 80043dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043e0:	1c59      	adds	r1, r3, #1
 80043e2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80043e6:	4a0e      	ldr	r2, [pc, #56]	; (8004420 <arm_cos_f32+0x90>)
 80043e8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80043ec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80043f0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80043f4:	ed93 7a00 	vldr	s14, [r3]
 80043f8:	edd2 6a00 	vldr	s13, [r2]
 80043fc:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8004400:	ee20 0a26 	vmul.f32	s0, s0, s13
 8004404:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004408:	ee37 0a80 	vadd.f32	s0, s15, s0
 800440c:	4770      	bx	lr
 800440e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8004412:	2101      	movs	r1, #1
 8004414:	2300      	movs	r3, #0
 8004416:	e7e6      	b.n	80043e6 <arm_cos_f32+0x56>
 8004418:	3e22f983 	.word	0x3e22f983
 800441c:	44000000 	.word	0x44000000
 8004420:	0800a4b0 	.word	0x0800a4b0

08004424 <arm_scale_f32>:
 8004424:	b470      	push	{r4, r5, r6}
 8004426:	0896      	lsrs	r6, r2, #2
 8004428:	d025      	beq.n	8004476 <arm_scale_f32+0x52>
 800442a:	f100 0410 	add.w	r4, r0, #16
 800442e:	f101 0310 	add.w	r3, r1, #16
 8004432:	4635      	mov	r5, r6
 8004434:	ed54 7a04 	vldr	s15, [r4, #-16]
 8004438:	ee67 7a80 	vmul.f32	s15, s15, s0
 800443c:	3d01      	subs	r5, #1
 800443e:	ed43 7a04 	vstr	s15, [r3, #-16]
 8004442:	ed54 7a03 	vldr	s15, [r4, #-12]
 8004446:	ee67 7a80 	vmul.f32	s15, s15, s0
 800444a:	f104 0410 	add.w	r4, r4, #16
 800444e:	ed43 7a03 	vstr	s15, [r3, #-12]
 8004452:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 8004456:	ee67 7a80 	vmul.f32	s15, s15, s0
 800445a:	f103 0310 	add.w	r3, r3, #16
 800445e:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
 8004462:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 8004466:	ee67 7a80 	vmul.f32	s15, s15, s0
 800446a:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 800446e:	d1e1      	bne.n	8004434 <arm_scale_f32+0x10>
 8004470:	0136      	lsls	r6, r6, #4
 8004472:	4430      	add	r0, r6
 8004474:	4431      	add	r1, r6
 8004476:	f012 0203 	ands.w	r2, r2, #3
 800447a:	d015      	beq.n	80044a8 <arm_scale_f32+0x84>
 800447c:	edd0 7a00 	vldr	s15, [r0]
 8004480:	ee67 7a80 	vmul.f32	s15, s15, s0
 8004484:	3a01      	subs	r2, #1
 8004486:	edc1 7a00 	vstr	s15, [r1]
 800448a:	d00d      	beq.n	80044a8 <arm_scale_f32+0x84>
 800448c:	edd0 7a01 	vldr	s15, [r0, #4]
 8004490:	ee67 7a80 	vmul.f32	s15, s15, s0
 8004494:	2a01      	cmp	r2, #1
 8004496:	edc1 7a01 	vstr	s15, [r1, #4]
 800449a:	d005      	beq.n	80044a8 <arm_scale_f32+0x84>
 800449c:	edd0 7a02 	vldr	s15, [r0, #8]
 80044a0:	ee27 0a80 	vmul.f32	s0, s15, s0
 80044a4:	ed81 0a02 	vstr	s0, [r1, #8]
 80044a8:	bc70      	pop	{r4, r5, r6}
 80044aa:	4770      	bx	lr

080044ac <ai_buffer_get_size>:
 80044ac:	b378      	cbz	r0, 800450e <ai_buffer_get_size+0x62>
 80044ae:	b410      	push	{r4}
 80044b0:	6803      	ldr	r3, [r0, #0]
 80044b2:	4a17      	ldr	r2, [pc, #92]	; (8004510 <ai_buffer_get_size+0x64>)
 80044b4:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 80044b8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80044bc:	4293      	cmp	r3, r2
 80044be:	d01e      	beq.n	80044fe <ai_buffer_get_size+0x52>
 80044c0:	6984      	ldr	r4, [r0, #24]
 80044c2:	6862      	ldr	r2, [r4, #4]
 80044c4:	7d03      	ldrb	r3, [r0, #20]
 80044c6:	6941      	ldr	r1, [r0, #20]
 80044c8:	f1a3 0301 	sub.w	r3, r3, #1
 80044cc:	fab3 f383 	clz	r3, r3
 80044d0:	095b      	lsrs	r3, r3, #5
 80044d2:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 80044d6:	f3c1 2017 	ubfx	r0, r1, #8, #24
 80044da:	da0b      	bge.n	80044f4 <ai_buffer_get_size+0x48>
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d102      	bne.n	80044e6 <ai_buffer_get_size+0x3a>
 80044e0:	2802      	cmp	r0, #2
 80044e2:	d007      	beq.n	80044f4 <ai_buffer_get_size+0x48>
 80044e4:	2302      	movs	r3, #2
 80044e6:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 80044ea:	3301      	adds	r3, #1
 80044ec:	4298      	cmp	r0, r3
 80044ee:	fb01 f202 	mul.w	r2, r1, r2
 80044f2:	d1f3      	bne.n	80044dc <ai_buffer_get_size+0x30>
 80044f4:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 80044f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044fc:	4770      	bx	lr
 80044fe:	2900      	cmp	r1, #0
 8004500:	d0de      	beq.n	80044c0 <ai_buffer_get_size+0x14>
 8004502:	6984      	ldr	r4, [r0, #24]
 8004504:	6863      	ldr	r3, [r4, #4]
 8004506:	331f      	adds	r3, #31
 8004508:	f023 021f 	bic.w	r2, r3, #31
 800450c:	e7da      	b.n	80044c4 <ai_buffer_get_size+0x18>
 800450e:	4770      	bx	lr
 8004510:	000400c0 	.word	0x000400c0

08004514 <ai_buffer_array_sane>:
 8004514:	b138      	cbz	r0, 8004526 <ai_buffer_array_sane+0x12>
 8004516:	6843      	ldr	r3, [r0, #4]
 8004518:	b123      	cbz	r3, 8004524 <ai_buffer_array_sane+0x10>
 800451a:	8840      	ldrh	r0, [r0, #2]
 800451c:	3800      	subs	r0, #0
 800451e:	bf18      	it	ne
 8004520:	2001      	movne	r0, #1
 8004522:	4770      	bx	lr
 8004524:	4618      	mov	r0, r3
 8004526:	4770      	bx	lr

08004528 <ai_buffer_array_item_set_address>:
 8004528:	b150      	cbz	r0, 8004540 <ai_buffer_array_item_set_address+0x18>
 800452a:	6843      	ldr	r3, [r0, #4]
 800452c:	b14b      	cbz	r3, 8004542 <ai_buffer_array_item_set_address+0x1a>
 800452e:	8840      	ldrh	r0, [r0, #2]
 8004530:	b900      	cbnz	r0, 8004534 <ai_buffer_array_item_set_address+0xc>
 8004532:	4770      	bx	lr
 8004534:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8004538:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800453c:	2001      	movs	r0, #1
 800453e:	604a      	str	r2, [r1, #4]
 8004540:	4770      	bx	lr
 8004542:	4618      	mov	r0, r3
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop

08004548 <_ai_platform_acquire_crc>:
 8004548:	2001      	movs	r0, #1
 800454a:	4770      	bx	lr

0800454c <_ai_platform_release_crc>:
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop

08004550 <ai_platform_get_weights_map>:
 8004550:	2a00      	cmp	r2, #0
 8004552:	d037      	beq.n	80045c4 <ai_platform_get_weights_map+0x74>
 8004554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004556:	4604      	mov	r4, r0
 8004558:	b1a0      	cbz	r0, 8004584 <ai_platform_get_weights_map+0x34>
 800455a:	460f      	mov	r7, r1
 800455c:	b191      	cbz	r1, 8004584 <ai_platform_get_weights_map+0x34>
 800455e:	4b25      	ldr	r3, [pc, #148]	; (80045f4 <ai_platform_get_weights_map+0xa4>)
 8004560:	6810      	ldr	r0, [r2, #0]
 8004562:	4298      	cmp	r0, r3
 8004564:	4615      	mov	r5, r2
 8004566:	d00f      	beq.n	8004588 <ai_platform_get_weights_map+0x38>
 8004568:	6855      	ldr	r5, [r2, #4]
 800456a:	b15d      	cbz	r5, 8004584 <ai_platform_get_weights_map+0x34>
 800456c:	682e      	ldr	r6, [r5, #0]
 800456e:	429e      	cmp	r6, r3
 8004570:	d02a      	beq.n	80045c8 <ai_platform_get_weights_map+0x78>
 8004572:	f1a1 0001 	sub.w	r0, r1, #1
 8004576:	6025      	str	r5, [r4, #0]
 8004578:	fab0 f080 	clz	r0, r0
 800457c:	0940      	lsrs	r0, r0, #5
 800457e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004580:	42a7      	cmp	r7, r4
 8004582:	d034      	beq.n	80045ee <ai_platform_get_weights_map+0x9e>
 8004584:	2000      	movs	r0, #0
 8004586:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004588:	1d10      	adds	r0, r2, #4
 800458a:	f7ff ffc3 	bl	8004514 <ai_buffer_array_sane>
 800458e:	2800      	cmp	r0, #0
 8004590:	d0f8      	beq.n	8004584 <ai_platform_get_weights_map+0x34>
 8004592:	88eb      	ldrh	r3, [r5, #6]
 8004594:	429f      	cmp	r7, r3
 8004596:	d1f5      	bne.n	8004584 <ai_platform_get_weights_map+0x34>
 8004598:	f04f 0e00 	mov.w	lr, #0
 800459c:	1f23      	subs	r3, r4, #4
 800459e:	4670      	mov	r0, lr
 80045a0:	68aa      	ldr	r2, [r5, #8]
 80045a2:	eb02 0c0e 	add.w	ip, r2, lr
 80045a6:	f10e 0e1c 	add.w	lr, lr, #28
 80045aa:	f8dc 4004 	ldr.w	r4, [ip, #4]
 80045ae:	b124      	cbz	r4, 80045ba <ai_platform_get_weights_map+0x6a>
 80045b0:	3001      	adds	r0, #1
 80045b2:	4287      	cmp	r7, r0
 80045b4:	f843 4f04 	str.w	r4, [r3, #4]!
 80045b8:	d1f2      	bne.n	80045a0 <ai_platform_get_weights_map+0x50>
 80045ba:	1a38      	subs	r0, r7, r0
 80045bc:	fab0 f080 	clz	r0, r0
 80045c0:	0940      	lsrs	r0, r0, #5
 80045c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045c4:	2000      	movs	r0, #0
 80045c6:	4770      	bx	lr
 80045c8:	1f23      	subs	r3, r4, #4
 80045ca:	4628      	mov	r0, r5
 80045cc:	2400      	movs	r4, #0
 80045ce:	e000      	b.n	80045d2 <ai_platform_get_weights_map+0x82>
 80045d0:	4614      	mov	r4, r2
 80045d2:	f850 2f04 	ldr.w	r2, [r0, #4]!
 80045d6:	42b2      	cmp	r2, r6
 80045d8:	d0d2      	beq.n	8004580 <ai_platform_get_weights_map+0x30>
 80045da:	f843 2f04 	str.w	r2, [r3, #4]!
 80045de:	1c62      	adds	r2, r4, #1
 80045e0:	4297      	cmp	r7, r2
 80045e2:	d1f5      	bne.n	80045d0 <ai_platform_get_weights_map+0x80>
 80045e4:	3402      	adds	r4, #2
 80045e6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 80045ea:	42b3      	cmp	r3, r6
 80045ec:	d1ca      	bne.n	8004584 <ai_platform_get_weights_map+0x34>
 80045ee:	2001      	movs	r0, #1
 80045f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045f2:	bf00      	nop
 80045f4:	a1facade 	.word	0xa1facade

080045f8 <ai_platform_get_activations_map>:
 80045f8:	2a00      	cmp	r2, #0
 80045fa:	d038      	beq.n	800466e <ai_platform_get_activations_map+0x76>
 80045fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045fe:	4604      	mov	r4, r0
 8004600:	b1a0      	cbz	r0, 800462c <ai_platform_get_activations_map+0x34>
 8004602:	460f      	mov	r7, r1
 8004604:	b191      	cbz	r1, 800462c <ai_platform_get_activations_map+0x34>
 8004606:	4b25      	ldr	r3, [pc, #148]	; (800469c <ai_platform_get_activations_map+0xa4>)
 8004608:	6810      	ldr	r0, [r2, #0]
 800460a:	4298      	cmp	r0, r3
 800460c:	4615      	mov	r5, r2
 800460e:	d00f      	beq.n	8004630 <ai_platform_get_activations_map+0x38>
 8004610:	6a15      	ldr	r5, [r2, #32]
 8004612:	b15d      	cbz	r5, 800462c <ai_platform_get_activations_map+0x34>
 8004614:	682e      	ldr	r6, [r5, #0]
 8004616:	429e      	cmp	r6, r3
 8004618:	d02b      	beq.n	8004672 <ai_platform_get_activations_map+0x7a>
 800461a:	f1a1 0001 	sub.w	r0, r1, #1
 800461e:	6025      	str	r5, [r4, #0]
 8004620:	fab0 f080 	clz	r0, r0
 8004624:	0940      	lsrs	r0, r0, #5
 8004626:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004628:	42a7      	cmp	r7, r4
 800462a:	d035      	beq.n	8004698 <ai_platform_get_activations_map+0xa0>
 800462c:	2000      	movs	r0, #0
 800462e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004630:	f102 000c 	add.w	r0, r2, #12
 8004634:	f7ff ff6e 	bl	8004514 <ai_buffer_array_sane>
 8004638:	2800      	cmp	r0, #0
 800463a:	d0f7      	beq.n	800462c <ai_platform_get_activations_map+0x34>
 800463c:	89eb      	ldrh	r3, [r5, #14]
 800463e:	429f      	cmp	r7, r3
 8004640:	d1f4      	bne.n	800462c <ai_platform_get_activations_map+0x34>
 8004642:	f04f 0e00 	mov.w	lr, #0
 8004646:	1f23      	subs	r3, r4, #4
 8004648:	4670      	mov	r0, lr
 800464a:	692a      	ldr	r2, [r5, #16]
 800464c:	eb02 0c0e 	add.w	ip, r2, lr
 8004650:	f10e 0e1c 	add.w	lr, lr, #28
 8004654:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8004658:	b124      	cbz	r4, 8004664 <ai_platform_get_activations_map+0x6c>
 800465a:	3001      	adds	r0, #1
 800465c:	4287      	cmp	r7, r0
 800465e:	f843 4f04 	str.w	r4, [r3, #4]!
 8004662:	d1f2      	bne.n	800464a <ai_platform_get_activations_map+0x52>
 8004664:	1a38      	subs	r0, r7, r0
 8004666:	fab0 f080 	clz	r0, r0
 800466a:	0940      	lsrs	r0, r0, #5
 800466c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800466e:	2000      	movs	r0, #0
 8004670:	4770      	bx	lr
 8004672:	1f23      	subs	r3, r4, #4
 8004674:	4628      	mov	r0, r5
 8004676:	2400      	movs	r4, #0
 8004678:	e000      	b.n	800467c <ai_platform_get_activations_map+0x84>
 800467a:	4614      	mov	r4, r2
 800467c:	f850 2f04 	ldr.w	r2, [r0, #4]!
 8004680:	42b2      	cmp	r2, r6
 8004682:	d0d1      	beq.n	8004628 <ai_platform_get_activations_map+0x30>
 8004684:	f843 2f04 	str.w	r2, [r3, #4]!
 8004688:	1c62      	adds	r2, r4, #1
 800468a:	4297      	cmp	r7, r2
 800468c:	d1f5      	bne.n	800467a <ai_platform_get_activations_map+0x82>
 800468e:	3402      	adds	r4, #2
 8004690:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8004694:	42b3      	cmp	r3, r6
 8004696:	d1c9      	bne.n	800462c <ai_platform_get_activations_map+0x34>
 8004698:	2001      	movs	r0, #1
 800469a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800469c:	a1facade 	.word	0xa1facade

080046a0 <ai_platform_bind_network_params>:
 80046a0:	b1a0      	cbz	r0, 80046cc <ai_platform_bind_network_params+0x2c>
 80046a2:	b1b1      	cbz	r1, 80046d2 <ai_platform_bind_network_params+0x32>
 80046a4:	b1c2      	cbz	r2, 80046d8 <ai_platform_bind_network_params+0x38>
 80046a6:	b410      	push	{r4}
 80046a8:	4603      	mov	r3, r0
 80046aa:	4c0d      	ldr	r4, [pc, #52]	; (80046e0 <ai_platform_bind_network_params+0x40>)
 80046ac:	f843 4b04 	str.w	r4, [r3], #4
 80046b0:	f100 0c0c 	add.w	ip, r0, #12
 80046b4:	c903      	ldmia	r1, {r0, r1}
 80046b6:	e883 0003 	stmia.w	r3, {r0, r1}
 80046ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80046be:	e88c 0003 	stmia.w	ip, {r0, r1}
 80046c2:	2301      	movs	r3, #1
 80046c4:	4618      	mov	r0, r3
 80046c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80046ca:	4770      	bx	lr
 80046cc:	4603      	mov	r3, r0
 80046ce:	4618      	mov	r0, r3
 80046d0:	4770      	bx	lr
 80046d2:	460b      	mov	r3, r1
 80046d4:	4618      	mov	r0, r3
 80046d6:	4770      	bx	lr
 80046d8:	4613      	mov	r3, r2
 80046da:	4618      	mov	r0, r3
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop
 80046e0:	a1facade 	.word	0xa1facade

080046e4 <ai_platform_network_get_error>:
 80046e4:	b510      	push	{r4, lr}
 80046e6:	b1f0      	cbz	r0, 8004726 <ai_platform_network_get_error+0x42>
 80046e8:	4b2f      	ldr	r3, [pc, #188]	; (80047a8 <ai_platform_network_get_error+0xc4>)
 80046ea:	6802      	ldr	r2, [r0, #0]
 80046ec:	429a      	cmp	r2, r3
 80046ee:	4604      	mov	r4, r0
 80046f0:	d119      	bne.n	8004726 <ai_platform_network_get_error+0x42>
 80046f2:	f7ff ff29 	bl	8004548 <_ai_platform_acquire_crc>
 80046f6:	4b2d      	ldr	r3, [pc, #180]	; (80047ac <ai_platform_network_get_error+0xc8>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80046fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004702:	d03c      	beq.n	800477e <ai_platform_network_get_error+0x9a>
 8004704:	4a2a      	ldr	r2, [pc, #168]	; (80047b0 <ai_platform_network_get_error+0xcc>)
 8004706:	2301      	movs	r3, #1
 8004708:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800470c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8004710:	2b00      	cmp	r3, #0
 8004712:	d1fb      	bne.n	800470c <ai_platform_network_get_error+0x28>
 8004714:	4b27      	ldr	r3, [pc, #156]	; (80047b4 <ai_platform_network_get_error+0xd0>)
 8004716:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800471a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800471e:	4b26      	ldr	r3, [pc, #152]	; (80047b8 <ai_platform_network_get_error+0xd4>)
 8004720:	429a      	cmp	r2, r3
 8004722:	d038      	beq.n	8004796 <ai_platform_network_get_error+0xb2>
 8004724:	e7fe      	b.n	8004724 <ai_platform_network_get_error+0x40>
 8004726:	f7ff ff0f 	bl	8004548 <_ai_platform_acquire_crc>
 800472a:	4b20      	ldr	r3, [pc, #128]	; (80047ac <ai_platform_network_get_error+0xc8>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004732:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004736:	d010      	beq.n	800475a <ai_platform_network_get_error+0x76>
 8004738:	4a1d      	ldr	r2, [pc, #116]	; (80047b0 <ai_platform_network_get_error+0xcc>)
 800473a:	2301      	movs	r3, #1
 800473c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8004740:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8004744:	2b00      	cmp	r3, #0
 8004746:	d1fb      	bne.n	8004740 <ai_platform_network_get_error+0x5c>
 8004748:	4b1a      	ldr	r3, [pc, #104]	; (80047b4 <ai_platform_network_get_error+0xd0>)
 800474a:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800474e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8004752:	4b19      	ldr	r3, [pc, #100]	; (80047b8 <ai_platform_network_get_error+0xd4>)
 8004754:	429a      	cmp	r2, r3
 8004756:	d00d      	beq.n	8004774 <ai_platform_network_get_error+0x90>
 8004758:	e7fe      	b.n	8004758 <ai_platform_network_get_error+0x74>
 800475a:	4a18      	ldr	r2, [pc, #96]	; (80047bc <ai_platform_network_get_error+0xd8>)
 800475c:	2301      	movs	r3, #1
 800475e:	6093      	str	r3, [r2, #8]
 8004760:	6893      	ldr	r3, [r2, #8]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d1fc      	bne.n	8004760 <ai_platform_network_get_error+0x7c>
 8004766:	4b13      	ldr	r3, [pc, #76]	; (80047b4 <ai_platform_network_get_error+0xd0>)
 8004768:	6013      	str	r3, [r2, #0]
 800476a:	6812      	ldr	r2, [r2, #0]
 800476c:	4b12      	ldr	r3, [pc, #72]	; (80047b8 <ai_platform_network_get_error+0xd4>)
 800476e:	429a      	cmp	r2, r3
 8004770:	d000      	beq.n	8004774 <ai_platform_network_get_error+0x90>
 8004772:	e7fe      	b.n	8004772 <ai_platform_network_get_error+0x8e>
 8004774:	f7ff feea 	bl	800454c <_ai_platform_release_crc>
 8004778:	f241 0010 	movw	r0, #4112	; 0x1010
 800477c:	bd10      	pop	{r4, pc}
 800477e:	4a0f      	ldr	r2, [pc, #60]	; (80047bc <ai_platform_network_get_error+0xd8>)
 8004780:	2301      	movs	r3, #1
 8004782:	6093      	str	r3, [r2, #8]
 8004784:	6893      	ldr	r3, [r2, #8]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d1fc      	bne.n	8004784 <ai_platform_network_get_error+0xa0>
 800478a:	4b0a      	ldr	r3, [pc, #40]	; (80047b4 <ai_platform_network_get_error+0xd0>)
 800478c:	6013      	str	r3, [r2, #0]
 800478e:	6812      	ldr	r2, [r2, #0]
 8004790:	4b09      	ldr	r3, [pc, #36]	; (80047b8 <ai_platform_network_get_error+0xd4>)
 8004792:	429a      	cmp	r2, r3
 8004794:	d107      	bne.n	80047a6 <ai_platform_network_get_error+0xc2>
 8004796:	f7ff fed9 	bl	800454c <_ai_platform_release_crc>
 800479a:	f104 0010 	add.w	r0, r4, #16
 800479e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047a2:	f000 be8b 	b.w	80054bc <core_get_error>
 80047a6:	e7fe      	b.n	80047a6 <ai_platform_network_get_error+0xc2>
 80047a8:	a1c00100 	.word	0xa1c00100
 80047ac:	e0042000 	.word	0xe0042000
 80047b0:	58024000 	.word	0x58024000
 80047b4:	f407a5c2 	.word	0xf407a5c2
 80047b8:	b5e8b5cd 	.word	0xb5e8b5cd
 80047bc:	40023000 	.word	0x40023000

080047c0 <ai_platform_network_set_error>:
 80047c0:	b110      	cbz	r0, 80047c8 <ai_platform_network_set_error+0x8>
 80047c2:	3010      	adds	r0, #16
 80047c4:	f000 be80 	b.w	80054c8 <core_set_error>
 80047c8:	4770      	bx	lr
 80047ca:	bf00      	nop

080047cc <ai_platform_inputs_get>:
 80047cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047d0:	b085      	sub	sp, #20
 80047d2:	9102      	str	r1, [sp, #8]
 80047d4:	b1f0      	cbz	r0, 8004814 <ai_platform_inputs_get+0x48>
 80047d6:	4b62      	ldr	r3, [pc, #392]	; (8004960 <ai_platform_inputs_get+0x194>)
 80047d8:	6802      	ldr	r2, [r0, #0]
 80047da:	429a      	cmp	r2, r3
 80047dc:	4607      	mov	r7, r0
 80047de:	d119      	bne.n	8004814 <ai_platform_inputs_get+0x48>
 80047e0:	f7ff feb2 	bl	8004548 <_ai_platform_acquire_crc>
 80047e4:	4b5f      	ldr	r3, [pc, #380]	; (8004964 <ai_platform_inputs_get+0x198>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80047ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047f0:	d03d      	beq.n	800486e <ai_platform_inputs_get+0xa2>
 80047f2:	4a5d      	ldr	r2, [pc, #372]	; (8004968 <ai_platform_inputs_get+0x19c>)
 80047f4:	2301      	movs	r3, #1
 80047f6:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80047fa:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d1fb      	bne.n	80047fa <ai_platform_inputs_get+0x2e>
 8004802:	4b5a      	ldr	r3, [pc, #360]	; (800496c <ai_platform_inputs_get+0x1a0>)
 8004804:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8004808:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800480c:	4b58      	ldr	r3, [pc, #352]	; (8004970 <ai_platform_inputs_get+0x1a4>)
 800480e:	429a      	cmp	r2, r3
 8004810:	d039      	beq.n	8004886 <ai_platform_inputs_get+0xba>
 8004812:	e7fe      	b.n	8004812 <ai_platform_inputs_get+0x46>
 8004814:	f7ff fe98 	bl	8004548 <_ai_platform_acquire_crc>
 8004818:	4b52      	ldr	r3, [pc, #328]	; (8004964 <ai_platform_inputs_get+0x198>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004820:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004824:	d010      	beq.n	8004848 <ai_platform_inputs_get+0x7c>
 8004826:	4a50      	ldr	r2, [pc, #320]	; (8004968 <ai_platform_inputs_get+0x19c>)
 8004828:	2301      	movs	r3, #1
 800482a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800482e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8004832:	2b00      	cmp	r3, #0
 8004834:	d1fb      	bne.n	800482e <ai_platform_inputs_get+0x62>
 8004836:	4b4d      	ldr	r3, [pc, #308]	; (800496c <ai_platform_inputs_get+0x1a0>)
 8004838:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800483c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8004840:	4b4b      	ldr	r3, [pc, #300]	; (8004970 <ai_platform_inputs_get+0x1a4>)
 8004842:	429a      	cmp	r2, r3
 8004844:	d00d      	beq.n	8004862 <ai_platform_inputs_get+0x96>
 8004846:	e7fe      	b.n	8004846 <ai_platform_inputs_get+0x7a>
 8004848:	4a4a      	ldr	r2, [pc, #296]	; (8004974 <ai_platform_inputs_get+0x1a8>)
 800484a:	2301      	movs	r3, #1
 800484c:	6093      	str	r3, [r2, #8]
 800484e:	6893      	ldr	r3, [r2, #8]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d1fc      	bne.n	800484e <ai_platform_inputs_get+0x82>
 8004854:	4b45      	ldr	r3, [pc, #276]	; (800496c <ai_platform_inputs_get+0x1a0>)
 8004856:	6013      	str	r3, [r2, #0]
 8004858:	6812      	ldr	r2, [r2, #0]
 800485a:	4b45      	ldr	r3, [pc, #276]	; (8004970 <ai_platform_inputs_get+0x1a4>)
 800485c:	429a      	cmp	r2, r3
 800485e:	d000      	beq.n	8004862 <ai_platform_inputs_get+0x96>
 8004860:	e7fe      	b.n	8004860 <ai_platform_inputs_get+0x94>
 8004862:	f7ff fe73 	bl	800454c <_ai_platform_release_crc>
 8004866:	2000      	movs	r0, #0
 8004868:	b005      	add	sp, #20
 800486a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800486e:	4a41      	ldr	r2, [pc, #260]	; (8004974 <ai_platform_inputs_get+0x1a8>)
 8004870:	2301      	movs	r3, #1
 8004872:	6093      	str	r3, [r2, #8]
 8004874:	6893      	ldr	r3, [r2, #8]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d1fc      	bne.n	8004874 <ai_platform_inputs_get+0xa8>
 800487a:	4b3c      	ldr	r3, [pc, #240]	; (800496c <ai_platform_inputs_get+0x1a0>)
 800487c:	6013      	str	r3, [r2, #0]
 800487e:	6812      	ldr	r2, [r2, #0]
 8004880:	4b3b      	ldr	r3, [pc, #236]	; (8004970 <ai_platform_inputs_get+0x1a4>)
 8004882:	429a      	cmp	r2, r3
 8004884:	d155      	bne.n	8004932 <ai_platform_inputs_get+0x166>
 8004886:	f7ff fe61 	bl	800454c <_ai_platform_release_crc>
 800488a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800488c:	2b00      	cmp	r3, #0
 800488e:	d051      	beq.n	8004934 <ai_platform_inputs_get+0x168>
 8004890:	f8d7 a030 	ldr.w	sl, [r7, #48]	; 0x30
 8004894:	f1ba 0f00 	cmp.w	sl, #0
 8004898:	d04c      	beq.n	8004934 <ai_platform_inputs_get+0x168>
 800489a:	f04f 0b00 	mov.w	fp, #0
 800489e:	465d      	mov	r5, fp
 80048a0:	9703      	str	r7, [sp, #12]
 80048a2:	e016      	b.n	80048d2 <ai_platform_inputs_get+0x106>
 80048a4:	9901      	ldr	r1, [sp, #4]
 80048a6:	2301      	movs	r3, #1
 80048a8:	507b      	str	r3, [r7, r1]
 80048aa:	69b1      	ldr	r1, [r6, #24]
 80048ac:	6849      	ldr	r1, [r1, #4]
 80048ae:	6121      	str	r1, [r4, #16]
 80048b0:	f04f 0301 	mov.w	r3, #1
 80048b4:	7523      	strb	r3, [r4, #20]
 80048b6:	e9c4 c200 	strd	ip, r2, [r4]
 80048ba:	6962      	ldr	r2, [r4, #20]
 80048bc:	60a0      	str	r0, [r4, #8]
 80048be:	2300      	movs	r3, #0
 80048c0:	f369 221f 	bfi	r2, r9, #8, #24
 80048c4:	f8c4 8018 	str.w	r8, [r4, #24]
 80048c8:	60e3      	str	r3, [r4, #12]
 80048ca:	3501      	adds	r5, #1
 80048cc:	f10b 0b1c 	add.w	fp, fp, #28
 80048d0:	6162      	str	r2, [r4, #20]
 80048d2:	f8ba 3000 	ldrh.w	r3, [sl]
 80048d6:	42ab      	cmp	r3, r5
 80048d8:	b2aa      	uxth	r2, r5
 80048da:	d93a      	bls.n	8004952 <ai_platform_inputs_get+0x186>
 80048dc:	f8da 3004 	ldr.w	r3, [sl, #4]
 80048e0:	00e9      	lsls	r1, r5, #3
 80048e2:	9101      	str	r1, [sp, #4]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d034      	beq.n	8004952 <ai_platform_inputs_get+0x186>
 80048e8:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 80048ec:	2e00      	cmp	r6, #0
 80048ee:	d030      	beq.n	8004952 <ai_platform_inputs_get+0x186>
 80048f0:	f8da 3008 	ldr.w	r3, [sl, #8]
 80048f4:	69b2      	ldr	r2, [r6, #24]
 80048f6:	f8d6 800c 	ldr.w	r8, [r6, #12]
 80048fa:	6810      	ldr	r0, [r2, #0]
 80048fc:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8004900:	68b3      	ldr	r3, [r6, #8]
 8004902:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8004906:	f001 fc93 	bl	8006230 <ai_array_to_buffer_fmt>
 800490a:	69b1      	ldr	r1, [r6, #24]
 800490c:	4684      	mov	ip, r0
 800490e:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 8004912:	688a      	ldr	r2, [r1, #8]
 8004914:	445c      	add	r4, fp
 8004916:	2800      	cmp	r0, #0
 8004918:	d0c8      	beq.n	80048ac <ai_platform_inputs_get+0xe0>
 800491a:	2100      	movs	r1, #0
 800491c:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 8004920:	6831      	ldr	r1, [r6, #0]
 8004922:	6041      	str	r1, [r0, #4]
 8004924:	b111      	cbz	r1, 800492c <ai_platform_inputs_get+0x160>
 8004926:	8849      	ldrh	r1, [r1, #2]
 8004928:	2900      	cmp	r1, #0
 800492a:	d1bb      	bne.n	80048a4 <ai_platform_inputs_get+0xd8>
 800492c:	69b1      	ldr	r1, [r6, #24]
 800492e:	2000      	movs	r0, #0
 8004930:	e7bc      	b.n	80048ac <ai_platform_inputs_get+0xe0>
 8004932:	e7fe      	b.n	8004932 <ai_platform_inputs_get+0x166>
 8004934:	2218      	movs	r2, #24
 8004936:	2111      	movs	r1, #17
 8004938:	f107 0010 	add.w	r0, r7, #16
 800493c:	f000 fdc4 	bl	80054c8 <core_set_error>
 8004940:	2200      	movs	r2, #0
 8004942:	4610      	mov	r0, r2
 8004944:	9b02      	ldr	r3, [sp, #8]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d08e      	beq.n	8004868 <ai_platform_inputs_get+0x9c>
 800494a:	801a      	strh	r2, [r3, #0]
 800494c:	b005      	add	sp, #20
 800494e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004952:	9f03      	ldr	r7, [sp, #12]
 8004954:	2a00      	cmp	r2, #0
 8004956:	d0ed      	beq.n	8004934 <ai_platform_inputs_get+0x168>
 8004958:	f8da 3008 	ldr.w	r3, [sl, #8]
 800495c:	6858      	ldr	r0, [r3, #4]
 800495e:	e7f1      	b.n	8004944 <ai_platform_inputs_get+0x178>
 8004960:	a1c00100 	.word	0xa1c00100
 8004964:	e0042000 	.word	0xe0042000
 8004968:	58024000 	.word	0x58024000
 800496c:	f407a5c2 	.word	0xf407a5c2
 8004970:	b5e8b5cd 	.word	0xb5e8b5cd
 8004974:	40023000 	.word	0x40023000

08004978 <ai_platform_outputs_get>:
 8004978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800497c:	b085      	sub	sp, #20
 800497e:	9102      	str	r1, [sp, #8]
 8004980:	b1f0      	cbz	r0, 80049c0 <ai_platform_outputs_get+0x48>
 8004982:	4b5f      	ldr	r3, [pc, #380]	; (8004b00 <ai_platform_outputs_get+0x188>)
 8004984:	6802      	ldr	r2, [r0, #0]
 8004986:	429a      	cmp	r2, r3
 8004988:	4607      	mov	r7, r0
 800498a:	d119      	bne.n	80049c0 <ai_platform_outputs_get+0x48>
 800498c:	f7ff fddc 	bl	8004548 <_ai_platform_acquire_crc>
 8004990:	4b5c      	ldr	r3, [pc, #368]	; (8004b04 <ai_platform_outputs_get+0x18c>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004998:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800499c:	d03d      	beq.n	8004a1a <ai_platform_outputs_get+0xa2>
 800499e:	4a5a      	ldr	r2, [pc, #360]	; (8004b08 <ai_platform_outputs_get+0x190>)
 80049a0:	2301      	movs	r3, #1
 80049a2:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80049a6:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d1fb      	bne.n	80049a6 <ai_platform_outputs_get+0x2e>
 80049ae:	4b57      	ldr	r3, [pc, #348]	; (8004b0c <ai_platform_outputs_get+0x194>)
 80049b0:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80049b4:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80049b8:	4b55      	ldr	r3, [pc, #340]	; (8004b10 <ai_platform_outputs_get+0x198>)
 80049ba:	429a      	cmp	r2, r3
 80049bc:	d039      	beq.n	8004a32 <ai_platform_outputs_get+0xba>
 80049be:	e7fe      	b.n	80049be <ai_platform_outputs_get+0x46>
 80049c0:	f7ff fdc2 	bl	8004548 <_ai_platform_acquire_crc>
 80049c4:	4b4f      	ldr	r3, [pc, #316]	; (8004b04 <ai_platform_outputs_get+0x18c>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80049cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049d0:	d010      	beq.n	80049f4 <ai_platform_outputs_get+0x7c>
 80049d2:	4a4d      	ldr	r2, [pc, #308]	; (8004b08 <ai_platform_outputs_get+0x190>)
 80049d4:	2301      	movs	r3, #1
 80049d6:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80049da:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d1fb      	bne.n	80049da <ai_platform_outputs_get+0x62>
 80049e2:	4b4a      	ldr	r3, [pc, #296]	; (8004b0c <ai_platform_outputs_get+0x194>)
 80049e4:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80049e8:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80049ec:	4b48      	ldr	r3, [pc, #288]	; (8004b10 <ai_platform_outputs_get+0x198>)
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d00d      	beq.n	8004a0e <ai_platform_outputs_get+0x96>
 80049f2:	e7fe      	b.n	80049f2 <ai_platform_outputs_get+0x7a>
 80049f4:	4a47      	ldr	r2, [pc, #284]	; (8004b14 <ai_platform_outputs_get+0x19c>)
 80049f6:	2301      	movs	r3, #1
 80049f8:	6093      	str	r3, [r2, #8]
 80049fa:	6893      	ldr	r3, [r2, #8]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d1fc      	bne.n	80049fa <ai_platform_outputs_get+0x82>
 8004a00:	4b42      	ldr	r3, [pc, #264]	; (8004b0c <ai_platform_outputs_get+0x194>)
 8004a02:	6013      	str	r3, [r2, #0]
 8004a04:	6812      	ldr	r2, [r2, #0]
 8004a06:	4b42      	ldr	r3, [pc, #264]	; (8004b10 <ai_platform_outputs_get+0x198>)
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d000      	beq.n	8004a0e <ai_platform_outputs_get+0x96>
 8004a0c:	e7fe      	b.n	8004a0c <ai_platform_outputs_get+0x94>
 8004a0e:	f7ff fd9d 	bl	800454c <_ai_platform_release_crc>
 8004a12:	2000      	movs	r0, #0
 8004a14:	b005      	add	sp, #20
 8004a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a1a:	4a3e      	ldr	r2, [pc, #248]	; (8004b14 <ai_platform_outputs_get+0x19c>)
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	6093      	str	r3, [r2, #8]
 8004a20:	6893      	ldr	r3, [r2, #8]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d1fc      	bne.n	8004a20 <ai_platform_outputs_get+0xa8>
 8004a26:	4b39      	ldr	r3, [pc, #228]	; (8004b0c <ai_platform_outputs_get+0x194>)
 8004a28:	6013      	str	r3, [r2, #0]
 8004a2a:	6812      	ldr	r2, [r2, #0]
 8004a2c:	4b38      	ldr	r3, [pc, #224]	; (8004b10 <ai_platform_outputs_get+0x198>)
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	d150      	bne.n	8004ad4 <ai_platform_outputs_get+0x15c>
 8004a32:	f7ff fd8b 	bl	800454c <_ai_platform_release_crc>
 8004a36:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d958      	bls.n	8004aee <ai_platform_outputs_get+0x176>
 8004a3c:	f04f 0b00 	mov.w	fp, #0
 8004a40:	f8d7 a030 	ldr.w	sl, [r7, #48]	; 0x30
 8004a44:	9703      	str	r7, [sp, #12]
 8004a46:	465d      	mov	r5, fp
 8004a48:	e016      	b.n	8004a78 <ai_platform_outputs_get+0x100>
 8004a4a:	9901      	ldr	r1, [sp, #4]
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	507b      	str	r3, [r7, r1]
 8004a50:	69b1      	ldr	r1, [r6, #24]
 8004a52:	6849      	ldr	r1, [r1, #4]
 8004a54:	6121      	str	r1, [r4, #16]
 8004a56:	f04f 0301 	mov.w	r3, #1
 8004a5a:	7523      	strb	r3, [r4, #20]
 8004a5c:	e9c4 c200 	strd	ip, r2, [r4]
 8004a60:	6962      	ldr	r2, [r4, #20]
 8004a62:	60a0      	str	r0, [r4, #8]
 8004a64:	2300      	movs	r3, #0
 8004a66:	f369 221f 	bfi	r2, r9, #8, #24
 8004a6a:	f8c4 8018 	str.w	r8, [r4, #24]
 8004a6e:	60e3      	str	r3, [r4, #12]
 8004a70:	3501      	adds	r5, #1
 8004a72:	f10b 0b1c 	add.w	fp, fp, #28
 8004a76:	6162      	str	r2, [r4, #20]
 8004a78:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8004a7c:	42ab      	cmp	r3, r5
 8004a7e:	b2aa      	uxth	r2, r5
 8004a80:	d929      	bls.n	8004ad6 <ai_platform_outputs_get+0x15e>
 8004a82:	f8da 3010 	ldr.w	r3, [sl, #16]
 8004a86:	00e9      	lsls	r1, r5, #3
 8004a88:	9101      	str	r1, [sp, #4]
 8004a8a:	b323      	cbz	r3, 8004ad6 <ai_platform_outputs_get+0x15e>
 8004a8c:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8004a90:	b30e      	cbz	r6, 8004ad6 <ai_platform_outputs_get+0x15e>
 8004a92:	f8da 3014 	ldr.w	r3, [sl, #20]
 8004a96:	69b2      	ldr	r2, [r6, #24]
 8004a98:	f8d6 800c 	ldr.w	r8, [r6, #12]
 8004a9c:	6810      	ldr	r0, [r2, #0]
 8004a9e:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8004aa2:	68b3      	ldr	r3, [r6, #8]
 8004aa4:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8004aa8:	f001 fbc2 	bl	8006230 <ai_array_to_buffer_fmt>
 8004aac:	69b1      	ldr	r1, [r6, #24]
 8004aae:	4684      	mov	ip, r0
 8004ab0:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 8004ab4:	688a      	ldr	r2, [r1, #8]
 8004ab6:	445c      	add	r4, fp
 8004ab8:	2800      	cmp	r0, #0
 8004aba:	d0ca      	beq.n	8004a52 <ai_platform_outputs_get+0xda>
 8004abc:	2100      	movs	r1, #0
 8004abe:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 8004ac2:	6831      	ldr	r1, [r6, #0]
 8004ac4:	6041      	str	r1, [r0, #4]
 8004ac6:	b111      	cbz	r1, 8004ace <ai_platform_outputs_get+0x156>
 8004ac8:	8849      	ldrh	r1, [r1, #2]
 8004aca:	2900      	cmp	r1, #0
 8004acc:	d1bd      	bne.n	8004a4a <ai_platform_outputs_get+0xd2>
 8004ace:	69b1      	ldr	r1, [r6, #24]
 8004ad0:	2000      	movs	r0, #0
 8004ad2:	e7be      	b.n	8004a52 <ai_platform_outputs_get+0xda>
 8004ad4:	e7fe      	b.n	8004ad4 <ai_platform_outputs_get+0x15c>
 8004ad6:	9f03      	ldr	r7, [sp, #12]
 8004ad8:	b14a      	cbz	r2, 8004aee <ai_platform_outputs_get+0x176>
 8004ada:	f8da 3014 	ldr.w	r3, [sl, #20]
 8004ade:	6858      	ldr	r0, [r3, #4]
 8004ae0:	9b02      	ldr	r3, [sp, #8]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d096      	beq.n	8004a14 <ai_platform_outputs_get+0x9c>
 8004ae6:	801a      	strh	r2, [r3, #0]
 8004ae8:	b005      	add	sp, #20
 8004aea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004aee:	2218      	movs	r2, #24
 8004af0:	2111      	movs	r1, #17
 8004af2:	f107 0010 	add.w	r0, r7, #16
 8004af6:	f000 fce7 	bl	80054c8 <core_set_error>
 8004afa:	2200      	movs	r2, #0
 8004afc:	4610      	mov	r0, r2
 8004afe:	e7ef      	b.n	8004ae0 <ai_platform_outputs_get+0x168>
 8004b00:	a1c00100 	.word	0xa1c00100
 8004b04:	e0042000 	.word	0xe0042000
 8004b08:	58024000 	.word	0x58024000
 8004b0c:	f407a5c2 	.word	0xf407a5c2
 8004b10:	b5e8b5cd 	.word	0xb5e8b5cd
 8004b14:	40023000 	.word	0x40023000

08004b18 <ai_platform_network_create>:
 8004b18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004b1c:	b083      	sub	sp, #12
 8004b1e:	4606      	mov	r6, r0
 8004b20:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
 8004b24:	f89d 902c 	ldrb.w	r9, [sp, #44]	; 0x2c
 8004b28:	4615      	mov	r5, r2
 8004b2a:	461f      	mov	r7, r3
 8004b2c:	f7ff fd0c 	bl	8004548 <_ai_platform_acquire_crc>
 8004b30:	b188      	cbz	r0, 8004b56 <ai_platform_network_create+0x3e>
 8004b32:	4a5d      	ldr	r2, [pc, #372]	; (8004ca8 <ai_platform_network_create+0x190>)
 8004b34:	6812      	ldr	r2, [r2, #0]
 8004b36:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8004b3a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8004b3e:	4603      	mov	r3, r0
 8004b40:	d00e      	beq.n	8004b60 <ai_platform_network_create+0x48>
 8004b42:	4a5a      	ldr	r2, [pc, #360]	; (8004cac <ai_platform_network_create+0x194>)
 8004b44:	2118      	movs	r1, #24
 8004b46:	f8c2 1c08 	str.w	r1, [r2, #3080]	; 0xc08
 8004b4a:	f8d2 1c08 	ldr.w	r1, [r2, #3080]	; 0xc08
 8004b4e:	2918      	cmp	r1, #24
 8004b50:	d018      	beq.n	8004b84 <ai_platform_network_create+0x6c>
 8004b52:	f7ff fcfb 	bl	800454c <_ai_platform_release_crc>
 8004b56:	f244 1033 	movw	r0, #16691	; 0x4133
 8004b5a:	b003      	add	sp, #12
 8004b5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004b60:	4a53      	ldr	r2, [pc, #332]	; (8004cb0 <ai_platform_network_create+0x198>)
 8004b62:	2101      	movs	r1, #1
 8004b64:	6091      	str	r1, [r2, #8]
 8004b66:	2114      	movs	r1, #20
 8004b68:	e001      	b.n	8004b6e <ai_platform_network_create+0x56>
 8004b6a:	3901      	subs	r1, #1
 8004b6c:	d002      	beq.n	8004b74 <ai_platform_network_create+0x5c>
 8004b6e:	6894      	ldr	r4, [r2, #8]
 8004b70:	2c00      	cmp	r4, #0
 8004b72:	d1fa      	bne.n	8004b6a <ai_platform_network_create+0x52>
 8004b74:	4a4e      	ldr	r2, [pc, #312]	; (8004cb0 <ai_platform_network_create+0x198>)
 8004b76:	6891      	ldr	r1, [r2, #8]
 8004b78:	b911      	cbnz	r1, 8004b80 <ai_platform_network_create+0x68>
 8004b7a:	6812      	ldr	r2, [r2, #0]
 8004b7c:	3201      	adds	r2, #1
 8004b7e:	d008      	beq.n	8004b92 <ai_platform_network_create+0x7a>
 8004b80:	4618      	mov	r0, r3
 8004b82:	e7e6      	b.n	8004b52 <ai_platform_network_create+0x3a>
 8004b84:	2101      	movs	r1, #1
 8004b86:	f8c2 1c08 	str.w	r1, [r2, #3080]	; 0xc08
 8004b8a:	f8d2 1c08 	ldr.w	r1, [r2, #3080]	; 0xc08
 8004b8e:	2900      	cmp	r1, #0
 8004b90:	d1fb      	bne.n	8004b8a <ai_platform_network_create+0x72>
 8004b92:	4618      	mov	r0, r3
 8004b94:	f7ff fcda 	bl	800454c <_ai_platform_release_crc>
 8004b98:	f7ff fcd6 	bl	8004548 <_ai_platform_acquire_crc>
 8004b9c:	4b42      	ldr	r3, [pc, #264]	; (8004ca8 <ai_platform_network_create+0x190>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004ba4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ba8:	d010      	beq.n	8004bcc <ai_platform_network_create+0xb4>
 8004baa:	4b40      	ldr	r3, [pc, #256]	; (8004cac <ai_platform_network_create+0x194>)
 8004bac:	2201      	movs	r2, #1
 8004bae:	f8c3 2c08 	str.w	r2, [r3, #3080]	; 0xc08
 8004bb2:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	; 0xc08
 8004bb6:	2900      	cmp	r1, #0
 8004bb8:	d1fb      	bne.n	8004bb2 <ai_platform_network_create+0x9a>
 8004bba:	4a3e      	ldr	r2, [pc, #248]	; (8004cb4 <ai_platform_network_create+0x19c>)
 8004bbc:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
 8004bc0:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
 8004bc4:	4b3c      	ldr	r3, [pc, #240]	; (8004cb8 <ai_platform_network_create+0x1a0>)
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d00c      	beq.n	8004be4 <ai_platform_network_create+0xcc>
 8004bca:	e7fe      	b.n	8004bca <ai_platform_network_create+0xb2>
 8004bcc:	4a38      	ldr	r2, [pc, #224]	; (8004cb0 <ai_platform_network_create+0x198>)
 8004bce:	2301      	movs	r3, #1
 8004bd0:	6093      	str	r3, [r2, #8]
 8004bd2:	6893      	ldr	r3, [r2, #8]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d1fc      	bne.n	8004bd2 <ai_platform_network_create+0xba>
 8004bd8:	4b36      	ldr	r3, [pc, #216]	; (8004cb4 <ai_platform_network_create+0x19c>)
 8004bda:	6013      	str	r3, [r2, #0]
 8004bdc:	6812      	ldr	r2, [r2, #0]
 8004bde:	4b36      	ldr	r3, [pc, #216]	; (8004cb8 <ai_platform_network_create+0x1a0>)
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d122      	bne.n	8004c2a <ai_platform_network_create+0x112>
 8004be4:	f7ff fcb2 	bl	800454c <_ai_platform_release_crc>
 8004be8:	b38e      	cbz	r6, 8004c4e <ai_platform_network_create+0x136>
 8004bea:	4b34      	ldr	r3, [pc, #208]	; (8004cbc <ai_platform_network_create+0x1a4>)
 8004bec:	602b      	str	r3, [r5, #0]
 8004bee:	6035      	str	r5, [r6, #0]
 8004bf0:	f000 fc62 	bl	80054b8 <core_init>
 8004bf4:	b1d0      	cbz	r0, 8004c2c <ai_platform_network_create+0x114>
 8004bf6:	f7ff fca7 	bl	8004548 <_ai_platform_acquire_crc>
 8004bfa:	4b2b      	ldr	r3, [pc, #172]	; (8004ca8 <ai_platform_network_create+0x190>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004c02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c06:	d025      	beq.n	8004c54 <ai_platform_network_create+0x13c>
 8004c08:	4a28      	ldr	r2, [pc, #160]	; (8004cac <ai_platform_network_create+0x194>)
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8004c10:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d1fb      	bne.n	8004c10 <ai_platform_network_create+0xf8>
 8004c18:	4b26      	ldr	r3, [pc, #152]	; (8004cb4 <ai_platform_network_create+0x19c>)
 8004c1a:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8004c1e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8004c22:	4b25      	ldr	r3, [pc, #148]	; (8004cb8 <ai_platform_network_create+0x1a0>)
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d022      	beq.n	8004c6e <ai_platform_network_create+0x156>
 8004c28:	e7fe      	b.n	8004c28 <ai_platform_network_create+0x110>
 8004c2a:	e7fe      	b.n	8004c2a <ai_platform_network_create+0x112>
 8004c2c:	2430      	movs	r4, #48	; 0x30
 8004c2e:	2300      	movs	r3, #0
 8004c30:	6033      	str	r3, [r6, #0]
 8004c32:	2610      	movs	r6, #16
 8004c34:	464a      	mov	r2, r9
 8004c36:	4641      	mov	r1, r8
 8004c38:	4638      	mov	r0, r7
 8004c3a:	f001 fb9f 	bl	800637c <ai_version_get>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2000      	movs	r0, #0
 8004c42:	f364 0007 	bfi	r0, r4, #0, #8
 8004c46:	64ab      	str	r3, [r5, #72]	; 0x48
 8004c48:	f366 201f 	bfi	r0, r6, #8, #24
 8004c4c:	e785      	b.n	8004b5a <ai_platform_network_create+0x42>
 8004c4e:	f241 0010 	movw	r0, #4112	; 0x1010
 8004c52:	e782      	b.n	8004b5a <ai_platform_network_create+0x42>
 8004c54:	4a16      	ldr	r2, [pc, #88]	; (8004cb0 <ai_platform_network_create+0x198>)
 8004c56:	2301      	movs	r3, #1
 8004c58:	6093      	str	r3, [r2, #8]
 8004c5a:	6893      	ldr	r3, [r2, #8]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d1fc      	bne.n	8004c5a <ai_platform_network_create+0x142>
 8004c60:	4b14      	ldr	r3, [pc, #80]	; (8004cb4 <ai_platform_network_create+0x19c>)
 8004c62:	6013      	str	r3, [r2, #0]
 8004c64:	6812      	ldr	r2, [r2, #0]
 8004c66:	4b14      	ldr	r3, [pc, #80]	; (8004cb8 <ai_platform_network_create+0x1a0>)
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d000      	beq.n	8004c6e <ai_platform_network_create+0x156>
 8004c6c:	e7fe      	b.n	8004c6c <ai_platform_network_create+0x154>
 8004c6e:	f7ff fc6d 	bl	800454c <_ai_platform_release_crc>
 8004c72:	2200      	movs	r2, #0
 8004c74:	4641      	mov	r1, r8
 8004c76:	4638      	mov	r0, r7
 8004c78:	f001 fb80 	bl	800637c <ai_version_get>
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	4604      	mov	r4, r0
 8004c80:	2105      	movs	r1, #5
 8004c82:	2001      	movs	r0, #1
 8004c84:	f001 fb7a 	bl	800637c <ai_version_get>
 8004c88:	4284      	cmp	r4, r0
 8004c8a:	d001      	beq.n	8004c90 <ai_platform_network_create+0x178>
 8004c8c:	2401      	movs	r4, #1
 8004c8e:	e7ce      	b.n	8004c2e <ai_platform_network_create+0x116>
 8004c90:	4b0b      	ldr	r3, [pc, #44]	; (8004cc0 <ai_platform_network_create+0x1a8>)
 8004c92:	9301      	str	r3, [sp, #4]
 8004c94:	a801      	add	r0, sp, #4
 8004c96:	f000 fc23 	bl	80054e0 <ai_check_custom_types>
 8004c9a:	b110      	cbz	r0, 8004ca2 <ai_platform_network_create+0x18a>
 8004c9c:	2600      	movs	r6, #0
 8004c9e:	4634      	mov	r4, r6
 8004ca0:	e7c8      	b.n	8004c34 <ai_platform_network_create+0x11c>
 8004ca2:	2402      	movs	r4, #2
 8004ca4:	e7c3      	b.n	8004c2e <ai_platform_network_create+0x116>
 8004ca6:	bf00      	nop
 8004ca8:	e0042000 	.word	0xe0042000
 8004cac:	58024000 	.word	0x58024000
 8004cb0:	40023000 	.word	0x40023000
 8004cb4:	f407a5c2 	.word	0xf407a5c2
 8004cb8:	b5e8b5cd 	.word	0xb5e8b5cd
 8004cbc:	a1c00100 	.word	0xa1c00100
 8004cc0:	84048403 	.word	0x84048403

08004cc4 <ai_platform_network_init>:
 8004cc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004cc8:	b1f8      	cbz	r0, 8004d0a <ai_platform_network_init+0x46>
 8004cca:	4b6e      	ldr	r3, [pc, #440]	; (8004e84 <ai_platform_network_init+0x1c0>)
 8004ccc:	6802      	ldr	r2, [r0, #0]
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	4604      	mov	r4, r0
 8004cd2:	d11a      	bne.n	8004d0a <ai_platform_network_init+0x46>
 8004cd4:	460e      	mov	r6, r1
 8004cd6:	f7ff fc37 	bl	8004548 <_ai_platform_acquire_crc>
 8004cda:	4b6b      	ldr	r3, [pc, #428]	; (8004e88 <ai_platform_network_init+0x1c4>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004ce2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ce6:	d03d      	beq.n	8004d64 <ai_platform_network_init+0xa0>
 8004ce8:	4a68      	ldr	r2, [pc, #416]	; (8004e8c <ai_platform_network_init+0x1c8>)
 8004cea:	2301      	movs	r3, #1
 8004cec:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8004cf0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d1fb      	bne.n	8004cf0 <ai_platform_network_init+0x2c>
 8004cf8:	4b65      	ldr	r3, [pc, #404]	; (8004e90 <ai_platform_network_init+0x1cc>)
 8004cfa:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8004cfe:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8004d02:	4b64      	ldr	r3, [pc, #400]	; (8004e94 <ai_platform_network_init+0x1d0>)
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d039      	beq.n	8004d7c <ai_platform_network_init+0xb8>
 8004d08:	e7fe      	b.n	8004d08 <ai_platform_network_init+0x44>
 8004d0a:	f7ff fc1d 	bl	8004548 <_ai_platform_acquire_crc>
 8004d0e:	4b5e      	ldr	r3, [pc, #376]	; (8004e88 <ai_platform_network_init+0x1c4>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004d16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d1a:	d010      	beq.n	8004d3e <ai_platform_network_init+0x7a>
 8004d1c:	4a5b      	ldr	r2, [pc, #364]	; (8004e8c <ai_platform_network_init+0x1c8>)
 8004d1e:	2301      	movs	r3, #1
 8004d20:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8004d24:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d1fb      	bne.n	8004d24 <ai_platform_network_init+0x60>
 8004d2c:	4b58      	ldr	r3, [pc, #352]	; (8004e90 <ai_platform_network_init+0x1cc>)
 8004d2e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8004d32:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8004d36:	4b57      	ldr	r3, [pc, #348]	; (8004e94 <ai_platform_network_init+0x1d0>)
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d00d      	beq.n	8004d58 <ai_platform_network_init+0x94>
 8004d3c:	e7fe      	b.n	8004d3c <ai_platform_network_init+0x78>
 8004d3e:	4a56      	ldr	r2, [pc, #344]	; (8004e98 <ai_platform_network_init+0x1d4>)
 8004d40:	2301      	movs	r3, #1
 8004d42:	6093      	str	r3, [r2, #8]
 8004d44:	6893      	ldr	r3, [r2, #8]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d1fc      	bne.n	8004d44 <ai_platform_network_init+0x80>
 8004d4a:	4b51      	ldr	r3, [pc, #324]	; (8004e90 <ai_platform_network_init+0x1cc>)
 8004d4c:	6013      	str	r3, [r2, #0]
 8004d4e:	6812      	ldr	r2, [r2, #0]
 8004d50:	4b50      	ldr	r3, [pc, #320]	; (8004e94 <ai_platform_network_init+0x1d0>)
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d000      	beq.n	8004d58 <ai_platform_network_init+0x94>
 8004d56:	e7fe      	b.n	8004d56 <ai_platform_network_init+0x92>
 8004d58:	f7ff fbf8 	bl	800454c <_ai_platform_release_crc>
 8004d5c:	2600      	movs	r6, #0
 8004d5e:	4630      	mov	r0, r6
 8004d60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d64:	4a4c      	ldr	r2, [pc, #304]	; (8004e98 <ai_platform_network_init+0x1d4>)
 8004d66:	2301      	movs	r3, #1
 8004d68:	6093      	str	r3, [r2, #8]
 8004d6a:	6893      	ldr	r3, [r2, #8]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d1fc      	bne.n	8004d6a <ai_platform_network_init+0xa6>
 8004d70:	4b47      	ldr	r3, [pc, #284]	; (8004e90 <ai_platform_network_init+0x1cc>)
 8004d72:	6013      	str	r3, [r2, #0]
 8004d74:	6812      	ldr	r2, [r2, #0]
 8004d76:	4b47      	ldr	r3, [pc, #284]	; (8004e94 <ai_platform_network_init+0x1d0>)
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d11c      	bne.n	8004db6 <ai_platform_network_init+0xf2>
 8004d7c:	f7ff fbe6 	bl	800454c <_ai_platform_release_crc>
 8004d80:	2e00      	cmp	r6, #0
 8004d82:	d06f      	beq.n	8004e64 <ai_platform_network_init+0x1a0>
 8004d84:	4b45      	ldr	r3, [pc, #276]	; (8004e9c <ai_platform_network_init+0x1d8>)
 8004d86:	6832      	ldr	r2, [r6, #0]
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d115      	bne.n	8004db8 <ai_platform_network_init+0xf4>
 8004d8c:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8004d90:	6933      	ldr	r3, [r6, #16]
 8004d92:	f8b6 e00c 	ldrh.w	lr, [r6, #12]
 8004d96:	89f7      	ldrh	r7, [r6, #14]
 8004d98:	62a3      	str	r3, [r4, #40]	; 0x28
 8004d9a:	e9c4 2107 	strd	r2, r1, [r4, #28]
 8004d9e:	2303      	movs	r3, #3
 8004da0:	84e7      	strh	r7, [r4, #38]	; 0x26
 8004da2:	f8a4 e024 	strh.w	lr, [r4, #36]	; 0x24
 8004da6:	60e3      	str	r3, [r4, #12]
 8004da8:	4620      	mov	r0, r4
 8004daa:	4626      	mov	r6, r4
 8004dac:	f000 fbc2 	bl	8005534 <ai_layers_init_all>
 8004db0:	4630      	mov	r0, r6
 8004db2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004db6:	e7fe      	b.n	8004db6 <ai_platform_network_init+0xf2>
 8004db8:	2101      	movs	r1, #1
 8004dba:	4630      	mov	r0, r6
 8004dbc:	4635      	mov	r5, r6
 8004dbe:	6876      	ldr	r6, [r6, #4]
 8004dc0:	f7ff fb74 	bl	80044ac <ai_buffer_get_size>
 8004dc4:	f105 081c 	add.w	r8, r5, #28
 8004dc8:	4681      	mov	r9, r0
 8004dca:	2101      	movs	r1, #1
 8004dcc:	4640      	mov	r0, r8
 8004dce:	6a2f      	ldr	r7, [r5, #32]
 8004dd0:	f7ff fb6c 	bl	80044ac <ai_buffer_get_size>
 8004dd4:	f1b9 0f00 	cmp.w	r9, #0
 8004dd8:	d025      	beq.n	8004e26 <ai_platform_network_init+0x162>
 8004dda:	2201      	movs	r2, #1
 8004ddc:	4696      	mov	lr, r2
 8004dde:	bb30      	cbnz	r0, 8004e2e <ai_platform_network_init+0x16a>
 8004de0:	4680      	mov	r8, r0
 8004de2:	4607      	mov	r7, r0
 8004de4:	b376      	cbz	r6, 8004e44 <ai_platform_network_init+0x180>
 8004de6:	8be3      	ldrh	r3, [r4, #30]
 8004de8:	4573      	cmp	r3, lr
 8004dea:	d323      	bcc.n	8004e34 <ai_platform_network_init+0x170>
 8004dec:	b142      	cbz	r2, 8004e00 <ai_platform_network_init+0x13c>
 8004dee:	46ac      	mov	ip, r5
 8004df0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8004df4:	6a25      	ldr	r5, [r4, #32]
 8004df6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004df8:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8004dfc:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8004e00:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8004e02:	f8a4 e01e 	strh.w	lr, [r4, #30]
 8004e06:	2600      	movs	r6, #0
 8004e08:	42bb      	cmp	r3, r7
 8004e0a:	83a6      	strh	r6, [r4, #28]
 8004e0c:	d323      	bcc.n	8004e56 <ai_platform_network_init+0x192>
 8004e0e:	b37f      	cbz	r7, 8004e70 <ai_platform_network_init+0x1ac>
 8004e10:	46c4      	mov	ip, r8
 8004e12:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8004e16:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8004e18:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004e1a:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8004e1e:	46b6      	mov	lr, r6
 8004e20:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8004e24:	e7bb      	b.n	8004d9e <ai_platform_network_init+0xda>
 8004e26:	464a      	mov	r2, r9
 8004e28:	46ce      	mov	lr, r9
 8004e2a:	464d      	mov	r5, r9
 8004e2c:	e7d7      	b.n	8004dde <ai_platform_network_init+0x11a>
 8004e2e:	b30f      	cbz	r7, 8004e74 <ai_platform_network_init+0x1b0>
 8004e30:	2701      	movs	r7, #1
 8004e32:	e7d7      	b.n	8004de4 <ai_platform_network_init+0x120>
 8004e34:	2212      	movs	r2, #18
 8004e36:	2116      	movs	r1, #22
 8004e38:	f104 0010 	add.w	r0, r4, #16
 8004e3c:	f000 fb44 	bl	80054c8 <core_set_error>
 8004e40:	2600      	movs	r6, #0
 8004e42:	e78c      	b.n	8004d5e <ai_platform_network_init+0x9a>
 8004e44:	f1b9 0f00 	cmp.w	r9, #0
 8004e48:	d0cd      	beq.n	8004de6 <ai_platform_network_init+0x122>
 8004e4a:	2110      	movs	r1, #16
 8004e4c:	2212      	movs	r2, #18
 8004e4e:	1860      	adds	r0, r4, r1
 8004e50:	f000 fb3a 	bl	80054c8 <core_set_error>
 8004e54:	e783      	b.n	8004d5e <ai_platform_network_init+0x9a>
 8004e56:	2213      	movs	r2, #19
 8004e58:	2116      	movs	r1, #22
 8004e5a:	f104 0010 	add.w	r0, r4, #16
 8004e5e:	f000 fb33 	bl	80054c8 <core_set_error>
 8004e62:	e77c      	b.n	8004d5e <ai_platform_network_init+0x9a>
 8004e64:	2110      	movs	r1, #16
 8004e66:	2211      	movs	r2, #17
 8004e68:	1860      	adds	r0, r4, r1
 8004e6a:	f000 fb2d 	bl	80054c8 <core_set_error>
 8004e6e:	e776      	b.n	8004d5e <ai_platform_network_init+0x9a>
 8004e70:	46be      	mov	lr, r7
 8004e72:	e794      	b.n	8004d9e <ai_platform_network_init+0xda>
 8004e74:	2110      	movs	r1, #16
 8004e76:	2213      	movs	r2, #19
 8004e78:	1860      	adds	r0, r4, r1
 8004e7a:	f000 fb25 	bl	80054c8 <core_set_error>
 8004e7e:	463e      	mov	r6, r7
 8004e80:	e76d      	b.n	8004d5e <ai_platform_network_init+0x9a>
 8004e82:	bf00      	nop
 8004e84:	a1c00100 	.word	0xa1c00100
 8004e88:	e0042000 	.word	0xe0042000
 8004e8c:	58024000 	.word	0x58024000
 8004e90:	f407a5c2 	.word	0xf407a5c2
 8004e94:	b5e8b5cd 	.word	0xb5e8b5cd
 8004e98:	40023000 	.word	0x40023000
 8004e9c:	a1facade 	.word	0xa1facade

08004ea0 <ai_platform_network_post_init>:
 8004ea0:	b538      	push	{r3, r4, r5, lr}
 8004ea2:	b1f0      	cbz	r0, 8004ee2 <ai_platform_network_post_init+0x42>
 8004ea4:	4b3c      	ldr	r3, [pc, #240]	; (8004f98 <ai_platform_network_post_init+0xf8>)
 8004ea6:	6802      	ldr	r2, [r0, #0]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	4604      	mov	r4, r0
 8004eac:	d119      	bne.n	8004ee2 <ai_platform_network_post_init+0x42>
 8004eae:	f7ff fb4b 	bl	8004548 <_ai_platform_acquire_crc>
 8004eb2:	4b3a      	ldr	r3, [pc, #232]	; (8004f9c <ai_platform_network_post_init+0xfc>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004eba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ebe:	d03b      	beq.n	8004f38 <ai_platform_network_post_init+0x98>
 8004ec0:	4a37      	ldr	r2, [pc, #220]	; (8004fa0 <ai_platform_network_post_init+0x100>)
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8004ec8:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d1fb      	bne.n	8004ec8 <ai_platform_network_post_init+0x28>
 8004ed0:	4b34      	ldr	r3, [pc, #208]	; (8004fa4 <ai_platform_network_post_init+0x104>)
 8004ed2:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8004ed6:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8004eda:	4b33      	ldr	r3, [pc, #204]	; (8004fa8 <ai_platform_network_post_init+0x108>)
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d037      	beq.n	8004f50 <ai_platform_network_post_init+0xb0>
 8004ee0:	e7fe      	b.n	8004ee0 <ai_platform_network_post_init+0x40>
 8004ee2:	f7ff fb31 	bl	8004548 <_ai_platform_acquire_crc>
 8004ee6:	4b2d      	ldr	r3, [pc, #180]	; (8004f9c <ai_platform_network_post_init+0xfc>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004eee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ef2:	d010      	beq.n	8004f16 <ai_platform_network_post_init+0x76>
 8004ef4:	4a2a      	ldr	r2, [pc, #168]	; (8004fa0 <ai_platform_network_post_init+0x100>)
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8004efc:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d1fb      	bne.n	8004efc <ai_platform_network_post_init+0x5c>
 8004f04:	4b27      	ldr	r3, [pc, #156]	; (8004fa4 <ai_platform_network_post_init+0x104>)
 8004f06:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8004f0a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8004f0e:	4b26      	ldr	r3, [pc, #152]	; (8004fa8 <ai_platform_network_post_init+0x108>)
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d00d      	beq.n	8004f30 <ai_platform_network_post_init+0x90>
 8004f14:	e7fe      	b.n	8004f14 <ai_platform_network_post_init+0x74>
 8004f16:	4a25      	ldr	r2, [pc, #148]	; (8004fac <ai_platform_network_post_init+0x10c>)
 8004f18:	2301      	movs	r3, #1
 8004f1a:	6093      	str	r3, [r2, #8]
 8004f1c:	6893      	ldr	r3, [r2, #8]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d1fc      	bne.n	8004f1c <ai_platform_network_post_init+0x7c>
 8004f22:	4b20      	ldr	r3, [pc, #128]	; (8004fa4 <ai_platform_network_post_init+0x104>)
 8004f24:	6013      	str	r3, [r2, #0]
 8004f26:	6812      	ldr	r2, [r2, #0]
 8004f28:	4b1f      	ldr	r3, [pc, #124]	; (8004fa8 <ai_platform_network_post_init+0x108>)
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d000      	beq.n	8004f30 <ai_platform_network_post_init+0x90>
 8004f2e:	e7fe      	b.n	8004f2e <ai_platform_network_post_init+0x8e>
 8004f30:	f7ff fb0c 	bl	800454c <_ai_platform_release_crc>
 8004f34:	2000      	movs	r0, #0
 8004f36:	bd38      	pop	{r3, r4, r5, pc}
 8004f38:	4a1c      	ldr	r2, [pc, #112]	; (8004fac <ai_platform_network_post_init+0x10c>)
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	6093      	str	r3, [r2, #8]
 8004f3e:	6893      	ldr	r3, [r2, #8]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d1fc      	bne.n	8004f3e <ai_platform_network_post_init+0x9e>
 8004f44:	4b17      	ldr	r3, [pc, #92]	; (8004fa4 <ai_platform_network_post_init+0x104>)
 8004f46:	6013      	str	r3, [r2, #0]
 8004f48:	6812      	ldr	r2, [r2, #0]
 8004f4a:	4b17      	ldr	r3, [pc, #92]	; (8004fa8 <ai_platform_network_post_init+0x108>)
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d11a      	bne.n	8004f86 <ai_platform_network_post_init+0xe6>
 8004f50:	f7ff fafc 	bl	800454c <_ai_platform_release_crc>
 8004f54:	68e3      	ldr	r3, [r4, #12]
 8004f56:	f013 0502 	ands.w	r5, r3, #2
 8004f5a:	d015      	beq.n	8004f88 <ai_platform_network_post_init+0xe8>
 8004f5c:	4620      	mov	r0, r4
 8004f5e:	f000 faf7 	bl	8005550 <ai_layers_post_init_all>
 8004f62:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004f64:	b16b      	cbz	r3, 8004f82 <ai_platform_network_post_init+0xe2>
 8004f66:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8004f68:	e007      	b.n	8004f7a <ai_platform_network_post_init+0xda>
 8004f6a:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
 8004f6e:	4798      	blx	r3
 8004f70:	692b      	ldr	r3, [r5, #16]
 8004f72:	42ab      	cmp	r3, r5
 8004f74:	d005      	beq.n	8004f82 <ai_platform_network_post_init+0xe2>
 8004f76:	b123      	cbz	r3, 8004f82 <ai_platform_network_post_init+0xe2>
 8004f78:	461d      	mov	r5, r3
 8004f7a:	4629      	mov	r1, r5
 8004f7c:	2000      	movs	r0, #0
 8004f7e:	2d00      	cmp	r5, #0
 8004f80:	d1f3      	bne.n	8004f6a <ai_platform_network_post_init+0xca>
 8004f82:	2001      	movs	r0, #1
 8004f84:	bd38      	pop	{r3, r4, r5, pc}
 8004f86:	e7fe      	b.n	8004f86 <ai_platform_network_post_init+0xe6>
 8004f88:	2210      	movs	r2, #16
 8004f8a:	2111      	movs	r1, #17
 8004f8c:	18a0      	adds	r0, r4, r2
 8004f8e:	f000 fa9b 	bl	80054c8 <core_set_error>
 8004f92:	4628      	mov	r0, r5
 8004f94:	bd38      	pop	{r3, r4, r5, pc}
 8004f96:	bf00      	nop
 8004f98:	a1c00100 	.word	0xa1c00100
 8004f9c:	e0042000 	.word	0xe0042000
 8004fa0:	58024000 	.word	0x58024000
 8004fa4:	f407a5c2 	.word	0xf407a5c2
 8004fa8:	b5e8b5cd 	.word	0xb5e8b5cd
 8004fac:	40023000 	.word	0x40023000

08004fb0 <ai_platform_network_process>:
 8004fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fb4:	460e      	mov	r6, r1
 8004fb6:	b085      	sub	sp, #20
 8004fb8:	4693      	mov	fp, r2
 8004fba:	4605      	mov	r5, r0
 8004fbc:	b120      	cbz	r0, 8004fc8 <ai_platform_network_process+0x18>
 8004fbe:	4bb8      	ldr	r3, [pc, #736]	; (80052a0 <ai_platform_network_process+0x2f0>)
 8004fc0:	6802      	ldr	r2, [r0, #0]
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	bf18      	it	ne
 8004fc6:	2500      	movne	r5, #0
 8004fc8:	f7ff fabe 	bl	8004548 <_ai_platform_acquire_crc>
 8004fcc:	4bb5      	ldr	r3, [pc, #724]	; (80052a4 <ai_platform_network_process+0x2f4>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004fd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fd8:	d010      	beq.n	8004ffc <ai_platform_network_process+0x4c>
 8004fda:	4ab3      	ldr	r2, [pc, #716]	; (80052a8 <ai_platform_network_process+0x2f8>)
 8004fdc:	2301      	movs	r3, #1
 8004fde:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8004fe2:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d1fb      	bne.n	8004fe2 <ai_platform_network_process+0x32>
 8004fea:	4bb0      	ldr	r3, [pc, #704]	; (80052ac <ai_platform_network_process+0x2fc>)
 8004fec:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8004ff0:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8004ff4:	4bae      	ldr	r3, [pc, #696]	; (80052b0 <ai_platform_network_process+0x300>)
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	d00d      	beq.n	8005016 <ai_platform_network_process+0x66>
 8004ffa:	e7fe      	b.n	8004ffa <ai_platform_network_process+0x4a>
 8004ffc:	4aad      	ldr	r2, [pc, #692]	; (80052b4 <ai_platform_network_process+0x304>)
 8004ffe:	2301      	movs	r3, #1
 8005000:	6093      	str	r3, [r2, #8]
 8005002:	6893      	ldr	r3, [r2, #8]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d1fc      	bne.n	8005002 <ai_platform_network_process+0x52>
 8005008:	4ba8      	ldr	r3, [pc, #672]	; (80052ac <ai_platform_network_process+0x2fc>)
 800500a:	6013      	str	r3, [r2, #0]
 800500c:	6812      	ldr	r2, [r2, #0]
 800500e:	4ba8      	ldr	r3, [pc, #672]	; (80052b0 <ai_platform_network_process+0x300>)
 8005010:	429a      	cmp	r2, r3
 8005012:	f040 812c 	bne.w	800526e <ai_platform_network_process+0x2be>
 8005016:	f7ff fa99 	bl	800454c <_ai_platform_release_crc>
 800501a:	2d00      	cmp	r5, #0
 800501c:	f000 8154 	beq.w	80052c8 <ai_platform_network_process+0x318>
 8005020:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
 8005022:	2b00      	cmp	r3, #0
 8005024:	f000 8124 	beq.w	8005270 <ai_platform_network_process+0x2c0>
 8005028:	68eb      	ldr	r3, [r5, #12]
 800502a:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
 800502e:	f003 0303 	and.w	r3, r3, #3
 8005032:	2700      	movs	r7, #0
 8005034:	2b03      	cmp	r3, #3
 8005036:	616f      	str	r7, [r5, #20]
 8005038:	f040 813e 	bne.w	80052b8 <ai_platform_network_process+0x308>
 800503c:	2e00      	cmp	r6, #0
 800503e:	f000 811d 	beq.w	800527c <ai_platform_network_process+0x2cc>
 8005042:	f1ba 0f00 	cmp.w	sl, #0
 8005046:	f000 8119 	beq.w	800527c <ai_platform_network_process+0x2cc>
 800504a:	f8ba 3000 	ldrh.w	r3, [sl]
 800504e:	2b00      	cmp	r3, #0
 8005050:	f000 8114 	beq.w	800527c <ai_platform_network_process+0x2cc>
 8005054:	69b3      	ldr	r3, [r6, #24]
 8005056:	f8cd b00c 	str.w	fp, [sp, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	e9cd 3501 	strd	r3, r5, [sp, #4]
 8005060:	f8da 3004 	ldr.w	r3, [sl, #4]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d072      	beq.n	800514e <ai_platform_network_process+0x19e>
 8005068:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 800506c:	2c00      	cmp	r4, #0
 800506e:	d06e      	beq.n	800514e <ai_platform_network_process+0x19e>
 8005070:	f8da 3008 	ldr.w	r3, [sl, #8]
 8005074:	f8d3 9000 	ldr.w	r9, [r3]
 8005078:	eb19 1807 	adds.w	r8, r9, r7, lsl #4
 800507c:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8005080:	f000 81de 	beq.w	8005440 <ai_platform_network_process+0x490>
 8005084:	69a3      	ldr	r3, [r4, #24]
 8005086:	2101      	movs	r1, #1
 8005088:	4630      	mov	r0, r6
 800508a:	685d      	ldr	r5, [r3, #4]
 800508c:	f7ff fa0e 	bl	80044ac <ai_buffer_get_size>
 8005090:	4285      	cmp	r5, r0
 8005092:	f0c0 811b 	bcc.w	80052cc <ai_platform_network_process+0x31c>
 8005096:	68e0      	ldr	r0, [r4, #12]
 8005098:	69b1      	ldr	r1, [r6, #24]
 800509a:	68c2      	ldr	r2, [r0, #12]
 800509c:	68cb      	ldr	r3, [r1, #12]
 800509e:	429a      	cmp	r2, r3
 80050a0:	f040 8114 	bne.w	80052cc <ai_platform_network_process+0x31c>
 80050a4:	6882      	ldr	r2, [r0, #8]
 80050a6:	688b      	ldr	r3, [r1, #8]
 80050a8:	429a      	cmp	r2, r3
 80050aa:	f040 810f 	bne.w	80052cc <ai_platform_network_process+0x31c>
 80050ae:	6842      	ldr	r2, [r0, #4]
 80050b0:	684b      	ldr	r3, [r1, #4]
 80050b2:	429a      	cmp	r2, r3
 80050b4:	f040 810a 	bne.w	80052cc <ai_platform_network_process+0x31c>
 80050b8:	69a3      	ldr	r3, [r4, #24]
 80050ba:	e9d3 0100 	ldrd	r0, r1, [r3]
 80050be:	f001 f94b 	bl	8006358 <ai_array_get_data_byte_size>
 80050c2:	4605      	mov	r5, r0
 80050c4:	4620      	mov	r0, r4
 80050c6:	f001 f95f 	bl	8006388 <get_tensor_byte_size>
 80050ca:	4285      	cmp	r5, r0
 80050cc:	f0c0 80fe 	bcc.w	80052cc <ai_platform_network_process+0x31c>
 80050d0:	69a3      	ldr	r3, [r4, #24]
 80050d2:	6818      	ldr	r0, [r3, #0]
 80050d4:	f001 f8ac 	bl	8006230 <ai_array_to_buffer_fmt>
 80050d8:	6833      	ldr	r3, [r6, #0]
 80050da:	4058      	eors	r0, r3
 80050dc:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 80050e0:	f040 81b9 	bne.w	8005456 <ai_platform_network_process+0x4a6>
 80050e4:	6873      	ldr	r3, [r6, #4]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	f000 81ac 	beq.w	8005444 <ai_platform_network_process+0x494>
 80050ec:	69b3      	ldr	r3, [r6, #24]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	f000 819c 	beq.w	800542e <ai_platform_network_process+0x47e>
 80050f6:	9a01      	ldr	r2, [sp, #4]
 80050f8:	429a      	cmp	r2, r3
 80050fa:	bf38      	it	cc
 80050fc:	461a      	movcc	r2, r3
 80050fe:	4620      	mov	r0, r4
 8005100:	9201      	str	r2, [sp, #4]
 8005102:	f001 f941 	bl	8006388 <get_tensor_byte_size>
 8005106:	f8c8 0008 	str.w	r0, [r8, #8]
 800510a:	69b3      	ldr	r3, [r6, #24]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	fb00 f303 	mul.w	r3, r0, r3
 8005112:	f8c8 300c 	str.w	r3, [r8, #12]
 8005116:	6871      	ldr	r1, [r6, #4]
 8005118:	f8c8 1004 	str.w	r1, [r8, #4]
 800511c:	440b      	add	r3, r1
 800511e:	f849 300b 	str.w	r3, [r9, fp]
 8005122:	69a0      	ldr	r0, [r4, #24]
 8005124:	6803      	ldr	r3, [r0, #0]
 8005126:	009a      	lsls	r2, r3, #2
 8005128:	f107 0701 	add.w	r7, r7, #1
 800512c:	f106 061c 	add.w	r6, r6, #28
 8005130:	f100 80af 	bmi.w	8005292 <ai_platform_network_process+0x2e2>
 8005134:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8005138:	1a9b      	subs	r3, r3, r2
 800513a:	4419      	add	r1, r3
 800513c:	6081      	str	r1, [r0, #8]
 800513e:	69a3      	ldr	r3, [r4, #24]
 8005140:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8005144:	60da      	str	r2, [r3, #12]
 8005146:	f8ba 3000 	ldrh.w	r3, [sl]
 800514a:	42bb      	cmp	r3, r7
 800514c:	d888      	bhi.n	8005060 <ai_platform_network_process+0xb0>
 800514e:	e9dd 5b02 	ldrd	r5, fp, [sp, #8]
 8005152:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 8005154:	f1bb 0f00 	cmp.w	fp, #0
 8005158:	f000 8186 	beq.w	8005468 <ai_platform_network_process+0x4b8>
 800515c:	2a01      	cmp	r2, #1
 800515e:	f240 815e 	bls.w	800541e <ai_platform_network_process+0x46e>
 8005162:	f8d5 9030 	ldr.w	r9, [r5, #48]	; 0x30
 8005166:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800516a:	2b00      	cmp	r3, #0
 800516c:	f000 8157 	beq.w	800541e <ai_platform_network_process+0x46e>
 8005170:	465e      	mov	r6, fp
 8005172:	2700      	movs	r7, #0
 8005174:	462c      	mov	r4, r5
 8005176:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800517a:	2b00      	cmp	r3, #0
 800517c:	f000 80b4 	beq.w	80052e8 <ai_platform_network_process+0x338>
 8005180:	f853 5027 	ldr.w	r5, [r3, r7, lsl #2]
 8005184:	2d00      	cmp	r5, #0
 8005186:	f000 80af 	beq.w	80052e8 <ai_platform_network_process+0x338>
 800518a:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800518e:	f8d3 8000 	ldr.w	r8, [r3]
 8005192:	eb18 1a07 	adds.w	sl, r8, r7, lsl #4
 8005196:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 800519a:	f000 8171 	beq.w	8005480 <ai_platform_network_process+0x4d0>
 800519e:	69ab      	ldr	r3, [r5, #24]
 80051a0:	2101      	movs	r1, #1
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	9302      	str	r3, [sp, #8]
 80051a6:	4630      	mov	r0, r6
 80051a8:	f7ff f980 	bl	80044ac <ai_buffer_get_size>
 80051ac:	9b02      	ldr	r3, [sp, #8]
 80051ae:	4283      	cmp	r3, r0
 80051b0:	f0c0 8134 	bcc.w	800541c <ai_platform_network_process+0x46c>
 80051b4:	68e8      	ldr	r0, [r5, #12]
 80051b6:	69b1      	ldr	r1, [r6, #24]
 80051b8:	68c2      	ldr	r2, [r0, #12]
 80051ba:	68cb      	ldr	r3, [r1, #12]
 80051bc:	429a      	cmp	r2, r3
 80051be:	f040 812d 	bne.w	800541c <ai_platform_network_process+0x46c>
 80051c2:	6882      	ldr	r2, [r0, #8]
 80051c4:	688b      	ldr	r3, [r1, #8]
 80051c6:	429a      	cmp	r2, r3
 80051c8:	f040 8128 	bne.w	800541c <ai_platform_network_process+0x46c>
 80051cc:	6842      	ldr	r2, [r0, #4]
 80051ce:	684b      	ldr	r3, [r1, #4]
 80051d0:	429a      	cmp	r2, r3
 80051d2:	f040 8123 	bne.w	800541c <ai_platform_network_process+0x46c>
 80051d6:	69ab      	ldr	r3, [r5, #24]
 80051d8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80051dc:	f001 f8bc 	bl	8006358 <ai_array_get_data_byte_size>
 80051e0:	9002      	str	r0, [sp, #8]
 80051e2:	4628      	mov	r0, r5
 80051e4:	f001 f8d0 	bl	8006388 <get_tensor_byte_size>
 80051e8:	9b02      	ldr	r3, [sp, #8]
 80051ea:	4283      	cmp	r3, r0
 80051ec:	f0c0 8116 	bcc.w	800541c <ai_platform_network_process+0x46c>
 80051f0:	69ab      	ldr	r3, [r5, #24]
 80051f2:	6818      	ldr	r0, [r3, #0]
 80051f4:	f001 f81c 	bl	8006230 <ai_array_to_buffer_fmt>
 80051f8:	6833      	ldr	r3, [r6, #0]
 80051fa:	4058      	eors	r0, r3
 80051fc:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8005200:	f040 8136 	bne.w	8005470 <ai_platform_network_process+0x4c0>
 8005204:	6873      	ldr	r3, [r6, #4]
 8005206:	2b00      	cmp	r3, #0
 8005208:	f000 814d 	beq.w	80054a6 <ai_platform_network_process+0x4f6>
 800520c:	69b3      	ldr	r3, [r6, #24]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	2b00      	cmp	r3, #0
 8005212:	f000 813f 	beq.w	8005494 <ai_platform_network_process+0x4e4>
 8005216:	9a01      	ldr	r2, [sp, #4]
 8005218:	429a      	cmp	r2, r3
 800521a:	bf38      	it	cc
 800521c:	461a      	movcc	r2, r3
 800521e:	4628      	mov	r0, r5
 8005220:	9201      	str	r2, [sp, #4]
 8005222:	f001 f8b1 	bl	8006388 <get_tensor_byte_size>
 8005226:	f8ca 0008 	str.w	r0, [sl, #8]
 800522a:	69b3      	ldr	r3, [r6, #24]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	fb00 f303 	mul.w	r3, r0, r3
 8005232:	f8ca 300c 	str.w	r3, [sl, #12]
 8005236:	6871      	ldr	r1, [r6, #4]
 8005238:	f8ca 1004 	str.w	r1, [sl, #4]
 800523c:	440b      	add	r3, r1
 800523e:	f848 300b 	str.w	r3, [r8, fp]
 8005242:	69a8      	ldr	r0, [r5, #24]
 8005244:	6803      	ldr	r3, [r0, #0]
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	f107 0701 	add.w	r7, r7, #1
 800524c:	f106 061c 	add.w	r6, r6, #28
 8005250:	d445      	bmi.n	80052de <ai_platform_network_process+0x32e>
 8005252:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8005256:	1a9b      	subs	r3, r3, r2
 8005258:	4419      	add	r1, r3
 800525a:	6081      	str	r1, [r0, #8]
 800525c:	69ab      	ldr	r3, [r5, #24]
 800525e:	f8da 2004 	ldr.w	r2, [sl, #4]
 8005262:	60da      	str	r2, [r3, #12]
 8005264:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8005268:	429f      	cmp	r7, r3
 800526a:	d384      	bcc.n	8005176 <ai_platform_network_process+0x1c6>
 800526c:	e03c      	b.n	80052e8 <ai_platform_network_process+0x338>
 800526e:	e7fe      	b.n	800526e <ai_platform_network_process+0x2be>
 8005270:	68ea      	ldr	r2, [r5, #12]
 8005272:	616b      	str	r3, [r5, #20]
 8005274:	f002 0203 	and.w	r2, r2, #3
 8005278:	2a03      	cmp	r2, #3
 800527a:	d11d      	bne.n	80052b8 <ai_platform_network_process+0x308>
 800527c:	2217      	movs	r2, #23
 800527e:	2112      	movs	r1, #18
 8005280:	f105 0010 	add.w	r0, r5, #16
 8005284:	f000 f920 	bl	80054c8 <core_set_error>
 8005288:	2400      	movs	r4, #0
 800528a:	4620      	mov	r0, r4
 800528c:	b005      	add	sp, #20
 800528e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005292:	f8ba 3000 	ldrh.w	r3, [sl]
 8005296:	429f      	cmp	r7, r3
 8005298:	f4ff aee2 	bcc.w	8005060 <ai_platform_network_process+0xb0>
 800529c:	e757      	b.n	800514e <ai_platform_network_process+0x19e>
 800529e:	bf00      	nop
 80052a0:	a1c00100 	.word	0xa1c00100
 80052a4:	e0042000 	.word	0xe0042000
 80052a8:	58024000 	.word	0x58024000
 80052ac:	f407a5c2 	.word	0xf407a5c2
 80052b0:	b5e8b5cd 	.word	0xb5e8b5cd
 80052b4:	40023000 	.word	0x40023000
 80052b8:	2230      	movs	r2, #48	; 0x30
 80052ba:	2111      	movs	r1, #17
 80052bc:	f105 0010 	add.w	r0, r5, #16
 80052c0:	f000 f902 	bl	80054c8 <core_set_error>
 80052c4:	2400      	movs	r4, #0
 80052c6:	e7e0      	b.n	800528a <ai_platform_network_process+0x2da>
 80052c8:	462c      	mov	r4, r5
 80052ca:	e7de      	b.n	800528a <ai_platform_network_process+0x2da>
 80052cc:	9d02      	ldr	r5, [sp, #8]
 80052ce:	2218      	movs	r2, #24
 80052d0:	2112      	movs	r1, #18
 80052d2:	f105 0010 	add.w	r0, r5, #16
 80052d6:	f000 f8f7 	bl	80054c8 <core_set_error>
 80052da:	2400      	movs	r4, #0
 80052dc:	e7d5      	b.n	800528a <ai_platform_network_process+0x2da>
 80052de:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80052e2:	429f      	cmp	r7, r3
 80052e4:	f4ff af47 	bcc.w	8005176 <ai_platform_network_process+0x1c6>
 80052e8:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80052ec:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 80052ee:	82a3      	strh	r3, [r4, #20]
 80052f0:	4625      	mov	r5, r4
 80052f2:	2a00      	cmp	r2, #0
 80052f4:	f040 808c 	bne.w	8005410 <ai_platform_network_process+0x460>
 80052f8:	4616      	mov	r6, r2
 80052fa:	4617      	mov	r7, r2
 80052fc:	8aec      	ldrh	r4, [r5, #22]
 80052fe:	429c      	cmp	r4, r3
 8005300:	bf38      	it	cc
 8005302:	46ab      	movcc	fp, r5
 8005304:	d2c1      	bcs.n	800528a <ai_platform_network_process+0x2da>
 8005306:	2e00      	cmp	r6, #0
 8005308:	d030      	beq.n	800536c <ai_platform_network_process+0x3bc>
 800530a:	f04f 0800 	mov.w	r8, #0
 800530e:	e014      	b.n	800533a <ai_platform_network_process+0x38a>
 8005310:	6882      	ldr	r2, [r0, #8]
 8005312:	68c5      	ldr	r5, [r0, #12]
 8005314:	6863      	ldr	r3, [r4, #4]
 8005316:	1b52      	subs	r2, r2, r5
 8005318:	4413      	add	r3, r2
 800531a:	6083      	str	r3, [r0, #8]
 800531c:	698b      	ldr	r3, [r1, #24]
 800531e:	6862      	ldr	r2, [r4, #4]
 8005320:	60da      	str	r2, [r3, #12]
 8005322:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8005326:	f859 200a 	ldr.w	r2, [r9, sl]
 800532a:	440b      	add	r3, r1
 800532c:	4293      	cmp	r3, r2
 800532e:	bf24      	itt	cs
 8005330:	68e3      	ldrcs	r3, [r4, #12]
 8005332:	1ad3      	subcs	r3, r2, r3
 8005334:	6063      	str	r3, [r4, #4]
 8005336:	f108 0801 	add.w	r8, r8, #1
 800533a:	8833      	ldrh	r3, [r6, #0]
 800533c:	4543      	cmp	r3, r8
 800533e:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8005342:	d913      	bls.n	800536c <ai_platform_network_process+0x3bc>
 8005344:	6873      	ldr	r3, [r6, #4]
 8005346:	b18b      	cbz	r3, 800536c <ai_platform_network_process+0x3bc>
 8005348:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 800534c:	b171      	cbz	r1, 800536c <ai_platform_network_process+0x3bc>
 800534e:	6988      	ldr	r0, [r1, #24]
 8005350:	68b2      	ldr	r2, [r6, #8]
 8005352:	6803      	ldr	r3, [r0, #0]
 8005354:	f8d2 9000 	ldr.w	r9, [r2]
 8005358:	009d      	lsls	r5, r3, #2
 800535a:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 800535e:	d5d7      	bpl.n	8005310 <ai_platform_network_process+0x360>
 8005360:	6881      	ldr	r1, [r0, #8]
 8005362:	68a2      	ldr	r2, [r4, #8]
 8005364:	6860      	ldr	r0, [r4, #4]
 8005366:	f000 fedd 	bl	8006124 <st_int8_copy>
 800536a:	e7da      	b.n	8005322 <ai_platform_network_process+0x372>
 800536c:	4658      	mov	r0, fp
 800536e:	f000 f903 	bl	8005578 <ai_layers_forward_all>
 8005372:	2f00      	cmp	r7, #0
 8005374:	d03d      	beq.n	80053f2 <ai_platform_network_process+0x442>
 8005376:	2400      	movs	r4, #0
 8005378:	e016      	b.n	80053a8 <ai_platform_network_process+0x3f8>
 800537a:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 800537e:	f859 100a 	ldr.w	r1, [r9, sl]
 8005382:	4413      	add	r3, r2
 8005384:	428b      	cmp	r3, r1
 8005386:	bf24      	itt	cs
 8005388:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 800538c:	1acb      	subcs	r3, r1, r3
 800538e:	f8c8 3004 	str.w	r3, [r8, #4]
 8005392:	6981      	ldr	r1, [r0, #24]
 8005394:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 8005398:	1b52      	subs	r2, r2, r5
 800539a:	4413      	add	r3, r2
 800539c:	608b      	str	r3, [r1, #8]
 800539e:	6983      	ldr	r3, [r0, #24]
 80053a0:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80053a4:	60da      	str	r2, [r3, #12]
 80053a6:	3401      	adds	r4, #1
 80053a8:	883b      	ldrh	r3, [r7, #0]
 80053aa:	42a3      	cmp	r3, r4
 80053ac:	d921      	bls.n	80053f2 <ai_platform_network_process+0x442>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	b1fb      	cbz	r3, 80053f2 <ai_platform_network_process+0x442>
 80053b2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80053b6:	b1e0      	cbz	r0, 80053f2 <ai_platform_network_process+0x442>
 80053b8:	68ba      	ldr	r2, [r7, #8]
 80053ba:	6983      	ldr	r3, [r0, #24]
 80053bc:	f8d2 9000 	ldr.w	r9, [r2]
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	0092      	lsls	r2, r2, #2
 80053c4:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 80053c8:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 80053cc:	d5d5      	bpl.n	800537a <ai_platform_network_process+0x3ca>
 80053ce:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 80053d2:	6898      	ldr	r0, [r3, #8]
 80053d4:	f000 fea6 	bl	8006124 <st_int8_copy>
 80053d8:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 80053dc:	f859 200a 	ldr.w	r2, [r9, sl]
 80053e0:	440b      	add	r3, r1
 80053e2:	4293      	cmp	r3, r2
 80053e4:	bf24      	itt	cs
 80053e6:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 80053ea:	1ad3      	subcs	r3, r2, r3
 80053ec:	f8c8 3004 	str.w	r3, [r8, #4]
 80053f0:	e7d9      	b.n	80053a6 <ai_platform_network_process+0x3f6>
 80053f2:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 80053f6:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 80053fa:	3401      	adds	r4, #1
 80053fc:	b2a4      	uxth	r4, r4
 80053fe:	42a3      	cmp	r3, r4
 8005400:	f8ab 4016 	strh.w	r4, [fp, #22]
 8005404:	f63f af7f 	bhi.w	8005306 <ai_platform_network_process+0x356>
 8005408:	4620      	mov	r0, r4
 800540a:	b005      	add	sp, #20
 800540c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005410:	2a01      	cmp	r2, #1
 8005412:	6b2e      	ldr	r6, [r5, #48]	; 0x30
 8005414:	d03c      	beq.n	8005490 <ai_platform_network_process+0x4e0>
 8005416:	f106 070c 	add.w	r7, r6, #12
 800541a:	e76f      	b.n	80052fc <ai_platform_network_process+0x34c>
 800541c:	4625      	mov	r5, r4
 800541e:	2218      	movs	r2, #24
 8005420:	2113      	movs	r1, #19
 8005422:	f105 0010 	add.w	r0, r5, #16
 8005426:	f000 f84f 	bl	80054c8 <core_set_error>
 800542a:	2400      	movs	r4, #0
 800542c:	e72d      	b.n	800528a <ai_platform_network_process+0x2da>
 800542e:	9d02      	ldr	r5, [sp, #8]
 8005430:	4604      	mov	r4, r0
 8005432:	2221      	movs	r2, #33	; 0x21
 8005434:	2112      	movs	r1, #18
 8005436:	f105 0010 	add.w	r0, r5, #16
 800543a:	f000 f845 	bl	80054c8 <core_set_error>
 800543e:	e724      	b.n	800528a <ai_platform_network_process+0x2da>
 8005440:	9d02      	ldr	r5, [sp, #8]
 8005442:	e71b      	b.n	800527c <ai_platform_network_process+0x2cc>
 8005444:	9d02      	ldr	r5, [sp, #8]
 8005446:	4604      	mov	r4, r0
 8005448:	2217      	movs	r2, #23
 800544a:	2112      	movs	r1, #18
 800544c:	f105 0010 	add.w	r0, r5, #16
 8005450:	f000 f83a 	bl	80054c8 <core_set_error>
 8005454:	e719      	b.n	800528a <ai_platform_network_process+0x2da>
 8005456:	9d02      	ldr	r5, [sp, #8]
 8005458:	2219      	movs	r2, #25
 800545a:	2112      	movs	r1, #18
 800545c:	f105 0010 	add.w	r0, r5, #16
 8005460:	f000 f832 	bl	80054c8 <core_set_error>
 8005464:	2400      	movs	r4, #0
 8005466:	e710      	b.n	800528a <ai_platform_network_process+0x2da>
 8005468:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 800546c:	82ab      	strh	r3, [r5, #20]
 800546e:	e740      	b.n	80052f2 <ai_platform_network_process+0x342>
 8005470:	f104 0010 	add.w	r0, r4, #16
 8005474:	2219      	movs	r2, #25
 8005476:	2113      	movs	r1, #19
 8005478:	f000 f826 	bl	80054c8 <core_set_error>
 800547c:	2400      	movs	r4, #0
 800547e:	e704      	b.n	800528a <ai_platform_network_process+0x2da>
 8005480:	f104 0010 	add.w	r0, r4, #16
 8005484:	2217      	movs	r2, #23
 8005486:	2113      	movs	r1, #19
 8005488:	f000 f81e 	bl	80054c8 <core_set_error>
 800548c:	4654      	mov	r4, sl
 800548e:	e6fc      	b.n	800528a <ai_platform_network_process+0x2da>
 8005490:	2700      	movs	r7, #0
 8005492:	e733      	b.n	80052fc <ai_platform_network_process+0x34c>
 8005494:	4625      	mov	r5, r4
 8005496:	2221      	movs	r2, #33	; 0x21
 8005498:	4604      	mov	r4, r0
 800549a:	2113      	movs	r1, #19
 800549c:	f105 0010 	add.w	r0, r5, #16
 80054a0:	f000 f812 	bl	80054c8 <core_set_error>
 80054a4:	e6f1      	b.n	800528a <ai_platform_network_process+0x2da>
 80054a6:	4625      	mov	r5, r4
 80054a8:	2217      	movs	r2, #23
 80054aa:	4604      	mov	r4, r0
 80054ac:	2113      	movs	r1, #19
 80054ae:	f105 0010 	add.w	r0, r5, #16
 80054b2:	f000 f809 	bl	80054c8 <core_set_error>
 80054b6:	e6e8      	b.n	800528a <ai_platform_network_process+0x2da>

080054b8 <core_init>:
 80054b8:	2001      	movs	r0, #1
 80054ba:	4770      	bx	lr

080054bc <core_get_error>:
 80054bc:	4603      	mov	r3, r0
 80054be:	2200      	movs	r2, #0
 80054c0:	6800      	ldr	r0, [r0, #0]
 80054c2:	601a      	str	r2, [r3, #0]
 80054c4:	4770      	bx	lr
 80054c6:	bf00      	nop

080054c8 <core_set_error>:
 80054c8:	4603      	mov	r3, r0
 80054ca:	7800      	ldrb	r0, [r0, #0]
 80054cc:	b108      	cbz	r0, 80054d2 <core_set_error+0xa>
 80054ce:	2000      	movs	r0, #0
 80054d0:	4770      	bx	lr
 80054d2:	7019      	strb	r1, [r3, #0]
 80054d4:	6819      	ldr	r1, [r3, #0]
 80054d6:	f362 211f 	bfi	r1, r2, #8, #24
 80054da:	2001      	movs	r0, #1
 80054dc:	6019      	str	r1, [r3, #0]
 80054de:	4770      	bx	lr

080054e0 <ai_check_custom_types>:
 80054e0:	b082      	sub	sp, #8
 80054e2:	4b13      	ldr	r3, [pc, #76]	; (8005530 <ai_check_custom_types+0x50>)
 80054e4:	9301      	str	r3, [sp, #4]
 80054e6:	b118      	cbz	r0, 80054f0 <ai_check_custom_types+0x10>
 80054e8:	7803      	ldrb	r3, [r0, #0]
 80054ea:	2b03      	cmp	r3, #3
 80054ec:	d002      	beq.n	80054f4 <ai_check_custom_types+0x14>
 80054ee:	2000      	movs	r0, #0
 80054f0:	b002      	add	sp, #8
 80054f2:	4770      	bx	lr
 80054f4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d004      	beq.n	8005506 <ai_check_custom_types+0x26>
 80054fc:	2001      	movs	r0, #1
 80054fe:	f080 0001 	eor.w	r0, r0, #1
 8005502:	b002      	add	sp, #8
 8005504:	4770      	bx	lr
 8005506:	7842      	ldrb	r2, [r0, #1]
 8005508:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800550c:	429a      	cmp	r2, r3
 800550e:	f100 0001 	add.w	r0, r0, #1
 8005512:	d1f3      	bne.n	80054fc <ai_check_custom_types+0x1c>
 8005514:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8005518:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800551c:	429a      	cmp	r2, r3
 800551e:	d1ed      	bne.n	80054fc <ai_check_custom_types+0x1c>
 8005520:	7842      	ldrb	r2, [r0, #1]
 8005522:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005526:	429a      	cmp	r2, r3
 8005528:	d1e8      	bne.n	80054fc <ai_check_custom_types+0x1c>
 800552a:	2000      	movs	r0, #0
 800552c:	e7e7      	b.n	80054fe <ai_check_custom_types+0x1e>
 800552e:	bf00      	nop
 8005530:	84048403 	.word	0x84048403

08005534 <ai_layers_init_all>:
 8005534:	4601      	mov	r1, r0
 8005536:	2000      	movs	r0, #0
 8005538:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800553a:	b143      	cbz	r3, 800554e <ai_layers_init_all+0x1a>
 800553c:	691a      	ldr	r2, [r3, #16]
 800553e:	60d9      	str	r1, [r3, #12]
 8005540:	429a      	cmp	r2, r3
 8005542:	f100 0001 	add.w	r0, r0, #1
 8005546:	d002      	beq.n	800554e <ai_layers_init_all+0x1a>
 8005548:	b10a      	cbz	r2, 800554e <ai_layers_init_all+0x1a>
 800554a:	4613      	mov	r3, r2
 800554c:	e7f5      	b.n	800553a <ai_layers_init_all+0x6>
 800554e:	4770      	bx	lr

08005550 <ai_layers_post_init_all>:
 8005550:	b538      	push	{r3, r4, r5, lr}
 8005552:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8005554:	2500      	movs	r5, #0
 8005556:	b16c      	cbz	r4, 8005574 <ai_layers_post_init_all+0x24>
 8005558:	6863      	ldr	r3, [r4, #4]
 800555a:	07db      	lsls	r3, r3, #31
 800555c:	d504      	bpl.n	8005568 <ai_layers_post_init_all+0x18>
 800555e:	6a23      	ldr	r3, [r4, #32]
 8005560:	4620      	mov	r0, r4
 8005562:	b10b      	cbz	r3, 8005568 <ai_layers_post_init_all+0x18>
 8005564:	4798      	blx	r3
 8005566:	3501      	adds	r5, #1
 8005568:	6923      	ldr	r3, [r4, #16]
 800556a:	42a3      	cmp	r3, r4
 800556c:	d002      	beq.n	8005574 <ai_layers_post_init_all+0x24>
 800556e:	b10b      	cbz	r3, 8005574 <ai_layers_post_init_all+0x24>
 8005570:	461c      	mov	r4, r3
 8005572:	e7f0      	b.n	8005556 <ai_layers_post_init_all+0x6>
 8005574:	4628      	mov	r0, r5
 8005576:	bd38      	pop	{r3, r4, r5, pc}

08005578 <ai_layers_forward_all>:
 8005578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800557c:	f8d0 803c 	ldr.w	r8, [r0, #60]	; 0x3c
 8005580:	4604      	mov	r4, r0
 8005582:	f1b8 0f00 	cmp.w	r8, #0
 8005586:	d02b      	beq.n	80055e0 <ai_layers_forward_all+0x68>
 8005588:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800558a:	6381      	str	r1, [r0, #56]	; 0x38
 800558c:	b321      	cbz	r1, 80055d8 <ai_layers_forward_all+0x60>
 800558e:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8005590:	2001      	movs	r0, #1
 8005592:	47c0      	blx	r8
 8005594:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8005596:	b1fe      	cbz	r6, 80055d8 <ai_layers_forward_all+0x60>
 8005598:	2700      	movs	r7, #0
 800559a:	4631      	mov	r1, r6
 800559c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800559e:	2002      	movs	r0, #2
 80055a0:	47c0      	blx	r8
 80055a2:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80055a4:	4628      	mov	r0, r5
 80055a6:	696b      	ldr	r3, [r5, #20]
 80055a8:	4798      	blx	r3
 80055aa:	692e      	ldr	r6, [r5, #16]
 80055ac:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80055ae:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80055b0:	42b5      	cmp	r5, r6
 80055b2:	f04f 0003 	mov.w	r0, #3
 80055b6:	d007      	beq.n	80055c8 <ai_layers_forward_all+0x50>
 80055b8:	47c0      	blx	r8
 80055ba:	3701      	adds	r7, #1
 80055bc:	63a6      	str	r6, [r4, #56]	; 0x38
 80055be:	2e00      	cmp	r6, #0
 80055c0:	d1eb      	bne.n	800559a <ai_layers_forward_all+0x22>
 80055c2:	4638      	mov	r0, r7
 80055c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055c8:	2003      	movs	r0, #3
 80055ca:	47c0      	blx	r8
 80055cc:	2300      	movs	r3, #0
 80055ce:	3701      	adds	r7, #1
 80055d0:	63a3      	str	r3, [r4, #56]	; 0x38
 80055d2:	4638      	mov	r0, r7
 80055d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055d8:	2700      	movs	r7, #0
 80055da:	4638      	mov	r0, r7
 80055dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055e0:	6b45      	ldr	r5, [r0, #52]	; 0x34
 80055e2:	6385      	str	r5, [r0, #56]	; 0x38
 80055e4:	2d00      	cmp	r5, #0
 80055e6:	d0f7      	beq.n	80055d8 <ai_layers_forward_all+0x60>
 80055e8:	4647      	mov	r7, r8
 80055ea:	696b      	ldr	r3, [r5, #20]
 80055ec:	4628      	mov	r0, r5
 80055ee:	4798      	blx	r3
 80055f0:	462b      	mov	r3, r5
 80055f2:	692d      	ldr	r5, [r5, #16]
 80055f4:	429d      	cmp	r5, r3
 80055f6:	d004      	beq.n	8005602 <ai_layers_forward_all+0x8a>
 80055f8:	63a5      	str	r5, [r4, #56]	; 0x38
 80055fa:	3701      	adds	r7, #1
 80055fc:	2d00      	cmp	r5, #0
 80055fe:	d1f4      	bne.n	80055ea <ai_layers_forward_all+0x72>
 8005600:	e7df      	b.n	80055c2 <ai_layers_forward_all+0x4a>
 8005602:	2300      	movs	r3, #0
 8005604:	63a3      	str	r3, [r4, #56]	; 0x38
 8005606:	3701      	adds	r7, #1
 8005608:	e7db      	b.n	80055c2 <ai_layers_forward_all+0x4a>
 800560a:	bf00      	nop

0800560c <forward_dense>:
 800560c:	6983      	ldr	r3, [r0, #24]
 800560e:	881a      	ldrh	r2, [r3, #0]
 8005610:	2a00      	cmp	r2, #0
 8005612:	f000 8181 	beq.w	8005918 <forward_dense+0x30c>
 8005616:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800561a:	ed2d 8b02 	vpush	{d8}
 800561e:	f8d3 c004 	ldr.w	ip, [r3, #4]
 8005622:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8005626:	b095      	sub	sp, #84	; 0x54
 8005628:	b105      	cbz	r5, 800562c <forward_dense+0x20>
 800562a:	682d      	ldr	r5, [r5, #0]
 800562c:	2a01      	cmp	r2, #1
 800562e:	f000 828f 	beq.w	8005b50 <forward_dense+0x544>
 8005632:	f8dc 6010 	ldr.w	r6, [ip, #16]
 8005636:	b106      	cbz	r6, 800563a <forward_dense+0x2e>
 8005638:	6836      	ldr	r6, [r6, #0]
 800563a:	2a02      	cmp	r2, #2
 800563c:	f000 816e 	beq.w	800591c <forward_dense+0x310>
 8005640:	f8dc 301c 	ldr.w	r3, [ip, #28]
 8005644:	930b      	str	r3, [sp, #44]	; 0x2c
 8005646:	2b00      	cmp	r3, #0
 8005648:	f000 8274 	beq.w	8005b34 <forward_dense+0x528>
 800564c:	4619      	mov	r1, r3
 800564e:	f8bc 3018 	ldrh.w	r3, [ip, #24]
 8005652:	6809      	ldr	r1, [r1, #0]
 8005654:	910d      	str	r1, [sp, #52]	; 0x34
 8005656:	2b01      	cmp	r3, #1
 8005658:	f240 826e 	bls.w	8005b38 <forward_dense+0x52c>
 800565c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	930b      	str	r3, [sp, #44]	; 0x2c
 8005662:	460b      	mov	r3, r1
 8005664:	68e8      	ldr	r0, [r5, #12]
 8005666:	68f7      	ldr	r7, [r6, #12]
 8005668:	6840      	ldr	r0, [r0, #4]
 800566a:	6999      	ldr	r1, [r3, #24]
 800566c:	9013      	str	r0, [sp, #76]	; 0x4c
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	680b      	ldr	r3, [r1, #0]
 8005672:	9012      	str	r0, [sp, #72]	; 0x48
 8005674:	e9d7 4702 	ldrd	r4, r7, [r7, #8]
 8005678:	f3c3 1ec6 	ubfx	lr, r3, #7, #7
 800567c:	fb00 f404 	mul.w	r4, r0, r4
 8005680:	f3c3 5041 	ubfx	r0, r3, #21, #2
 8005684:	fa4e f000 	asr.w	r0, lr, r0
 8005688:	2a03      	cmp	r2, #3
 800568a:	9010      	str	r0, [sp, #64]	; 0x40
 800568c:	f000 825d 	beq.w	8005b4a <forward_dense+0x53e>
 8005690:	f8dc 2028 	ldr.w	r2, [ip, #40]	; 0x28
 8005694:	f3c3 4343 	ubfx	r3, r3, #17, #4
 8005698:	2a00      	cmp	r2, #0
 800569a:	f000 8246 	beq.w	8005b2a <forward_dense+0x51e>
 800569e:	6812      	ldr	r2, [r2, #0]
 80056a0:	2a00      	cmp	r2, #0
 80056a2:	f000 8242 	beq.w	8005b2a <forward_dense+0x51e>
 80056a6:	2b04      	cmp	r3, #4
 80056a8:	f8d2 9018 	ldr.w	r9, [r2, #24]
 80056ac:	f000 822c 	beq.w	8005b08 <forward_dense+0x4fc>
 80056b0:	2b08      	cmp	r3, #8
 80056b2:	f000 8229 	beq.w	8005b08 <forward_dense+0x4fc>
 80056b6:	f04f 0b00 	mov.w	fp, #0
 80056ba:	69b2      	ldr	r2, [r6, #24]
 80056bc:	69ab      	ldr	r3, [r5, #24]
 80056be:	6891      	ldr	r1, [r2, #8]
 80056c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	6952      	ldr	r2, [r2, #20]
 80056c6:	9106      	str	r1, [sp, #24]
 80056c8:	fb07 f404 	mul.w	r4, r7, r4
 80056cc:	f8d2 9004 	ldr.w	r9, [r2, #4]
 80056d0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80056d2:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 80056d6:	4281      	cmp	r1, r0
 80056d8:	ea4f 0482 	mov.w	r4, r2, lsl #2
 80056dc:	900e      	str	r0, [sp, #56]	; 0x38
 80056de:	940c      	str	r4, [sp, #48]	; 0x30
 80056e0:	eb01 0882 	add.w	r8, r1, r2, lsl #2
 80056e4:	f080 8113 	bcs.w	800590e <forward_dense+0x302>
 80056e8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80056ea:	ed9f 8a93 	vldr	s16, [pc, #588]	; 8005938 <forward_dense+0x32c>
 80056ee:	f021 0201 	bic.w	r2, r1, #1
 80056f2:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 80056f6:	9204      	str	r2, [sp, #16]
 80056f8:	f001 0201 	and.w	r2, r1, #1
 80056fc:	08c8      	lsrs	r0, r1, #3
 80056fe:	9208      	str	r2, [sp, #32]
 8005700:	008a      	lsls	r2, r1, #2
 8005702:	f001 0a07 	and.w	sl, r1, #7
 8005706:	920f      	str	r2, [sp, #60]	; 0x3c
 8005708:	eb03 1240 	add.w	r2, r3, r0, lsl #5
 800570c:	3320      	adds	r3, #32
 800570e:	465c      	mov	r4, fp
 8005710:	9007      	str	r0, [sp, #28]
 8005712:	46cb      	mov	fp, r9
 8005714:	9205      	str	r2, [sp, #20]
 8005716:	9302      	str	r3, [sp, #8]
 8005718:	46c1      	mov	r9, r8
 800571a:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 800571e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005720:	699b      	ldr	r3, [r3, #24]
 8005722:	689a      	ldr	r2, [r3, #8]
 8005724:	9b02      	ldr	r3, [sp, #8]
 8005726:	3b20      	subs	r3, #32
 8005728:	930a      	str	r3, [sp, #40]	; 0x28
 800572a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800572c:	b10b      	cbz	r3, 8005732 <forward_dense+0x126>
 800572e:	699b      	ldr	r3, [r3, #24]
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	2c00      	cmp	r4, #0
 8005734:	f000 81da 	beq.w	8005aec <forward_dense+0x4e0>
 8005738:	9910      	ldr	r1, [sp, #64]	; 0x40
 800573a:	2904      	cmp	r1, #4
 800573c:	9906      	ldr	r1, [sp, #24]
 800573e:	f000 80fd 	beq.w	800593c <forward_dense+0x330>
 8005742:	4549      	cmp	r1, r9
 8005744:	f080 80d2 	bcs.w	80058ec <forward_dense+0x2e0>
 8005748:	460f      	mov	r7, r1
 800574a:	9907      	ldr	r1, [sp, #28]
 800574c:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005750:	f8dd a014 	ldr.w	sl, [sp, #20]
 8005754:	1c4e      	adds	r6, r1, #1
 8005756:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800575a:	4694      	mov	ip, r2
 800575c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800575e:	468e      	mov	lr, r1
 8005760:	2b00      	cmp	r3, #0
 8005762:	f000 80de 	beq.w	8005922 <forward_dense+0x316>
 8005766:	ecf3 2a01 	vldmia	r3!, {s5}
 800576a:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8005938 <forward_dense+0x32c>
 800576e:	f1be 0f00 	cmp.w	lr, #0
 8005772:	f000 80de 	beq.w	8005932 <forward_dense+0x326>
 8005776:	f10c 0108 	add.w	r1, ip, #8
 800577a:	4640      	mov	r0, r8
 800577c:	f811 5c07 	ldrb.w	r5, [r1, #-7]
 8005780:	ed10 3a07 	vldr	s6, [r0, #-28]	; 0xffffffe4
 8005784:	ed50 3a08 	vldr	s7, [r0, #-32]	; 0xffffffe0
 8005788:	ed10 4a06 	vldr	s8, [r0, #-24]	; 0xffffffe8
 800578c:	ed50 4a05 	vldr	s9, [r0, #-20]	; 0xffffffec
 8005790:	ed10 5a04 	vldr	s10, [r0, #-16]
 8005794:	ed50 5a03 	vldr	s11, [r0, #-12]
 8005798:	ed10 6a02 	vldr	s12, [r0, #-8]
 800579c:	ed50 6a01 	vldr	s13, [r0, #-4]
 80057a0:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80057a4:	edd5 7a00 	vldr	s15, [r5]
 80057a8:	f811 5c08 	ldrb.w	r5, [r1, #-8]
 80057ac:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80057b0:	ee67 7a83 	vmul.f32	s15, s15, s6
 80057b4:	ed95 3a00 	vldr	s6, [r5]
 80057b8:	f811 5c06 	ldrb.w	r5, [r1, #-6]
 80057bc:	eee3 7a23 	vfma.f32	s15, s6, s7
 80057c0:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80057c4:	3108      	adds	r1, #8
 80057c6:	edd5 3a00 	vldr	s7, [r5]
 80057ca:	f811 5c0d 	ldrb.w	r5, [r1, #-13]
 80057ce:	eee3 7a84 	vfma.f32	s15, s7, s8
 80057d2:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80057d6:	3020      	adds	r0, #32
 80057d8:	ed95 4a00 	vldr	s8, [r5]
 80057dc:	f811 5c0c 	ldrb.w	r5, [r1, #-12]
 80057e0:	eee4 7a24 	vfma.f32	s15, s8, s9
 80057e4:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80057e8:	edd5 4a00 	vldr	s9, [r5]
 80057ec:	f811 5c0b 	ldrb.w	r5, [r1, #-11]
 80057f0:	eee4 7a85 	vfma.f32	s15, s9, s10
 80057f4:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80057f8:	ed95 5a00 	vldr	s10, [r5]
 80057fc:	f811 5c0a 	ldrb.w	r5, [r1, #-10]
 8005800:	eee5 7a25 	vfma.f32	s15, s10, s11
 8005804:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005808:	edd5 5a00 	vldr	s11, [r5]
 800580c:	f811 5c09 	ldrb.w	r5, [r1, #-9]
 8005810:	eee5 7a86 	vfma.f32	s15, s11, s12
 8005814:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005818:	428e      	cmp	r6, r1
 800581a:	ed95 6a00 	vldr	s12, [r5]
 800581e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005822:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005826:	d1a9      	bne.n	800577c <forward_dense+0x170>
 8005828:	f1a6 0108 	sub.w	r1, r6, #8
 800582c:	4650      	mov	r0, sl
 800582e:	2a00      	cmp	r2, #0
 8005830:	d04a      	beq.n	80058c8 <forward_dense+0x2bc>
 8005832:	780d      	ldrb	r5, [r1, #0]
 8005834:	edd0 6a00 	vldr	s13, [r0]
 8005838:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800583c:	edd5 7a00 	vldr	s15, [r5]
 8005840:	2a01      	cmp	r2, #1
 8005842:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005846:	d03f      	beq.n	80058c8 <forward_dense+0x2bc>
 8005848:	784d      	ldrb	r5, [r1, #1]
 800584a:	edd0 6a01 	vldr	s13, [r0, #4]
 800584e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005852:	edd5 7a00 	vldr	s15, [r5]
 8005856:	2a02      	cmp	r2, #2
 8005858:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800585c:	d034      	beq.n	80058c8 <forward_dense+0x2bc>
 800585e:	788d      	ldrb	r5, [r1, #2]
 8005860:	edd0 6a02 	vldr	s13, [r0, #8]
 8005864:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005868:	edd5 7a00 	vldr	s15, [r5]
 800586c:	2a03      	cmp	r2, #3
 800586e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005872:	d029      	beq.n	80058c8 <forward_dense+0x2bc>
 8005874:	78cd      	ldrb	r5, [r1, #3]
 8005876:	edd0 6a03 	vldr	s13, [r0, #12]
 800587a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800587e:	edd5 7a00 	vldr	s15, [r5]
 8005882:	2a04      	cmp	r2, #4
 8005884:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005888:	d01e      	beq.n	80058c8 <forward_dense+0x2bc>
 800588a:	790d      	ldrb	r5, [r1, #4]
 800588c:	edd0 6a04 	vldr	s13, [r0, #16]
 8005890:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005894:	edd5 7a00 	vldr	s15, [r5]
 8005898:	2a05      	cmp	r2, #5
 800589a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800589e:	d013      	beq.n	80058c8 <forward_dense+0x2bc>
 80058a0:	794d      	ldrb	r5, [r1, #5]
 80058a2:	edd0 6a05 	vldr	s13, [r0, #20]
 80058a6:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80058aa:	edd5 7a00 	vldr	s15, [r5]
 80058ae:	2a06      	cmp	r2, #6
 80058b0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80058b4:	d008      	beq.n	80058c8 <forward_dense+0x2bc>
 80058b6:	7989      	ldrb	r1, [r1, #6]
 80058b8:	edd0 7a06 	vldr	s15, [r0, #24]
 80058bc:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80058c0:	edd1 6a00 	vldr	s13, [r1]
 80058c4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80058c8:	44dc      	add	ip, fp
 80058ca:	445e      	add	r6, fp
 80058cc:	ee32 7a87 	vadd.f32	s14, s5, s14
 80058d0:	eca7 7a01 	vstmia	r7!, {s14}
 80058d4:	454f      	cmp	r7, r9
 80058d6:	f4ff af43 	bcc.w	8005760 <forward_dense+0x154>
 80058da:	9a06      	ldr	r2, [sp, #24]
 80058dc:	eba9 0302 	sub.w	r3, r9, r2
 80058e0:	3b01      	subs	r3, #1
 80058e2:	f023 0303 	bic.w	r3, r3, #3
 80058e6:	3304      	adds	r3, #4
 80058e8:	18d3      	adds	r3, r2, r3
 80058ea:	9306      	str	r3, [sp, #24]
 80058ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80058ee:	9a05      	ldr	r2, [sp, #20]
 80058f0:	4499      	add	r9, r3
 80058f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80058f4:	441a      	add	r2, r3
 80058f6:	9205      	str	r2, [sp, #20]
 80058f8:	9a02      	ldr	r2, [sp, #8]
 80058fa:	441a      	add	r2, r3
 80058fc:	9202      	str	r2, [sp, #8]
 80058fe:	9a04      	ldr	r2, [sp, #16]
 8005900:	441a      	add	r2, r3
 8005902:	9204      	str	r2, [sp, #16]
 8005904:	9b06      	ldr	r3, [sp, #24]
 8005906:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005908:	4293      	cmp	r3, r2
 800590a:	f4ff af08 	bcc.w	800571e <forward_dense+0x112>
 800590e:	b015      	add	sp, #84	; 0x54
 8005910:	ecbd 8b02 	vpop	{d8}
 8005914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005918:	6853      	ldr	r3, [r2, #4]
 800591a:	deff      	udf	#255	; 0xff
 800591c:	2300      	movs	r3, #0
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	deff      	udf	#255	; 0xff
 8005922:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8005938 <forward_dense+0x32c>
 8005926:	eef0 2a48 	vmov.f32	s5, s16
 800592a:	f1be 0f00 	cmp.w	lr, #0
 800592e:	f47f af22 	bne.w	8005776 <forward_dense+0x16a>
 8005932:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005934:	4661      	mov	r1, ip
 8005936:	e77a      	b.n	800582e <forward_dense+0x222>
 8005938:	00000000 	.word	0x00000000
 800593c:	4549      	cmp	r1, r9
 800593e:	d2d5      	bcs.n	80058ec <forward_dense+0x2e0>
 8005940:	9807      	ldr	r0, [sp, #28]
 8005942:	9103      	str	r1, [sp, #12]
 8005944:	9904      	ldr	r1, [sp, #16]
 8005946:	f100 0c01 	add.w	ip, r0, #1
 800594a:	3901      	subs	r1, #1
 800594c:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 8005950:	9109      	str	r1, [sp, #36]	; 0x24
 8005952:	2b00      	cmp	r3, #0
 8005954:	f000 80b2 	beq.w	8005abc <forward_dense+0x4b0>
 8005958:	9907      	ldr	r1, [sp, #28]
 800595a:	ecf3 2a01 	vldmia	r3!, {s5}
 800595e:	ed1f 7a0a 	vldr	s14, [pc, #-40]	; 8005938 <forward_dense+0x32c>
 8005962:	2900      	cmp	r1, #0
 8005964:	f000 80b2 	beq.w	8005acc <forward_dense+0x4c0>
 8005968:	9902      	ldr	r1, [sp, #8]
 800596a:	1d10      	adds	r0, r2, #4
 800596c:	f810 6c04 	ldrb.w	r6, [r0, #-4]
 8005970:	ed11 2a07 	vldr	s4, [r1, #-28]	; 0xffffffe4
 8005974:	f810 5c03 	ldrb.w	r5, [r0, #-3]
 8005978:	ed51 3a08 	vldr	s7, [r1, #-32]	; 0xffffffe0
 800597c:	ed11 4a06 	vldr	s8, [r1, #-24]	; 0xffffffe8
 8005980:	ed51 4a05 	vldr	s9, [r1, #-20]	; 0xffffffec
 8005984:	ed11 5a04 	vldr	s10, [r1, #-16]
 8005988:	ed51 5a03 	vldr	s11, [r1, #-12]
 800598c:	ed11 6a02 	vldr	s12, [r1, #-8]
 8005990:	ed51 6a01 	vldr	s13, [r1, #-4]
 8005994:	f006 070f 	and.w	r7, r6, #15
 8005998:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 800599c:	edd7 7a00 	vldr	s15, [r7]
 80059a0:	0936      	lsrs	r6, r6, #4
 80059a2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80059a6:	ed96 3a00 	vldr	s6, [r6]
 80059aa:	ee67 7a82 	vmul.f32	s15, s15, s4
 80059ae:	092e      	lsrs	r6, r5, #4
 80059b0:	eee3 7a23 	vfma.f32	s15, s6, s7
 80059b4:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80059b8:	f005 050f 	and.w	r5, r5, #15
 80059bc:	edd6 3a00 	vldr	s7, [r6]
 80059c0:	f810 6c02 	ldrb.w	r6, [r0, #-2]
 80059c4:	eee3 7a84 	vfma.f32	s15, s7, s8
 80059c8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80059cc:	0937      	lsrs	r7, r6, #4
 80059ce:	ed95 4a00 	vldr	s8, [r5]
 80059d2:	f810 5c01 	ldrb.w	r5, [r0, #-1]
 80059d6:	eee4 7a24 	vfma.f32	s15, s8, s9
 80059da:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 80059de:	f006 060f 	and.w	r6, r6, #15
 80059e2:	edd7 4a00 	vldr	s9, [r7]
 80059e6:	eee4 7a85 	vfma.f32	s15, s9, s10
 80059ea:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80059ee:	3004      	adds	r0, #4
 80059f0:	ed96 5a00 	vldr	s10, [r6]
 80059f4:	092e      	lsrs	r6, r5, #4
 80059f6:	eee5 7a25 	vfma.f32	s15, s10, s11
 80059fa:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80059fe:	f005 050f 	and.w	r5, r5, #15
 8005a02:	edd6 5a00 	vldr	s11, [r6]
 8005a06:	eee5 7a86 	vfma.f32	s15, s11, s12
 8005a0a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005a0e:	4584      	cmp	ip, r0
 8005a10:	ed95 6a00 	vldr	s12, [r5]
 8005a14:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005a18:	f101 0120 	add.w	r1, r1, #32
 8005a1c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a20:	d1a4      	bne.n	800596c <forward_dense+0x360>
 8005a22:	f8dd e014 	ldr.w	lr, [sp, #20]
 8005a26:	f1ac 0804 	sub.w	r8, ip, #4
 8005a2a:	9904      	ldr	r1, [sp, #16]
 8005a2c:	458e      	cmp	lr, r1
 8005a2e:	d22a      	bcs.n	8005a86 <forward_dense+0x47a>
 8005a30:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005a32:	eba1 070e 	sub.w	r7, r1, lr
 8005a36:	ea4f 0ad7 	mov.w	sl, r7, lsr #3
 8005a3a:	f10e 0008 	add.w	r0, lr, #8
 8005a3e:	f108 36ff 	add.w	r6, r8, #4294967295
 8005a42:	eb08 07d7 	add.w	r7, r8, r7, lsr #3
 8005a46:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005a4a:	ed50 5a01 	vldr	s11, [r0, #-4]
 8005a4e:	ed50 6a02 	vldr	s13, [r0, #-8]
 8005a52:	f001 050f 	and.w	r5, r1, #15
 8005a56:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005a5a:	edd5 7a00 	vldr	s15, [r5]
 8005a5e:	0909      	lsrs	r1, r1, #4
 8005a60:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8005a64:	ed91 6a00 	vldr	s12, [r1]
 8005a68:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005a6c:	42b7      	cmp	r7, r6
 8005a6e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005a72:	f100 0008 	add.w	r0, r0, #8
 8005a76:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a7a:	d1e4      	bne.n	8005a46 <forward_dense+0x43a>
 8005a7c:	f10a 0a01 	add.w	sl, sl, #1
 8005a80:	44d0      	add	r8, sl
 8005a82:	eb0e 0eca 	add.w	lr, lr, sl, lsl #3
 8005a86:	9908      	ldr	r1, [sp, #32]
 8005a88:	b321      	cbz	r1, 8005ad4 <forward_dense+0x4c8>
 8005a8a:	f898 1000 	ldrb.w	r1, [r8]
 8005a8e:	edde 7a00 	vldr	s15, [lr]
 8005a92:	0909      	lsrs	r1, r1, #4
 8005a94:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8005a98:	edd1 6a00 	vldr	s13, [r1]
 8005a9c:	9903      	ldr	r1, [sp, #12]
 8005a9e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005aa2:	445a      	add	r2, fp
 8005aa4:	44dc      	add	ip, fp
 8005aa6:	ee72 2a87 	vadd.f32	s5, s5, s14
 8005aaa:	ece1 2a01 	vstmia	r1!, {s5}
 8005aae:	4589      	cmp	r9, r1
 8005ab0:	9103      	str	r1, [sp, #12]
 8005ab2:	f67f af12 	bls.w	80058da <forward_dense+0x2ce>
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	f47f af4e 	bne.w	8005958 <forward_dense+0x34c>
 8005abc:	9907      	ldr	r1, [sp, #28]
 8005abe:	ed1f 7a62 	vldr	s14, [pc, #-392]	; 8005938 <forward_dense+0x32c>
 8005ac2:	eef0 2a48 	vmov.f32	s5, s16
 8005ac6:	2900      	cmp	r1, #0
 8005ac8:	f47f af4e 	bne.w	8005968 <forward_dense+0x35c>
 8005acc:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 8005ad0:	4690      	mov	r8, r2
 8005ad2:	e7aa      	b.n	8005a2a <forward_dense+0x41e>
 8005ad4:	9903      	ldr	r1, [sp, #12]
 8005ad6:	ee32 7a87 	vadd.f32	s14, s5, s14
 8005ada:	445a      	add	r2, fp
 8005adc:	eca1 7a01 	vstmia	r1!, {s14}
 8005ae0:	4549      	cmp	r1, r9
 8005ae2:	9103      	str	r1, [sp, #12]
 8005ae4:	44dc      	add	ip, fp
 8005ae6:	f4ff af34 	bcc.w	8005952 <forward_dense+0x346>
 8005aea:	e6f6      	b.n	80058da <forward_dense+0x2ce>
 8005aec:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005aee:	9d06      	ldr	r5, [sp, #24]
 8005af0:	9101      	str	r1, [sp, #4]
 8005af2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8005af4:	9100      	str	r1, [sp, #0]
 8005af6:	4628      	mov	r0, r5
 8005af8:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005afa:	f000 f9ef 	bl	8005edc <forward_lite_dense_if32of32wf32>
 8005afe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b00:	462b      	mov	r3, r5
 8005b02:	4413      	add	r3, r2
 8005b04:	9306      	str	r3, [sp, #24]
 8005b06:	e6f1      	b.n	80058ec <forward_dense+0x2e0>
 8005b08:	f8d1 800c 	ldr.w	r8, [r1, #12]
 8005b0c:	f1b9 0f00 	cmp.w	r9, #0
 8005b10:	d016      	beq.n	8005b40 <forward_dense+0x534>
 8005b12:	e9d9 0100 	ldrd	r0, r1, [r9]
 8005b16:	f000 fbf7 	bl	8006308 <ai_array_get_byte_size>
 8005b1a:	f8d9 b00c 	ldr.w	fp, [r9, #12]
 8005b1e:	4602      	mov	r2, r0
 8005b20:	4659      	mov	r1, fp
 8005b22:	4640      	mov	r0, r8
 8005b24:	f000 fafe 	bl	8006124 <st_int8_copy>
 8005b28:	e5c7      	b.n	80056ba <forward_dense+0xae>
 8005b2a:	2b04      	cmp	r3, #4
 8005b2c:	d00a      	beq.n	8005b44 <forward_dense+0x538>
 8005b2e:	f04f 0900 	mov.w	r9, #0
 8005b32:	e5bd      	b.n	80056b0 <forward_dense+0xa4>
 8005b34:	930d      	str	r3, [sp, #52]	; 0x34
 8005b36:	e595      	b.n	8005664 <forward_dense+0x58>
 8005b38:	2300      	movs	r3, #0
 8005b3a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b3c:	460b      	mov	r3, r1
 8005b3e:	e591      	b.n	8005664 <forward_dense+0x58>
 8005b40:	46c3      	mov	fp, r8
 8005b42:	e5ba      	b.n	80056ba <forward_dense+0xae>
 8005b44:	f8d1 b00c 	ldr.w	fp, [r1, #12]
 8005b48:	e5b7      	b.n	80056ba <forward_dense+0xae>
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	deff      	udf	#255	; 0xff
 8005b50:	2300      	movs	r3, #0
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	deff      	udf	#255	; 0xff
 8005b56:	bf00      	nop

08005b58 <forward_relu>:
 8005b58:	6982      	ldr	r2, [r0, #24]
 8005b5a:	8813      	ldrh	r3, [r2, #0]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d05b      	beq.n	8005c18 <forward_relu+0xc0>
 8005b60:	6851      	ldr	r1, [r2, #4]
 8005b62:	684a      	ldr	r2, [r1, #4]
 8005b64:	b102      	cbz	r2, 8005b68 <forward_relu+0x10>
 8005b66:	6812      	ldr	r2, [r2, #0]
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	f000 8123 	beq.w	8005db4 <forward_relu+0x25c>
 8005b6e:	b470      	push	{r4, r5, r6}
 8005b70:	6909      	ldr	r1, [r1, #16]
 8005b72:	b101      	cbz	r1, 8005b76 <forward_relu+0x1e>
 8005b74:	6809      	ldr	r1, [r1, #0]
 8005b76:	69c6      	ldr	r6, [r0, #28]
 8005b78:	2e00      	cmp	r6, #0
 8005b7a:	f000 8097 	beq.w	8005cac <forward_relu+0x154>
 8005b7e:	6873      	ldr	r3, [r6, #4]
 8005b80:	6988      	ldr	r0, [r1, #24]
 8005b82:	6991      	ldr	r1, [r2, #24]
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	f000 80c1 	beq.w	8005d0c <forward_relu+0x1b4>
 8005b8a:	6893      	ldr	r3, [r2, #8]
 8005b8c:	6880      	ldr	r0, [r0, #8]
 8005b8e:	688c      	ldr	r4, [r1, #8]
 8005b90:	0a1b      	lsrs	r3, r3, #8
 8005b92:	f000 80f2 	beq.w	8005d7a <forward_relu+0x222>
 8005b96:	68d5      	ldr	r5, [r2, #12]
 8005b98:	2201      	movs	r2, #1
 8005b9a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8005b9e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005ba2:	42ab      	cmp	r3, r5
 8005ba4:	fb01 f202 	mul.w	r2, r1, r2
 8005ba8:	d1f9      	bne.n	8005b9e <forward_relu+0x46>
 8005baa:	68b3      	ldr	r3, [r6, #8]
 8005bac:	ed93 7a02 	vldr	s14, [r3, #8]
 8005bb0:	edd3 6a00 	vldr	s13, [r3]
 8005bb4:	ed93 6a01 	vldr	s12, [r3, #4]
 8005bb8:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8005bbc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8005bc0:	3a01      	subs	r2, #1
 8005bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bc6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005bca:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8005bce:	d425      	bmi.n	8005c1c <forward_relu+0xc4>
 8005bd0:	429c      	cmp	r4, r3
 8005bd2:	d81f      	bhi.n	8005c14 <forward_relu+0xbc>
 8005bd4:	1d1a      	adds	r2, r3, #4
 8005bd6:	1d01      	adds	r1, r0, #4
 8005bd8:	e00d      	b.n	8005bf6 <forward_relu+0x9e>
 8005bda:	eef4 6ae7 	vcmpe.f32	s13, s15
 8005bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005be2:	db03      	blt.n	8005bec <forward_relu+0x94>
 8005be4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005be8:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005bec:	3b08      	subs	r3, #8
 8005bee:	429c      	cmp	r4, r3
 8005bf0:	ed61 7a01 	vstmdb	r1!, {s15}
 8005bf4:	d80e      	bhi.n	8005c14 <forward_relu+0xbc>
 8005bf6:	4613      	mov	r3, r2
 8005bf8:	ed72 7a01 	vldmdb	r2!, {s15}
 8005bfc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c04:	d9e9      	bls.n	8005bda <forward_relu+0x82>
 8005c06:	3b08      	subs	r3, #8
 8005c08:	eef0 7a47 	vmov.f32	s15, s14
 8005c0c:	429c      	cmp	r4, r3
 8005c0e:	ed61 7a01 	vstmdb	r1!, {s15}
 8005c12:	d9f0      	bls.n	8005bf6 <forward_relu+0x9e>
 8005c14:	bc70      	pop	{r4, r5, r6}
 8005c16:	4770      	bx	lr
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	deff      	udf	#255	; 0xff
 8005c1c:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8005c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c24:	d11f      	bne.n	8005c66 <forward_relu+0x10e>
 8005c26:	429c      	cmp	r4, r3
 8005c28:	d8f4      	bhi.n	8005c14 <forward_relu+0xbc>
 8005c2a:	1b1c      	subs	r4, r3, r4
 8005c2c:	f024 0403 	bic.w	r4, r4, #3
 8005c30:	1d1a      	adds	r2, r3, #4
 8005c32:	2500      	movs	r5, #0
 8005c34:	1b1b      	subs	r3, r3, r4
 8005c36:	1d01      	adds	r1, r0, #4
 8005c38:	ed72 7a01 	vldmdb	r2!, {s15}
 8005c3c:	eef4 7ae6 	vcmpe.f32	s15, s13
 8005c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c44:	dc0a      	bgt.n	8005c5c <forward_relu+0x104>
 8005c46:	429a      	cmp	r2, r3
 8005c48:	f841 5d04 	str.w	r5, [r1, #-4]!
 8005c4c:	d0e2      	beq.n	8005c14 <forward_relu+0xbc>
 8005c4e:	ed72 7a01 	vldmdb	r2!, {s15}
 8005c52:	eef4 7ae6 	vcmpe.f32	s15, s13
 8005c56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c5a:	ddf4      	ble.n	8005c46 <forward_relu+0xee>
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	ed61 7a01 	vstmdb	r1!, {s15}
 8005c62:	d1e9      	bne.n	8005c38 <forward_relu+0xe0>
 8005c64:	e7d6      	b.n	8005c14 <forward_relu+0xbc>
 8005c66:	429c      	cmp	r4, r3
 8005c68:	d8d4      	bhi.n	8005c14 <forward_relu+0xbc>
 8005c6a:	1b1c      	subs	r4, r3, r4
 8005c6c:	f024 0403 	bic.w	r4, r4, #3
 8005c70:	1d1a      	adds	r2, r3, #4
 8005c72:	1d01      	adds	r1, r0, #4
 8005c74:	1b1b      	subs	r3, r3, r4
 8005c76:	ed72 7a01 	vldmdb	r2!, {s15}
 8005c7a:	eef4 6ae7 	vcmpe.f32	s13, s15
 8005c7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c82:	db0e      	blt.n	8005ca2 <forward_relu+0x14a>
 8005c84:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005c8e:	ed61 7a01 	vstmdb	r1!, {s15}
 8005c92:	d0bf      	beq.n	8005c14 <forward_relu+0xbc>
 8005c94:	ed72 7a01 	vldmdb	r2!, {s15}
 8005c98:	eef4 6ae7 	vcmpe.f32	s13, s15
 8005c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ca0:	daf0      	bge.n	8005c84 <forward_relu+0x12c>
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	ed61 7a01 	vstmdb	r1!, {s15}
 8005ca8:	d1e5      	bne.n	8005c76 <forward_relu+0x11e>
 8005caa:	e7b3      	b.n	8005c14 <forward_relu+0xbc>
 8005cac:	6893      	ldr	r3, [r2, #8]
 8005cae:	6989      	ldr	r1, [r1, #24]
 8005cb0:	6990      	ldr	r0, [r2, #24]
 8005cb2:	6889      	ldr	r1, [r1, #8]
 8005cb4:	6884      	ldr	r4, [r0, #8]
 8005cb6:	0a1b      	lsrs	r3, r3, #8
 8005cb8:	d075      	beq.n	8005da6 <forward_relu+0x24e>
 8005cba:	68d5      	ldr	r5, [r2, #12]
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8005cc2:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 8005cc6:	429d      	cmp	r5, r3
 8005cc8:	fb00 f202 	mul.w	r2, r0, r2
 8005ccc:	d1f9      	bne.n	8005cc2 <forward_relu+0x16a>
 8005cce:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
 8005cd2:	3b01      	subs	r3, #1
 8005cd4:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8005cd8:	4294      	cmp	r4, r2
 8005cda:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8005cde:	d899      	bhi.n	8005c14 <forward_relu+0xbc>
 8005ce0:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8005dbc <forward_relu+0x264>
 8005ce4:	3204      	adds	r2, #4
 8005ce6:	3104      	adds	r1, #4
 8005ce8:	4613      	mov	r3, r2
 8005cea:	ed72 7a01 	vldmdb	r2!, {s15}
 8005cee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005cf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cf6:	f1a3 0308 	sub.w	r3, r3, #8
 8005cfa:	bfb8      	it	lt
 8005cfc:	eef0 7a47 	vmovlt.f32	s15, s14
 8005d00:	429c      	cmp	r4, r3
 8005d02:	ed61 7a01 	vstmdb	r1!, {s15}
 8005d06:	d9ef      	bls.n	8005ce8 <forward_relu+0x190>
 8005d08:	bc70      	pop	{r4, r5, r6}
 8005d0a:	4770      	bx	lr
 8005d0c:	688c      	ldr	r4, [r1, #8]
 8005d0e:	6891      	ldr	r1, [r2, #8]
 8005d10:	6880      	ldr	r0, [r0, #8]
 8005d12:	0a09      	lsrs	r1, r1, #8
 8005d14:	d049      	beq.n	8005daa <forward_relu+0x252>
 8005d16:	68d5      	ldr	r5, [r2, #12]
 8005d18:	eb05 0281 	add.w	r2, r5, r1, lsl #2
 8005d1c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8005d20:	42aa      	cmp	r2, r5
 8005d22:	fb01 f303 	mul.w	r3, r1, r3
 8005d26:	d1f9      	bne.n	8005d1c <forward_relu+0x1c4>
 8005d28:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8005d2c:	3a01      	subs	r2, #1
 8005d2e:	68b1      	ldr	r1, [r6, #8]
 8005d30:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005d34:	429c      	cmp	r4, r3
 8005d36:	ed91 7a00 	vldr	s14, [r1]
 8005d3a:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8005d3e:	f63f af69 	bhi.w	8005c14 <forward_relu+0xbc>
 8005d42:	2500      	movs	r5, #0
 8005d44:	3304      	adds	r3, #4
 8005d46:	1d02      	adds	r2, r0, #4
 8005d48:	ed53 7a01 	vldr	s15, [r3, #-4]
 8005d4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d54:	f1a3 0104 	sub.w	r1, r3, #4
 8005d58:	f1a3 0308 	sub.w	r3, r3, #8
 8005d5c:	d406      	bmi.n	8005d6c <forward_relu+0x214>
 8005d5e:	429c      	cmp	r4, r3
 8005d60:	f842 5d04 	str.w	r5, [r2, #-4]!
 8005d64:	f63f af56 	bhi.w	8005c14 <forward_relu+0xbc>
 8005d68:	460b      	mov	r3, r1
 8005d6a:	e7ed      	b.n	8005d48 <forward_relu+0x1f0>
 8005d6c:	429c      	cmp	r4, r3
 8005d6e:	ed62 7a01 	vstmdb	r2!, {s15}
 8005d72:	f63f af4f 	bhi.w	8005c14 <forward_relu+0xbc>
 8005d76:	460b      	mov	r3, r1
 8005d78:	e7e6      	b.n	8005d48 <forward_relu+0x1f0>
 8005d7a:	68b3      	ldr	r3, [r6, #8]
 8005d7c:	ed93 7a02 	vldr	s14, [r3, #8]
 8005d80:	edd3 6a00 	vldr	s13, [r3]
 8005d84:	ed93 6a01 	vldr	s12, [r3, #4]
 8005d88:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8005d8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d90:	d401      	bmi.n	8005d96 <forward_relu+0x23e>
 8005d92:	4623      	mov	r3, r4
 8005d94:	e71e      	b.n	8005bd4 <forward_relu+0x7c>
 8005d96:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8005d9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d9e:	4623      	mov	r3, r4
 8005da0:	f47f af63 	bne.w	8005c6a <forward_relu+0x112>
 8005da4:	e741      	b.n	8005c2a <forward_relu+0xd2>
 8005da6:	4622      	mov	r2, r4
 8005da8:	e79a      	b.n	8005ce0 <forward_relu+0x188>
 8005daa:	68b2      	ldr	r2, [r6, #8]
 8005dac:	4623      	mov	r3, r4
 8005dae:	ed92 7a00 	vldr	s14, [r2]
 8005db2:	e7c6      	b.n	8005d42 <forward_relu+0x1ea>
 8005db4:	2300      	movs	r3, #0
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	deff      	udf	#255	; 0xff
 8005dba:	bf00      	nop
 8005dbc:	00000000 	.word	0x00000000

08005dc0 <forward_sm>:
 8005dc0:	6982      	ldr	r2, [r0, #24]
 8005dc2:	8813      	ldrh	r3, [r2, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d07c      	beq.n	8005ec2 <forward_sm+0x102>
 8005dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dcc:	ed2d 8b04 	vpush	{d8-d9}
 8005dd0:	6852      	ldr	r2, [r2, #4]
 8005dd2:	6854      	ldr	r4, [r2, #4]
 8005dd4:	b085      	sub	sp, #20
 8005dd6:	b104      	cbz	r4, 8005dda <forward_sm+0x1a>
 8005dd8:	6824      	ldr	r4, [r4, #0]
 8005dda:	2b01      	cmp	r3, #1
 8005ddc:	d076      	beq.n	8005ecc <forward_sm+0x10c>
 8005dde:	6913      	ldr	r3, [r2, #16]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d076      	beq.n	8005ed2 <forward_sm+0x112>
 8005de4:	681e      	ldr	r6, [r3, #0]
 8005de6:	68a3      	ldr	r3, [r4, #8]
 8005de8:	68e0      	ldr	r0, [r4, #12]
 8005dea:	68f2      	ldr	r2, [r6, #12]
 8005dec:	6845      	ldr	r5, [r0, #4]
 8005dee:	6857      	ldr	r7, [r2, #4]
 8005df0:	0a1b      	lsrs	r3, r3, #8
 8005df2:	d068      	beq.n	8005ec6 <forward_sm+0x106>
 8005df4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8005df8:	2201      	movs	r2, #1
 8005dfa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005dfe:	4298      	cmp	r0, r3
 8005e00:	fb01 f202 	mul.w	r2, r1, r2
 8005e04:	d1f9      	bne.n	8005dfa <forward_sm+0x3a>
 8005e06:	ea4f 0982 	mov.w	r9, r2, lsl #2
 8005e0a:	69a2      	ldr	r2, [r4, #24]
 8005e0c:	69b3      	ldr	r3, [r6, #24]
 8005e0e:	6892      	ldr	r2, [r2, #8]
 8005e10:	f8d3 8008 	ldr.w	r8, [r3, #8]
 8005e14:	eb02 0309 	add.w	r3, r2, r9
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	9301      	str	r3, [sp, #4]
 8005e1c:	d24c      	bcs.n	8005eb8 <forward_sm+0xf8>
 8005e1e:	00bb      	lsls	r3, r7, #2
 8005e20:	9303      	str	r3, [sp, #12]
 8005e22:	eb02 0785 	add.w	r7, r2, r5, lsl #2
 8005e26:	00ab      	lsls	r3, r5, #2
 8005e28:	2d01      	cmp	r5, #1
 8005e2a:	ed92 8a00 	vldr	s16, [r2]
 8005e2e:	9302      	str	r3, [sp, #8]
 8005e30:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 8005e34:	463e      	mov	r6, r7
 8005e36:	d93c      	bls.n	8005eb2 <forward_sm+0xf2>
 8005e38:	1d13      	adds	r3, r2, #4
 8005e3a:	ecf3 7a01 	vldmia	r3!, {s15}
 8005e3e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8005e42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e46:	bfb8      	it	lt
 8005e48:	eeb0 8a67 	vmovlt.f32	s16, s15
 8005e4c:	429e      	cmp	r6, r3
 8005e4e:	d1f4      	bne.n	8005e3a <forward_sm+0x7a>
 8005e50:	eddf 8a21 	vldr	s17, [pc, #132]	; 8005ed8 <forward_sm+0x118>
 8005e54:	4692      	mov	sl, r2
 8005e56:	46c3      	mov	fp, r8
 8005e58:	46c1      	mov	r9, r8
 8005e5a:	2400      	movs	r4, #0
 8005e5c:	ecba 0a01 	vldmia	sl!, {s0}
 8005e60:	ee30 0a48 	vsub.f32	s0, s0, s16
 8005e64:	f003 f830 	bl	8008ec8 <expf>
 8005e68:	3401      	adds	r4, #1
 8005e6a:	42a5      	cmp	r5, r4
 8005e6c:	ee78 8a80 	vadd.f32	s17, s17, s0
 8005e70:	eca9 0a01 	vstmia	r9!, {s0}
 8005e74:	d8f2      	bhi.n	8005e5c <forward_sm+0x9c>
 8005e76:	eef5 8a40 	vcmp.f32	s17, #0.0
 8005e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e7e:	d00b      	beq.n	8005e98 <forward_sm+0xd8>
 8005e80:	ee89 7a28 	vdiv.f32	s14, s18, s17
 8005e84:	2300      	movs	r3, #0
 8005e86:	3301      	adds	r3, #1
 8005e88:	429d      	cmp	r5, r3
 8005e8a:	eddb 7a00 	vldr	s15, [fp]
 8005e8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e92:	eceb 7a01 	vstmia	fp!, {s15}
 8005e96:	d8f6      	bhi.n	8005e86 <forward_sm+0xc6>
 8005e98:	9b03      	ldr	r3, [sp, #12]
 8005e9a:	9901      	ldr	r1, [sp, #4]
 8005e9c:	4498      	add	r8, r3
 8005e9e:	9b02      	ldr	r3, [sp, #8]
 8005ea0:	42b9      	cmp	r1, r7
 8005ea2:	463a      	mov	r2, r7
 8005ea4:	441e      	add	r6, r3
 8005ea6:	d907      	bls.n	8005eb8 <forward_sm+0xf8>
 8005ea8:	2d01      	cmp	r5, #1
 8005eaa:	ed92 8a00 	vldr	s16, [r2]
 8005eae:	441f      	add	r7, r3
 8005eb0:	d8c2      	bhi.n	8005e38 <forward_sm+0x78>
 8005eb2:	2d00      	cmp	r5, #0
 8005eb4:	d0f0      	beq.n	8005e98 <forward_sm+0xd8>
 8005eb6:	e7cb      	b.n	8005e50 <forward_sm+0x90>
 8005eb8:	b005      	add	sp, #20
 8005eba:	ecbd 8b04 	vpop	{d8-d9}
 8005ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	deff      	udf	#255	; 0xff
 8005ec6:	f04f 0904 	mov.w	r9, #4
 8005eca:	e79e      	b.n	8005e0a <forward_sm+0x4a>
 8005ecc:	2300      	movs	r3, #0
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	deff      	udf	#255	; 0xff
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	deff      	udf	#255	; 0xff
 8005ed6:	bf00      	nop
 8005ed8:	00000000 	.word	0x00000000

08005edc <forward_lite_dense_if32of32wf32>:
 8005edc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ee0:	e9dd 6409 	ldrd	r6, r4, [sp, #36]	; 0x24
 8005ee4:	eb00 0784 	add.w	r7, r0, r4, lsl #2
 8005ee8:	4287      	cmp	r7, r0
 8005eea:	f240 8106 	bls.w	80060fa <forward_lite_dense_if32of32wf32+0x21e>
 8005eee:	f1a6 0810 	sub.w	r8, r6, #16
 8005ef2:	ea4f 1818 	mov.w	r8, r8, lsr #4
 8005ef6:	f108 0801 	add.w	r8, r8, #1
 8005efa:	ea4f 1b88 	mov.w	fp, r8, lsl #6
 8005efe:	ea4f 0986 	mov.w	r9, r6, lsl #2
 8005f02:	eb01 1888 	add.w	r8, r1, r8, lsl #6
 8005f06:	4605      	mov	r5, r0
 8005f08:	f006 0a0f 	and.w	sl, r6, #15
 8005f0c:	2e0f      	cmp	r6, #15
 8005f0e:	ed9f 7a84 	vldr	s14, [pc, #528]	; 8006120 <forward_lite_dense_if32of32wf32+0x244>
 8005f12:	f240 8101 	bls.w	8006118 <forward_lite_dense_if32of32wf32+0x23c>
 8005f16:	f101 0c40 	add.w	ip, r1, #64	; 0x40
 8005f1a:	f102 0440 	add.w	r4, r2, #64	; 0x40
 8005f1e:	46b6      	mov	lr, r6
 8005f20:	ed54 5a0f 	vldr	s11, [r4, #-60]	; 0xffffffc4
 8005f24:	ed5c 7a0f 	vldr	s15, [ip, #-60]	; 0xffffffc4
 8005f28:	ed1c 6a10 	vldr	s12, [ip, #-64]	; 0xffffffc0
 8005f2c:	ed54 6a10 	vldr	s13, [r4, #-64]	; 0xffffffc0
 8005f30:	ed5c 4a0d 	vldr	s9, [ip, #-52]	; 0xffffffcc
 8005f34:	ed1c 5a0c 	vldr	s10, [ip, #-48]	; 0xffffffd0
 8005f38:	ed1c 3a0a 	vldr	s6, [ip, #-40]	; 0xffffffd8
 8005f3c:	ed54 3a0a 	vldr	s7, [r4, #-40]	; 0xffffffd8
 8005f40:	ed1c 4a09 	vldr	s8, [ip, #-36]	; 0xffffffdc
 8005f44:	ed1c 1a06 	vldr	s2, [ip, #-24]	; 0xffffffe8
 8005f48:	ed54 1a06 	vldr	s3, [r4, #-24]	; 0xffffffe8
 8005f4c:	ed1c 2a05 	vldr	s4, [ip, #-20]	; 0xffffffec
 8005f50:	ed54 2a05 	vldr	s5, [r4, #-20]	; 0xffffffec
 8005f54:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005f58:	ed5c 5a0e 	vldr	s11, [ip, #-56]	; 0xffffffc8
 8005f5c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005f60:	f1ae 0e10 	sub.w	lr, lr, #16
 8005f64:	f1be 0f0f 	cmp.w	lr, #15
 8005f68:	ed14 6a0e 	vldr	s12, [r4, #-56]	; 0xffffffc8
 8005f6c:	ed54 6a0d 	vldr	s13, [r4, #-52]	; 0xffffffcc
 8005f70:	eee5 7a86 	vfma.f32	s15, s11, s12
 8005f74:	f10c 0c40 	add.w	ip, ip, #64	; 0x40
 8005f78:	f104 0440 	add.w	r4, r4, #64	; 0x40
 8005f7c:	ed54 5a1c 	vldr	s11, [r4, #-112]	; 0xffffff90
 8005f80:	ed1c 6a1b 	vldr	s12, [ip, #-108]	; 0xffffff94
 8005f84:	eee4 7aa6 	vfma.f32	s15, s9, s13
 8005f88:	ed54 6a1b 	vldr	s13, [r4, #-108]	; 0xffffff94
 8005f8c:	ed54 4a19 	vldr	s9, [r4, #-100]	; 0xffffff9c
 8005f90:	eee5 7a25 	vfma.f32	s15, s10, s11
 8005f94:	ed1c 5a18 	vldr	s10, [ip, #-96]	; 0xffffffa0
 8005f98:	ed54 5a18 	vldr	s11, [r4, #-96]	; 0xffffffa0
 8005f9c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005fa0:	ed1c 6a17 	vldr	s12, [ip, #-92]	; 0xffffffa4
 8005fa4:	ed54 6a17 	vldr	s13, [r4, #-92]	; 0xffffffa4
 8005fa8:	eee3 7a23 	vfma.f32	s15, s6, s7
 8005fac:	ed1c 3a14 	vldr	s6, [ip, #-80]	; 0xffffffb0
 8005fb0:	ed54 3a14 	vldr	s7, [r4, #-80]	; 0xffffffb0
 8005fb4:	eee4 7a24 	vfma.f32	s15, s8, s9
 8005fb8:	ed1c 4a13 	vldr	s8, [ip, #-76]	; 0xffffffb4
 8005fbc:	ed54 4a13 	vldr	s9, [r4, #-76]	; 0xffffffb4
 8005fc0:	eee5 7a25 	vfma.f32	s15, s10, s11
 8005fc4:	ed1c 5a12 	vldr	s10, [ip, #-72]	; 0xffffffb8
 8005fc8:	ed54 5a12 	vldr	s11, [r4, #-72]	; 0xffffffb8
 8005fcc:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005fd0:	ed1c 6a11 	vldr	s12, [ip, #-68]	; 0xffffffbc
 8005fd4:	ed54 6a11 	vldr	s13, [r4, #-68]	; 0xffffffbc
 8005fd8:	eee1 7a21 	vfma.f32	s15, s2, s3
 8005fdc:	eee2 7a22 	vfma.f32	s15, s4, s5
 8005fe0:	eee3 7a23 	vfma.f32	s15, s6, s7
 8005fe4:	eee4 7a24 	vfma.f32	s15, s8, s9
 8005fe8:	eee5 7a25 	vfma.f32	s15, s10, s11
 8005fec:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005ff0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005ff4:	d894      	bhi.n	8005f20 <forward_lite_dense_if32of32wf32+0x44>
 8005ff6:	eb02 0e0b 	add.w	lr, r2, fp
 8005ffa:	4654      	mov	r4, sl
 8005ffc:	46c4      	mov	ip, r8
 8005ffe:	2c00      	cmp	r4, #0
 8006000:	d075      	beq.n	80060ee <forward_lite_dense_if32of32wf32+0x212>
 8006002:	eddc 6a00 	vldr	s13, [ip]
 8006006:	edde 7a00 	vldr	s15, [lr]
 800600a:	2c01      	cmp	r4, #1
 800600c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006010:	d06d      	beq.n	80060ee <forward_lite_dense_if32of32wf32+0x212>
 8006012:	eddc 6a01 	vldr	s13, [ip, #4]
 8006016:	edde 7a01 	vldr	s15, [lr, #4]
 800601a:	2c02      	cmp	r4, #2
 800601c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006020:	d065      	beq.n	80060ee <forward_lite_dense_if32of32wf32+0x212>
 8006022:	eddc 6a02 	vldr	s13, [ip, #8]
 8006026:	edde 7a02 	vldr	s15, [lr, #8]
 800602a:	2c03      	cmp	r4, #3
 800602c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006030:	d05d      	beq.n	80060ee <forward_lite_dense_if32of32wf32+0x212>
 8006032:	eddc 6a03 	vldr	s13, [ip, #12]
 8006036:	edde 7a03 	vldr	s15, [lr, #12]
 800603a:	2c04      	cmp	r4, #4
 800603c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006040:	d055      	beq.n	80060ee <forward_lite_dense_if32of32wf32+0x212>
 8006042:	eddc 6a04 	vldr	s13, [ip, #16]
 8006046:	edde 7a04 	vldr	s15, [lr, #16]
 800604a:	2c05      	cmp	r4, #5
 800604c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006050:	d04d      	beq.n	80060ee <forward_lite_dense_if32of32wf32+0x212>
 8006052:	eddc 6a05 	vldr	s13, [ip, #20]
 8006056:	edde 7a05 	vldr	s15, [lr, #20]
 800605a:	2c06      	cmp	r4, #6
 800605c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006060:	d045      	beq.n	80060ee <forward_lite_dense_if32of32wf32+0x212>
 8006062:	eddc 6a06 	vldr	s13, [ip, #24]
 8006066:	edde 7a06 	vldr	s15, [lr, #24]
 800606a:	2c07      	cmp	r4, #7
 800606c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006070:	d03d      	beq.n	80060ee <forward_lite_dense_if32of32wf32+0x212>
 8006072:	eddc 6a07 	vldr	s13, [ip, #28]
 8006076:	edde 7a07 	vldr	s15, [lr, #28]
 800607a:	2c08      	cmp	r4, #8
 800607c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006080:	d035      	beq.n	80060ee <forward_lite_dense_if32of32wf32+0x212>
 8006082:	eddc 6a08 	vldr	s13, [ip, #32]
 8006086:	edde 7a08 	vldr	s15, [lr, #32]
 800608a:	2c09      	cmp	r4, #9
 800608c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006090:	d02d      	beq.n	80060ee <forward_lite_dense_if32of32wf32+0x212>
 8006092:	eddc 6a09 	vldr	s13, [ip, #36]	; 0x24
 8006096:	edde 7a09 	vldr	s15, [lr, #36]	; 0x24
 800609a:	2c0a      	cmp	r4, #10
 800609c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80060a0:	d025      	beq.n	80060ee <forward_lite_dense_if32of32wf32+0x212>
 80060a2:	eddc 6a0a 	vldr	s13, [ip, #40]	; 0x28
 80060a6:	edde 7a0a 	vldr	s15, [lr, #40]	; 0x28
 80060aa:	2c0b      	cmp	r4, #11
 80060ac:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80060b0:	d01d      	beq.n	80060ee <forward_lite_dense_if32of32wf32+0x212>
 80060b2:	eddc 6a0b 	vldr	s13, [ip, #44]	; 0x2c
 80060b6:	edde 7a0b 	vldr	s15, [lr, #44]	; 0x2c
 80060ba:	2c0c      	cmp	r4, #12
 80060bc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80060c0:	d015      	beq.n	80060ee <forward_lite_dense_if32of32wf32+0x212>
 80060c2:	eddc 6a0c 	vldr	s13, [ip, #48]	; 0x30
 80060c6:	edde 7a0c 	vldr	s15, [lr, #48]	; 0x30
 80060ca:	3c0d      	subs	r4, #13
 80060cc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80060d0:	d00d      	beq.n	80060ee <forward_lite_dense_if32of32wf32+0x212>
 80060d2:	eddc 6a0d 	vldr	s13, [ip, #52]	; 0x34
 80060d6:	edde 7a0d 	vldr	s15, [lr, #52]	; 0x34
 80060da:	2c01      	cmp	r4, #1
 80060dc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80060e0:	d005      	beq.n	80060ee <forward_lite_dense_if32of32wf32+0x212>
 80060e2:	edde 6a0e 	vldr	s13, [lr, #56]	; 0x38
 80060e6:	eddc 7a0e 	vldr	s15, [ip, #56]	; 0x38
 80060ea:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80060ee:	444a      	add	r2, r9
 80060f0:	eca5 7a01 	vstmia	r5!, {s14}
 80060f4:	42af      	cmp	r7, r5
 80060f6:	f63f af09 	bhi.w	8005f0c <forward_lite_dense_if32of32wf32+0x30>
 80060fa:	b15b      	cbz	r3, 8006114 <forward_lite_dense_if32of32wf32+0x238>
 80060fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060fe:	b14a      	cbz	r2, 8006114 <forward_lite_dense_if32of32wf32+0x238>
 8006100:	edd0 7a00 	vldr	s15, [r0]
 8006104:	ecb3 7a01 	vldmia	r3!, {s14}
 8006108:	ee77 7a87 	vadd.f32	s15, s15, s14
 800610c:	ece0 7a01 	vstmia	r0!, {s15}
 8006110:	4287      	cmp	r7, r0
 8006112:	d1f5      	bne.n	8006100 <forward_lite_dense_if32of32wf32+0x224>
 8006114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006118:	4634      	mov	r4, r6
 800611a:	4696      	mov	lr, r2
 800611c:	468c      	mov	ip, r1
 800611e:	e76e      	b.n	8005ffe <forward_lite_dense_if32of32wf32+0x122>
 8006120:	00000000 	.word	0x00000000

08006124 <st_int8_copy>:
 8006124:	4288      	cmp	r0, r1
 8006126:	d057      	beq.n	80061d8 <st_int8_copy+0xb4>
 8006128:	2a00      	cmp	r2, #0
 800612a:	d055      	beq.n	80061d8 <st_int8_copy+0xb4>
 800612c:	4288      	cmp	r0, r1
 800612e:	d354      	bcc.n	80061da <st_int8_copy+0xb6>
 8006130:	078b      	lsls	r3, r1, #30
 8006132:	d102      	bne.n	800613a <st_int8_copy+0x16>
 8006134:	e009      	b.n	800614a <st_int8_copy+0x26>
 8006136:	2a00      	cmp	r2, #0
 8006138:	d05c      	beq.n	80061f4 <st_int8_copy+0xd0>
 800613a:	f910 3b01 	ldrsb.w	r3, [r0], #1
 800613e:	f801 3b01 	strb.w	r3, [r1], #1
 8006142:	078b      	lsls	r3, r1, #30
 8006144:	f102 32ff 	add.w	r2, r2, #4294967295
 8006148:	d1f5      	bne.n	8006136 <st_int8_copy+0x12>
 800614a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800614e:	ea5f 1e12 	movs.w	lr, r2, lsr #4
 8006152:	d069      	beq.n	8006228 <st_int8_copy+0x104>
 8006154:	ea41 0300 	orr.w	r3, r1, r0
 8006158:	075b      	lsls	r3, r3, #29
 800615a:	d14c      	bne.n	80061f6 <st_int8_copy+0xd2>
 800615c:	f10e 33ff 	add.w	r3, lr, #4294967295
 8006160:	2b01      	cmp	r3, #1
 8006162:	d948      	bls.n	80061f6 <st_int8_copy+0xd2>
 8006164:	f100 0310 	add.w	r3, r0, #16
 8006168:	ea4f 140e 	mov.w	r4, lr, lsl #4
 800616c:	f101 0c10 	add.w	ip, r1, #16
 8006170:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 8006174:	ed13 6b04 	vldr	d6, [r3, #-16]
 8006178:	ed13 7b02 	vldr	d7, [r3, #-8]
 800617c:	3310      	adds	r3, #16
 800617e:	4573      	cmp	r3, lr
 8006180:	ed0c 6b04 	vstr	d6, [ip, #-16]
 8006184:	ed0c 7b02 	vstr	d7, [ip, #-8]
 8006188:	f10c 0c10 	add.w	ip, ip, #16
 800618c:	d1f2      	bne.n	8006174 <st_int8_copy+0x50>
 800618e:	f3c2 0381 	ubfx	r3, r2, #2, #2
 8006192:	4421      	add	r1, r4
 8006194:	4420      	add	r0, r4
 8006196:	f002 0203 	and.w	r2, r2, #3
 800619a:	b16b      	cbz	r3, 80061b8 <st_int8_copy+0x94>
 800619c:	6804      	ldr	r4, [r0, #0]
 800619e:	600c      	str	r4, [r1, #0]
 80061a0:	1e5c      	subs	r4, r3, #1
 80061a2:	d005      	beq.n	80061b0 <st_int8_copy+0x8c>
 80061a4:	6845      	ldr	r5, [r0, #4]
 80061a6:	604d      	str	r5, [r1, #4]
 80061a8:	2c01      	cmp	r4, #1
 80061aa:	bf1c      	itt	ne
 80061ac:	6884      	ldrne	r4, [r0, #8]
 80061ae:	608c      	strne	r4, [r1, #8]
 80061b0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80061b4:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 80061b8:	b162      	cbz	r2, 80061d4 <st_int8_copy+0xb0>
 80061ba:	f990 3000 	ldrsb.w	r3, [r0]
 80061be:	700b      	strb	r3, [r1, #0]
 80061c0:	3a01      	subs	r2, #1
 80061c2:	d007      	beq.n	80061d4 <st_int8_copy+0xb0>
 80061c4:	f990 3001 	ldrsb.w	r3, [r0, #1]
 80061c8:	704b      	strb	r3, [r1, #1]
 80061ca:	2a01      	cmp	r2, #1
 80061cc:	bf1c      	itt	ne
 80061ce:	f990 3002 	ldrsbne.w	r3, [r0, #2]
 80061d2:	708b      	strbne	r3, [r1, #2]
 80061d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061d8:	4770      	bx	lr
 80061da:	1883      	adds	r3, r0, r2
 80061dc:	428b      	cmp	r3, r1
 80061de:	d9a7      	bls.n	8006130 <st_int8_copy+0xc>
 80061e0:	4283      	cmp	r3, r0
 80061e2:	440a      	add	r2, r1
 80061e4:	d9f8      	bls.n	80061d8 <st_int8_copy+0xb4>
 80061e6:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 80061ea:	f802 1d01 	strb.w	r1, [r2, #-1]!
 80061ee:	4283      	cmp	r3, r0
 80061f0:	d1f9      	bne.n	80061e6 <st_int8_copy+0xc2>
 80061f2:	4770      	bx	lr
 80061f4:	4770      	bx	lr
 80061f6:	ea4f 140e 	mov.w	r4, lr, lsl #4
 80061fa:	460b      	mov	r3, r1
 80061fc:	eb01 1e0e 	add.w	lr, r1, lr, lsl #4
 8006200:	4684      	mov	ip, r0
 8006202:	f8dc 7000 	ldr.w	r7, [ip]
 8006206:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800620a:	f8dc 5008 	ldr.w	r5, [ip, #8]
 800620e:	f8dc 800c 	ldr.w	r8, [ip, #12]
 8006212:	f8c3 800c 	str.w	r8, [r3, #12]
 8006216:	601f      	str	r7, [r3, #0]
 8006218:	605e      	str	r6, [r3, #4]
 800621a:	609d      	str	r5, [r3, #8]
 800621c:	3310      	adds	r3, #16
 800621e:	459e      	cmp	lr, r3
 8006220:	f10c 0c10 	add.w	ip, ip, #16
 8006224:	d1ed      	bne.n	8006202 <st_int8_copy+0xde>
 8006226:	e7b2      	b.n	800618e <st_int8_copy+0x6a>
 8006228:	0893      	lsrs	r3, r2, #2
 800622a:	f002 0203 	and.w	r2, r2, #3
 800622e:	e7b4      	b.n	800619a <st_int8_copy+0x76>

08006230 <ai_array_to_buffer_fmt>:
 8006230:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8006234:	2b02      	cmp	r3, #2
 8006236:	d050      	beq.n	80062da <ai_array_to_buffer_fmt+0xaa>
 8006238:	4b2a      	ldr	r3, [pc, #168]	; (80062e4 <ai_array_to_buffer_fmt+0xb4>)
 800623a:	f020 427e 	bic.w	r2, r0, #4261412864	; 0xfe000000
 800623e:	429a      	cmp	r2, r3
 8006240:	d00b      	beq.n	800625a <ai_array_to_buffer_fmt+0x2a>
 8006242:	dc1c      	bgt.n	800627e <ai_array_to_buffer_fmt+0x4e>
 8006244:	4b28      	ldr	r3, [pc, #160]	; (80062e8 <ai_array_to_buffer_fmt+0xb8>)
 8006246:	429a      	cmp	r2, r3
 8006248:	d007      	beq.n	800625a <ai_array_to_buffer_fmt+0x2a>
 800624a:	dd0b      	ble.n	8006264 <ai_array_to_buffer_fmt+0x34>
 800624c:	4b27      	ldr	r3, [pc, #156]	; (80062ec <ai_array_to_buffer_fmt+0xbc>)
 800624e:	429a      	cmp	r2, r3
 8006250:	d003      	beq.n	800625a <ai_array_to_buffer_fmt+0x2a>
 8006252:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8006256:	429a      	cmp	r2, r3
 8006258:	d131      	bne.n	80062be <ai_array_to_buffer_fmt+0x8e>
 800625a:	4613      	mov	r3, r2
 800625c:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8006260:	4318      	orrs	r0, r3
 8006262:	4770      	bx	lr
 8006264:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8006268:	429a      	cmp	r2, r3
 800626a:	d0f6      	beq.n	800625a <ai_array_to_buffer_fmt+0x2a>
 800626c:	dd2c      	ble.n	80062c8 <ai_array_to_buffer_fmt+0x98>
 800626e:	4b20      	ldr	r3, [pc, #128]	; (80062f0 <ai_array_to_buffer_fmt+0xc0>)
 8006270:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8006274:	429a      	cmp	r2, r3
 8006276:	bf18      	it	ne
 8006278:	2340      	movne	r3, #64	; 0x40
 800627a:	4318      	orrs	r0, r3
 800627c:	4770      	bx	lr
 800627e:	4b1d      	ldr	r3, [pc, #116]	; (80062f4 <ai_array_to_buffer_fmt+0xc4>)
 8006280:	429a      	cmp	r2, r3
 8006282:	d0ea      	beq.n	800625a <ai_array_to_buffer_fmt+0x2a>
 8006284:	dd0e      	ble.n	80062a4 <ai_array_to_buffer_fmt+0x74>
 8006286:	4b1c      	ldr	r3, [pc, #112]	; (80062f8 <ai_array_to_buffer_fmt+0xc8>)
 8006288:	429a      	cmp	r2, r3
 800628a:	d0e6      	beq.n	800625a <ai_array_to_buffer_fmt+0x2a>
 800628c:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 8006290:	429a      	cmp	r2, r3
 8006292:	d0e2      	beq.n	800625a <ai_array_to_buffer_fmt+0x2a>
 8006294:	4b19      	ldr	r3, [pc, #100]	; (80062fc <ai_array_to_buffer_fmt+0xcc>)
 8006296:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800629a:	429a      	cmp	r2, r3
 800629c:	bf18      	it	ne
 800629e:	2340      	movne	r3, #64	; 0x40
 80062a0:	4318      	orrs	r0, r3
 80062a2:	4770      	bx	lr
 80062a4:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d0d6      	beq.n	800625a <ai_array_to_buffer_fmt+0x2a>
 80062ac:	3307      	adds	r3, #7
 80062ae:	429a      	cmp	r2, r3
 80062b0:	d0d3      	beq.n	800625a <ai_array_to_buffer_fmt+0x2a>
 80062b2:	f2a3 3387 	subw	r3, r3, #903	; 0x387
 80062b6:	429a      	cmp	r2, r3
 80062b8:	bf18      	it	ne
 80062ba:	2340      	movne	r3, #64	; 0x40
 80062bc:	e7ce      	b.n	800625c <ai_array_to_buffer_fmt+0x2c>
 80062be:	4b10      	ldr	r3, [pc, #64]	; (8006300 <ai_array_to_buffer_fmt+0xd0>)
 80062c0:	429a      	cmp	r2, r3
 80062c2:	bf18      	it	ne
 80062c4:	2340      	movne	r3, #64	; 0x40
 80062c6:	e7c9      	b.n	800625c <ai_array_to_buffer_fmt+0x2c>
 80062c8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80062cc:	429a      	cmp	r2, r3
 80062ce:	d0c4      	beq.n	800625a <ai_array_to_buffer_fmt+0x2a>
 80062d0:	3380      	adds	r3, #128	; 0x80
 80062d2:	429a      	cmp	r2, r3
 80062d4:	bf18      	it	ne
 80062d6:	2340      	movne	r3, #64	; 0x40
 80062d8:	e7c0      	b.n	800625c <ai_array_to_buffer_fmt+0x2c>
 80062da:	4b0a      	ldr	r3, [pc, #40]	; (8006304 <ai_array_to_buffer_fmt+0xd4>)
 80062dc:	4003      	ands	r3, r0
 80062de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80062e2:	e7bb      	b.n	800625c <ai_array_to_buffer_fmt+0x2c>
 80062e4:	00840040 	.word	0x00840040
 80062e8:	00040840 	.word	0x00040840
 80062ec:	00041040 	.word	0x00041040
 80062f0:	00040447 	.word	0x00040447
 80062f4:	00840840 	.word	0x00840840
 80062f8:	00841040 	.word	0x00841040
 80062fc:	0084084f 	.word	0x0084084f
 8006300:	0004084f 	.word	0x0004084f
 8006304:	00803fff 	.word	0x00803fff

08006308 <ai_array_get_byte_size>:
 8006308:	b319      	cbz	r1, 8006352 <ai_array_get_byte_size+0x4a>
 800630a:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800630e:	fb03 f101 	mul.w	r1, r3, r1
 8006312:	3107      	adds	r1, #7
 8006314:	f3c0 4243 	ubfx	r2, r0, #17, #4
 8006318:	f021 0307 	bic.w	r3, r1, #7
 800631c:	2a04      	cmp	r2, #4
 800631e:	f3c0 5141 	ubfx	r1, r0, #21, #2
 8006322:	fa23 f101 	lsr.w	r1, r3, r1
 8006326:	ea4f 10e0 	mov.w	r0, r0, asr #7
 800632a:	d00b      	beq.n	8006344 <ai_array_get_byte_size+0x3c>
 800632c:	2a08      	cmp	r2, #8
 800632e:	d002      	beq.n	8006336 <ai_array_get_byte_size+0x2e>
 8006330:	3107      	adds	r1, #7
 8006332:	08c8      	lsrs	r0, r1, #3
 8006334:	4770      	bx	lr
 8006336:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800633a:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 800633e:	3107      	adds	r1, #7
 8006340:	08c8      	lsrs	r0, r1, #3
 8006342:	4770      	bx	lr
 8006344:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8006348:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 800634c:	3107      	adds	r1, #7
 800634e:	08c8      	lsrs	r0, r1, #3
 8006350:	4770      	bx	lr
 8006352:	4608      	mov	r0, r1
 8006354:	4770      	bx	lr
 8006356:	bf00      	nop

08006358 <ai_array_get_data_byte_size>:
 8006358:	b169      	cbz	r1, 8006376 <ai_array_get_data_byte_size+0x1e>
 800635a:	f3c0 12c6 	ubfx	r2, r0, #7, #7
 800635e:	fb02 f101 	mul.w	r1, r2, r1
 8006362:	1dcb      	adds	r3, r1, #7
 8006364:	f023 0307 	bic.w	r3, r3, #7
 8006368:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800636c:	fa23 f000 	lsr.w	r0, r3, r0
 8006370:	3007      	adds	r0, #7
 8006372:	08c0      	lsrs	r0, r0, #3
 8006374:	4770      	bx	lr
 8006376:	4608      	mov	r0, r1
 8006378:	4770      	bx	lr
 800637a:	bf00      	nop

0800637c <ai_version_get>:
 800637c:	0212      	lsls	r2, r2, #8
 800637e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8006382:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 8006386:	4770      	bx	lr

08006388 <get_tensor_byte_size>:
 8006388:	b410      	push	{r4}
 800638a:	6983      	ldr	r3, [r0, #24]
 800638c:	68c4      	ldr	r4, [r0, #12]
 800638e:	6941      	ldr	r1, [r0, #20]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	68e0      	ldr	r0, [r4, #12]
 8006394:	4a07      	ldr	r2, [pc, #28]	; (80063b4 <get_tensor_byte_size+0x2c>)
 8006396:	68c9      	ldr	r1, [r1, #12]
 8006398:	f85d 4b04 	ldr.w	r4, [sp], #4
 800639c:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 80063a0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80063a4:	fb01 f000 	mul.w	r0, r1, r0
 80063a8:	4293      	cmp	r3, r2
 80063aa:	bf04      	itt	eq
 80063ac:	3007      	addeq	r0, #7
 80063ae:	08c0      	lsreq	r0, r0, #3
 80063b0:	4770      	bx	lr
 80063b2:	bf00      	nop
 80063b4:	000400c0 	.word	0x000400c0

080063b8 <calloc>:
 80063b8:	4b02      	ldr	r3, [pc, #8]	; (80063c4 <calloc+0xc>)
 80063ba:	460a      	mov	r2, r1
 80063bc:	4601      	mov	r1, r0
 80063be:	6818      	ldr	r0, [r3, #0]
 80063c0:	f000 b802 	b.w	80063c8 <_calloc_r>
 80063c4:	200005ac 	.word	0x200005ac

080063c8 <_calloc_r>:
 80063c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80063ca:	fba1 2402 	umull	r2, r4, r1, r2
 80063ce:	b94c      	cbnz	r4, 80063e4 <_calloc_r+0x1c>
 80063d0:	4611      	mov	r1, r2
 80063d2:	9201      	str	r2, [sp, #4]
 80063d4:	f000 f836 	bl	8006444 <_malloc_r>
 80063d8:	9a01      	ldr	r2, [sp, #4]
 80063da:	4605      	mov	r5, r0
 80063dc:	b930      	cbnz	r0, 80063ec <_calloc_r+0x24>
 80063de:	4628      	mov	r0, r5
 80063e0:	b003      	add	sp, #12
 80063e2:	bd30      	pop	{r4, r5, pc}
 80063e4:	220c      	movs	r2, #12
 80063e6:	6002      	str	r2, [r0, #0]
 80063e8:	2500      	movs	r5, #0
 80063ea:	e7f8      	b.n	80063de <_calloc_r+0x16>
 80063ec:	4621      	mov	r1, r4
 80063ee:	f000 ff19 	bl	8007224 <memset>
 80063f2:	e7f4      	b.n	80063de <_calloc_r+0x16>

080063f4 <malloc>:
 80063f4:	4b02      	ldr	r3, [pc, #8]	; (8006400 <malloc+0xc>)
 80063f6:	4601      	mov	r1, r0
 80063f8:	6818      	ldr	r0, [r3, #0]
 80063fa:	f000 b823 	b.w	8006444 <_malloc_r>
 80063fe:	bf00      	nop
 8006400:	200005ac 	.word	0x200005ac

08006404 <sbrk_aligned>:
 8006404:	b570      	push	{r4, r5, r6, lr}
 8006406:	4e0e      	ldr	r6, [pc, #56]	; (8006440 <sbrk_aligned+0x3c>)
 8006408:	460c      	mov	r4, r1
 800640a:	6831      	ldr	r1, [r6, #0]
 800640c:	4605      	mov	r5, r0
 800640e:	b911      	cbnz	r1, 8006416 <sbrk_aligned+0x12>
 8006410:	f000 ff48 	bl	80072a4 <_sbrk_r>
 8006414:	6030      	str	r0, [r6, #0]
 8006416:	4621      	mov	r1, r4
 8006418:	4628      	mov	r0, r5
 800641a:	f000 ff43 	bl	80072a4 <_sbrk_r>
 800641e:	1c43      	adds	r3, r0, #1
 8006420:	d00a      	beq.n	8006438 <sbrk_aligned+0x34>
 8006422:	1cc4      	adds	r4, r0, #3
 8006424:	f024 0403 	bic.w	r4, r4, #3
 8006428:	42a0      	cmp	r0, r4
 800642a:	d007      	beq.n	800643c <sbrk_aligned+0x38>
 800642c:	1a21      	subs	r1, r4, r0
 800642e:	4628      	mov	r0, r5
 8006430:	f000 ff38 	bl	80072a4 <_sbrk_r>
 8006434:	3001      	adds	r0, #1
 8006436:	d101      	bne.n	800643c <sbrk_aligned+0x38>
 8006438:	f04f 34ff 	mov.w	r4, #4294967295
 800643c:	4620      	mov	r0, r4
 800643e:	bd70      	pop	{r4, r5, r6, pc}
 8006440:	20000bf4 	.word	0x20000bf4

08006444 <_malloc_r>:
 8006444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006448:	1ccd      	adds	r5, r1, #3
 800644a:	f025 0503 	bic.w	r5, r5, #3
 800644e:	3508      	adds	r5, #8
 8006450:	2d0c      	cmp	r5, #12
 8006452:	bf38      	it	cc
 8006454:	250c      	movcc	r5, #12
 8006456:	2d00      	cmp	r5, #0
 8006458:	4607      	mov	r7, r0
 800645a:	db01      	blt.n	8006460 <_malloc_r+0x1c>
 800645c:	42a9      	cmp	r1, r5
 800645e:	d905      	bls.n	800646c <_malloc_r+0x28>
 8006460:	230c      	movs	r3, #12
 8006462:	603b      	str	r3, [r7, #0]
 8006464:	2600      	movs	r6, #0
 8006466:	4630      	mov	r0, r6
 8006468:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800646c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006540 <_malloc_r+0xfc>
 8006470:	f000 f868 	bl	8006544 <__malloc_lock>
 8006474:	f8d8 3000 	ldr.w	r3, [r8]
 8006478:	461c      	mov	r4, r3
 800647a:	bb5c      	cbnz	r4, 80064d4 <_malloc_r+0x90>
 800647c:	4629      	mov	r1, r5
 800647e:	4638      	mov	r0, r7
 8006480:	f7ff ffc0 	bl	8006404 <sbrk_aligned>
 8006484:	1c43      	adds	r3, r0, #1
 8006486:	4604      	mov	r4, r0
 8006488:	d155      	bne.n	8006536 <_malloc_r+0xf2>
 800648a:	f8d8 4000 	ldr.w	r4, [r8]
 800648e:	4626      	mov	r6, r4
 8006490:	2e00      	cmp	r6, #0
 8006492:	d145      	bne.n	8006520 <_malloc_r+0xdc>
 8006494:	2c00      	cmp	r4, #0
 8006496:	d048      	beq.n	800652a <_malloc_r+0xe6>
 8006498:	6823      	ldr	r3, [r4, #0]
 800649a:	4631      	mov	r1, r6
 800649c:	4638      	mov	r0, r7
 800649e:	eb04 0903 	add.w	r9, r4, r3
 80064a2:	f000 feff 	bl	80072a4 <_sbrk_r>
 80064a6:	4581      	cmp	r9, r0
 80064a8:	d13f      	bne.n	800652a <_malloc_r+0xe6>
 80064aa:	6821      	ldr	r1, [r4, #0]
 80064ac:	1a6d      	subs	r5, r5, r1
 80064ae:	4629      	mov	r1, r5
 80064b0:	4638      	mov	r0, r7
 80064b2:	f7ff ffa7 	bl	8006404 <sbrk_aligned>
 80064b6:	3001      	adds	r0, #1
 80064b8:	d037      	beq.n	800652a <_malloc_r+0xe6>
 80064ba:	6823      	ldr	r3, [r4, #0]
 80064bc:	442b      	add	r3, r5
 80064be:	6023      	str	r3, [r4, #0]
 80064c0:	f8d8 3000 	ldr.w	r3, [r8]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d038      	beq.n	800653a <_malloc_r+0xf6>
 80064c8:	685a      	ldr	r2, [r3, #4]
 80064ca:	42a2      	cmp	r2, r4
 80064cc:	d12b      	bne.n	8006526 <_malloc_r+0xe2>
 80064ce:	2200      	movs	r2, #0
 80064d0:	605a      	str	r2, [r3, #4]
 80064d2:	e00f      	b.n	80064f4 <_malloc_r+0xb0>
 80064d4:	6822      	ldr	r2, [r4, #0]
 80064d6:	1b52      	subs	r2, r2, r5
 80064d8:	d41f      	bmi.n	800651a <_malloc_r+0xd6>
 80064da:	2a0b      	cmp	r2, #11
 80064dc:	d917      	bls.n	800650e <_malloc_r+0xca>
 80064de:	1961      	adds	r1, r4, r5
 80064e0:	42a3      	cmp	r3, r4
 80064e2:	6025      	str	r5, [r4, #0]
 80064e4:	bf18      	it	ne
 80064e6:	6059      	strne	r1, [r3, #4]
 80064e8:	6863      	ldr	r3, [r4, #4]
 80064ea:	bf08      	it	eq
 80064ec:	f8c8 1000 	streq.w	r1, [r8]
 80064f0:	5162      	str	r2, [r4, r5]
 80064f2:	604b      	str	r3, [r1, #4]
 80064f4:	4638      	mov	r0, r7
 80064f6:	f104 060b 	add.w	r6, r4, #11
 80064fa:	f000 f829 	bl	8006550 <__malloc_unlock>
 80064fe:	f026 0607 	bic.w	r6, r6, #7
 8006502:	1d23      	adds	r3, r4, #4
 8006504:	1af2      	subs	r2, r6, r3
 8006506:	d0ae      	beq.n	8006466 <_malloc_r+0x22>
 8006508:	1b9b      	subs	r3, r3, r6
 800650a:	50a3      	str	r3, [r4, r2]
 800650c:	e7ab      	b.n	8006466 <_malloc_r+0x22>
 800650e:	42a3      	cmp	r3, r4
 8006510:	6862      	ldr	r2, [r4, #4]
 8006512:	d1dd      	bne.n	80064d0 <_malloc_r+0x8c>
 8006514:	f8c8 2000 	str.w	r2, [r8]
 8006518:	e7ec      	b.n	80064f4 <_malloc_r+0xb0>
 800651a:	4623      	mov	r3, r4
 800651c:	6864      	ldr	r4, [r4, #4]
 800651e:	e7ac      	b.n	800647a <_malloc_r+0x36>
 8006520:	4634      	mov	r4, r6
 8006522:	6876      	ldr	r6, [r6, #4]
 8006524:	e7b4      	b.n	8006490 <_malloc_r+0x4c>
 8006526:	4613      	mov	r3, r2
 8006528:	e7cc      	b.n	80064c4 <_malloc_r+0x80>
 800652a:	230c      	movs	r3, #12
 800652c:	603b      	str	r3, [r7, #0]
 800652e:	4638      	mov	r0, r7
 8006530:	f000 f80e 	bl	8006550 <__malloc_unlock>
 8006534:	e797      	b.n	8006466 <_malloc_r+0x22>
 8006536:	6025      	str	r5, [r4, #0]
 8006538:	e7dc      	b.n	80064f4 <_malloc_r+0xb0>
 800653a:	605b      	str	r3, [r3, #4]
 800653c:	deff      	udf	#255	; 0xff
 800653e:	bf00      	nop
 8006540:	20000bf0 	.word	0x20000bf0

08006544 <__malloc_lock>:
 8006544:	4801      	ldr	r0, [pc, #4]	; (800654c <__malloc_lock+0x8>)
 8006546:	f000 bef9 	b.w	800733c <__retarget_lock_acquire_recursive>
 800654a:	bf00      	nop
 800654c:	20000d38 	.word	0x20000d38

08006550 <__malloc_unlock>:
 8006550:	4801      	ldr	r0, [pc, #4]	; (8006558 <__malloc_unlock+0x8>)
 8006552:	f000 bef4 	b.w	800733e <__retarget_lock_release_recursive>
 8006556:	bf00      	nop
 8006558:	20000d38 	.word	0x20000d38

0800655c <__cvt>:
 800655c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006560:	ec55 4b10 	vmov	r4, r5, d0
 8006564:	2d00      	cmp	r5, #0
 8006566:	460e      	mov	r6, r1
 8006568:	4619      	mov	r1, r3
 800656a:	462b      	mov	r3, r5
 800656c:	bfbb      	ittet	lt
 800656e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006572:	461d      	movlt	r5, r3
 8006574:	2300      	movge	r3, #0
 8006576:	232d      	movlt	r3, #45	; 0x2d
 8006578:	700b      	strb	r3, [r1, #0]
 800657a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800657c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006580:	4691      	mov	r9, r2
 8006582:	f023 0820 	bic.w	r8, r3, #32
 8006586:	bfbc      	itt	lt
 8006588:	4622      	movlt	r2, r4
 800658a:	4614      	movlt	r4, r2
 800658c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006590:	d005      	beq.n	800659e <__cvt+0x42>
 8006592:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006596:	d100      	bne.n	800659a <__cvt+0x3e>
 8006598:	3601      	adds	r6, #1
 800659a:	2102      	movs	r1, #2
 800659c:	e000      	b.n	80065a0 <__cvt+0x44>
 800659e:	2103      	movs	r1, #3
 80065a0:	ab03      	add	r3, sp, #12
 80065a2:	9301      	str	r3, [sp, #4]
 80065a4:	ab02      	add	r3, sp, #8
 80065a6:	9300      	str	r3, [sp, #0]
 80065a8:	ec45 4b10 	vmov	d0, r4, r5
 80065ac:	4653      	mov	r3, sl
 80065ae:	4632      	mov	r2, r6
 80065b0:	f000 ff5e 	bl	8007470 <_dtoa_r>
 80065b4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80065b8:	4607      	mov	r7, r0
 80065ba:	d102      	bne.n	80065c2 <__cvt+0x66>
 80065bc:	f019 0f01 	tst.w	r9, #1
 80065c0:	d022      	beq.n	8006608 <__cvt+0xac>
 80065c2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80065c6:	eb07 0906 	add.w	r9, r7, r6
 80065ca:	d110      	bne.n	80065ee <__cvt+0x92>
 80065cc:	783b      	ldrb	r3, [r7, #0]
 80065ce:	2b30      	cmp	r3, #48	; 0x30
 80065d0:	d10a      	bne.n	80065e8 <__cvt+0x8c>
 80065d2:	2200      	movs	r2, #0
 80065d4:	2300      	movs	r3, #0
 80065d6:	4620      	mov	r0, r4
 80065d8:	4629      	mov	r1, r5
 80065da:	f7fa fa75 	bl	8000ac8 <__aeabi_dcmpeq>
 80065de:	b918      	cbnz	r0, 80065e8 <__cvt+0x8c>
 80065e0:	f1c6 0601 	rsb	r6, r6, #1
 80065e4:	f8ca 6000 	str.w	r6, [sl]
 80065e8:	f8da 3000 	ldr.w	r3, [sl]
 80065ec:	4499      	add	r9, r3
 80065ee:	2200      	movs	r2, #0
 80065f0:	2300      	movs	r3, #0
 80065f2:	4620      	mov	r0, r4
 80065f4:	4629      	mov	r1, r5
 80065f6:	f7fa fa67 	bl	8000ac8 <__aeabi_dcmpeq>
 80065fa:	b108      	cbz	r0, 8006600 <__cvt+0xa4>
 80065fc:	f8cd 900c 	str.w	r9, [sp, #12]
 8006600:	2230      	movs	r2, #48	; 0x30
 8006602:	9b03      	ldr	r3, [sp, #12]
 8006604:	454b      	cmp	r3, r9
 8006606:	d307      	bcc.n	8006618 <__cvt+0xbc>
 8006608:	9b03      	ldr	r3, [sp, #12]
 800660a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800660c:	1bdb      	subs	r3, r3, r7
 800660e:	4638      	mov	r0, r7
 8006610:	6013      	str	r3, [r2, #0]
 8006612:	b004      	add	sp, #16
 8006614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006618:	1c59      	adds	r1, r3, #1
 800661a:	9103      	str	r1, [sp, #12]
 800661c:	701a      	strb	r2, [r3, #0]
 800661e:	e7f0      	b.n	8006602 <__cvt+0xa6>

08006620 <__exponent>:
 8006620:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006622:	4603      	mov	r3, r0
 8006624:	2900      	cmp	r1, #0
 8006626:	bfb8      	it	lt
 8006628:	4249      	neglt	r1, r1
 800662a:	f803 2b02 	strb.w	r2, [r3], #2
 800662e:	bfb4      	ite	lt
 8006630:	222d      	movlt	r2, #45	; 0x2d
 8006632:	222b      	movge	r2, #43	; 0x2b
 8006634:	2909      	cmp	r1, #9
 8006636:	7042      	strb	r2, [r0, #1]
 8006638:	dd2a      	ble.n	8006690 <__exponent+0x70>
 800663a:	f10d 0207 	add.w	r2, sp, #7
 800663e:	4617      	mov	r7, r2
 8006640:	260a      	movs	r6, #10
 8006642:	4694      	mov	ip, r2
 8006644:	fb91 f5f6 	sdiv	r5, r1, r6
 8006648:	fb06 1415 	mls	r4, r6, r5, r1
 800664c:	3430      	adds	r4, #48	; 0x30
 800664e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006652:	460c      	mov	r4, r1
 8006654:	2c63      	cmp	r4, #99	; 0x63
 8006656:	f102 32ff 	add.w	r2, r2, #4294967295
 800665a:	4629      	mov	r1, r5
 800665c:	dcf1      	bgt.n	8006642 <__exponent+0x22>
 800665e:	3130      	adds	r1, #48	; 0x30
 8006660:	f1ac 0402 	sub.w	r4, ip, #2
 8006664:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006668:	1c41      	adds	r1, r0, #1
 800666a:	4622      	mov	r2, r4
 800666c:	42ba      	cmp	r2, r7
 800666e:	d30a      	bcc.n	8006686 <__exponent+0x66>
 8006670:	f10d 0209 	add.w	r2, sp, #9
 8006674:	eba2 020c 	sub.w	r2, r2, ip
 8006678:	42bc      	cmp	r4, r7
 800667a:	bf88      	it	hi
 800667c:	2200      	movhi	r2, #0
 800667e:	4413      	add	r3, r2
 8006680:	1a18      	subs	r0, r3, r0
 8006682:	b003      	add	sp, #12
 8006684:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006686:	f812 5b01 	ldrb.w	r5, [r2], #1
 800668a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800668e:	e7ed      	b.n	800666c <__exponent+0x4c>
 8006690:	2330      	movs	r3, #48	; 0x30
 8006692:	3130      	adds	r1, #48	; 0x30
 8006694:	7083      	strb	r3, [r0, #2]
 8006696:	70c1      	strb	r1, [r0, #3]
 8006698:	1d03      	adds	r3, r0, #4
 800669a:	e7f1      	b.n	8006680 <__exponent+0x60>

0800669c <_printf_float>:
 800669c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066a0:	ed2d 8b02 	vpush	{d8}
 80066a4:	b08d      	sub	sp, #52	; 0x34
 80066a6:	460c      	mov	r4, r1
 80066a8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80066ac:	4616      	mov	r6, r2
 80066ae:	461f      	mov	r7, r3
 80066b0:	4605      	mov	r5, r0
 80066b2:	f000 fdbf 	bl	8007234 <_localeconv_r>
 80066b6:	f8d0 a000 	ldr.w	sl, [r0]
 80066ba:	4650      	mov	r0, sl
 80066bc:	f7f9 fdd8 	bl	8000270 <strlen>
 80066c0:	2300      	movs	r3, #0
 80066c2:	930a      	str	r3, [sp, #40]	; 0x28
 80066c4:	6823      	ldr	r3, [r4, #0]
 80066c6:	9305      	str	r3, [sp, #20]
 80066c8:	f8d8 3000 	ldr.w	r3, [r8]
 80066cc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80066d0:	3307      	adds	r3, #7
 80066d2:	f023 0307 	bic.w	r3, r3, #7
 80066d6:	f103 0208 	add.w	r2, r3, #8
 80066da:	f8c8 2000 	str.w	r2, [r8]
 80066de:	e9d3 8900 	ldrd	r8, r9, [r3]
 80066e2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80066e6:	9307      	str	r3, [sp, #28]
 80066e8:	f8cd 8018 	str.w	r8, [sp, #24]
 80066ec:	ee08 0a10 	vmov	s16, r0
 80066f0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80066f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066f8:	4b9e      	ldr	r3, [pc, #632]	; (8006974 <_printf_float+0x2d8>)
 80066fa:	f04f 32ff 	mov.w	r2, #4294967295
 80066fe:	f7fa fa15 	bl	8000b2c <__aeabi_dcmpun>
 8006702:	bb88      	cbnz	r0, 8006768 <_printf_float+0xcc>
 8006704:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006708:	4b9a      	ldr	r3, [pc, #616]	; (8006974 <_printf_float+0x2d8>)
 800670a:	f04f 32ff 	mov.w	r2, #4294967295
 800670e:	f7fa f9ef 	bl	8000af0 <__aeabi_dcmple>
 8006712:	bb48      	cbnz	r0, 8006768 <_printf_float+0xcc>
 8006714:	2200      	movs	r2, #0
 8006716:	2300      	movs	r3, #0
 8006718:	4640      	mov	r0, r8
 800671a:	4649      	mov	r1, r9
 800671c:	f7fa f9de 	bl	8000adc <__aeabi_dcmplt>
 8006720:	b110      	cbz	r0, 8006728 <_printf_float+0x8c>
 8006722:	232d      	movs	r3, #45	; 0x2d
 8006724:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006728:	4a93      	ldr	r2, [pc, #588]	; (8006978 <_printf_float+0x2dc>)
 800672a:	4b94      	ldr	r3, [pc, #592]	; (800697c <_printf_float+0x2e0>)
 800672c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006730:	bf94      	ite	ls
 8006732:	4690      	movls	r8, r2
 8006734:	4698      	movhi	r8, r3
 8006736:	2303      	movs	r3, #3
 8006738:	6123      	str	r3, [r4, #16]
 800673a:	9b05      	ldr	r3, [sp, #20]
 800673c:	f023 0304 	bic.w	r3, r3, #4
 8006740:	6023      	str	r3, [r4, #0]
 8006742:	f04f 0900 	mov.w	r9, #0
 8006746:	9700      	str	r7, [sp, #0]
 8006748:	4633      	mov	r3, r6
 800674a:	aa0b      	add	r2, sp, #44	; 0x2c
 800674c:	4621      	mov	r1, r4
 800674e:	4628      	mov	r0, r5
 8006750:	f000 f9da 	bl	8006b08 <_printf_common>
 8006754:	3001      	adds	r0, #1
 8006756:	f040 8090 	bne.w	800687a <_printf_float+0x1de>
 800675a:	f04f 30ff 	mov.w	r0, #4294967295
 800675e:	b00d      	add	sp, #52	; 0x34
 8006760:	ecbd 8b02 	vpop	{d8}
 8006764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006768:	4642      	mov	r2, r8
 800676a:	464b      	mov	r3, r9
 800676c:	4640      	mov	r0, r8
 800676e:	4649      	mov	r1, r9
 8006770:	f7fa f9dc 	bl	8000b2c <__aeabi_dcmpun>
 8006774:	b140      	cbz	r0, 8006788 <_printf_float+0xec>
 8006776:	464b      	mov	r3, r9
 8006778:	2b00      	cmp	r3, #0
 800677a:	bfbc      	itt	lt
 800677c:	232d      	movlt	r3, #45	; 0x2d
 800677e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006782:	4a7f      	ldr	r2, [pc, #508]	; (8006980 <_printf_float+0x2e4>)
 8006784:	4b7f      	ldr	r3, [pc, #508]	; (8006984 <_printf_float+0x2e8>)
 8006786:	e7d1      	b.n	800672c <_printf_float+0x90>
 8006788:	6863      	ldr	r3, [r4, #4]
 800678a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800678e:	9206      	str	r2, [sp, #24]
 8006790:	1c5a      	adds	r2, r3, #1
 8006792:	d13f      	bne.n	8006814 <_printf_float+0x178>
 8006794:	2306      	movs	r3, #6
 8006796:	6063      	str	r3, [r4, #4]
 8006798:	9b05      	ldr	r3, [sp, #20]
 800679a:	6861      	ldr	r1, [r4, #4]
 800679c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80067a0:	2300      	movs	r3, #0
 80067a2:	9303      	str	r3, [sp, #12]
 80067a4:	ab0a      	add	r3, sp, #40	; 0x28
 80067a6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80067aa:	ab09      	add	r3, sp, #36	; 0x24
 80067ac:	ec49 8b10 	vmov	d0, r8, r9
 80067b0:	9300      	str	r3, [sp, #0]
 80067b2:	6022      	str	r2, [r4, #0]
 80067b4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80067b8:	4628      	mov	r0, r5
 80067ba:	f7ff fecf 	bl	800655c <__cvt>
 80067be:	9b06      	ldr	r3, [sp, #24]
 80067c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80067c2:	2b47      	cmp	r3, #71	; 0x47
 80067c4:	4680      	mov	r8, r0
 80067c6:	d108      	bne.n	80067da <_printf_float+0x13e>
 80067c8:	1cc8      	adds	r0, r1, #3
 80067ca:	db02      	blt.n	80067d2 <_printf_float+0x136>
 80067cc:	6863      	ldr	r3, [r4, #4]
 80067ce:	4299      	cmp	r1, r3
 80067d0:	dd41      	ble.n	8006856 <_printf_float+0x1ba>
 80067d2:	f1ab 0302 	sub.w	r3, fp, #2
 80067d6:	fa5f fb83 	uxtb.w	fp, r3
 80067da:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80067de:	d820      	bhi.n	8006822 <_printf_float+0x186>
 80067e0:	3901      	subs	r1, #1
 80067e2:	465a      	mov	r2, fp
 80067e4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80067e8:	9109      	str	r1, [sp, #36]	; 0x24
 80067ea:	f7ff ff19 	bl	8006620 <__exponent>
 80067ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067f0:	1813      	adds	r3, r2, r0
 80067f2:	2a01      	cmp	r2, #1
 80067f4:	4681      	mov	r9, r0
 80067f6:	6123      	str	r3, [r4, #16]
 80067f8:	dc02      	bgt.n	8006800 <_printf_float+0x164>
 80067fa:	6822      	ldr	r2, [r4, #0]
 80067fc:	07d2      	lsls	r2, r2, #31
 80067fe:	d501      	bpl.n	8006804 <_printf_float+0x168>
 8006800:	3301      	adds	r3, #1
 8006802:	6123      	str	r3, [r4, #16]
 8006804:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006808:	2b00      	cmp	r3, #0
 800680a:	d09c      	beq.n	8006746 <_printf_float+0xaa>
 800680c:	232d      	movs	r3, #45	; 0x2d
 800680e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006812:	e798      	b.n	8006746 <_printf_float+0xaa>
 8006814:	9a06      	ldr	r2, [sp, #24]
 8006816:	2a47      	cmp	r2, #71	; 0x47
 8006818:	d1be      	bne.n	8006798 <_printf_float+0xfc>
 800681a:	2b00      	cmp	r3, #0
 800681c:	d1bc      	bne.n	8006798 <_printf_float+0xfc>
 800681e:	2301      	movs	r3, #1
 8006820:	e7b9      	b.n	8006796 <_printf_float+0xfa>
 8006822:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006826:	d118      	bne.n	800685a <_printf_float+0x1be>
 8006828:	2900      	cmp	r1, #0
 800682a:	6863      	ldr	r3, [r4, #4]
 800682c:	dd0b      	ble.n	8006846 <_printf_float+0x1aa>
 800682e:	6121      	str	r1, [r4, #16]
 8006830:	b913      	cbnz	r3, 8006838 <_printf_float+0x19c>
 8006832:	6822      	ldr	r2, [r4, #0]
 8006834:	07d0      	lsls	r0, r2, #31
 8006836:	d502      	bpl.n	800683e <_printf_float+0x1a2>
 8006838:	3301      	adds	r3, #1
 800683a:	440b      	add	r3, r1
 800683c:	6123      	str	r3, [r4, #16]
 800683e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006840:	f04f 0900 	mov.w	r9, #0
 8006844:	e7de      	b.n	8006804 <_printf_float+0x168>
 8006846:	b913      	cbnz	r3, 800684e <_printf_float+0x1b2>
 8006848:	6822      	ldr	r2, [r4, #0]
 800684a:	07d2      	lsls	r2, r2, #31
 800684c:	d501      	bpl.n	8006852 <_printf_float+0x1b6>
 800684e:	3302      	adds	r3, #2
 8006850:	e7f4      	b.n	800683c <_printf_float+0x1a0>
 8006852:	2301      	movs	r3, #1
 8006854:	e7f2      	b.n	800683c <_printf_float+0x1a0>
 8006856:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800685a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800685c:	4299      	cmp	r1, r3
 800685e:	db05      	blt.n	800686c <_printf_float+0x1d0>
 8006860:	6823      	ldr	r3, [r4, #0]
 8006862:	6121      	str	r1, [r4, #16]
 8006864:	07d8      	lsls	r0, r3, #31
 8006866:	d5ea      	bpl.n	800683e <_printf_float+0x1a2>
 8006868:	1c4b      	adds	r3, r1, #1
 800686a:	e7e7      	b.n	800683c <_printf_float+0x1a0>
 800686c:	2900      	cmp	r1, #0
 800686e:	bfd4      	ite	le
 8006870:	f1c1 0202 	rsble	r2, r1, #2
 8006874:	2201      	movgt	r2, #1
 8006876:	4413      	add	r3, r2
 8006878:	e7e0      	b.n	800683c <_printf_float+0x1a0>
 800687a:	6823      	ldr	r3, [r4, #0]
 800687c:	055a      	lsls	r2, r3, #21
 800687e:	d407      	bmi.n	8006890 <_printf_float+0x1f4>
 8006880:	6923      	ldr	r3, [r4, #16]
 8006882:	4642      	mov	r2, r8
 8006884:	4631      	mov	r1, r6
 8006886:	4628      	mov	r0, r5
 8006888:	47b8      	blx	r7
 800688a:	3001      	adds	r0, #1
 800688c:	d12c      	bne.n	80068e8 <_printf_float+0x24c>
 800688e:	e764      	b.n	800675a <_printf_float+0xbe>
 8006890:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006894:	f240 80e0 	bls.w	8006a58 <_printf_float+0x3bc>
 8006898:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800689c:	2200      	movs	r2, #0
 800689e:	2300      	movs	r3, #0
 80068a0:	f7fa f912 	bl	8000ac8 <__aeabi_dcmpeq>
 80068a4:	2800      	cmp	r0, #0
 80068a6:	d034      	beq.n	8006912 <_printf_float+0x276>
 80068a8:	4a37      	ldr	r2, [pc, #220]	; (8006988 <_printf_float+0x2ec>)
 80068aa:	2301      	movs	r3, #1
 80068ac:	4631      	mov	r1, r6
 80068ae:	4628      	mov	r0, r5
 80068b0:	47b8      	blx	r7
 80068b2:	3001      	adds	r0, #1
 80068b4:	f43f af51 	beq.w	800675a <_printf_float+0xbe>
 80068b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068bc:	429a      	cmp	r2, r3
 80068be:	db02      	blt.n	80068c6 <_printf_float+0x22a>
 80068c0:	6823      	ldr	r3, [r4, #0]
 80068c2:	07d8      	lsls	r0, r3, #31
 80068c4:	d510      	bpl.n	80068e8 <_printf_float+0x24c>
 80068c6:	ee18 3a10 	vmov	r3, s16
 80068ca:	4652      	mov	r2, sl
 80068cc:	4631      	mov	r1, r6
 80068ce:	4628      	mov	r0, r5
 80068d0:	47b8      	blx	r7
 80068d2:	3001      	adds	r0, #1
 80068d4:	f43f af41 	beq.w	800675a <_printf_float+0xbe>
 80068d8:	f04f 0800 	mov.w	r8, #0
 80068dc:	f104 091a 	add.w	r9, r4, #26
 80068e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068e2:	3b01      	subs	r3, #1
 80068e4:	4543      	cmp	r3, r8
 80068e6:	dc09      	bgt.n	80068fc <_printf_float+0x260>
 80068e8:	6823      	ldr	r3, [r4, #0]
 80068ea:	079b      	lsls	r3, r3, #30
 80068ec:	f100 8107 	bmi.w	8006afe <_printf_float+0x462>
 80068f0:	68e0      	ldr	r0, [r4, #12]
 80068f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068f4:	4298      	cmp	r0, r3
 80068f6:	bfb8      	it	lt
 80068f8:	4618      	movlt	r0, r3
 80068fa:	e730      	b.n	800675e <_printf_float+0xc2>
 80068fc:	2301      	movs	r3, #1
 80068fe:	464a      	mov	r2, r9
 8006900:	4631      	mov	r1, r6
 8006902:	4628      	mov	r0, r5
 8006904:	47b8      	blx	r7
 8006906:	3001      	adds	r0, #1
 8006908:	f43f af27 	beq.w	800675a <_printf_float+0xbe>
 800690c:	f108 0801 	add.w	r8, r8, #1
 8006910:	e7e6      	b.n	80068e0 <_printf_float+0x244>
 8006912:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006914:	2b00      	cmp	r3, #0
 8006916:	dc39      	bgt.n	800698c <_printf_float+0x2f0>
 8006918:	4a1b      	ldr	r2, [pc, #108]	; (8006988 <_printf_float+0x2ec>)
 800691a:	2301      	movs	r3, #1
 800691c:	4631      	mov	r1, r6
 800691e:	4628      	mov	r0, r5
 8006920:	47b8      	blx	r7
 8006922:	3001      	adds	r0, #1
 8006924:	f43f af19 	beq.w	800675a <_printf_float+0xbe>
 8006928:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800692c:	4313      	orrs	r3, r2
 800692e:	d102      	bne.n	8006936 <_printf_float+0x29a>
 8006930:	6823      	ldr	r3, [r4, #0]
 8006932:	07d9      	lsls	r1, r3, #31
 8006934:	d5d8      	bpl.n	80068e8 <_printf_float+0x24c>
 8006936:	ee18 3a10 	vmov	r3, s16
 800693a:	4652      	mov	r2, sl
 800693c:	4631      	mov	r1, r6
 800693e:	4628      	mov	r0, r5
 8006940:	47b8      	blx	r7
 8006942:	3001      	adds	r0, #1
 8006944:	f43f af09 	beq.w	800675a <_printf_float+0xbe>
 8006948:	f04f 0900 	mov.w	r9, #0
 800694c:	f104 0a1a 	add.w	sl, r4, #26
 8006950:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006952:	425b      	negs	r3, r3
 8006954:	454b      	cmp	r3, r9
 8006956:	dc01      	bgt.n	800695c <_printf_float+0x2c0>
 8006958:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800695a:	e792      	b.n	8006882 <_printf_float+0x1e6>
 800695c:	2301      	movs	r3, #1
 800695e:	4652      	mov	r2, sl
 8006960:	4631      	mov	r1, r6
 8006962:	4628      	mov	r0, r5
 8006964:	47b8      	blx	r7
 8006966:	3001      	adds	r0, #1
 8006968:	f43f aef7 	beq.w	800675a <_printf_float+0xbe>
 800696c:	f109 0901 	add.w	r9, r9, #1
 8006970:	e7ee      	b.n	8006950 <_printf_float+0x2b4>
 8006972:	bf00      	nop
 8006974:	7fefffff 	.word	0x7fefffff
 8006978:	0800acb4 	.word	0x0800acb4
 800697c:	0800acb8 	.word	0x0800acb8
 8006980:	0800acbc 	.word	0x0800acbc
 8006984:	0800acc0 	.word	0x0800acc0
 8006988:	0800acc4 	.word	0x0800acc4
 800698c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800698e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006990:	429a      	cmp	r2, r3
 8006992:	bfa8      	it	ge
 8006994:	461a      	movge	r2, r3
 8006996:	2a00      	cmp	r2, #0
 8006998:	4691      	mov	r9, r2
 800699a:	dc37      	bgt.n	8006a0c <_printf_float+0x370>
 800699c:	f04f 0b00 	mov.w	fp, #0
 80069a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80069a4:	f104 021a 	add.w	r2, r4, #26
 80069a8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80069aa:	9305      	str	r3, [sp, #20]
 80069ac:	eba3 0309 	sub.w	r3, r3, r9
 80069b0:	455b      	cmp	r3, fp
 80069b2:	dc33      	bgt.n	8006a1c <_printf_float+0x380>
 80069b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80069b8:	429a      	cmp	r2, r3
 80069ba:	db3b      	blt.n	8006a34 <_printf_float+0x398>
 80069bc:	6823      	ldr	r3, [r4, #0]
 80069be:	07da      	lsls	r2, r3, #31
 80069c0:	d438      	bmi.n	8006a34 <_printf_float+0x398>
 80069c2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80069c6:	eba2 0903 	sub.w	r9, r2, r3
 80069ca:	9b05      	ldr	r3, [sp, #20]
 80069cc:	1ad2      	subs	r2, r2, r3
 80069ce:	4591      	cmp	r9, r2
 80069d0:	bfa8      	it	ge
 80069d2:	4691      	movge	r9, r2
 80069d4:	f1b9 0f00 	cmp.w	r9, #0
 80069d8:	dc35      	bgt.n	8006a46 <_printf_float+0x3aa>
 80069da:	f04f 0800 	mov.w	r8, #0
 80069de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80069e2:	f104 0a1a 	add.w	sl, r4, #26
 80069e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80069ea:	1a9b      	subs	r3, r3, r2
 80069ec:	eba3 0309 	sub.w	r3, r3, r9
 80069f0:	4543      	cmp	r3, r8
 80069f2:	f77f af79 	ble.w	80068e8 <_printf_float+0x24c>
 80069f6:	2301      	movs	r3, #1
 80069f8:	4652      	mov	r2, sl
 80069fa:	4631      	mov	r1, r6
 80069fc:	4628      	mov	r0, r5
 80069fe:	47b8      	blx	r7
 8006a00:	3001      	adds	r0, #1
 8006a02:	f43f aeaa 	beq.w	800675a <_printf_float+0xbe>
 8006a06:	f108 0801 	add.w	r8, r8, #1
 8006a0a:	e7ec      	b.n	80069e6 <_printf_float+0x34a>
 8006a0c:	4613      	mov	r3, r2
 8006a0e:	4631      	mov	r1, r6
 8006a10:	4642      	mov	r2, r8
 8006a12:	4628      	mov	r0, r5
 8006a14:	47b8      	blx	r7
 8006a16:	3001      	adds	r0, #1
 8006a18:	d1c0      	bne.n	800699c <_printf_float+0x300>
 8006a1a:	e69e      	b.n	800675a <_printf_float+0xbe>
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	4631      	mov	r1, r6
 8006a20:	4628      	mov	r0, r5
 8006a22:	9205      	str	r2, [sp, #20]
 8006a24:	47b8      	blx	r7
 8006a26:	3001      	adds	r0, #1
 8006a28:	f43f ae97 	beq.w	800675a <_printf_float+0xbe>
 8006a2c:	9a05      	ldr	r2, [sp, #20]
 8006a2e:	f10b 0b01 	add.w	fp, fp, #1
 8006a32:	e7b9      	b.n	80069a8 <_printf_float+0x30c>
 8006a34:	ee18 3a10 	vmov	r3, s16
 8006a38:	4652      	mov	r2, sl
 8006a3a:	4631      	mov	r1, r6
 8006a3c:	4628      	mov	r0, r5
 8006a3e:	47b8      	blx	r7
 8006a40:	3001      	adds	r0, #1
 8006a42:	d1be      	bne.n	80069c2 <_printf_float+0x326>
 8006a44:	e689      	b.n	800675a <_printf_float+0xbe>
 8006a46:	9a05      	ldr	r2, [sp, #20]
 8006a48:	464b      	mov	r3, r9
 8006a4a:	4442      	add	r2, r8
 8006a4c:	4631      	mov	r1, r6
 8006a4e:	4628      	mov	r0, r5
 8006a50:	47b8      	blx	r7
 8006a52:	3001      	adds	r0, #1
 8006a54:	d1c1      	bne.n	80069da <_printf_float+0x33e>
 8006a56:	e680      	b.n	800675a <_printf_float+0xbe>
 8006a58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a5a:	2a01      	cmp	r2, #1
 8006a5c:	dc01      	bgt.n	8006a62 <_printf_float+0x3c6>
 8006a5e:	07db      	lsls	r3, r3, #31
 8006a60:	d53a      	bpl.n	8006ad8 <_printf_float+0x43c>
 8006a62:	2301      	movs	r3, #1
 8006a64:	4642      	mov	r2, r8
 8006a66:	4631      	mov	r1, r6
 8006a68:	4628      	mov	r0, r5
 8006a6a:	47b8      	blx	r7
 8006a6c:	3001      	adds	r0, #1
 8006a6e:	f43f ae74 	beq.w	800675a <_printf_float+0xbe>
 8006a72:	ee18 3a10 	vmov	r3, s16
 8006a76:	4652      	mov	r2, sl
 8006a78:	4631      	mov	r1, r6
 8006a7a:	4628      	mov	r0, r5
 8006a7c:	47b8      	blx	r7
 8006a7e:	3001      	adds	r0, #1
 8006a80:	f43f ae6b 	beq.w	800675a <_printf_float+0xbe>
 8006a84:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006a88:	2200      	movs	r2, #0
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006a90:	f7fa f81a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a94:	b9d8      	cbnz	r0, 8006ace <_printf_float+0x432>
 8006a96:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006a9a:	f108 0201 	add.w	r2, r8, #1
 8006a9e:	4631      	mov	r1, r6
 8006aa0:	4628      	mov	r0, r5
 8006aa2:	47b8      	blx	r7
 8006aa4:	3001      	adds	r0, #1
 8006aa6:	d10e      	bne.n	8006ac6 <_printf_float+0x42a>
 8006aa8:	e657      	b.n	800675a <_printf_float+0xbe>
 8006aaa:	2301      	movs	r3, #1
 8006aac:	4652      	mov	r2, sl
 8006aae:	4631      	mov	r1, r6
 8006ab0:	4628      	mov	r0, r5
 8006ab2:	47b8      	blx	r7
 8006ab4:	3001      	adds	r0, #1
 8006ab6:	f43f ae50 	beq.w	800675a <_printf_float+0xbe>
 8006aba:	f108 0801 	add.w	r8, r8, #1
 8006abe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ac0:	3b01      	subs	r3, #1
 8006ac2:	4543      	cmp	r3, r8
 8006ac4:	dcf1      	bgt.n	8006aaa <_printf_float+0x40e>
 8006ac6:	464b      	mov	r3, r9
 8006ac8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006acc:	e6da      	b.n	8006884 <_printf_float+0x1e8>
 8006ace:	f04f 0800 	mov.w	r8, #0
 8006ad2:	f104 0a1a 	add.w	sl, r4, #26
 8006ad6:	e7f2      	b.n	8006abe <_printf_float+0x422>
 8006ad8:	2301      	movs	r3, #1
 8006ada:	4642      	mov	r2, r8
 8006adc:	e7df      	b.n	8006a9e <_printf_float+0x402>
 8006ade:	2301      	movs	r3, #1
 8006ae0:	464a      	mov	r2, r9
 8006ae2:	4631      	mov	r1, r6
 8006ae4:	4628      	mov	r0, r5
 8006ae6:	47b8      	blx	r7
 8006ae8:	3001      	adds	r0, #1
 8006aea:	f43f ae36 	beq.w	800675a <_printf_float+0xbe>
 8006aee:	f108 0801 	add.w	r8, r8, #1
 8006af2:	68e3      	ldr	r3, [r4, #12]
 8006af4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006af6:	1a5b      	subs	r3, r3, r1
 8006af8:	4543      	cmp	r3, r8
 8006afa:	dcf0      	bgt.n	8006ade <_printf_float+0x442>
 8006afc:	e6f8      	b.n	80068f0 <_printf_float+0x254>
 8006afe:	f04f 0800 	mov.w	r8, #0
 8006b02:	f104 0919 	add.w	r9, r4, #25
 8006b06:	e7f4      	b.n	8006af2 <_printf_float+0x456>

08006b08 <_printf_common>:
 8006b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b0c:	4616      	mov	r6, r2
 8006b0e:	4699      	mov	r9, r3
 8006b10:	688a      	ldr	r2, [r1, #8]
 8006b12:	690b      	ldr	r3, [r1, #16]
 8006b14:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	bfb8      	it	lt
 8006b1c:	4613      	movlt	r3, r2
 8006b1e:	6033      	str	r3, [r6, #0]
 8006b20:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006b24:	4607      	mov	r7, r0
 8006b26:	460c      	mov	r4, r1
 8006b28:	b10a      	cbz	r2, 8006b2e <_printf_common+0x26>
 8006b2a:	3301      	adds	r3, #1
 8006b2c:	6033      	str	r3, [r6, #0]
 8006b2e:	6823      	ldr	r3, [r4, #0]
 8006b30:	0699      	lsls	r1, r3, #26
 8006b32:	bf42      	ittt	mi
 8006b34:	6833      	ldrmi	r3, [r6, #0]
 8006b36:	3302      	addmi	r3, #2
 8006b38:	6033      	strmi	r3, [r6, #0]
 8006b3a:	6825      	ldr	r5, [r4, #0]
 8006b3c:	f015 0506 	ands.w	r5, r5, #6
 8006b40:	d106      	bne.n	8006b50 <_printf_common+0x48>
 8006b42:	f104 0a19 	add.w	sl, r4, #25
 8006b46:	68e3      	ldr	r3, [r4, #12]
 8006b48:	6832      	ldr	r2, [r6, #0]
 8006b4a:	1a9b      	subs	r3, r3, r2
 8006b4c:	42ab      	cmp	r3, r5
 8006b4e:	dc26      	bgt.n	8006b9e <_printf_common+0x96>
 8006b50:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006b54:	1e13      	subs	r3, r2, #0
 8006b56:	6822      	ldr	r2, [r4, #0]
 8006b58:	bf18      	it	ne
 8006b5a:	2301      	movne	r3, #1
 8006b5c:	0692      	lsls	r2, r2, #26
 8006b5e:	d42b      	bmi.n	8006bb8 <_printf_common+0xb0>
 8006b60:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b64:	4649      	mov	r1, r9
 8006b66:	4638      	mov	r0, r7
 8006b68:	47c0      	blx	r8
 8006b6a:	3001      	adds	r0, #1
 8006b6c:	d01e      	beq.n	8006bac <_printf_common+0xa4>
 8006b6e:	6823      	ldr	r3, [r4, #0]
 8006b70:	6922      	ldr	r2, [r4, #16]
 8006b72:	f003 0306 	and.w	r3, r3, #6
 8006b76:	2b04      	cmp	r3, #4
 8006b78:	bf02      	ittt	eq
 8006b7a:	68e5      	ldreq	r5, [r4, #12]
 8006b7c:	6833      	ldreq	r3, [r6, #0]
 8006b7e:	1aed      	subeq	r5, r5, r3
 8006b80:	68a3      	ldr	r3, [r4, #8]
 8006b82:	bf0c      	ite	eq
 8006b84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b88:	2500      	movne	r5, #0
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	bfc4      	itt	gt
 8006b8e:	1a9b      	subgt	r3, r3, r2
 8006b90:	18ed      	addgt	r5, r5, r3
 8006b92:	2600      	movs	r6, #0
 8006b94:	341a      	adds	r4, #26
 8006b96:	42b5      	cmp	r5, r6
 8006b98:	d11a      	bne.n	8006bd0 <_printf_common+0xc8>
 8006b9a:	2000      	movs	r0, #0
 8006b9c:	e008      	b.n	8006bb0 <_printf_common+0xa8>
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	4652      	mov	r2, sl
 8006ba2:	4649      	mov	r1, r9
 8006ba4:	4638      	mov	r0, r7
 8006ba6:	47c0      	blx	r8
 8006ba8:	3001      	adds	r0, #1
 8006baa:	d103      	bne.n	8006bb4 <_printf_common+0xac>
 8006bac:	f04f 30ff 	mov.w	r0, #4294967295
 8006bb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bb4:	3501      	adds	r5, #1
 8006bb6:	e7c6      	b.n	8006b46 <_printf_common+0x3e>
 8006bb8:	18e1      	adds	r1, r4, r3
 8006bba:	1c5a      	adds	r2, r3, #1
 8006bbc:	2030      	movs	r0, #48	; 0x30
 8006bbe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006bc2:	4422      	add	r2, r4
 8006bc4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006bc8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006bcc:	3302      	adds	r3, #2
 8006bce:	e7c7      	b.n	8006b60 <_printf_common+0x58>
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	4622      	mov	r2, r4
 8006bd4:	4649      	mov	r1, r9
 8006bd6:	4638      	mov	r0, r7
 8006bd8:	47c0      	blx	r8
 8006bda:	3001      	adds	r0, #1
 8006bdc:	d0e6      	beq.n	8006bac <_printf_common+0xa4>
 8006bde:	3601      	adds	r6, #1
 8006be0:	e7d9      	b.n	8006b96 <_printf_common+0x8e>
	...

08006be4 <_printf_i>:
 8006be4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006be8:	7e0f      	ldrb	r7, [r1, #24]
 8006bea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006bec:	2f78      	cmp	r7, #120	; 0x78
 8006bee:	4691      	mov	r9, r2
 8006bf0:	4680      	mov	r8, r0
 8006bf2:	460c      	mov	r4, r1
 8006bf4:	469a      	mov	sl, r3
 8006bf6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006bfa:	d807      	bhi.n	8006c0c <_printf_i+0x28>
 8006bfc:	2f62      	cmp	r7, #98	; 0x62
 8006bfe:	d80a      	bhi.n	8006c16 <_printf_i+0x32>
 8006c00:	2f00      	cmp	r7, #0
 8006c02:	f000 80d4 	beq.w	8006dae <_printf_i+0x1ca>
 8006c06:	2f58      	cmp	r7, #88	; 0x58
 8006c08:	f000 80c0 	beq.w	8006d8c <_printf_i+0x1a8>
 8006c0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c10:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006c14:	e03a      	b.n	8006c8c <_printf_i+0xa8>
 8006c16:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006c1a:	2b15      	cmp	r3, #21
 8006c1c:	d8f6      	bhi.n	8006c0c <_printf_i+0x28>
 8006c1e:	a101      	add	r1, pc, #4	; (adr r1, 8006c24 <_printf_i+0x40>)
 8006c20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c24:	08006c7d 	.word	0x08006c7d
 8006c28:	08006c91 	.word	0x08006c91
 8006c2c:	08006c0d 	.word	0x08006c0d
 8006c30:	08006c0d 	.word	0x08006c0d
 8006c34:	08006c0d 	.word	0x08006c0d
 8006c38:	08006c0d 	.word	0x08006c0d
 8006c3c:	08006c91 	.word	0x08006c91
 8006c40:	08006c0d 	.word	0x08006c0d
 8006c44:	08006c0d 	.word	0x08006c0d
 8006c48:	08006c0d 	.word	0x08006c0d
 8006c4c:	08006c0d 	.word	0x08006c0d
 8006c50:	08006d95 	.word	0x08006d95
 8006c54:	08006cbd 	.word	0x08006cbd
 8006c58:	08006d4f 	.word	0x08006d4f
 8006c5c:	08006c0d 	.word	0x08006c0d
 8006c60:	08006c0d 	.word	0x08006c0d
 8006c64:	08006db7 	.word	0x08006db7
 8006c68:	08006c0d 	.word	0x08006c0d
 8006c6c:	08006cbd 	.word	0x08006cbd
 8006c70:	08006c0d 	.word	0x08006c0d
 8006c74:	08006c0d 	.word	0x08006c0d
 8006c78:	08006d57 	.word	0x08006d57
 8006c7c:	682b      	ldr	r3, [r5, #0]
 8006c7e:	1d1a      	adds	r2, r3, #4
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	602a      	str	r2, [r5, #0]
 8006c84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e09f      	b.n	8006dd0 <_printf_i+0x1ec>
 8006c90:	6820      	ldr	r0, [r4, #0]
 8006c92:	682b      	ldr	r3, [r5, #0]
 8006c94:	0607      	lsls	r7, r0, #24
 8006c96:	f103 0104 	add.w	r1, r3, #4
 8006c9a:	6029      	str	r1, [r5, #0]
 8006c9c:	d501      	bpl.n	8006ca2 <_printf_i+0xbe>
 8006c9e:	681e      	ldr	r6, [r3, #0]
 8006ca0:	e003      	b.n	8006caa <_printf_i+0xc6>
 8006ca2:	0646      	lsls	r6, r0, #25
 8006ca4:	d5fb      	bpl.n	8006c9e <_printf_i+0xba>
 8006ca6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006caa:	2e00      	cmp	r6, #0
 8006cac:	da03      	bge.n	8006cb6 <_printf_i+0xd2>
 8006cae:	232d      	movs	r3, #45	; 0x2d
 8006cb0:	4276      	negs	r6, r6
 8006cb2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cb6:	485a      	ldr	r0, [pc, #360]	; (8006e20 <_printf_i+0x23c>)
 8006cb8:	230a      	movs	r3, #10
 8006cba:	e012      	b.n	8006ce2 <_printf_i+0xfe>
 8006cbc:	682b      	ldr	r3, [r5, #0]
 8006cbe:	6820      	ldr	r0, [r4, #0]
 8006cc0:	1d19      	adds	r1, r3, #4
 8006cc2:	6029      	str	r1, [r5, #0]
 8006cc4:	0605      	lsls	r5, r0, #24
 8006cc6:	d501      	bpl.n	8006ccc <_printf_i+0xe8>
 8006cc8:	681e      	ldr	r6, [r3, #0]
 8006cca:	e002      	b.n	8006cd2 <_printf_i+0xee>
 8006ccc:	0641      	lsls	r1, r0, #25
 8006cce:	d5fb      	bpl.n	8006cc8 <_printf_i+0xe4>
 8006cd0:	881e      	ldrh	r6, [r3, #0]
 8006cd2:	4853      	ldr	r0, [pc, #332]	; (8006e20 <_printf_i+0x23c>)
 8006cd4:	2f6f      	cmp	r7, #111	; 0x6f
 8006cd6:	bf0c      	ite	eq
 8006cd8:	2308      	moveq	r3, #8
 8006cda:	230a      	movne	r3, #10
 8006cdc:	2100      	movs	r1, #0
 8006cde:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006ce2:	6865      	ldr	r5, [r4, #4]
 8006ce4:	60a5      	str	r5, [r4, #8]
 8006ce6:	2d00      	cmp	r5, #0
 8006ce8:	bfa2      	ittt	ge
 8006cea:	6821      	ldrge	r1, [r4, #0]
 8006cec:	f021 0104 	bicge.w	r1, r1, #4
 8006cf0:	6021      	strge	r1, [r4, #0]
 8006cf2:	b90e      	cbnz	r6, 8006cf8 <_printf_i+0x114>
 8006cf4:	2d00      	cmp	r5, #0
 8006cf6:	d04b      	beq.n	8006d90 <_printf_i+0x1ac>
 8006cf8:	4615      	mov	r5, r2
 8006cfa:	fbb6 f1f3 	udiv	r1, r6, r3
 8006cfe:	fb03 6711 	mls	r7, r3, r1, r6
 8006d02:	5dc7      	ldrb	r7, [r0, r7]
 8006d04:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006d08:	4637      	mov	r7, r6
 8006d0a:	42bb      	cmp	r3, r7
 8006d0c:	460e      	mov	r6, r1
 8006d0e:	d9f4      	bls.n	8006cfa <_printf_i+0x116>
 8006d10:	2b08      	cmp	r3, #8
 8006d12:	d10b      	bne.n	8006d2c <_printf_i+0x148>
 8006d14:	6823      	ldr	r3, [r4, #0]
 8006d16:	07de      	lsls	r6, r3, #31
 8006d18:	d508      	bpl.n	8006d2c <_printf_i+0x148>
 8006d1a:	6923      	ldr	r3, [r4, #16]
 8006d1c:	6861      	ldr	r1, [r4, #4]
 8006d1e:	4299      	cmp	r1, r3
 8006d20:	bfde      	ittt	le
 8006d22:	2330      	movle	r3, #48	; 0x30
 8006d24:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006d28:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006d2c:	1b52      	subs	r2, r2, r5
 8006d2e:	6122      	str	r2, [r4, #16]
 8006d30:	f8cd a000 	str.w	sl, [sp]
 8006d34:	464b      	mov	r3, r9
 8006d36:	aa03      	add	r2, sp, #12
 8006d38:	4621      	mov	r1, r4
 8006d3a:	4640      	mov	r0, r8
 8006d3c:	f7ff fee4 	bl	8006b08 <_printf_common>
 8006d40:	3001      	adds	r0, #1
 8006d42:	d14a      	bne.n	8006dda <_printf_i+0x1f6>
 8006d44:	f04f 30ff 	mov.w	r0, #4294967295
 8006d48:	b004      	add	sp, #16
 8006d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d4e:	6823      	ldr	r3, [r4, #0]
 8006d50:	f043 0320 	orr.w	r3, r3, #32
 8006d54:	6023      	str	r3, [r4, #0]
 8006d56:	4833      	ldr	r0, [pc, #204]	; (8006e24 <_printf_i+0x240>)
 8006d58:	2778      	movs	r7, #120	; 0x78
 8006d5a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006d5e:	6823      	ldr	r3, [r4, #0]
 8006d60:	6829      	ldr	r1, [r5, #0]
 8006d62:	061f      	lsls	r7, r3, #24
 8006d64:	f851 6b04 	ldr.w	r6, [r1], #4
 8006d68:	d402      	bmi.n	8006d70 <_printf_i+0x18c>
 8006d6a:	065f      	lsls	r7, r3, #25
 8006d6c:	bf48      	it	mi
 8006d6e:	b2b6      	uxthmi	r6, r6
 8006d70:	07df      	lsls	r7, r3, #31
 8006d72:	bf48      	it	mi
 8006d74:	f043 0320 	orrmi.w	r3, r3, #32
 8006d78:	6029      	str	r1, [r5, #0]
 8006d7a:	bf48      	it	mi
 8006d7c:	6023      	strmi	r3, [r4, #0]
 8006d7e:	b91e      	cbnz	r6, 8006d88 <_printf_i+0x1a4>
 8006d80:	6823      	ldr	r3, [r4, #0]
 8006d82:	f023 0320 	bic.w	r3, r3, #32
 8006d86:	6023      	str	r3, [r4, #0]
 8006d88:	2310      	movs	r3, #16
 8006d8a:	e7a7      	b.n	8006cdc <_printf_i+0xf8>
 8006d8c:	4824      	ldr	r0, [pc, #144]	; (8006e20 <_printf_i+0x23c>)
 8006d8e:	e7e4      	b.n	8006d5a <_printf_i+0x176>
 8006d90:	4615      	mov	r5, r2
 8006d92:	e7bd      	b.n	8006d10 <_printf_i+0x12c>
 8006d94:	682b      	ldr	r3, [r5, #0]
 8006d96:	6826      	ldr	r6, [r4, #0]
 8006d98:	6961      	ldr	r1, [r4, #20]
 8006d9a:	1d18      	adds	r0, r3, #4
 8006d9c:	6028      	str	r0, [r5, #0]
 8006d9e:	0635      	lsls	r5, r6, #24
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	d501      	bpl.n	8006da8 <_printf_i+0x1c4>
 8006da4:	6019      	str	r1, [r3, #0]
 8006da6:	e002      	b.n	8006dae <_printf_i+0x1ca>
 8006da8:	0670      	lsls	r0, r6, #25
 8006daa:	d5fb      	bpl.n	8006da4 <_printf_i+0x1c0>
 8006dac:	8019      	strh	r1, [r3, #0]
 8006dae:	2300      	movs	r3, #0
 8006db0:	6123      	str	r3, [r4, #16]
 8006db2:	4615      	mov	r5, r2
 8006db4:	e7bc      	b.n	8006d30 <_printf_i+0x14c>
 8006db6:	682b      	ldr	r3, [r5, #0]
 8006db8:	1d1a      	adds	r2, r3, #4
 8006dba:	602a      	str	r2, [r5, #0]
 8006dbc:	681d      	ldr	r5, [r3, #0]
 8006dbe:	6862      	ldr	r2, [r4, #4]
 8006dc0:	2100      	movs	r1, #0
 8006dc2:	4628      	mov	r0, r5
 8006dc4:	f7f9 fa04 	bl	80001d0 <memchr>
 8006dc8:	b108      	cbz	r0, 8006dce <_printf_i+0x1ea>
 8006dca:	1b40      	subs	r0, r0, r5
 8006dcc:	6060      	str	r0, [r4, #4]
 8006dce:	6863      	ldr	r3, [r4, #4]
 8006dd0:	6123      	str	r3, [r4, #16]
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006dd8:	e7aa      	b.n	8006d30 <_printf_i+0x14c>
 8006dda:	6923      	ldr	r3, [r4, #16]
 8006ddc:	462a      	mov	r2, r5
 8006dde:	4649      	mov	r1, r9
 8006de0:	4640      	mov	r0, r8
 8006de2:	47d0      	blx	sl
 8006de4:	3001      	adds	r0, #1
 8006de6:	d0ad      	beq.n	8006d44 <_printf_i+0x160>
 8006de8:	6823      	ldr	r3, [r4, #0]
 8006dea:	079b      	lsls	r3, r3, #30
 8006dec:	d413      	bmi.n	8006e16 <_printf_i+0x232>
 8006dee:	68e0      	ldr	r0, [r4, #12]
 8006df0:	9b03      	ldr	r3, [sp, #12]
 8006df2:	4298      	cmp	r0, r3
 8006df4:	bfb8      	it	lt
 8006df6:	4618      	movlt	r0, r3
 8006df8:	e7a6      	b.n	8006d48 <_printf_i+0x164>
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	4632      	mov	r2, r6
 8006dfe:	4649      	mov	r1, r9
 8006e00:	4640      	mov	r0, r8
 8006e02:	47d0      	blx	sl
 8006e04:	3001      	adds	r0, #1
 8006e06:	d09d      	beq.n	8006d44 <_printf_i+0x160>
 8006e08:	3501      	adds	r5, #1
 8006e0a:	68e3      	ldr	r3, [r4, #12]
 8006e0c:	9903      	ldr	r1, [sp, #12]
 8006e0e:	1a5b      	subs	r3, r3, r1
 8006e10:	42ab      	cmp	r3, r5
 8006e12:	dcf2      	bgt.n	8006dfa <_printf_i+0x216>
 8006e14:	e7eb      	b.n	8006dee <_printf_i+0x20a>
 8006e16:	2500      	movs	r5, #0
 8006e18:	f104 0619 	add.w	r6, r4, #25
 8006e1c:	e7f5      	b.n	8006e0a <_printf_i+0x226>
 8006e1e:	bf00      	nop
 8006e20:	0800acc6 	.word	0x0800acc6
 8006e24:	0800acd7 	.word	0x0800acd7

08006e28 <std>:
 8006e28:	2300      	movs	r3, #0
 8006e2a:	b510      	push	{r4, lr}
 8006e2c:	4604      	mov	r4, r0
 8006e2e:	e9c0 3300 	strd	r3, r3, [r0]
 8006e32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006e36:	6083      	str	r3, [r0, #8]
 8006e38:	8181      	strh	r1, [r0, #12]
 8006e3a:	6643      	str	r3, [r0, #100]	; 0x64
 8006e3c:	81c2      	strh	r2, [r0, #14]
 8006e3e:	6183      	str	r3, [r0, #24]
 8006e40:	4619      	mov	r1, r3
 8006e42:	2208      	movs	r2, #8
 8006e44:	305c      	adds	r0, #92	; 0x5c
 8006e46:	f000 f9ed 	bl	8007224 <memset>
 8006e4a:	4b05      	ldr	r3, [pc, #20]	; (8006e60 <std+0x38>)
 8006e4c:	6263      	str	r3, [r4, #36]	; 0x24
 8006e4e:	4b05      	ldr	r3, [pc, #20]	; (8006e64 <std+0x3c>)
 8006e50:	62a3      	str	r3, [r4, #40]	; 0x28
 8006e52:	4b05      	ldr	r3, [pc, #20]	; (8006e68 <std+0x40>)
 8006e54:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006e56:	4b05      	ldr	r3, [pc, #20]	; (8006e6c <std+0x44>)
 8006e58:	6224      	str	r4, [r4, #32]
 8006e5a:	6323      	str	r3, [r4, #48]	; 0x30
 8006e5c:	bd10      	pop	{r4, pc}
 8006e5e:	bf00      	nop
 8006e60:	08007075 	.word	0x08007075
 8006e64:	08007097 	.word	0x08007097
 8006e68:	080070cf 	.word	0x080070cf
 8006e6c:	080070f3 	.word	0x080070f3

08006e70 <stdio_exit_handler>:
 8006e70:	4a02      	ldr	r2, [pc, #8]	; (8006e7c <stdio_exit_handler+0xc>)
 8006e72:	4903      	ldr	r1, [pc, #12]	; (8006e80 <stdio_exit_handler+0x10>)
 8006e74:	4803      	ldr	r0, [pc, #12]	; (8006e84 <stdio_exit_handler+0x14>)
 8006e76:	f000 b869 	b.w	8006f4c <_fwalk_sglue>
 8006e7a:	bf00      	nop
 8006e7c:	20000554 	.word	0x20000554
 8006e80:	08008b79 	.word	0x08008b79
 8006e84:	20000560 	.word	0x20000560

08006e88 <cleanup_stdio>:
 8006e88:	6841      	ldr	r1, [r0, #4]
 8006e8a:	4b0c      	ldr	r3, [pc, #48]	; (8006ebc <cleanup_stdio+0x34>)
 8006e8c:	4299      	cmp	r1, r3
 8006e8e:	b510      	push	{r4, lr}
 8006e90:	4604      	mov	r4, r0
 8006e92:	d001      	beq.n	8006e98 <cleanup_stdio+0x10>
 8006e94:	f001 fe70 	bl	8008b78 <_fflush_r>
 8006e98:	68a1      	ldr	r1, [r4, #8]
 8006e9a:	4b09      	ldr	r3, [pc, #36]	; (8006ec0 <cleanup_stdio+0x38>)
 8006e9c:	4299      	cmp	r1, r3
 8006e9e:	d002      	beq.n	8006ea6 <cleanup_stdio+0x1e>
 8006ea0:	4620      	mov	r0, r4
 8006ea2:	f001 fe69 	bl	8008b78 <_fflush_r>
 8006ea6:	68e1      	ldr	r1, [r4, #12]
 8006ea8:	4b06      	ldr	r3, [pc, #24]	; (8006ec4 <cleanup_stdio+0x3c>)
 8006eaa:	4299      	cmp	r1, r3
 8006eac:	d004      	beq.n	8006eb8 <cleanup_stdio+0x30>
 8006eae:	4620      	mov	r0, r4
 8006eb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006eb4:	f001 be60 	b.w	8008b78 <_fflush_r>
 8006eb8:	bd10      	pop	{r4, pc}
 8006eba:	bf00      	nop
 8006ebc:	20000bf8 	.word	0x20000bf8
 8006ec0:	20000c60 	.word	0x20000c60
 8006ec4:	20000cc8 	.word	0x20000cc8

08006ec8 <global_stdio_init.part.0>:
 8006ec8:	b510      	push	{r4, lr}
 8006eca:	4b0b      	ldr	r3, [pc, #44]	; (8006ef8 <global_stdio_init.part.0+0x30>)
 8006ecc:	4c0b      	ldr	r4, [pc, #44]	; (8006efc <global_stdio_init.part.0+0x34>)
 8006ece:	4a0c      	ldr	r2, [pc, #48]	; (8006f00 <global_stdio_init.part.0+0x38>)
 8006ed0:	601a      	str	r2, [r3, #0]
 8006ed2:	4620      	mov	r0, r4
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	2104      	movs	r1, #4
 8006ed8:	f7ff ffa6 	bl	8006e28 <std>
 8006edc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006ee0:	2201      	movs	r2, #1
 8006ee2:	2109      	movs	r1, #9
 8006ee4:	f7ff ffa0 	bl	8006e28 <std>
 8006ee8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006eec:	2202      	movs	r2, #2
 8006eee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ef2:	2112      	movs	r1, #18
 8006ef4:	f7ff bf98 	b.w	8006e28 <std>
 8006ef8:	20000d30 	.word	0x20000d30
 8006efc:	20000bf8 	.word	0x20000bf8
 8006f00:	08006e71 	.word	0x08006e71

08006f04 <__sfp_lock_acquire>:
 8006f04:	4801      	ldr	r0, [pc, #4]	; (8006f0c <__sfp_lock_acquire+0x8>)
 8006f06:	f000 ba19 	b.w	800733c <__retarget_lock_acquire_recursive>
 8006f0a:	bf00      	nop
 8006f0c:	20000d39 	.word	0x20000d39

08006f10 <__sfp_lock_release>:
 8006f10:	4801      	ldr	r0, [pc, #4]	; (8006f18 <__sfp_lock_release+0x8>)
 8006f12:	f000 ba14 	b.w	800733e <__retarget_lock_release_recursive>
 8006f16:	bf00      	nop
 8006f18:	20000d39 	.word	0x20000d39

08006f1c <__sinit>:
 8006f1c:	b510      	push	{r4, lr}
 8006f1e:	4604      	mov	r4, r0
 8006f20:	f7ff fff0 	bl	8006f04 <__sfp_lock_acquire>
 8006f24:	6a23      	ldr	r3, [r4, #32]
 8006f26:	b11b      	cbz	r3, 8006f30 <__sinit+0x14>
 8006f28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f2c:	f7ff bff0 	b.w	8006f10 <__sfp_lock_release>
 8006f30:	4b04      	ldr	r3, [pc, #16]	; (8006f44 <__sinit+0x28>)
 8006f32:	6223      	str	r3, [r4, #32]
 8006f34:	4b04      	ldr	r3, [pc, #16]	; (8006f48 <__sinit+0x2c>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d1f5      	bne.n	8006f28 <__sinit+0xc>
 8006f3c:	f7ff ffc4 	bl	8006ec8 <global_stdio_init.part.0>
 8006f40:	e7f2      	b.n	8006f28 <__sinit+0xc>
 8006f42:	bf00      	nop
 8006f44:	08006e89 	.word	0x08006e89
 8006f48:	20000d30 	.word	0x20000d30

08006f4c <_fwalk_sglue>:
 8006f4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f50:	4607      	mov	r7, r0
 8006f52:	4688      	mov	r8, r1
 8006f54:	4614      	mov	r4, r2
 8006f56:	2600      	movs	r6, #0
 8006f58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f5c:	f1b9 0901 	subs.w	r9, r9, #1
 8006f60:	d505      	bpl.n	8006f6e <_fwalk_sglue+0x22>
 8006f62:	6824      	ldr	r4, [r4, #0]
 8006f64:	2c00      	cmp	r4, #0
 8006f66:	d1f7      	bne.n	8006f58 <_fwalk_sglue+0xc>
 8006f68:	4630      	mov	r0, r6
 8006f6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f6e:	89ab      	ldrh	r3, [r5, #12]
 8006f70:	2b01      	cmp	r3, #1
 8006f72:	d907      	bls.n	8006f84 <_fwalk_sglue+0x38>
 8006f74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f78:	3301      	adds	r3, #1
 8006f7a:	d003      	beq.n	8006f84 <_fwalk_sglue+0x38>
 8006f7c:	4629      	mov	r1, r5
 8006f7e:	4638      	mov	r0, r7
 8006f80:	47c0      	blx	r8
 8006f82:	4306      	orrs	r6, r0
 8006f84:	3568      	adds	r5, #104	; 0x68
 8006f86:	e7e9      	b.n	8006f5c <_fwalk_sglue+0x10>

08006f88 <iprintf>:
 8006f88:	b40f      	push	{r0, r1, r2, r3}
 8006f8a:	b507      	push	{r0, r1, r2, lr}
 8006f8c:	4906      	ldr	r1, [pc, #24]	; (8006fa8 <iprintf+0x20>)
 8006f8e:	ab04      	add	r3, sp, #16
 8006f90:	6808      	ldr	r0, [r1, #0]
 8006f92:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f96:	6881      	ldr	r1, [r0, #8]
 8006f98:	9301      	str	r3, [sp, #4]
 8006f9a:	f001 fc4d 	bl	8008838 <_vfiprintf_r>
 8006f9e:	b003      	add	sp, #12
 8006fa0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006fa4:	b004      	add	sp, #16
 8006fa6:	4770      	bx	lr
 8006fa8:	200005ac 	.word	0x200005ac

08006fac <putchar>:
 8006fac:	4b02      	ldr	r3, [pc, #8]	; (8006fb8 <putchar+0xc>)
 8006fae:	4601      	mov	r1, r0
 8006fb0:	6818      	ldr	r0, [r3, #0]
 8006fb2:	6882      	ldr	r2, [r0, #8]
 8006fb4:	f001 be6a 	b.w	8008c8c <_putc_r>
 8006fb8:	200005ac 	.word	0x200005ac

08006fbc <_puts_r>:
 8006fbc:	6a03      	ldr	r3, [r0, #32]
 8006fbe:	b570      	push	{r4, r5, r6, lr}
 8006fc0:	6884      	ldr	r4, [r0, #8]
 8006fc2:	4605      	mov	r5, r0
 8006fc4:	460e      	mov	r6, r1
 8006fc6:	b90b      	cbnz	r3, 8006fcc <_puts_r+0x10>
 8006fc8:	f7ff ffa8 	bl	8006f1c <__sinit>
 8006fcc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006fce:	07db      	lsls	r3, r3, #31
 8006fd0:	d405      	bmi.n	8006fde <_puts_r+0x22>
 8006fd2:	89a3      	ldrh	r3, [r4, #12]
 8006fd4:	0598      	lsls	r0, r3, #22
 8006fd6:	d402      	bmi.n	8006fde <_puts_r+0x22>
 8006fd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006fda:	f000 f9af 	bl	800733c <__retarget_lock_acquire_recursive>
 8006fde:	89a3      	ldrh	r3, [r4, #12]
 8006fe0:	0719      	lsls	r1, r3, #28
 8006fe2:	d513      	bpl.n	800700c <_puts_r+0x50>
 8006fe4:	6923      	ldr	r3, [r4, #16]
 8006fe6:	b18b      	cbz	r3, 800700c <_puts_r+0x50>
 8006fe8:	3e01      	subs	r6, #1
 8006fea:	68a3      	ldr	r3, [r4, #8]
 8006fec:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006ff0:	3b01      	subs	r3, #1
 8006ff2:	60a3      	str	r3, [r4, #8]
 8006ff4:	b9e9      	cbnz	r1, 8007032 <_puts_r+0x76>
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	da2e      	bge.n	8007058 <_puts_r+0x9c>
 8006ffa:	4622      	mov	r2, r4
 8006ffc:	210a      	movs	r1, #10
 8006ffe:	4628      	mov	r0, r5
 8007000:	f000 f87b 	bl	80070fa <__swbuf_r>
 8007004:	3001      	adds	r0, #1
 8007006:	d007      	beq.n	8007018 <_puts_r+0x5c>
 8007008:	250a      	movs	r5, #10
 800700a:	e007      	b.n	800701c <_puts_r+0x60>
 800700c:	4621      	mov	r1, r4
 800700e:	4628      	mov	r0, r5
 8007010:	f000 f8b0 	bl	8007174 <__swsetup_r>
 8007014:	2800      	cmp	r0, #0
 8007016:	d0e7      	beq.n	8006fe8 <_puts_r+0x2c>
 8007018:	f04f 35ff 	mov.w	r5, #4294967295
 800701c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800701e:	07da      	lsls	r2, r3, #31
 8007020:	d405      	bmi.n	800702e <_puts_r+0x72>
 8007022:	89a3      	ldrh	r3, [r4, #12]
 8007024:	059b      	lsls	r3, r3, #22
 8007026:	d402      	bmi.n	800702e <_puts_r+0x72>
 8007028:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800702a:	f000 f988 	bl	800733e <__retarget_lock_release_recursive>
 800702e:	4628      	mov	r0, r5
 8007030:	bd70      	pop	{r4, r5, r6, pc}
 8007032:	2b00      	cmp	r3, #0
 8007034:	da04      	bge.n	8007040 <_puts_r+0x84>
 8007036:	69a2      	ldr	r2, [r4, #24]
 8007038:	429a      	cmp	r2, r3
 800703a:	dc06      	bgt.n	800704a <_puts_r+0x8e>
 800703c:	290a      	cmp	r1, #10
 800703e:	d004      	beq.n	800704a <_puts_r+0x8e>
 8007040:	6823      	ldr	r3, [r4, #0]
 8007042:	1c5a      	adds	r2, r3, #1
 8007044:	6022      	str	r2, [r4, #0]
 8007046:	7019      	strb	r1, [r3, #0]
 8007048:	e7cf      	b.n	8006fea <_puts_r+0x2e>
 800704a:	4622      	mov	r2, r4
 800704c:	4628      	mov	r0, r5
 800704e:	f000 f854 	bl	80070fa <__swbuf_r>
 8007052:	3001      	adds	r0, #1
 8007054:	d1c9      	bne.n	8006fea <_puts_r+0x2e>
 8007056:	e7df      	b.n	8007018 <_puts_r+0x5c>
 8007058:	6823      	ldr	r3, [r4, #0]
 800705a:	250a      	movs	r5, #10
 800705c:	1c5a      	adds	r2, r3, #1
 800705e:	6022      	str	r2, [r4, #0]
 8007060:	701d      	strb	r5, [r3, #0]
 8007062:	e7db      	b.n	800701c <_puts_r+0x60>

08007064 <puts>:
 8007064:	4b02      	ldr	r3, [pc, #8]	; (8007070 <puts+0xc>)
 8007066:	4601      	mov	r1, r0
 8007068:	6818      	ldr	r0, [r3, #0]
 800706a:	f7ff bfa7 	b.w	8006fbc <_puts_r>
 800706e:	bf00      	nop
 8007070:	200005ac 	.word	0x200005ac

08007074 <__sread>:
 8007074:	b510      	push	{r4, lr}
 8007076:	460c      	mov	r4, r1
 8007078:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800707c:	f000 f900 	bl	8007280 <_read_r>
 8007080:	2800      	cmp	r0, #0
 8007082:	bfab      	itete	ge
 8007084:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007086:	89a3      	ldrhlt	r3, [r4, #12]
 8007088:	181b      	addge	r3, r3, r0
 800708a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800708e:	bfac      	ite	ge
 8007090:	6563      	strge	r3, [r4, #84]	; 0x54
 8007092:	81a3      	strhlt	r3, [r4, #12]
 8007094:	bd10      	pop	{r4, pc}

08007096 <__swrite>:
 8007096:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800709a:	461f      	mov	r7, r3
 800709c:	898b      	ldrh	r3, [r1, #12]
 800709e:	05db      	lsls	r3, r3, #23
 80070a0:	4605      	mov	r5, r0
 80070a2:	460c      	mov	r4, r1
 80070a4:	4616      	mov	r6, r2
 80070a6:	d505      	bpl.n	80070b4 <__swrite+0x1e>
 80070a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070ac:	2302      	movs	r3, #2
 80070ae:	2200      	movs	r2, #0
 80070b0:	f000 f8d4 	bl	800725c <_lseek_r>
 80070b4:	89a3      	ldrh	r3, [r4, #12]
 80070b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80070ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80070be:	81a3      	strh	r3, [r4, #12]
 80070c0:	4632      	mov	r2, r6
 80070c2:	463b      	mov	r3, r7
 80070c4:	4628      	mov	r0, r5
 80070c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070ca:	f000 b8fb 	b.w	80072c4 <_write_r>

080070ce <__sseek>:
 80070ce:	b510      	push	{r4, lr}
 80070d0:	460c      	mov	r4, r1
 80070d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070d6:	f000 f8c1 	bl	800725c <_lseek_r>
 80070da:	1c43      	adds	r3, r0, #1
 80070dc:	89a3      	ldrh	r3, [r4, #12]
 80070de:	bf15      	itete	ne
 80070e0:	6560      	strne	r0, [r4, #84]	; 0x54
 80070e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80070e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80070ea:	81a3      	strheq	r3, [r4, #12]
 80070ec:	bf18      	it	ne
 80070ee:	81a3      	strhne	r3, [r4, #12]
 80070f0:	bd10      	pop	{r4, pc}

080070f2 <__sclose>:
 80070f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070f6:	f000 b8a1 	b.w	800723c <_close_r>

080070fa <__swbuf_r>:
 80070fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070fc:	460e      	mov	r6, r1
 80070fe:	4614      	mov	r4, r2
 8007100:	4605      	mov	r5, r0
 8007102:	b118      	cbz	r0, 800710c <__swbuf_r+0x12>
 8007104:	6a03      	ldr	r3, [r0, #32]
 8007106:	b90b      	cbnz	r3, 800710c <__swbuf_r+0x12>
 8007108:	f7ff ff08 	bl	8006f1c <__sinit>
 800710c:	69a3      	ldr	r3, [r4, #24]
 800710e:	60a3      	str	r3, [r4, #8]
 8007110:	89a3      	ldrh	r3, [r4, #12]
 8007112:	071a      	lsls	r2, r3, #28
 8007114:	d525      	bpl.n	8007162 <__swbuf_r+0x68>
 8007116:	6923      	ldr	r3, [r4, #16]
 8007118:	b31b      	cbz	r3, 8007162 <__swbuf_r+0x68>
 800711a:	6823      	ldr	r3, [r4, #0]
 800711c:	6922      	ldr	r2, [r4, #16]
 800711e:	1a98      	subs	r0, r3, r2
 8007120:	6963      	ldr	r3, [r4, #20]
 8007122:	b2f6      	uxtb	r6, r6
 8007124:	4283      	cmp	r3, r0
 8007126:	4637      	mov	r7, r6
 8007128:	dc04      	bgt.n	8007134 <__swbuf_r+0x3a>
 800712a:	4621      	mov	r1, r4
 800712c:	4628      	mov	r0, r5
 800712e:	f001 fd23 	bl	8008b78 <_fflush_r>
 8007132:	b9e0      	cbnz	r0, 800716e <__swbuf_r+0x74>
 8007134:	68a3      	ldr	r3, [r4, #8]
 8007136:	3b01      	subs	r3, #1
 8007138:	60a3      	str	r3, [r4, #8]
 800713a:	6823      	ldr	r3, [r4, #0]
 800713c:	1c5a      	adds	r2, r3, #1
 800713e:	6022      	str	r2, [r4, #0]
 8007140:	701e      	strb	r6, [r3, #0]
 8007142:	6962      	ldr	r2, [r4, #20]
 8007144:	1c43      	adds	r3, r0, #1
 8007146:	429a      	cmp	r2, r3
 8007148:	d004      	beq.n	8007154 <__swbuf_r+0x5a>
 800714a:	89a3      	ldrh	r3, [r4, #12]
 800714c:	07db      	lsls	r3, r3, #31
 800714e:	d506      	bpl.n	800715e <__swbuf_r+0x64>
 8007150:	2e0a      	cmp	r6, #10
 8007152:	d104      	bne.n	800715e <__swbuf_r+0x64>
 8007154:	4621      	mov	r1, r4
 8007156:	4628      	mov	r0, r5
 8007158:	f001 fd0e 	bl	8008b78 <_fflush_r>
 800715c:	b938      	cbnz	r0, 800716e <__swbuf_r+0x74>
 800715e:	4638      	mov	r0, r7
 8007160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007162:	4621      	mov	r1, r4
 8007164:	4628      	mov	r0, r5
 8007166:	f000 f805 	bl	8007174 <__swsetup_r>
 800716a:	2800      	cmp	r0, #0
 800716c:	d0d5      	beq.n	800711a <__swbuf_r+0x20>
 800716e:	f04f 37ff 	mov.w	r7, #4294967295
 8007172:	e7f4      	b.n	800715e <__swbuf_r+0x64>

08007174 <__swsetup_r>:
 8007174:	b538      	push	{r3, r4, r5, lr}
 8007176:	4b2a      	ldr	r3, [pc, #168]	; (8007220 <__swsetup_r+0xac>)
 8007178:	4605      	mov	r5, r0
 800717a:	6818      	ldr	r0, [r3, #0]
 800717c:	460c      	mov	r4, r1
 800717e:	b118      	cbz	r0, 8007188 <__swsetup_r+0x14>
 8007180:	6a03      	ldr	r3, [r0, #32]
 8007182:	b90b      	cbnz	r3, 8007188 <__swsetup_r+0x14>
 8007184:	f7ff feca 	bl	8006f1c <__sinit>
 8007188:	89a3      	ldrh	r3, [r4, #12]
 800718a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800718e:	0718      	lsls	r0, r3, #28
 8007190:	d422      	bmi.n	80071d8 <__swsetup_r+0x64>
 8007192:	06d9      	lsls	r1, r3, #27
 8007194:	d407      	bmi.n	80071a6 <__swsetup_r+0x32>
 8007196:	2309      	movs	r3, #9
 8007198:	602b      	str	r3, [r5, #0]
 800719a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800719e:	81a3      	strh	r3, [r4, #12]
 80071a0:	f04f 30ff 	mov.w	r0, #4294967295
 80071a4:	e034      	b.n	8007210 <__swsetup_r+0x9c>
 80071a6:	0758      	lsls	r0, r3, #29
 80071a8:	d512      	bpl.n	80071d0 <__swsetup_r+0x5c>
 80071aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80071ac:	b141      	cbz	r1, 80071c0 <__swsetup_r+0x4c>
 80071ae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80071b2:	4299      	cmp	r1, r3
 80071b4:	d002      	beq.n	80071bc <__swsetup_r+0x48>
 80071b6:	4628      	mov	r0, r5
 80071b8:	f000 ff4c 	bl	8008054 <_free_r>
 80071bc:	2300      	movs	r3, #0
 80071be:	6363      	str	r3, [r4, #52]	; 0x34
 80071c0:	89a3      	ldrh	r3, [r4, #12]
 80071c2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80071c6:	81a3      	strh	r3, [r4, #12]
 80071c8:	2300      	movs	r3, #0
 80071ca:	6063      	str	r3, [r4, #4]
 80071cc:	6923      	ldr	r3, [r4, #16]
 80071ce:	6023      	str	r3, [r4, #0]
 80071d0:	89a3      	ldrh	r3, [r4, #12]
 80071d2:	f043 0308 	orr.w	r3, r3, #8
 80071d6:	81a3      	strh	r3, [r4, #12]
 80071d8:	6923      	ldr	r3, [r4, #16]
 80071da:	b94b      	cbnz	r3, 80071f0 <__swsetup_r+0x7c>
 80071dc:	89a3      	ldrh	r3, [r4, #12]
 80071de:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80071e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071e6:	d003      	beq.n	80071f0 <__swsetup_r+0x7c>
 80071e8:	4621      	mov	r1, r4
 80071ea:	4628      	mov	r0, r5
 80071ec:	f001 fd12 	bl	8008c14 <__smakebuf_r>
 80071f0:	89a0      	ldrh	r0, [r4, #12]
 80071f2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80071f6:	f010 0301 	ands.w	r3, r0, #1
 80071fa:	d00a      	beq.n	8007212 <__swsetup_r+0x9e>
 80071fc:	2300      	movs	r3, #0
 80071fe:	60a3      	str	r3, [r4, #8]
 8007200:	6963      	ldr	r3, [r4, #20]
 8007202:	425b      	negs	r3, r3
 8007204:	61a3      	str	r3, [r4, #24]
 8007206:	6923      	ldr	r3, [r4, #16]
 8007208:	b943      	cbnz	r3, 800721c <__swsetup_r+0xa8>
 800720a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800720e:	d1c4      	bne.n	800719a <__swsetup_r+0x26>
 8007210:	bd38      	pop	{r3, r4, r5, pc}
 8007212:	0781      	lsls	r1, r0, #30
 8007214:	bf58      	it	pl
 8007216:	6963      	ldrpl	r3, [r4, #20]
 8007218:	60a3      	str	r3, [r4, #8]
 800721a:	e7f4      	b.n	8007206 <__swsetup_r+0x92>
 800721c:	2000      	movs	r0, #0
 800721e:	e7f7      	b.n	8007210 <__swsetup_r+0x9c>
 8007220:	200005ac 	.word	0x200005ac

08007224 <memset>:
 8007224:	4402      	add	r2, r0
 8007226:	4603      	mov	r3, r0
 8007228:	4293      	cmp	r3, r2
 800722a:	d100      	bne.n	800722e <memset+0xa>
 800722c:	4770      	bx	lr
 800722e:	f803 1b01 	strb.w	r1, [r3], #1
 8007232:	e7f9      	b.n	8007228 <memset+0x4>

08007234 <_localeconv_r>:
 8007234:	4800      	ldr	r0, [pc, #0]	; (8007238 <_localeconv_r+0x4>)
 8007236:	4770      	bx	lr
 8007238:	200006a0 	.word	0x200006a0

0800723c <_close_r>:
 800723c:	b538      	push	{r3, r4, r5, lr}
 800723e:	4d06      	ldr	r5, [pc, #24]	; (8007258 <_close_r+0x1c>)
 8007240:	2300      	movs	r3, #0
 8007242:	4604      	mov	r4, r0
 8007244:	4608      	mov	r0, r1
 8007246:	602b      	str	r3, [r5, #0]
 8007248:	f002 f84c 	bl	80092e4 <_close>
 800724c:	1c43      	adds	r3, r0, #1
 800724e:	d102      	bne.n	8007256 <_close_r+0x1a>
 8007250:	682b      	ldr	r3, [r5, #0]
 8007252:	b103      	cbz	r3, 8007256 <_close_r+0x1a>
 8007254:	6023      	str	r3, [r4, #0]
 8007256:	bd38      	pop	{r3, r4, r5, pc}
 8007258:	20000d34 	.word	0x20000d34

0800725c <_lseek_r>:
 800725c:	b538      	push	{r3, r4, r5, lr}
 800725e:	4d07      	ldr	r5, [pc, #28]	; (800727c <_lseek_r+0x20>)
 8007260:	4604      	mov	r4, r0
 8007262:	4608      	mov	r0, r1
 8007264:	4611      	mov	r1, r2
 8007266:	2200      	movs	r2, #0
 8007268:	602a      	str	r2, [r5, #0]
 800726a:	461a      	mov	r2, r3
 800726c:	f002 f862 	bl	8009334 <_lseek>
 8007270:	1c43      	adds	r3, r0, #1
 8007272:	d102      	bne.n	800727a <_lseek_r+0x1e>
 8007274:	682b      	ldr	r3, [r5, #0]
 8007276:	b103      	cbz	r3, 800727a <_lseek_r+0x1e>
 8007278:	6023      	str	r3, [r4, #0]
 800727a:	bd38      	pop	{r3, r4, r5, pc}
 800727c:	20000d34 	.word	0x20000d34

08007280 <_read_r>:
 8007280:	b538      	push	{r3, r4, r5, lr}
 8007282:	4d07      	ldr	r5, [pc, #28]	; (80072a0 <_read_r+0x20>)
 8007284:	4604      	mov	r4, r0
 8007286:	4608      	mov	r0, r1
 8007288:	4611      	mov	r1, r2
 800728a:	2200      	movs	r2, #0
 800728c:	602a      	str	r2, [r5, #0]
 800728e:	461a      	mov	r2, r3
 8007290:	f002 f858 	bl	8009344 <_read>
 8007294:	1c43      	adds	r3, r0, #1
 8007296:	d102      	bne.n	800729e <_read_r+0x1e>
 8007298:	682b      	ldr	r3, [r5, #0]
 800729a:	b103      	cbz	r3, 800729e <_read_r+0x1e>
 800729c:	6023      	str	r3, [r4, #0]
 800729e:	bd38      	pop	{r3, r4, r5, pc}
 80072a0:	20000d34 	.word	0x20000d34

080072a4 <_sbrk_r>:
 80072a4:	b538      	push	{r3, r4, r5, lr}
 80072a6:	4d06      	ldr	r5, [pc, #24]	; (80072c0 <_sbrk_r+0x1c>)
 80072a8:	2300      	movs	r3, #0
 80072aa:	4604      	mov	r4, r0
 80072ac:	4608      	mov	r0, r1
 80072ae:	602b      	str	r3, [r5, #0]
 80072b0:	f7fa fbaa 	bl	8001a08 <_sbrk>
 80072b4:	1c43      	adds	r3, r0, #1
 80072b6:	d102      	bne.n	80072be <_sbrk_r+0x1a>
 80072b8:	682b      	ldr	r3, [r5, #0]
 80072ba:	b103      	cbz	r3, 80072be <_sbrk_r+0x1a>
 80072bc:	6023      	str	r3, [r4, #0]
 80072be:	bd38      	pop	{r3, r4, r5, pc}
 80072c0:	20000d34 	.word	0x20000d34

080072c4 <_write_r>:
 80072c4:	b538      	push	{r3, r4, r5, lr}
 80072c6:	4d07      	ldr	r5, [pc, #28]	; (80072e4 <_write_r+0x20>)
 80072c8:	4604      	mov	r4, r0
 80072ca:	4608      	mov	r0, r1
 80072cc:	4611      	mov	r1, r2
 80072ce:	2200      	movs	r2, #0
 80072d0:	602a      	str	r2, [r5, #0]
 80072d2:	461a      	mov	r2, r3
 80072d4:	f7fa fa96 	bl	8001804 <_write>
 80072d8:	1c43      	adds	r3, r0, #1
 80072da:	d102      	bne.n	80072e2 <_write_r+0x1e>
 80072dc:	682b      	ldr	r3, [r5, #0]
 80072de:	b103      	cbz	r3, 80072e2 <_write_r+0x1e>
 80072e0:	6023      	str	r3, [r4, #0]
 80072e2:	bd38      	pop	{r3, r4, r5, pc}
 80072e4:	20000d34 	.word	0x20000d34

080072e8 <__errno>:
 80072e8:	4b01      	ldr	r3, [pc, #4]	; (80072f0 <__errno+0x8>)
 80072ea:	6818      	ldr	r0, [r3, #0]
 80072ec:	4770      	bx	lr
 80072ee:	bf00      	nop
 80072f0:	200005ac 	.word	0x200005ac

080072f4 <__libc_init_array>:
 80072f4:	b570      	push	{r4, r5, r6, lr}
 80072f6:	4d0d      	ldr	r5, [pc, #52]	; (800732c <__libc_init_array+0x38>)
 80072f8:	4c0d      	ldr	r4, [pc, #52]	; (8007330 <__libc_init_array+0x3c>)
 80072fa:	1b64      	subs	r4, r4, r5
 80072fc:	10a4      	asrs	r4, r4, #2
 80072fe:	2600      	movs	r6, #0
 8007300:	42a6      	cmp	r6, r4
 8007302:	d109      	bne.n	8007318 <__libc_init_array+0x24>
 8007304:	4d0b      	ldr	r5, [pc, #44]	; (8007334 <__libc_init_array+0x40>)
 8007306:	4c0c      	ldr	r4, [pc, #48]	; (8007338 <__libc_init_array+0x44>)
 8007308:	f002 f826 	bl	8009358 <_init>
 800730c:	1b64      	subs	r4, r4, r5
 800730e:	10a4      	asrs	r4, r4, #2
 8007310:	2600      	movs	r6, #0
 8007312:	42a6      	cmp	r6, r4
 8007314:	d105      	bne.n	8007322 <__libc_init_array+0x2e>
 8007316:	bd70      	pop	{r4, r5, r6, pc}
 8007318:	f855 3b04 	ldr.w	r3, [r5], #4
 800731c:	4798      	blx	r3
 800731e:	3601      	adds	r6, #1
 8007320:	e7ee      	b.n	8007300 <__libc_init_array+0xc>
 8007322:	f855 3b04 	ldr.w	r3, [r5], #4
 8007326:	4798      	blx	r3
 8007328:	3601      	adds	r6, #1
 800732a:	e7f2      	b.n	8007312 <__libc_init_array+0x1e>
 800732c:	0800b044 	.word	0x0800b044
 8007330:	0800b044 	.word	0x0800b044
 8007334:	0800b044 	.word	0x0800b044
 8007338:	0800b048 	.word	0x0800b048

0800733c <__retarget_lock_acquire_recursive>:
 800733c:	4770      	bx	lr

0800733e <__retarget_lock_release_recursive>:
 800733e:	4770      	bx	lr

08007340 <memcpy>:
 8007340:	440a      	add	r2, r1
 8007342:	4291      	cmp	r1, r2
 8007344:	f100 33ff 	add.w	r3, r0, #4294967295
 8007348:	d100      	bne.n	800734c <memcpy+0xc>
 800734a:	4770      	bx	lr
 800734c:	b510      	push	{r4, lr}
 800734e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007352:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007356:	4291      	cmp	r1, r2
 8007358:	d1f9      	bne.n	800734e <memcpy+0xe>
 800735a:	bd10      	pop	{r4, pc}

0800735c <quorem>:
 800735c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007360:	6903      	ldr	r3, [r0, #16]
 8007362:	690c      	ldr	r4, [r1, #16]
 8007364:	42a3      	cmp	r3, r4
 8007366:	4607      	mov	r7, r0
 8007368:	db7e      	blt.n	8007468 <quorem+0x10c>
 800736a:	3c01      	subs	r4, #1
 800736c:	f101 0814 	add.w	r8, r1, #20
 8007370:	f100 0514 	add.w	r5, r0, #20
 8007374:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007378:	9301      	str	r3, [sp, #4]
 800737a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800737e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007382:	3301      	adds	r3, #1
 8007384:	429a      	cmp	r2, r3
 8007386:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800738a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800738e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007392:	d331      	bcc.n	80073f8 <quorem+0x9c>
 8007394:	f04f 0e00 	mov.w	lr, #0
 8007398:	4640      	mov	r0, r8
 800739a:	46ac      	mov	ip, r5
 800739c:	46f2      	mov	sl, lr
 800739e:	f850 2b04 	ldr.w	r2, [r0], #4
 80073a2:	b293      	uxth	r3, r2
 80073a4:	fb06 e303 	mla	r3, r6, r3, lr
 80073a8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80073ac:	0c1a      	lsrs	r2, r3, #16
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	ebaa 0303 	sub.w	r3, sl, r3
 80073b4:	f8dc a000 	ldr.w	sl, [ip]
 80073b8:	fa13 f38a 	uxtah	r3, r3, sl
 80073bc:	fb06 220e 	mla	r2, r6, lr, r2
 80073c0:	9300      	str	r3, [sp, #0]
 80073c2:	9b00      	ldr	r3, [sp, #0]
 80073c4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80073c8:	b292      	uxth	r2, r2
 80073ca:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80073ce:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80073d2:	f8bd 3000 	ldrh.w	r3, [sp]
 80073d6:	4581      	cmp	r9, r0
 80073d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80073dc:	f84c 3b04 	str.w	r3, [ip], #4
 80073e0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80073e4:	d2db      	bcs.n	800739e <quorem+0x42>
 80073e6:	f855 300b 	ldr.w	r3, [r5, fp]
 80073ea:	b92b      	cbnz	r3, 80073f8 <quorem+0x9c>
 80073ec:	9b01      	ldr	r3, [sp, #4]
 80073ee:	3b04      	subs	r3, #4
 80073f0:	429d      	cmp	r5, r3
 80073f2:	461a      	mov	r2, r3
 80073f4:	d32c      	bcc.n	8007450 <quorem+0xf4>
 80073f6:	613c      	str	r4, [r7, #16]
 80073f8:	4638      	mov	r0, r7
 80073fa:	f001 f8f3 	bl	80085e4 <__mcmp>
 80073fe:	2800      	cmp	r0, #0
 8007400:	db22      	blt.n	8007448 <quorem+0xec>
 8007402:	3601      	adds	r6, #1
 8007404:	4629      	mov	r1, r5
 8007406:	2000      	movs	r0, #0
 8007408:	f858 2b04 	ldr.w	r2, [r8], #4
 800740c:	f8d1 c000 	ldr.w	ip, [r1]
 8007410:	b293      	uxth	r3, r2
 8007412:	1ac3      	subs	r3, r0, r3
 8007414:	0c12      	lsrs	r2, r2, #16
 8007416:	fa13 f38c 	uxtah	r3, r3, ip
 800741a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800741e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007422:	b29b      	uxth	r3, r3
 8007424:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007428:	45c1      	cmp	r9, r8
 800742a:	f841 3b04 	str.w	r3, [r1], #4
 800742e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007432:	d2e9      	bcs.n	8007408 <quorem+0xac>
 8007434:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007438:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800743c:	b922      	cbnz	r2, 8007448 <quorem+0xec>
 800743e:	3b04      	subs	r3, #4
 8007440:	429d      	cmp	r5, r3
 8007442:	461a      	mov	r2, r3
 8007444:	d30a      	bcc.n	800745c <quorem+0x100>
 8007446:	613c      	str	r4, [r7, #16]
 8007448:	4630      	mov	r0, r6
 800744a:	b003      	add	sp, #12
 800744c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007450:	6812      	ldr	r2, [r2, #0]
 8007452:	3b04      	subs	r3, #4
 8007454:	2a00      	cmp	r2, #0
 8007456:	d1ce      	bne.n	80073f6 <quorem+0x9a>
 8007458:	3c01      	subs	r4, #1
 800745a:	e7c9      	b.n	80073f0 <quorem+0x94>
 800745c:	6812      	ldr	r2, [r2, #0]
 800745e:	3b04      	subs	r3, #4
 8007460:	2a00      	cmp	r2, #0
 8007462:	d1f0      	bne.n	8007446 <quorem+0xea>
 8007464:	3c01      	subs	r4, #1
 8007466:	e7eb      	b.n	8007440 <quorem+0xe4>
 8007468:	2000      	movs	r0, #0
 800746a:	e7ee      	b.n	800744a <quorem+0xee>
 800746c:	0000      	movs	r0, r0
	...

08007470 <_dtoa_r>:
 8007470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007474:	ed2d 8b04 	vpush	{d8-d9}
 8007478:	69c5      	ldr	r5, [r0, #28]
 800747a:	b093      	sub	sp, #76	; 0x4c
 800747c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007480:	ec57 6b10 	vmov	r6, r7, d0
 8007484:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007488:	9107      	str	r1, [sp, #28]
 800748a:	4604      	mov	r4, r0
 800748c:	920a      	str	r2, [sp, #40]	; 0x28
 800748e:	930d      	str	r3, [sp, #52]	; 0x34
 8007490:	b975      	cbnz	r5, 80074b0 <_dtoa_r+0x40>
 8007492:	2010      	movs	r0, #16
 8007494:	f7fe ffae 	bl	80063f4 <malloc>
 8007498:	4602      	mov	r2, r0
 800749a:	61e0      	str	r0, [r4, #28]
 800749c:	b920      	cbnz	r0, 80074a8 <_dtoa_r+0x38>
 800749e:	4bae      	ldr	r3, [pc, #696]	; (8007758 <_dtoa_r+0x2e8>)
 80074a0:	21ef      	movs	r1, #239	; 0xef
 80074a2:	48ae      	ldr	r0, [pc, #696]	; (800775c <_dtoa_r+0x2ec>)
 80074a4:	f001 fc48 	bl	8008d38 <__assert_func>
 80074a8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80074ac:	6005      	str	r5, [r0, #0]
 80074ae:	60c5      	str	r5, [r0, #12]
 80074b0:	69e3      	ldr	r3, [r4, #28]
 80074b2:	6819      	ldr	r1, [r3, #0]
 80074b4:	b151      	cbz	r1, 80074cc <_dtoa_r+0x5c>
 80074b6:	685a      	ldr	r2, [r3, #4]
 80074b8:	604a      	str	r2, [r1, #4]
 80074ba:	2301      	movs	r3, #1
 80074bc:	4093      	lsls	r3, r2
 80074be:	608b      	str	r3, [r1, #8]
 80074c0:	4620      	mov	r0, r4
 80074c2:	f000 fe53 	bl	800816c <_Bfree>
 80074c6:	69e3      	ldr	r3, [r4, #28]
 80074c8:	2200      	movs	r2, #0
 80074ca:	601a      	str	r2, [r3, #0]
 80074cc:	1e3b      	subs	r3, r7, #0
 80074ce:	bfbb      	ittet	lt
 80074d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80074d4:	9303      	strlt	r3, [sp, #12]
 80074d6:	2300      	movge	r3, #0
 80074d8:	2201      	movlt	r2, #1
 80074da:	bfac      	ite	ge
 80074dc:	f8c8 3000 	strge.w	r3, [r8]
 80074e0:	f8c8 2000 	strlt.w	r2, [r8]
 80074e4:	4b9e      	ldr	r3, [pc, #632]	; (8007760 <_dtoa_r+0x2f0>)
 80074e6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80074ea:	ea33 0308 	bics.w	r3, r3, r8
 80074ee:	d11b      	bne.n	8007528 <_dtoa_r+0xb8>
 80074f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80074f2:	f242 730f 	movw	r3, #9999	; 0x270f
 80074f6:	6013      	str	r3, [r2, #0]
 80074f8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80074fc:	4333      	orrs	r3, r6
 80074fe:	f000 8593 	beq.w	8008028 <_dtoa_r+0xbb8>
 8007502:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007504:	b963      	cbnz	r3, 8007520 <_dtoa_r+0xb0>
 8007506:	4b97      	ldr	r3, [pc, #604]	; (8007764 <_dtoa_r+0x2f4>)
 8007508:	e027      	b.n	800755a <_dtoa_r+0xea>
 800750a:	4b97      	ldr	r3, [pc, #604]	; (8007768 <_dtoa_r+0x2f8>)
 800750c:	9300      	str	r3, [sp, #0]
 800750e:	3308      	adds	r3, #8
 8007510:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007512:	6013      	str	r3, [r2, #0]
 8007514:	9800      	ldr	r0, [sp, #0]
 8007516:	b013      	add	sp, #76	; 0x4c
 8007518:	ecbd 8b04 	vpop	{d8-d9}
 800751c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007520:	4b90      	ldr	r3, [pc, #576]	; (8007764 <_dtoa_r+0x2f4>)
 8007522:	9300      	str	r3, [sp, #0]
 8007524:	3303      	adds	r3, #3
 8007526:	e7f3      	b.n	8007510 <_dtoa_r+0xa0>
 8007528:	ed9d 7b02 	vldr	d7, [sp, #8]
 800752c:	2200      	movs	r2, #0
 800752e:	ec51 0b17 	vmov	r0, r1, d7
 8007532:	eeb0 8a47 	vmov.f32	s16, s14
 8007536:	eef0 8a67 	vmov.f32	s17, s15
 800753a:	2300      	movs	r3, #0
 800753c:	f7f9 fac4 	bl	8000ac8 <__aeabi_dcmpeq>
 8007540:	4681      	mov	r9, r0
 8007542:	b160      	cbz	r0, 800755e <_dtoa_r+0xee>
 8007544:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007546:	2301      	movs	r3, #1
 8007548:	6013      	str	r3, [r2, #0]
 800754a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800754c:	2b00      	cmp	r3, #0
 800754e:	f000 8568 	beq.w	8008022 <_dtoa_r+0xbb2>
 8007552:	4b86      	ldr	r3, [pc, #536]	; (800776c <_dtoa_r+0x2fc>)
 8007554:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007556:	6013      	str	r3, [r2, #0]
 8007558:	3b01      	subs	r3, #1
 800755a:	9300      	str	r3, [sp, #0]
 800755c:	e7da      	b.n	8007514 <_dtoa_r+0xa4>
 800755e:	aa10      	add	r2, sp, #64	; 0x40
 8007560:	a911      	add	r1, sp, #68	; 0x44
 8007562:	4620      	mov	r0, r4
 8007564:	eeb0 0a48 	vmov.f32	s0, s16
 8007568:	eef0 0a68 	vmov.f32	s1, s17
 800756c:	f001 f8e0 	bl	8008730 <__d2b>
 8007570:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007574:	4682      	mov	sl, r0
 8007576:	2d00      	cmp	r5, #0
 8007578:	d07f      	beq.n	800767a <_dtoa_r+0x20a>
 800757a:	ee18 3a90 	vmov	r3, s17
 800757e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007582:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007586:	ec51 0b18 	vmov	r0, r1, d8
 800758a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800758e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007592:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007596:	4619      	mov	r1, r3
 8007598:	2200      	movs	r2, #0
 800759a:	4b75      	ldr	r3, [pc, #468]	; (8007770 <_dtoa_r+0x300>)
 800759c:	f7f8 fe74 	bl	8000288 <__aeabi_dsub>
 80075a0:	a367      	add	r3, pc, #412	; (adr r3, 8007740 <_dtoa_r+0x2d0>)
 80075a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075a6:	f7f9 f827 	bl	80005f8 <__aeabi_dmul>
 80075aa:	a367      	add	r3, pc, #412	; (adr r3, 8007748 <_dtoa_r+0x2d8>)
 80075ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b0:	f7f8 fe6c 	bl	800028c <__adddf3>
 80075b4:	4606      	mov	r6, r0
 80075b6:	4628      	mov	r0, r5
 80075b8:	460f      	mov	r7, r1
 80075ba:	f7f8 ffb3 	bl	8000524 <__aeabi_i2d>
 80075be:	a364      	add	r3, pc, #400	; (adr r3, 8007750 <_dtoa_r+0x2e0>)
 80075c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075c4:	f7f9 f818 	bl	80005f8 <__aeabi_dmul>
 80075c8:	4602      	mov	r2, r0
 80075ca:	460b      	mov	r3, r1
 80075cc:	4630      	mov	r0, r6
 80075ce:	4639      	mov	r1, r7
 80075d0:	f7f8 fe5c 	bl	800028c <__adddf3>
 80075d4:	4606      	mov	r6, r0
 80075d6:	460f      	mov	r7, r1
 80075d8:	f7f9 fabe 	bl	8000b58 <__aeabi_d2iz>
 80075dc:	2200      	movs	r2, #0
 80075de:	4683      	mov	fp, r0
 80075e0:	2300      	movs	r3, #0
 80075e2:	4630      	mov	r0, r6
 80075e4:	4639      	mov	r1, r7
 80075e6:	f7f9 fa79 	bl	8000adc <__aeabi_dcmplt>
 80075ea:	b148      	cbz	r0, 8007600 <_dtoa_r+0x190>
 80075ec:	4658      	mov	r0, fp
 80075ee:	f7f8 ff99 	bl	8000524 <__aeabi_i2d>
 80075f2:	4632      	mov	r2, r6
 80075f4:	463b      	mov	r3, r7
 80075f6:	f7f9 fa67 	bl	8000ac8 <__aeabi_dcmpeq>
 80075fa:	b908      	cbnz	r0, 8007600 <_dtoa_r+0x190>
 80075fc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007600:	f1bb 0f16 	cmp.w	fp, #22
 8007604:	d857      	bhi.n	80076b6 <_dtoa_r+0x246>
 8007606:	4b5b      	ldr	r3, [pc, #364]	; (8007774 <_dtoa_r+0x304>)
 8007608:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800760c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007610:	ec51 0b18 	vmov	r0, r1, d8
 8007614:	f7f9 fa62 	bl	8000adc <__aeabi_dcmplt>
 8007618:	2800      	cmp	r0, #0
 800761a:	d04e      	beq.n	80076ba <_dtoa_r+0x24a>
 800761c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007620:	2300      	movs	r3, #0
 8007622:	930c      	str	r3, [sp, #48]	; 0x30
 8007624:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007626:	1b5b      	subs	r3, r3, r5
 8007628:	1e5a      	subs	r2, r3, #1
 800762a:	bf45      	ittet	mi
 800762c:	f1c3 0301 	rsbmi	r3, r3, #1
 8007630:	9305      	strmi	r3, [sp, #20]
 8007632:	2300      	movpl	r3, #0
 8007634:	2300      	movmi	r3, #0
 8007636:	9206      	str	r2, [sp, #24]
 8007638:	bf54      	ite	pl
 800763a:	9305      	strpl	r3, [sp, #20]
 800763c:	9306      	strmi	r3, [sp, #24]
 800763e:	f1bb 0f00 	cmp.w	fp, #0
 8007642:	db3c      	blt.n	80076be <_dtoa_r+0x24e>
 8007644:	9b06      	ldr	r3, [sp, #24]
 8007646:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800764a:	445b      	add	r3, fp
 800764c:	9306      	str	r3, [sp, #24]
 800764e:	2300      	movs	r3, #0
 8007650:	9308      	str	r3, [sp, #32]
 8007652:	9b07      	ldr	r3, [sp, #28]
 8007654:	2b09      	cmp	r3, #9
 8007656:	d868      	bhi.n	800772a <_dtoa_r+0x2ba>
 8007658:	2b05      	cmp	r3, #5
 800765a:	bfc4      	itt	gt
 800765c:	3b04      	subgt	r3, #4
 800765e:	9307      	strgt	r3, [sp, #28]
 8007660:	9b07      	ldr	r3, [sp, #28]
 8007662:	f1a3 0302 	sub.w	r3, r3, #2
 8007666:	bfcc      	ite	gt
 8007668:	2500      	movgt	r5, #0
 800766a:	2501      	movle	r5, #1
 800766c:	2b03      	cmp	r3, #3
 800766e:	f200 8085 	bhi.w	800777c <_dtoa_r+0x30c>
 8007672:	e8df f003 	tbb	[pc, r3]
 8007676:	3b2e      	.short	0x3b2e
 8007678:	5839      	.short	0x5839
 800767a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800767e:	441d      	add	r5, r3
 8007680:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007684:	2b20      	cmp	r3, #32
 8007686:	bfc1      	itttt	gt
 8007688:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800768c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007690:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007694:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007698:	bfd6      	itet	le
 800769a:	f1c3 0320 	rsble	r3, r3, #32
 800769e:	ea48 0003 	orrgt.w	r0, r8, r3
 80076a2:	fa06 f003 	lslle.w	r0, r6, r3
 80076a6:	f7f8 ff2d 	bl	8000504 <__aeabi_ui2d>
 80076aa:	2201      	movs	r2, #1
 80076ac:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80076b0:	3d01      	subs	r5, #1
 80076b2:	920e      	str	r2, [sp, #56]	; 0x38
 80076b4:	e76f      	b.n	8007596 <_dtoa_r+0x126>
 80076b6:	2301      	movs	r3, #1
 80076b8:	e7b3      	b.n	8007622 <_dtoa_r+0x1b2>
 80076ba:	900c      	str	r0, [sp, #48]	; 0x30
 80076bc:	e7b2      	b.n	8007624 <_dtoa_r+0x1b4>
 80076be:	9b05      	ldr	r3, [sp, #20]
 80076c0:	eba3 030b 	sub.w	r3, r3, fp
 80076c4:	9305      	str	r3, [sp, #20]
 80076c6:	f1cb 0300 	rsb	r3, fp, #0
 80076ca:	9308      	str	r3, [sp, #32]
 80076cc:	2300      	movs	r3, #0
 80076ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80076d0:	e7bf      	b.n	8007652 <_dtoa_r+0x1e2>
 80076d2:	2300      	movs	r3, #0
 80076d4:	9309      	str	r3, [sp, #36]	; 0x24
 80076d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076d8:	2b00      	cmp	r3, #0
 80076da:	dc52      	bgt.n	8007782 <_dtoa_r+0x312>
 80076dc:	2301      	movs	r3, #1
 80076de:	9301      	str	r3, [sp, #4]
 80076e0:	9304      	str	r3, [sp, #16]
 80076e2:	461a      	mov	r2, r3
 80076e4:	920a      	str	r2, [sp, #40]	; 0x28
 80076e6:	e00b      	b.n	8007700 <_dtoa_r+0x290>
 80076e8:	2301      	movs	r3, #1
 80076ea:	e7f3      	b.n	80076d4 <_dtoa_r+0x264>
 80076ec:	2300      	movs	r3, #0
 80076ee:	9309      	str	r3, [sp, #36]	; 0x24
 80076f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076f2:	445b      	add	r3, fp
 80076f4:	9301      	str	r3, [sp, #4]
 80076f6:	3301      	adds	r3, #1
 80076f8:	2b01      	cmp	r3, #1
 80076fa:	9304      	str	r3, [sp, #16]
 80076fc:	bfb8      	it	lt
 80076fe:	2301      	movlt	r3, #1
 8007700:	69e0      	ldr	r0, [r4, #28]
 8007702:	2100      	movs	r1, #0
 8007704:	2204      	movs	r2, #4
 8007706:	f102 0614 	add.w	r6, r2, #20
 800770a:	429e      	cmp	r6, r3
 800770c:	d93d      	bls.n	800778a <_dtoa_r+0x31a>
 800770e:	6041      	str	r1, [r0, #4]
 8007710:	4620      	mov	r0, r4
 8007712:	f000 fceb 	bl	80080ec <_Balloc>
 8007716:	9000      	str	r0, [sp, #0]
 8007718:	2800      	cmp	r0, #0
 800771a:	d139      	bne.n	8007790 <_dtoa_r+0x320>
 800771c:	4b16      	ldr	r3, [pc, #88]	; (8007778 <_dtoa_r+0x308>)
 800771e:	4602      	mov	r2, r0
 8007720:	f240 11af 	movw	r1, #431	; 0x1af
 8007724:	e6bd      	b.n	80074a2 <_dtoa_r+0x32>
 8007726:	2301      	movs	r3, #1
 8007728:	e7e1      	b.n	80076ee <_dtoa_r+0x27e>
 800772a:	2501      	movs	r5, #1
 800772c:	2300      	movs	r3, #0
 800772e:	9307      	str	r3, [sp, #28]
 8007730:	9509      	str	r5, [sp, #36]	; 0x24
 8007732:	f04f 33ff 	mov.w	r3, #4294967295
 8007736:	9301      	str	r3, [sp, #4]
 8007738:	9304      	str	r3, [sp, #16]
 800773a:	2200      	movs	r2, #0
 800773c:	2312      	movs	r3, #18
 800773e:	e7d1      	b.n	80076e4 <_dtoa_r+0x274>
 8007740:	636f4361 	.word	0x636f4361
 8007744:	3fd287a7 	.word	0x3fd287a7
 8007748:	8b60c8b3 	.word	0x8b60c8b3
 800774c:	3fc68a28 	.word	0x3fc68a28
 8007750:	509f79fb 	.word	0x509f79fb
 8007754:	3fd34413 	.word	0x3fd34413
 8007758:	0800acf5 	.word	0x0800acf5
 800775c:	0800ad0c 	.word	0x0800ad0c
 8007760:	7ff00000 	.word	0x7ff00000
 8007764:	0800acf1 	.word	0x0800acf1
 8007768:	0800ace8 	.word	0x0800ace8
 800776c:	0800acc5 	.word	0x0800acc5
 8007770:	3ff80000 	.word	0x3ff80000
 8007774:	0800adf8 	.word	0x0800adf8
 8007778:	0800ad64 	.word	0x0800ad64
 800777c:	2301      	movs	r3, #1
 800777e:	9309      	str	r3, [sp, #36]	; 0x24
 8007780:	e7d7      	b.n	8007732 <_dtoa_r+0x2c2>
 8007782:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007784:	9301      	str	r3, [sp, #4]
 8007786:	9304      	str	r3, [sp, #16]
 8007788:	e7ba      	b.n	8007700 <_dtoa_r+0x290>
 800778a:	3101      	adds	r1, #1
 800778c:	0052      	lsls	r2, r2, #1
 800778e:	e7ba      	b.n	8007706 <_dtoa_r+0x296>
 8007790:	69e3      	ldr	r3, [r4, #28]
 8007792:	9a00      	ldr	r2, [sp, #0]
 8007794:	601a      	str	r2, [r3, #0]
 8007796:	9b04      	ldr	r3, [sp, #16]
 8007798:	2b0e      	cmp	r3, #14
 800779a:	f200 80a8 	bhi.w	80078ee <_dtoa_r+0x47e>
 800779e:	2d00      	cmp	r5, #0
 80077a0:	f000 80a5 	beq.w	80078ee <_dtoa_r+0x47e>
 80077a4:	f1bb 0f00 	cmp.w	fp, #0
 80077a8:	dd38      	ble.n	800781c <_dtoa_r+0x3ac>
 80077aa:	4bc0      	ldr	r3, [pc, #768]	; (8007aac <_dtoa_r+0x63c>)
 80077ac:	f00b 020f 	and.w	r2, fp, #15
 80077b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077b4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80077b8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80077bc:	ea4f 182b 	mov.w	r8, fp, asr #4
 80077c0:	d019      	beq.n	80077f6 <_dtoa_r+0x386>
 80077c2:	4bbb      	ldr	r3, [pc, #748]	; (8007ab0 <_dtoa_r+0x640>)
 80077c4:	ec51 0b18 	vmov	r0, r1, d8
 80077c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80077cc:	f7f9 f83e 	bl	800084c <__aeabi_ddiv>
 80077d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077d4:	f008 080f 	and.w	r8, r8, #15
 80077d8:	2503      	movs	r5, #3
 80077da:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007ab0 <_dtoa_r+0x640>
 80077de:	f1b8 0f00 	cmp.w	r8, #0
 80077e2:	d10a      	bne.n	80077fa <_dtoa_r+0x38a>
 80077e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077e8:	4632      	mov	r2, r6
 80077ea:	463b      	mov	r3, r7
 80077ec:	f7f9 f82e 	bl	800084c <__aeabi_ddiv>
 80077f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077f4:	e02b      	b.n	800784e <_dtoa_r+0x3de>
 80077f6:	2502      	movs	r5, #2
 80077f8:	e7ef      	b.n	80077da <_dtoa_r+0x36a>
 80077fa:	f018 0f01 	tst.w	r8, #1
 80077fe:	d008      	beq.n	8007812 <_dtoa_r+0x3a2>
 8007800:	4630      	mov	r0, r6
 8007802:	4639      	mov	r1, r7
 8007804:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007808:	f7f8 fef6 	bl	80005f8 <__aeabi_dmul>
 800780c:	3501      	adds	r5, #1
 800780e:	4606      	mov	r6, r0
 8007810:	460f      	mov	r7, r1
 8007812:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007816:	f109 0908 	add.w	r9, r9, #8
 800781a:	e7e0      	b.n	80077de <_dtoa_r+0x36e>
 800781c:	f000 809f 	beq.w	800795e <_dtoa_r+0x4ee>
 8007820:	f1cb 0600 	rsb	r6, fp, #0
 8007824:	4ba1      	ldr	r3, [pc, #644]	; (8007aac <_dtoa_r+0x63c>)
 8007826:	4fa2      	ldr	r7, [pc, #648]	; (8007ab0 <_dtoa_r+0x640>)
 8007828:	f006 020f 	and.w	r2, r6, #15
 800782c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007834:	ec51 0b18 	vmov	r0, r1, d8
 8007838:	f7f8 fede 	bl	80005f8 <__aeabi_dmul>
 800783c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007840:	1136      	asrs	r6, r6, #4
 8007842:	2300      	movs	r3, #0
 8007844:	2502      	movs	r5, #2
 8007846:	2e00      	cmp	r6, #0
 8007848:	d17e      	bne.n	8007948 <_dtoa_r+0x4d8>
 800784a:	2b00      	cmp	r3, #0
 800784c:	d1d0      	bne.n	80077f0 <_dtoa_r+0x380>
 800784e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007850:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007854:	2b00      	cmp	r3, #0
 8007856:	f000 8084 	beq.w	8007962 <_dtoa_r+0x4f2>
 800785a:	4b96      	ldr	r3, [pc, #600]	; (8007ab4 <_dtoa_r+0x644>)
 800785c:	2200      	movs	r2, #0
 800785e:	4640      	mov	r0, r8
 8007860:	4649      	mov	r1, r9
 8007862:	f7f9 f93b 	bl	8000adc <__aeabi_dcmplt>
 8007866:	2800      	cmp	r0, #0
 8007868:	d07b      	beq.n	8007962 <_dtoa_r+0x4f2>
 800786a:	9b04      	ldr	r3, [sp, #16]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d078      	beq.n	8007962 <_dtoa_r+0x4f2>
 8007870:	9b01      	ldr	r3, [sp, #4]
 8007872:	2b00      	cmp	r3, #0
 8007874:	dd39      	ble.n	80078ea <_dtoa_r+0x47a>
 8007876:	4b90      	ldr	r3, [pc, #576]	; (8007ab8 <_dtoa_r+0x648>)
 8007878:	2200      	movs	r2, #0
 800787a:	4640      	mov	r0, r8
 800787c:	4649      	mov	r1, r9
 800787e:	f7f8 febb 	bl	80005f8 <__aeabi_dmul>
 8007882:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007886:	9e01      	ldr	r6, [sp, #4]
 8007888:	f10b 37ff 	add.w	r7, fp, #4294967295
 800788c:	3501      	adds	r5, #1
 800788e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007892:	4628      	mov	r0, r5
 8007894:	f7f8 fe46 	bl	8000524 <__aeabi_i2d>
 8007898:	4642      	mov	r2, r8
 800789a:	464b      	mov	r3, r9
 800789c:	f7f8 feac 	bl	80005f8 <__aeabi_dmul>
 80078a0:	4b86      	ldr	r3, [pc, #536]	; (8007abc <_dtoa_r+0x64c>)
 80078a2:	2200      	movs	r2, #0
 80078a4:	f7f8 fcf2 	bl	800028c <__adddf3>
 80078a8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80078ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078b0:	9303      	str	r3, [sp, #12]
 80078b2:	2e00      	cmp	r6, #0
 80078b4:	d158      	bne.n	8007968 <_dtoa_r+0x4f8>
 80078b6:	4b82      	ldr	r3, [pc, #520]	; (8007ac0 <_dtoa_r+0x650>)
 80078b8:	2200      	movs	r2, #0
 80078ba:	4640      	mov	r0, r8
 80078bc:	4649      	mov	r1, r9
 80078be:	f7f8 fce3 	bl	8000288 <__aeabi_dsub>
 80078c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80078c6:	4680      	mov	r8, r0
 80078c8:	4689      	mov	r9, r1
 80078ca:	f7f9 f925 	bl	8000b18 <__aeabi_dcmpgt>
 80078ce:	2800      	cmp	r0, #0
 80078d0:	f040 8296 	bne.w	8007e00 <_dtoa_r+0x990>
 80078d4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80078d8:	4640      	mov	r0, r8
 80078da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80078de:	4649      	mov	r1, r9
 80078e0:	f7f9 f8fc 	bl	8000adc <__aeabi_dcmplt>
 80078e4:	2800      	cmp	r0, #0
 80078e6:	f040 8289 	bne.w	8007dfc <_dtoa_r+0x98c>
 80078ea:	ed8d 8b02 	vstr	d8, [sp, #8]
 80078ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	f2c0 814e 	blt.w	8007b92 <_dtoa_r+0x722>
 80078f6:	f1bb 0f0e 	cmp.w	fp, #14
 80078fa:	f300 814a 	bgt.w	8007b92 <_dtoa_r+0x722>
 80078fe:	4b6b      	ldr	r3, [pc, #428]	; (8007aac <_dtoa_r+0x63c>)
 8007900:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007904:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007908:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800790a:	2b00      	cmp	r3, #0
 800790c:	f280 80dc 	bge.w	8007ac8 <_dtoa_r+0x658>
 8007910:	9b04      	ldr	r3, [sp, #16]
 8007912:	2b00      	cmp	r3, #0
 8007914:	f300 80d8 	bgt.w	8007ac8 <_dtoa_r+0x658>
 8007918:	f040 826f 	bne.w	8007dfa <_dtoa_r+0x98a>
 800791c:	4b68      	ldr	r3, [pc, #416]	; (8007ac0 <_dtoa_r+0x650>)
 800791e:	2200      	movs	r2, #0
 8007920:	4640      	mov	r0, r8
 8007922:	4649      	mov	r1, r9
 8007924:	f7f8 fe68 	bl	80005f8 <__aeabi_dmul>
 8007928:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800792c:	f7f9 f8ea 	bl	8000b04 <__aeabi_dcmpge>
 8007930:	9e04      	ldr	r6, [sp, #16]
 8007932:	4637      	mov	r7, r6
 8007934:	2800      	cmp	r0, #0
 8007936:	f040 8245 	bne.w	8007dc4 <_dtoa_r+0x954>
 800793a:	9d00      	ldr	r5, [sp, #0]
 800793c:	2331      	movs	r3, #49	; 0x31
 800793e:	f805 3b01 	strb.w	r3, [r5], #1
 8007942:	f10b 0b01 	add.w	fp, fp, #1
 8007946:	e241      	b.n	8007dcc <_dtoa_r+0x95c>
 8007948:	07f2      	lsls	r2, r6, #31
 800794a:	d505      	bpl.n	8007958 <_dtoa_r+0x4e8>
 800794c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007950:	f7f8 fe52 	bl	80005f8 <__aeabi_dmul>
 8007954:	3501      	adds	r5, #1
 8007956:	2301      	movs	r3, #1
 8007958:	1076      	asrs	r6, r6, #1
 800795a:	3708      	adds	r7, #8
 800795c:	e773      	b.n	8007846 <_dtoa_r+0x3d6>
 800795e:	2502      	movs	r5, #2
 8007960:	e775      	b.n	800784e <_dtoa_r+0x3de>
 8007962:	9e04      	ldr	r6, [sp, #16]
 8007964:	465f      	mov	r7, fp
 8007966:	e792      	b.n	800788e <_dtoa_r+0x41e>
 8007968:	9900      	ldr	r1, [sp, #0]
 800796a:	4b50      	ldr	r3, [pc, #320]	; (8007aac <_dtoa_r+0x63c>)
 800796c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007970:	4431      	add	r1, r6
 8007972:	9102      	str	r1, [sp, #8]
 8007974:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007976:	eeb0 9a47 	vmov.f32	s18, s14
 800797a:	eef0 9a67 	vmov.f32	s19, s15
 800797e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007982:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007986:	2900      	cmp	r1, #0
 8007988:	d044      	beq.n	8007a14 <_dtoa_r+0x5a4>
 800798a:	494e      	ldr	r1, [pc, #312]	; (8007ac4 <_dtoa_r+0x654>)
 800798c:	2000      	movs	r0, #0
 800798e:	f7f8 ff5d 	bl	800084c <__aeabi_ddiv>
 8007992:	ec53 2b19 	vmov	r2, r3, d9
 8007996:	f7f8 fc77 	bl	8000288 <__aeabi_dsub>
 800799a:	9d00      	ldr	r5, [sp, #0]
 800799c:	ec41 0b19 	vmov	d9, r0, r1
 80079a0:	4649      	mov	r1, r9
 80079a2:	4640      	mov	r0, r8
 80079a4:	f7f9 f8d8 	bl	8000b58 <__aeabi_d2iz>
 80079a8:	4606      	mov	r6, r0
 80079aa:	f7f8 fdbb 	bl	8000524 <__aeabi_i2d>
 80079ae:	4602      	mov	r2, r0
 80079b0:	460b      	mov	r3, r1
 80079b2:	4640      	mov	r0, r8
 80079b4:	4649      	mov	r1, r9
 80079b6:	f7f8 fc67 	bl	8000288 <__aeabi_dsub>
 80079ba:	3630      	adds	r6, #48	; 0x30
 80079bc:	f805 6b01 	strb.w	r6, [r5], #1
 80079c0:	ec53 2b19 	vmov	r2, r3, d9
 80079c4:	4680      	mov	r8, r0
 80079c6:	4689      	mov	r9, r1
 80079c8:	f7f9 f888 	bl	8000adc <__aeabi_dcmplt>
 80079cc:	2800      	cmp	r0, #0
 80079ce:	d164      	bne.n	8007a9a <_dtoa_r+0x62a>
 80079d0:	4642      	mov	r2, r8
 80079d2:	464b      	mov	r3, r9
 80079d4:	4937      	ldr	r1, [pc, #220]	; (8007ab4 <_dtoa_r+0x644>)
 80079d6:	2000      	movs	r0, #0
 80079d8:	f7f8 fc56 	bl	8000288 <__aeabi_dsub>
 80079dc:	ec53 2b19 	vmov	r2, r3, d9
 80079e0:	f7f9 f87c 	bl	8000adc <__aeabi_dcmplt>
 80079e4:	2800      	cmp	r0, #0
 80079e6:	f040 80b6 	bne.w	8007b56 <_dtoa_r+0x6e6>
 80079ea:	9b02      	ldr	r3, [sp, #8]
 80079ec:	429d      	cmp	r5, r3
 80079ee:	f43f af7c 	beq.w	80078ea <_dtoa_r+0x47a>
 80079f2:	4b31      	ldr	r3, [pc, #196]	; (8007ab8 <_dtoa_r+0x648>)
 80079f4:	ec51 0b19 	vmov	r0, r1, d9
 80079f8:	2200      	movs	r2, #0
 80079fa:	f7f8 fdfd 	bl	80005f8 <__aeabi_dmul>
 80079fe:	4b2e      	ldr	r3, [pc, #184]	; (8007ab8 <_dtoa_r+0x648>)
 8007a00:	ec41 0b19 	vmov	d9, r0, r1
 8007a04:	2200      	movs	r2, #0
 8007a06:	4640      	mov	r0, r8
 8007a08:	4649      	mov	r1, r9
 8007a0a:	f7f8 fdf5 	bl	80005f8 <__aeabi_dmul>
 8007a0e:	4680      	mov	r8, r0
 8007a10:	4689      	mov	r9, r1
 8007a12:	e7c5      	b.n	80079a0 <_dtoa_r+0x530>
 8007a14:	ec51 0b17 	vmov	r0, r1, d7
 8007a18:	f7f8 fdee 	bl	80005f8 <__aeabi_dmul>
 8007a1c:	9b02      	ldr	r3, [sp, #8]
 8007a1e:	9d00      	ldr	r5, [sp, #0]
 8007a20:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a22:	ec41 0b19 	vmov	d9, r0, r1
 8007a26:	4649      	mov	r1, r9
 8007a28:	4640      	mov	r0, r8
 8007a2a:	f7f9 f895 	bl	8000b58 <__aeabi_d2iz>
 8007a2e:	4606      	mov	r6, r0
 8007a30:	f7f8 fd78 	bl	8000524 <__aeabi_i2d>
 8007a34:	3630      	adds	r6, #48	; 0x30
 8007a36:	4602      	mov	r2, r0
 8007a38:	460b      	mov	r3, r1
 8007a3a:	4640      	mov	r0, r8
 8007a3c:	4649      	mov	r1, r9
 8007a3e:	f7f8 fc23 	bl	8000288 <__aeabi_dsub>
 8007a42:	f805 6b01 	strb.w	r6, [r5], #1
 8007a46:	9b02      	ldr	r3, [sp, #8]
 8007a48:	429d      	cmp	r5, r3
 8007a4a:	4680      	mov	r8, r0
 8007a4c:	4689      	mov	r9, r1
 8007a4e:	f04f 0200 	mov.w	r2, #0
 8007a52:	d124      	bne.n	8007a9e <_dtoa_r+0x62e>
 8007a54:	4b1b      	ldr	r3, [pc, #108]	; (8007ac4 <_dtoa_r+0x654>)
 8007a56:	ec51 0b19 	vmov	r0, r1, d9
 8007a5a:	f7f8 fc17 	bl	800028c <__adddf3>
 8007a5e:	4602      	mov	r2, r0
 8007a60:	460b      	mov	r3, r1
 8007a62:	4640      	mov	r0, r8
 8007a64:	4649      	mov	r1, r9
 8007a66:	f7f9 f857 	bl	8000b18 <__aeabi_dcmpgt>
 8007a6a:	2800      	cmp	r0, #0
 8007a6c:	d173      	bne.n	8007b56 <_dtoa_r+0x6e6>
 8007a6e:	ec53 2b19 	vmov	r2, r3, d9
 8007a72:	4914      	ldr	r1, [pc, #80]	; (8007ac4 <_dtoa_r+0x654>)
 8007a74:	2000      	movs	r0, #0
 8007a76:	f7f8 fc07 	bl	8000288 <__aeabi_dsub>
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	460b      	mov	r3, r1
 8007a7e:	4640      	mov	r0, r8
 8007a80:	4649      	mov	r1, r9
 8007a82:	f7f9 f82b 	bl	8000adc <__aeabi_dcmplt>
 8007a86:	2800      	cmp	r0, #0
 8007a88:	f43f af2f 	beq.w	80078ea <_dtoa_r+0x47a>
 8007a8c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007a8e:	1e6b      	subs	r3, r5, #1
 8007a90:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a92:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007a96:	2b30      	cmp	r3, #48	; 0x30
 8007a98:	d0f8      	beq.n	8007a8c <_dtoa_r+0x61c>
 8007a9a:	46bb      	mov	fp, r7
 8007a9c:	e04a      	b.n	8007b34 <_dtoa_r+0x6c4>
 8007a9e:	4b06      	ldr	r3, [pc, #24]	; (8007ab8 <_dtoa_r+0x648>)
 8007aa0:	f7f8 fdaa 	bl	80005f8 <__aeabi_dmul>
 8007aa4:	4680      	mov	r8, r0
 8007aa6:	4689      	mov	r9, r1
 8007aa8:	e7bd      	b.n	8007a26 <_dtoa_r+0x5b6>
 8007aaa:	bf00      	nop
 8007aac:	0800adf8 	.word	0x0800adf8
 8007ab0:	0800add0 	.word	0x0800add0
 8007ab4:	3ff00000 	.word	0x3ff00000
 8007ab8:	40240000 	.word	0x40240000
 8007abc:	401c0000 	.word	0x401c0000
 8007ac0:	40140000 	.word	0x40140000
 8007ac4:	3fe00000 	.word	0x3fe00000
 8007ac8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007acc:	9d00      	ldr	r5, [sp, #0]
 8007ace:	4642      	mov	r2, r8
 8007ad0:	464b      	mov	r3, r9
 8007ad2:	4630      	mov	r0, r6
 8007ad4:	4639      	mov	r1, r7
 8007ad6:	f7f8 feb9 	bl	800084c <__aeabi_ddiv>
 8007ada:	f7f9 f83d 	bl	8000b58 <__aeabi_d2iz>
 8007ade:	9001      	str	r0, [sp, #4]
 8007ae0:	f7f8 fd20 	bl	8000524 <__aeabi_i2d>
 8007ae4:	4642      	mov	r2, r8
 8007ae6:	464b      	mov	r3, r9
 8007ae8:	f7f8 fd86 	bl	80005f8 <__aeabi_dmul>
 8007aec:	4602      	mov	r2, r0
 8007aee:	460b      	mov	r3, r1
 8007af0:	4630      	mov	r0, r6
 8007af2:	4639      	mov	r1, r7
 8007af4:	f7f8 fbc8 	bl	8000288 <__aeabi_dsub>
 8007af8:	9e01      	ldr	r6, [sp, #4]
 8007afa:	9f04      	ldr	r7, [sp, #16]
 8007afc:	3630      	adds	r6, #48	; 0x30
 8007afe:	f805 6b01 	strb.w	r6, [r5], #1
 8007b02:	9e00      	ldr	r6, [sp, #0]
 8007b04:	1bae      	subs	r6, r5, r6
 8007b06:	42b7      	cmp	r7, r6
 8007b08:	4602      	mov	r2, r0
 8007b0a:	460b      	mov	r3, r1
 8007b0c:	d134      	bne.n	8007b78 <_dtoa_r+0x708>
 8007b0e:	f7f8 fbbd 	bl	800028c <__adddf3>
 8007b12:	4642      	mov	r2, r8
 8007b14:	464b      	mov	r3, r9
 8007b16:	4606      	mov	r6, r0
 8007b18:	460f      	mov	r7, r1
 8007b1a:	f7f8 fffd 	bl	8000b18 <__aeabi_dcmpgt>
 8007b1e:	b9c8      	cbnz	r0, 8007b54 <_dtoa_r+0x6e4>
 8007b20:	4642      	mov	r2, r8
 8007b22:	464b      	mov	r3, r9
 8007b24:	4630      	mov	r0, r6
 8007b26:	4639      	mov	r1, r7
 8007b28:	f7f8 ffce 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b2c:	b110      	cbz	r0, 8007b34 <_dtoa_r+0x6c4>
 8007b2e:	9b01      	ldr	r3, [sp, #4]
 8007b30:	07db      	lsls	r3, r3, #31
 8007b32:	d40f      	bmi.n	8007b54 <_dtoa_r+0x6e4>
 8007b34:	4651      	mov	r1, sl
 8007b36:	4620      	mov	r0, r4
 8007b38:	f000 fb18 	bl	800816c <_Bfree>
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007b40:	702b      	strb	r3, [r5, #0]
 8007b42:	f10b 0301 	add.w	r3, fp, #1
 8007b46:	6013      	str	r3, [r2, #0]
 8007b48:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	f43f ace2 	beq.w	8007514 <_dtoa_r+0xa4>
 8007b50:	601d      	str	r5, [r3, #0]
 8007b52:	e4df      	b.n	8007514 <_dtoa_r+0xa4>
 8007b54:	465f      	mov	r7, fp
 8007b56:	462b      	mov	r3, r5
 8007b58:	461d      	mov	r5, r3
 8007b5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b5e:	2a39      	cmp	r2, #57	; 0x39
 8007b60:	d106      	bne.n	8007b70 <_dtoa_r+0x700>
 8007b62:	9a00      	ldr	r2, [sp, #0]
 8007b64:	429a      	cmp	r2, r3
 8007b66:	d1f7      	bne.n	8007b58 <_dtoa_r+0x6e8>
 8007b68:	9900      	ldr	r1, [sp, #0]
 8007b6a:	2230      	movs	r2, #48	; 0x30
 8007b6c:	3701      	adds	r7, #1
 8007b6e:	700a      	strb	r2, [r1, #0]
 8007b70:	781a      	ldrb	r2, [r3, #0]
 8007b72:	3201      	adds	r2, #1
 8007b74:	701a      	strb	r2, [r3, #0]
 8007b76:	e790      	b.n	8007a9a <_dtoa_r+0x62a>
 8007b78:	4ba3      	ldr	r3, [pc, #652]	; (8007e08 <_dtoa_r+0x998>)
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	f7f8 fd3c 	bl	80005f8 <__aeabi_dmul>
 8007b80:	2200      	movs	r2, #0
 8007b82:	2300      	movs	r3, #0
 8007b84:	4606      	mov	r6, r0
 8007b86:	460f      	mov	r7, r1
 8007b88:	f7f8 ff9e 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b8c:	2800      	cmp	r0, #0
 8007b8e:	d09e      	beq.n	8007ace <_dtoa_r+0x65e>
 8007b90:	e7d0      	b.n	8007b34 <_dtoa_r+0x6c4>
 8007b92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b94:	2a00      	cmp	r2, #0
 8007b96:	f000 80ca 	beq.w	8007d2e <_dtoa_r+0x8be>
 8007b9a:	9a07      	ldr	r2, [sp, #28]
 8007b9c:	2a01      	cmp	r2, #1
 8007b9e:	f300 80ad 	bgt.w	8007cfc <_dtoa_r+0x88c>
 8007ba2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007ba4:	2a00      	cmp	r2, #0
 8007ba6:	f000 80a5 	beq.w	8007cf4 <_dtoa_r+0x884>
 8007baa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007bae:	9e08      	ldr	r6, [sp, #32]
 8007bb0:	9d05      	ldr	r5, [sp, #20]
 8007bb2:	9a05      	ldr	r2, [sp, #20]
 8007bb4:	441a      	add	r2, r3
 8007bb6:	9205      	str	r2, [sp, #20]
 8007bb8:	9a06      	ldr	r2, [sp, #24]
 8007bba:	2101      	movs	r1, #1
 8007bbc:	441a      	add	r2, r3
 8007bbe:	4620      	mov	r0, r4
 8007bc0:	9206      	str	r2, [sp, #24]
 8007bc2:	f000 fb89 	bl	80082d8 <__i2b>
 8007bc6:	4607      	mov	r7, r0
 8007bc8:	b165      	cbz	r5, 8007be4 <_dtoa_r+0x774>
 8007bca:	9b06      	ldr	r3, [sp, #24]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	dd09      	ble.n	8007be4 <_dtoa_r+0x774>
 8007bd0:	42ab      	cmp	r3, r5
 8007bd2:	9a05      	ldr	r2, [sp, #20]
 8007bd4:	bfa8      	it	ge
 8007bd6:	462b      	movge	r3, r5
 8007bd8:	1ad2      	subs	r2, r2, r3
 8007bda:	9205      	str	r2, [sp, #20]
 8007bdc:	9a06      	ldr	r2, [sp, #24]
 8007bde:	1aed      	subs	r5, r5, r3
 8007be0:	1ad3      	subs	r3, r2, r3
 8007be2:	9306      	str	r3, [sp, #24]
 8007be4:	9b08      	ldr	r3, [sp, #32]
 8007be6:	b1f3      	cbz	r3, 8007c26 <_dtoa_r+0x7b6>
 8007be8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	f000 80a3 	beq.w	8007d36 <_dtoa_r+0x8c6>
 8007bf0:	2e00      	cmp	r6, #0
 8007bf2:	dd10      	ble.n	8007c16 <_dtoa_r+0x7a6>
 8007bf4:	4639      	mov	r1, r7
 8007bf6:	4632      	mov	r2, r6
 8007bf8:	4620      	mov	r0, r4
 8007bfa:	f000 fc2d 	bl	8008458 <__pow5mult>
 8007bfe:	4652      	mov	r2, sl
 8007c00:	4601      	mov	r1, r0
 8007c02:	4607      	mov	r7, r0
 8007c04:	4620      	mov	r0, r4
 8007c06:	f000 fb7d 	bl	8008304 <__multiply>
 8007c0a:	4651      	mov	r1, sl
 8007c0c:	4680      	mov	r8, r0
 8007c0e:	4620      	mov	r0, r4
 8007c10:	f000 faac 	bl	800816c <_Bfree>
 8007c14:	46c2      	mov	sl, r8
 8007c16:	9b08      	ldr	r3, [sp, #32]
 8007c18:	1b9a      	subs	r2, r3, r6
 8007c1a:	d004      	beq.n	8007c26 <_dtoa_r+0x7b6>
 8007c1c:	4651      	mov	r1, sl
 8007c1e:	4620      	mov	r0, r4
 8007c20:	f000 fc1a 	bl	8008458 <__pow5mult>
 8007c24:	4682      	mov	sl, r0
 8007c26:	2101      	movs	r1, #1
 8007c28:	4620      	mov	r0, r4
 8007c2a:	f000 fb55 	bl	80082d8 <__i2b>
 8007c2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	4606      	mov	r6, r0
 8007c34:	f340 8081 	ble.w	8007d3a <_dtoa_r+0x8ca>
 8007c38:	461a      	mov	r2, r3
 8007c3a:	4601      	mov	r1, r0
 8007c3c:	4620      	mov	r0, r4
 8007c3e:	f000 fc0b 	bl	8008458 <__pow5mult>
 8007c42:	9b07      	ldr	r3, [sp, #28]
 8007c44:	2b01      	cmp	r3, #1
 8007c46:	4606      	mov	r6, r0
 8007c48:	dd7a      	ble.n	8007d40 <_dtoa_r+0x8d0>
 8007c4a:	f04f 0800 	mov.w	r8, #0
 8007c4e:	6933      	ldr	r3, [r6, #16]
 8007c50:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007c54:	6918      	ldr	r0, [r3, #16]
 8007c56:	f000 faf1 	bl	800823c <__hi0bits>
 8007c5a:	f1c0 0020 	rsb	r0, r0, #32
 8007c5e:	9b06      	ldr	r3, [sp, #24]
 8007c60:	4418      	add	r0, r3
 8007c62:	f010 001f 	ands.w	r0, r0, #31
 8007c66:	f000 8094 	beq.w	8007d92 <_dtoa_r+0x922>
 8007c6a:	f1c0 0320 	rsb	r3, r0, #32
 8007c6e:	2b04      	cmp	r3, #4
 8007c70:	f340 8085 	ble.w	8007d7e <_dtoa_r+0x90e>
 8007c74:	9b05      	ldr	r3, [sp, #20]
 8007c76:	f1c0 001c 	rsb	r0, r0, #28
 8007c7a:	4403      	add	r3, r0
 8007c7c:	9305      	str	r3, [sp, #20]
 8007c7e:	9b06      	ldr	r3, [sp, #24]
 8007c80:	4403      	add	r3, r0
 8007c82:	4405      	add	r5, r0
 8007c84:	9306      	str	r3, [sp, #24]
 8007c86:	9b05      	ldr	r3, [sp, #20]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	dd05      	ble.n	8007c98 <_dtoa_r+0x828>
 8007c8c:	4651      	mov	r1, sl
 8007c8e:	461a      	mov	r2, r3
 8007c90:	4620      	mov	r0, r4
 8007c92:	f000 fc3b 	bl	800850c <__lshift>
 8007c96:	4682      	mov	sl, r0
 8007c98:	9b06      	ldr	r3, [sp, #24]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	dd05      	ble.n	8007caa <_dtoa_r+0x83a>
 8007c9e:	4631      	mov	r1, r6
 8007ca0:	461a      	mov	r2, r3
 8007ca2:	4620      	mov	r0, r4
 8007ca4:	f000 fc32 	bl	800850c <__lshift>
 8007ca8:	4606      	mov	r6, r0
 8007caa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d072      	beq.n	8007d96 <_dtoa_r+0x926>
 8007cb0:	4631      	mov	r1, r6
 8007cb2:	4650      	mov	r0, sl
 8007cb4:	f000 fc96 	bl	80085e4 <__mcmp>
 8007cb8:	2800      	cmp	r0, #0
 8007cba:	da6c      	bge.n	8007d96 <_dtoa_r+0x926>
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	4651      	mov	r1, sl
 8007cc0:	220a      	movs	r2, #10
 8007cc2:	4620      	mov	r0, r4
 8007cc4:	f000 fa74 	bl	80081b0 <__multadd>
 8007cc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cca:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007cce:	4682      	mov	sl, r0
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	f000 81b0 	beq.w	8008036 <_dtoa_r+0xbc6>
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	4639      	mov	r1, r7
 8007cda:	220a      	movs	r2, #10
 8007cdc:	4620      	mov	r0, r4
 8007cde:	f000 fa67 	bl	80081b0 <__multadd>
 8007ce2:	9b01      	ldr	r3, [sp, #4]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	4607      	mov	r7, r0
 8007ce8:	f300 8096 	bgt.w	8007e18 <_dtoa_r+0x9a8>
 8007cec:	9b07      	ldr	r3, [sp, #28]
 8007cee:	2b02      	cmp	r3, #2
 8007cf0:	dc59      	bgt.n	8007da6 <_dtoa_r+0x936>
 8007cf2:	e091      	b.n	8007e18 <_dtoa_r+0x9a8>
 8007cf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007cf6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007cfa:	e758      	b.n	8007bae <_dtoa_r+0x73e>
 8007cfc:	9b04      	ldr	r3, [sp, #16]
 8007cfe:	1e5e      	subs	r6, r3, #1
 8007d00:	9b08      	ldr	r3, [sp, #32]
 8007d02:	42b3      	cmp	r3, r6
 8007d04:	bfbf      	itttt	lt
 8007d06:	9b08      	ldrlt	r3, [sp, #32]
 8007d08:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007d0a:	9608      	strlt	r6, [sp, #32]
 8007d0c:	1af3      	sublt	r3, r6, r3
 8007d0e:	bfb4      	ite	lt
 8007d10:	18d2      	addlt	r2, r2, r3
 8007d12:	1b9e      	subge	r6, r3, r6
 8007d14:	9b04      	ldr	r3, [sp, #16]
 8007d16:	bfbc      	itt	lt
 8007d18:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007d1a:	2600      	movlt	r6, #0
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	bfb7      	itett	lt
 8007d20:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007d24:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007d28:	1a9d      	sublt	r5, r3, r2
 8007d2a:	2300      	movlt	r3, #0
 8007d2c:	e741      	b.n	8007bb2 <_dtoa_r+0x742>
 8007d2e:	9e08      	ldr	r6, [sp, #32]
 8007d30:	9d05      	ldr	r5, [sp, #20]
 8007d32:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007d34:	e748      	b.n	8007bc8 <_dtoa_r+0x758>
 8007d36:	9a08      	ldr	r2, [sp, #32]
 8007d38:	e770      	b.n	8007c1c <_dtoa_r+0x7ac>
 8007d3a:	9b07      	ldr	r3, [sp, #28]
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	dc19      	bgt.n	8007d74 <_dtoa_r+0x904>
 8007d40:	9b02      	ldr	r3, [sp, #8]
 8007d42:	b9bb      	cbnz	r3, 8007d74 <_dtoa_r+0x904>
 8007d44:	9b03      	ldr	r3, [sp, #12]
 8007d46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d4a:	b99b      	cbnz	r3, 8007d74 <_dtoa_r+0x904>
 8007d4c:	9b03      	ldr	r3, [sp, #12]
 8007d4e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007d52:	0d1b      	lsrs	r3, r3, #20
 8007d54:	051b      	lsls	r3, r3, #20
 8007d56:	b183      	cbz	r3, 8007d7a <_dtoa_r+0x90a>
 8007d58:	9b05      	ldr	r3, [sp, #20]
 8007d5a:	3301      	adds	r3, #1
 8007d5c:	9305      	str	r3, [sp, #20]
 8007d5e:	9b06      	ldr	r3, [sp, #24]
 8007d60:	3301      	adds	r3, #1
 8007d62:	9306      	str	r3, [sp, #24]
 8007d64:	f04f 0801 	mov.w	r8, #1
 8007d68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	f47f af6f 	bne.w	8007c4e <_dtoa_r+0x7de>
 8007d70:	2001      	movs	r0, #1
 8007d72:	e774      	b.n	8007c5e <_dtoa_r+0x7ee>
 8007d74:	f04f 0800 	mov.w	r8, #0
 8007d78:	e7f6      	b.n	8007d68 <_dtoa_r+0x8f8>
 8007d7a:	4698      	mov	r8, r3
 8007d7c:	e7f4      	b.n	8007d68 <_dtoa_r+0x8f8>
 8007d7e:	d082      	beq.n	8007c86 <_dtoa_r+0x816>
 8007d80:	9a05      	ldr	r2, [sp, #20]
 8007d82:	331c      	adds	r3, #28
 8007d84:	441a      	add	r2, r3
 8007d86:	9205      	str	r2, [sp, #20]
 8007d88:	9a06      	ldr	r2, [sp, #24]
 8007d8a:	441a      	add	r2, r3
 8007d8c:	441d      	add	r5, r3
 8007d8e:	9206      	str	r2, [sp, #24]
 8007d90:	e779      	b.n	8007c86 <_dtoa_r+0x816>
 8007d92:	4603      	mov	r3, r0
 8007d94:	e7f4      	b.n	8007d80 <_dtoa_r+0x910>
 8007d96:	9b04      	ldr	r3, [sp, #16]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	dc37      	bgt.n	8007e0c <_dtoa_r+0x99c>
 8007d9c:	9b07      	ldr	r3, [sp, #28]
 8007d9e:	2b02      	cmp	r3, #2
 8007da0:	dd34      	ble.n	8007e0c <_dtoa_r+0x99c>
 8007da2:	9b04      	ldr	r3, [sp, #16]
 8007da4:	9301      	str	r3, [sp, #4]
 8007da6:	9b01      	ldr	r3, [sp, #4]
 8007da8:	b963      	cbnz	r3, 8007dc4 <_dtoa_r+0x954>
 8007daa:	4631      	mov	r1, r6
 8007dac:	2205      	movs	r2, #5
 8007dae:	4620      	mov	r0, r4
 8007db0:	f000 f9fe 	bl	80081b0 <__multadd>
 8007db4:	4601      	mov	r1, r0
 8007db6:	4606      	mov	r6, r0
 8007db8:	4650      	mov	r0, sl
 8007dba:	f000 fc13 	bl	80085e4 <__mcmp>
 8007dbe:	2800      	cmp	r0, #0
 8007dc0:	f73f adbb 	bgt.w	800793a <_dtoa_r+0x4ca>
 8007dc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dc6:	9d00      	ldr	r5, [sp, #0]
 8007dc8:	ea6f 0b03 	mvn.w	fp, r3
 8007dcc:	f04f 0800 	mov.w	r8, #0
 8007dd0:	4631      	mov	r1, r6
 8007dd2:	4620      	mov	r0, r4
 8007dd4:	f000 f9ca 	bl	800816c <_Bfree>
 8007dd8:	2f00      	cmp	r7, #0
 8007dda:	f43f aeab 	beq.w	8007b34 <_dtoa_r+0x6c4>
 8007dde:	f1b8 0f00 	cmp.w	r8, #0
 8007de2:	d005      	beq.n	8007df0 <_dtoa_r+0x980>
 8007de4:	45b8      	cmp	r8, r7
 8007de6:	d003      	beq.n	8007df0 <_dtoa_r+0x980>
 8007de8:	4641      	mov	r1, r8
 8007dea:	4620      	mov	r0, r4
 8007dec:	f000 f9be 	bl	800816c <_Bfree>
 8007df0:	4639      	mov	r1, r7
 8007df2:	4620      	mov	r0, r4
 8007df4:	f000 f9ba 	bl	800816c <_Bfree>
 8007df8:	e69c      	b.n	8007b34 <_dtoa_r+0x6c4>
 8007dfa:	2600      	movs	r6, #0
 8007dfc:	4637      	mov	r7, r6
 8007dfe:	e7e1      	b.n	8007dc4 <_dtoa_r+0x954>
 8007e00:	46bb      	mov	fp, r7
 8007e02:	4637      	mov	r7, r6
 8007e04:	e599      	b.n	800793a <_dtoa_r+0x4ca>
 8007e06:	bf00      	nop
 8007e08:	40240000 	.word	0x40240000
 8007e0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	f000 80c8 	beq.w	8007fa4 <_dtoa_r+0xb34>
 8007e14:	9b04      	ldr	r3, [sp, #16]
 8007e16:	9301      	str	r3, [sp, #4]
 8007e18:	2d00      	cmp	r5, #0
 8007e1a:	dd05      	ble.n	8007e28 <_dtoa_r+0x9b8>
 8007e1c:	4639      	mov	r1, r7
 8007e1e:	462a      	mov	r2, r5
 8007e20:	4620      	mov	r0, r4
 8007e22:	f000 fb73 	bl	800850c <__lshift>
 8007e26:	4607      	mov	r7, r0
 8007e28:	f1b8 0f00 	cmp.w	r8, #0
 8007e2c:	d05b      	beq.n	8007ee6 <_dtoa_r+0xa76>
 8007e2e:	6879      	ldr	r1, [r7, #4]
 8007e30:	4620      	mov	r0, r4
 8007e32:	f000 f95b 	bl	80080ec <_Balloc>
 8007e36:	4605      	mov	r5, r0
 8007e38:	b928      	cbnz	r0, 8007e46 <_dtoa_r+0x9d6>
 8007e3a:	4b83      	ldr	r3, [pc, #524]	; (8008048 <_dtoa_r+0xbd8>)
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007e42:	f7ff bb2e 	b.w	80074a2 <_dtoa_r+0x32>
 8007e46:	693a      	ldr	r2, [r7, #16]
 8007e48:	3202      	adds	r2, #2
 8007e4a:	0092      	lsls	r2, r2, #2
 8007e4c:	f107 010c 	add.w	r1, r7, #12
 8007e50:	300c      	adds	r0, #12
 8007e52:	f7ff fa75 	bl	8007340 <memcpy>
 8007e56:	2201      	movs	r2, #1
 8007e58:	4629      	mov	r1, r5
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	f000 fb56 	bl	800850c <__lshift>
 8007e60:	9b00      	ldr	r3, [sp, #0]
 8007e62:	3301      	adds	r3, #1
 8007e64:	9304      	str	r3, [sp, #16]
 8007e66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e6a:	4413      	add	r3, r2
 8007e6c:	9308      	str	r3, [sp, #32]
 8007e6e:	9b02      	ldr	r3, [sp, #8]
 8007e70:	f003 0301 	and.w	r3, r3, #1
 8007e74:	46b8      	mov	r8, r7
 8007e76:	9306      	str	r3, [sp, #24]
 8007e78:	4607      	mov	r7, r0
 8007e7a:	9b04      	ldr	r3, [sp, #16]
 8007e7c:	4631      	mov	r1, r6
 8007e7e:	3b01      	subs	r3, #1
 8007e80:	4650      	mov	r0, sl
 8007e82:	9301      	str	r3, [sp, #4]
 8007e84:	f7ff fa6a 	bl	800735c <quorem>
 8007e88:	4641      	mov	r1, r8
 8007e8a:	9002      	str	r0, [sp, #8]
 8007e8c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007e90:	4650      	mov	r0, sl
 8007e92:	f000 fba7 	bl	80085e4 <__mcmp>
 8007e96:	463a      	mov	r2, r7
 8007e98:	9005      	str	r0, [sp, #20]
 8007e9a:	4631      	mov	r1, r6
 8007e9c:	4620      	mov	r0, r4
 8007e9e:	f000 fbbd 	bl	800861c <__mdiff>
 8007ea2:	68c2      	ldr	r2, [r0, #12]
 8007ea4:	4605      	mov	r5, r0
 8007ea6:	bb02      	cbnz	r2, 8007eea <_dtoa_r+0xa7a>
 8007ea8:	4601      	mov	r1, r0
 8007eaa:	4650      	mov	r0, sl
 8007eac:	f000 fb9a 	bl	80085e4 <__mcmp>
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	4629      	mov	r1, r5
 8007eb4:	4620      	mov	r0, r4
 8007eb6:	9209      	str	r2, [sp, #36]	; 0x24
 8007eb8:	f000 f958 	bl	800816c <_Bfree>
 8007ebc:	9b07      	ldr	r3, [sp, #28]
 8007ebe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ec0:	9d04      	ldr	r5, [sp, #16]
 8007ec2:	ea43 0102 	orr.w	r1, r3, r2
 8007ec6:	9b06      	ldr	r3, [sp, #24]
 8007ec8:	4319      	orrs	r1, r3
 8007eca:	d110      	bne.n	8007eee <_dtoa_r+0xa7e>
 8007ecc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007ed0:	d029      	beq.n	8007f26 <_dtoa_r+0xab6>
 8007ed2:	9b05      	ldr	r3, [sp, #20]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	dd02      	ble.n	8007ede <_dtoa_r+0xa6e>
 8007ed8:	9b02      	ldr	r3, [sp, #8]
 8007eda:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007ede:	9b01      	ldr	r3, [sp, #4]
 8007ee0:	f883 9000 	strb.w	r9, [r3]
 8007ee4:	e774      	b.n	8007dd0 <_dtoa_r+0x960>
 8007ee6:	4638      	mov	r0, r7
 8007ee8:	e7ba      	b.n	8007e60 <_dtoa_r+0x9f0>
 8007eea:	2201      	movs	r2, #1
 8007eec:	e7e1      	b.n	8007eb2 <_dtoa_r+0xa42>
 8007eee:	9b05      	ldr	r3, [sp, #20]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	db04      	blt.n	8007efe <_dtoa_r+0xa8e>
 8007ef4:	9907      	ldr	r1, [sp, #28]
 8007ef6:	430b      	orrs	r3, r1
 8007ef8:	9906      	ldr	r1, [sp, #24]
 8007efa:	430b      	orrs	r3, r1
 8007efc:	d120      	bne.n	8007f40 <_dtoa_r+0xad0>
 8007efe:	2a00      	cmp	r2, #0
 8007f00:	dded      	ble.n	8007ede <_dtoa_r+0xa6e>
 8007f02:	4651      	mov	r1, sl
 8007f04:	2201      	movs	r2, #1
 8007f06:	4620      	mov	r0, r4
 8007f08:	f000 fb00 	bl	800850c <__lshift>
 8007f0c:	4631      	mov	r1, r6
 8007f0e:	4682      	mov	sl, r0
 8007f10:	f000 fb68 	bl	80085e4 <__mcmp>
 8007f14:	2800      	cmp	r0, #0
 8007f16:	dc03      	bgt.n	8007f20 <_dtoa_r+0xab0>
 8007f18:	d1e1      	bne.n	8007ede <_dtoa_r+0xa6e>
 8007f1a:	f019 0f01 	tst.w	r9, #1
 8007f1e:	d0de      	beq.n	8007ede <_dtoa_r+0xa6e>
 8007f20:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007f24:	d1d8      	bne.n	8007ed8 <_dtoa_r+0xa68>
 8007f26:	9a01      	ldr	r2, [sp, #4]
 8007f28:	2339      	movs	r3, #57	; 0x39
 8007f2a:	7013      	strb	r3, [r2, #0]
 8007f2c:	462b      	mov	r3, r5
 8007f2e:	461d      	mov	r5, r3
 8007f30:	3b01      	subs	r3, #1
 8007f32:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007f36:	2a39      	cmp	r2, #57	; 0x39
 8007f38:	d06c      	beq.n	8008014 <_dtoa_r+0xba4>
 8007f3a:	3201      	adds	r2, #1
 8007f3c:	701a      	strb	r2, [r3, #0]
 8007f3e:	e747      	b.n	8007dd0 <_dtoa_r+0x960>
 8007f40:	2a00      	cmp	r2, #0
 8007f42:	dd07      	ble.n	8007f54 <_dtoa_r+0xae4>
 8007f44:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007f48:	d0ed      	beq.n	8007f26 <_dtoa_r+0xab6>
 8007f4a:	9a01      	ldr	r2, [sp, #4]
 8007f4c:	f109 0301 	add.w	r3, r9, #1
 8007f50:	7013      	strb	r3, [r2, #0]
 8007f52:	e73d      	b.n	8007dd0 <_dtoa_r+0x960>
 8007f54:	9b04      	ldr	r3, [sp, #16]
 8007f56:	9a08      	ldr	r2, [sp, #32]
 8007f58:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d043      	beq.n	8007fe8 <_dtoa_r+0xb78>
 8007f60:	4651      	mov	r1, sl
 8007f62:	2300      	movs	r3, #0
 8007f64:	220a      	movs	r2, #10
 8007f66:	4620      	mov	r0, r4
 8007f68:	f000 f922 	bl	80081b0 <__multadd>
 8007f6c:	45b8      	cmp	r8, r7
 8007f6e:	4682      	mov	sl, r0
 8007f70:	f04f 0300 	mov.w	r3, #0
 8007f74:	f04f 020a 	mov.w	r2, #10
 8007f78:	4641      	mov	r1, r8
 8007f7a:	4620      	mov	r0, r4
 8007f7c:	d107      	bne.n	8007f8e <_dtoa_r+0xb1e>
 8007f7e:	f000 f917 	bl	80081b0 <__multadd>
 8007f82:	4680      	mov	r8, r0
 8007f84:	4607      	mov	r7, r0
 8007f86:	9b04      	ldr	r3, [sp, #16]
 8007f88:	3301      	adds	r3, #1
 8007f8a:	9304      	str	r3, [sp, #16]
 8007f8c:	e775      	b.n	8007e7a <_dtoa_r+0xa0a>
 8007f8e:	f000 f90f 	bl	80081b0 <__multadd>
 8007f92:	4639      	mov	r1, r7
 8007f94:	4680      	mov	r8, r0
 8007f96:	2300      	movs	r3, #0
 8007f98:	220a      	movs	r2, #10
 8007f9a:	4620      	mov	r0, r4
 8007f9c:	f000 f908 	bl	80081b0 <__multadd>
 8007fa0:	4607      	mov	r7, r0
 8007fa2:	e7f0      	b.n	8007f86 <_dtoa_r+0xb16>
 8007fa4:	9b04      	ldr	r3, [sp, #16]
 8007fa6:	9301      	str	r3, [sp, #4]
 8007fa8:	9d00      	ldr	r5, [sp, #0]
 8007faa:	4631      	mov	r1, r6
 8007fac:	4650      	mov	r0, sl
 8007fae:	f7ff f9d5 	bl	800735c <quorem>
 8007fb2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007fb6:	9b00      	ldr	r3, [sp, #0]
 8007fb8:	f805 9b01 	strb.w	r9, [r5], #1
 8007fbc:	1aea      	subs	r2, r5, r3
 8007fbe:	9b01      	ldr	r3, [sp, #4]
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	dd07      	ble.n	8007fd4 <_dtoa_r+0xb64>
 8007fc4:	4651      	mov	r1, sl
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	220a      	movs	r2, #10
 8007fca:	4620      	mov	r0, r4
 8007fcc:	f000 f8f0 	bl	80081b0 <__multadd>
 8007fd0:	4682      	mov	sl, r0
 8007fd2:	e7ea      	b.n	8007faa <_dtoa_r+0xb3a>
 8007fd4:	9b01      	ldr	r3, [sp, #4]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	bfc8      	it	gt
 8007fda:	461d      	movgt	r5, r3
 8007fdc:	9b00      	ldr	r3, [sp, #0]
 8007fde:	bfd8      	it	le
 8007fe0:	2501      	movle	r5, #1
 8007fe2:	441d      	add	r5, r3
 8007fe4:	f04f 0800 	mov.w	r8, #0
 8007fe8:	4651      	mov	r1, sl
 8007fea:	2201      	movs	r2, #1
 8007fec:	4620      	mov	r0, r4
 8007fee:	f000 fa8d 	bl	800850c <__lshift>
 8007ff2:	4631      	mov	r1, r6
 8007ff4:	4682      	mov	sl, r0
 8007ff6:	f000 faf5 	bl	80085e4 <__mcmp>
 8007ffa:	2800      	cmp	r0, #0
 8007ffc:	dc96      	bgt.n	8007f2c <_dtoa_r+0xabc>
 8007ffe:	d102      	bne.n	8008006 <_dtoa_r+0xb96>
 8008000:	f019 0f01 	tst.w	r9, #1
 8008004:	d192      	bne.n	8007f2c <_dtoa_r+0xabc>
 8008006:	462b      	mov	r3, r5
 8008008:	461d      	mov	r5, r3
 800800a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800800e:	2a30      	cmp	r2, #48	; 0x30
 8008010:	d0fa      	beq.n	8008008 <_dtoa_r+0xb98>
 8008012:	e6dd      	b.n	8007dd0 <_dtoa_r+0x960>
 8008014:	9a00      	ldr	r2, [sp, #0]
 8008016:	429a      	cmp	r2, r3
 8008018:	d189      	bne.n	8007f2e <_dtoa_r+0xabe>
 800801a:	f10b 0b01 	add.w	fp, fp, #1
 800801e:	2331      	movs	r3, #49	; 0x31
 8008020:	e796      	b.n	8007f50 <_dtoa_r+0xae0>
 8008022:	4b0a      	ldr	r3, [pc, #40]	; (800804c <_dtoa_r+0xbdc>)
 8008024:	f7ff ba99 	b.w	800755a <_dtoa_r+0xea>
 8008028:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800802a:	2b00      	cmp	r3, #0
 800802c:	f47f aa6d 	bne.w	800750a <_dtoa_r+0x9a>
 8008030:	4b07      	ldr	r3, [pc, #28]	; (8008050 <_dtoa_r+0xbe0>)
 8008032:	f7ff ba92 	b.w	800755a <_dtoa_r+0xea>
 8008036:	9b01      	ldr	r3, [sp, #4]
 8008038:	2b00      	cmp	r3, #0
 800803a:	dcb5      	bgt.n	8007fa8 <_dtoa_r+0xb38>
 800803c:	9b07      	ldr	r3, [sp, #28]
 800803e:	2b02      	cmp	r3, #2
 8008040:	f73f aeb1 	bgt.w	8007da6 <_dtoa_r+0x936>
 8008044:	e7b0      	b.n	8007fa8 <_dtoa_r+0xb38>
 8008046:	bf00      	nop
 8008048:	0800ad64 	.word	0x0800ad64
 800804c:	0800acc4 	.word	0x0800acc4
 8008050:	0800ace8 	.word	0x0800ace8

08008054 <_free_r>:
 8008054:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008056:	2900      	cmp	r1, #0
 8008058:	d044      	beq.n	80080e4 <_free_r+0x90>
 800805a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800805e:	9001      	str	r0, [sp, #4]
 8008060:	2b00      	cmp	r3, #0
 8008062:	f1a1 0404 	sub.w	r4, r1, #4
 8008066:	bfb8      	it	lt
 8008068:	18e4      	addlt	r4, r4, r3
 800806a:	f7fe fa6b 	bl	8006544 <__malloc_lock>
 800806e:	4a1e      	ldr	r2, [pc, #120]	; (80080e8 <_free_r+0x94>)
 8008070:	9801      	ldr	r0, [sp, #4]
 8008072:	6813      	ldr	r3, [r2, #0]
 8008074:	b933      	cbnz	r3, 8008084 <_free_r+0x30>
 8008076:	6063      	str	r3, [r4, #4]
 8008078:	6014      	str	r4, [r2, #0]
 800807a:	b003      	add	sp, #12
 800807c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008080:	f7fe ba66 	b.w	8006550 <__malloc_unlock>
 8008084:	42a3      	cmp	r3, r4
 8008086:	d908      	bls.n	800809a <_free_r+0x46>
 8008088:	6825      	ldr	r5, [r4, #0]
 800808a:	1961      	adds	r1, r4, r5
 800808c:	428b      	cmp	r3, r1
 800808e:	bf01      	itttt	eq
 8008090:	6819      	ldreq	r1, [r3, #0]
 8008092:	685b      	ldreq	r3, [r3, #4]
 8008094:	1949      	addeq	r1, r1, r5
 8008096:	6021      	streq	r1, [r4, #0]
 8008098:	e7ed      	b.n	8008076 <_free_r+0x22>
 800809a:	461a      	mov	r2, r3
 800809c:	685b      	ldr	r3, [r3, #4]
 800809e:	b10b      	cbz	r3, 80080a4 <_free_r+0x50>
 80080a0:	42a3      	cmp	r3, r4
 80080a2:	d9fa      	bls.n	800809a <_free_r+0x46>
 80080a4:	6811      	ldr	r1, [r2, #0]
 80080a6:	1855      	adds	r5, r2, r1
 80080a8:	42a5      	cmp	r5, r4
 80080aa:	d10b      	bne.n	80080c4 <_free_r+0x70>
 80080ac:	6824      	ldr	r4, [r4, #0]
 80080ae:	4421      	add	r1, r4
 80080b0:	1854      	adds	r4, r2, r1
 80080b2:	42a3      	cmp	r3, r4
 80080b4:	6011      	str	r1, [r2, #0]
 80080b6:	d1e0      	bne.n	800807a <_free_r+0x26>
 80080b8:	681c      	ldr	r4, [r3, #0]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	6053      	str	r3, [r2, #4]
 80080be:	440c      	add	r4, r1
 80080c0:	6014      	str	r4, [r2, #0]
 80080c2:	e7da      	b.n	800807a <_free_r+0x26>
 80080c4:	d902      	bls.n	80080cc <_free_r+0x78>
 80080c6:	230c      	movs	r3, #12
 80080c8:	6003      	str	r3, [r0, #0]
 80080ca:	e7d6      	b.n	800807a <_free_r+0x26>
 80080cc:	6825      	ldr	r5, [r4, #0]
 80080ce:	1961      	adds	r1, r4, r5
 80080d0:	428b      	cmp	r3, r1
 80080d2:	bf04      	itt	eq
 80080d4:	6819      	ldreq	r1, [r3, #0]
 80080d6:	685b      	ldreq	r3, [r3, #4]
 80080d8:	6063      	str	r3, [r4, #4]
 80080da:	bf04      	itt	eq
 80080dc:	1949      	addeq	r1, r1, r5
 80080de:	6021      	streq	r1, [r4, #0]
 80080e0:	6054      	str	r4, [r2, #4]
 80080e2:	e7ca      	b.n	800807a <_free_r+0x26>
 80080e4:	b003      	add	sp, #12
 80080e6:	bd30      	pop	{r4, r5, pc}
 80080e8:	20000bf0 	.word	0x20000bf0

080080ec <_Balloc>:
 80080ec:	b570      	push	{r4, r5, r6, lr}
 80080ee:	69c6      	ldr	r6, [r0, #28]
 80080f0:	4604      	mov	r4, r0
 80080f2:	460d      	mov	r5, r1
 80080f4:	b976      	cbnz	r6, 8008114 <_Balloc+0x28>
 80080f6:	2010      	movs	r0, #16
 80080f8:	f7fe f97c 	bl	80063f4 <malloc>
 80080fc:	4602      	mov	r2, r0
 80080fe:	61e0      	str	r0, [r4, #28]
 8008100:	b920      	cbnz	r0, 800810c <_Balloc+0x20>
 8008102:	4b18      	ldr	r3, [pc, #96]	; (8008164 <_Balloc+0x78>)
 8008104:	4818      	ldr	r0, [pc, #96]	; (8008168 <_Balloc+0x7c>)
 8008106:	216b      	movs	r1, #107	; 0x6b
 8008108:	f000 fe16 	bl	8008d38 <__assert_func>
 800810c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008110:	6006      	str	r6, [r0, #0]
 8008112:	60c6      	str	r6, [r0, #12]
 8008114:	69e6      	ldr	r6, [r4, #28]
 8008116:	68f3      	ldr	r3, [r6, #12]
 8008118:	b183      	cbz	r3, 800813c <_Balloc+0x50>
 800811a:	69e3      	ldr	r3, [r4, #28]
 800811c:	68db      	ldr	r3, [r3, #12]
 800811e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008122:	b9b8      	cbnz	r0, 8008154 <_Balloc+0x68>
 8008124:	2101      	movs	r1, #1
 8008126:	fa01 f605 	lsl.w	r6, r1, r5
 800812a:	1d72      	adds	r2, r6, #5
 800812c:	0092      	lsls	r2, r2, #2
 800812e:	4620      	mov	r0, r4
 8008130:	f7fe f94a 	bl	80063c8 <_calloc_r>
 8008134:	b160      	cbz	r0, 8008150 <_Balloc+0x64>
 8008136:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800813a:	e00e      	b.n	800815a <_Balloc+0x6e>
 800813c:	2221      	movs	r2, #33	; 0x21
 800813e:	2104      	movs	r1, #4
 8008140:	4620      	mov	r0, r4
 8008142:	f7fe f941 	bl	80063c8 <_calloc_r>
 8008146:	69e3      	ldr	r3, [r4, #28]
 8008148:	60f0      	str	r0, [r6, #12]
 800814a:	68db      	ldr	r3, [r3, #12]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d1e4      	bne.n	800811a <_Balloc+0x2e>
 8008150:	2000      	movs	r0, #0
 8008152:	bd70      	pop	{r4, r5, r6, pc}
 8008154:	6802      	ldr	r2, [r0, #0]
 8008156:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800815a:	2300      	movs	r3, #0
 800815c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008160:	e7f7      	b.n	8008152 <_Balloc+0x66>
 8008162:	bf00      	nop
 8008164:	0800acf5 	.word	0x0800acf5
 8008168:	0800ad75 	.word	0x0800ad75

0800816c <_Bfree>:
 800816c:	b570      	push	{r4, r5, r6, lr}
 800816e:	69c6      	ldr	r6, [r0, #28]
 8008170:	4605      	mov	r5, r0
 8008172:	460c      	mov	r4, r1
 8008174:	b976      	cbnz	r6, 8008194 <_Bfree+0x28>
 8008176:	2010      	movs	r0, #16
 8008178:	f7fe f93c 	bl	80063f4 <malloc>
 800817c:	4602      	mov	r2, r0
 800817e:	61e8      	str	r0, [r5, #28]
 8008180:	b920      	cbnz	r0, 800818c <_Bfree+0x20>
 8008182:	4b09      	ldr	r3, [pc, #36]	; (80081a8 <_Bfree+0x3c>)
 8008184:	4809      	ldr	r0, [pc, #36]	; (80081ac <_Bfree+0x40>)
 8008186:	218f      	movs	r1, #143	; 0x8f
 8008188:	f000 fdd6 	bl	8008d38 <__assert_func>
 800818c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008190:	6006      	str	r6, [r0, #0]
 8008192:	60c6      	str	r6, [r0, #12]
 8008194:	b13c      	cbz	r4, 80081a6 <_Bfree+0x3a>
 8008196:	69eb      	ldr	r3, [r5, #28]
 8008198:	6862      	ldr	r2, [r4, #4]
 800819a:	68db      	ldr	r3, [r3, #12]
 800819c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80081a0:	6021      	str	r1, [r4, #0]
 80081a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80081a6:	bd70      	pop	{r4, r5, r6, pc}
 80081a8:	0800acf5 	.word	0x0800acf5
 80081ac:	0800ad75 	.word	0x0800ad75

080081b0 <__multadd>:
 80081b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081b4:	690d      	ldr	r5, [r1, #16]
 80081b6:	4607      	mov	r7, r0
 80081b8:	460c      	mov	r4, r1
 80081ba:	461e      	mov	r6, r3
 80081bc:	f101 0c14 	add.w	ip, r1, #20
 80081c0:	2000      	movs	r0, #0
 80081c2:	f8dc 3000 	ldr.w	r3, [ip]
 80081c6:	b299      	uxth	r1, r3
 80081c8:	fb02 6101 	mla	r1, r2, r1, r6
 80081cc:	0c1e      	lsrs	r6, r3, #16
 80081ce:	0c0b      	lsrs	r3, r1, #16
 80081d0:	fb02 3306 	mla	r3, r2, r6, r3
 80081d4:	b289      	uxth	r1, r1
 80081d6:	3001      	adds	r0, #1
 80081d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80081dc:	4285      	cmp	r5, r0
 80081de:	f84c 1b04 	str.w	r1, [ip], #4
 80081e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80081e6:	dcec      	bgt.n	80081c2 <__multadd+0x12>
 80081e8:	b30e      	cbz	r6, 800822e <__multadd+0x7e>
 80081ea:	68a3      	ldr	r3, [r4, #8]
 80081ec:	42ab      	cmp	r3, r5
 80081ee:	dc19      	bgt.n	8008224 <__multadd+0x74>
 80081f0:	6861      	ldr	r1, [r4, #4]
 80081f2:	4638      	mov	r0, r7
 80081f4:	3101      	adds	r1, #1
 80081f6:	f7ff ff79 	bl	80080ec <_Balloc>
 80081fa:	4680      	mov	r8, r0
 80081fc:	b928      	cbnz	r0, 800820a <__multadd+0x5a>
 80081fe:	4602      	mov	r2, r0
 8008200:	4b0c      	ldr	r3, [pc, #48]	; (8008234 <__multadd+0x84>)
 8008202:	480d      	ldr	r0, [pc, #52]	; (8008238 <__multadd+0x88>)
 8008204:	21ba      	movs	r1, #186	; 0xba
 8008206:	f000 fd97 	bl	8008d38 <__assert_func>
 800820a:	6922      	ldr	r2, [r4, #16]
 800820c:	3202      	adds	r2, #2
 800820e:	f104 010c 	add.w	r1, r4, #12
 8008212:	0092      	lsls	r2, r2, #2
 8008214:	300c      	adds	r0, #12
 8008216:	f7ff f893 	bl	8007340 <memcpy>
 800821a:	4621      	mov	r1, r4
 800821c:	4638      	mov	r0, r7
 800821e:	f7ff ffa5 	bl	800816c <_Bfree>
 8008222:	4644      	mov	r4, r8
 8008224:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008228:	3501      	adds	r5, #1
 800822a:	615e      	str	r6, [r3, #20]
 800822c:	6125      	str	r5, [r4, #16]
 800822e:	4620      	mov	r0, r4
 8008230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008234:	0800ad64 	.word	0x0800ad64
 8008238:	0800ad75 	.word	0x0800ad75

0800823c <__hi0bits>:
 800823c:	0c03      	lsrs	r3, r0, #16
 800823e:	041b      	lsls	r3, r3, #16
 8008240:	b9d3      	cbnz	r3, 8008278 <__hi0bits+0x3c>
 8008242:	0400      	lsls	r0, r0, #16
 8008244:	2310      	movs	r3, #16
 8008246:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800824a:	bf04      	itt	eq
 800824c:	0200      	lsleq	r0, r0, #8
 800824e:	3308      	addeq	r3, #8
 8008250:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008254:	bf04      	itt	eq
 8008256:	0100      	lsleq	r0, r0, #4
 8008258:	3304      	addeq	r3, #4
 800825a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800825e:	bf04      	itt	eq
 8008260:	0080      	lsleq	r0, r0, #2
 8008262:	3302      	addeq	r3, #2
 8008264:	2800      	cmp	r0, #0
 8008266:	db05      	blt.n	8008274 <__hi0bits+0x38>
 8008268:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800826c:	f103 0301 	add.w	r3, r3, #1
 8008270:	bf08      	it	eq
 8008272:	2320      	moveq	r3, #32
 8008274:	4618      	mov	r0, r3
 8008276:	4770      	bx	lr
 8008278:	2300      	movs	r3, #0
 800827a:	e7e4      	b.n	8008246 <__hi0bits+0xa>

0800827c <__lo0bits>:
 800827c:	6803      	ldr	r3, [r0, #0]
 800827e:	f013 0207 	ands.w	r2, r3, #7
 8008282:	d00c      	beq.n	800829e <__lo0bits+0x22>
 8008284:	07d9      	lsls	r1, r3, #31
 8008286:	d422      	bmi.n	80082ce <__lo0bits+0x52>
 8008288:	079a      	lsls	r2, r3, #30
 800828a:	bf49      	itett	mi
 800828c:	085b      	lsrmi	r3, r3, #1
 800828e:	089b      	lsrpl	r3, r3, #2
 8008290:	6003      	strmi	r3, [r0, #0]
 8008292:	2201      	movmi	r2, #1
 8008294:	bf5c      	itt	pl
 8008296:	6003      	strpl	r3, [r0, #0]
 8008298:	2202      	movpl	r2, #2
 800829a:	4610      	mov	r0, r2
 800829c:	4770      	bx	lr
 800829e:	b299      	uxth	r1, r3
 80082a0:	b909      	cbnz	r1, 80082a6 <__lo0bits+0x2a>
 80082a2:	0c1b      	lsrs	r3, r3, #16
 80082a4:	2210      	movs	r2, #16
 80082a6:	b2d9      	uxtb	r1, r3
 80082a8:	b909      	cbnz	r1, 80082ae <__lo0bits+0x32>
 80082aa:	3208      	adds	r2, #8
 80082ac:	0a1b      	lsrs	r3, r3, #8
 80082ae:	0719      	lsls	r1, r3, #28
 80082b0:	bf04      	itt	eq
 80082b2:	091b      	lsreq	r3, r3, #4
 80082b4:	3204      	addeq	r2, #4
 80082b6:	0799      	lsls	r1, r3, #30
 80082b8:	bf04      	itt	eq
 80082ba:	089b      	lsreq	r3, r3, #2
 80082bc:	3202      	addeq	r2, #2
 80082be:	07d9      	lsls	r1, r3, #31
 80082c0:	d403      	bmi.n	80082ca <__lo0bits+0x4e>
 80082c2:	085b      	lsrs	r3, r3, #1
 80082c4:	f102 0201 	add.w	r2, r2, #1
 80082c8:	d003      	beq.n	80082d2 <__lo0bits+0x56>
 80082ca:	6003      	str	r3, [r0, #0]
 80082cc:	e7e5      	b.n	800829a <__lo0bits+0x1e>
 80082ce:	2200      	movs	r2, #0
 80082d0:	e7e3      	b.n	800829a <__lo0bits+0x1e>
 80082d2:	2220      	movs	r2, #32
 80082d4:	e7e1      	b.n	800829a <__lo0bits+0x1e>
	...

080082d8 <__i2b>:
 80082d8:	b510      	push	{r4, lr}
 80082da:	460c      	mov	r4, r1
 80082dc:	2101      	movs	r1, #1
 80082de:	f7ff ff05 	bl	80080ec <_Balloc>
 80082e2:	4602      	mov	r2, r0
 80082e4:	b928      	cbnz	r0, 80082f2 <__i2b+0x1a>
 80082e6:	4b05      	ldr	r3, [pc, #20]	; (80082fc <__i2b+0x24>)
 80082e8:	4805      	ldr	r0, [pc, #20]	; (8008300 <__i2b+0x28>)
 80082ea:	f240 1145 	movw	r1, #325	; 0x145
 80082ee:	f000 fd23 	bl	8008d38 <__assert_func>
 80082f2:	2301      	movs	r3, #1
 80082f4:	6144      	str	r4, [r0, #20]
 80082f6:	6103      	str	r3, [r0, #16]
 80082f8:	bd10      	pop	{r4, pc}
 80082fa:	bf00      	nop
 80082fc:	0800ad64 	.word	0x0800ad64
 8008300:	0800ad75 	.word	0x0800ad75

08008304 <__multiply>:
 8008304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008308:	4691      	mov	r9, r2
 800830a:	690a      	ldr	r2, [r1, #16]
 800830c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008310:	429a      	cmp	r2, r3
 8008312:	bfb8      	it	lt
 8008314:	460b      	movlt	r3, r1
 8008316:	460c      	mov	r4, r1
 8008318:	bfbc      	itt	lt
 800831a:	464c      	movlt	r4, r9
 800831c:	4699      	movlt	r9, r3
 800831e:	6927      	ldr	r7, [r4, #16]
 8008320:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008324:	68a3      	ldr	r3, [r4, #8]
 8008326:	6861      	ldr	r1, [r4, #4]
 8008328:	eb07 060a 	add.w	r6, r7, sl
 800832c:	42b3      	cmp	r3, r6
 800832e:	b085      	sub	sp, #20
 8008330:	bfb8      	it	lt
 8008332:	3101      	addlt	r1, #1
 8008334:	f7ff feda 	bl	80080ec <_Balloc>
 8008338:	b930      	cbnz	r0, 8008348 <__multiply+0x44>
 800833a:	4602      	mov	r2, r0
 800833c:	4b44      	ldr	r3, [pc, #272]	; (8008450 <__multiply+0x14c>)
 800833e:	4845      	ldr	r0, [pc, #276]	; (8008454 <__multiply+0x150>)
 8008340:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008344:	f000 fcf8 	bl	8008d38 <__assert_func>
 8008348:	f100 0514 	add.w	r5, r0, #20
 800834c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008350:	462b      	mov	r3, r5
 8008352:	2200      	movs	r2, #0
 8008354:	4543      	cmp	r3, r8
 8008356:	d321      	bcc.n	800839c <__multiply+0x98>
 8008358:	f104 0314 	add.w	r3, r4, #20
 800835c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008360:	f109 0314 	add.w	r3, r9, #20
 8008364:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008368:	9202      	str	r2, [sp, #8]
 800836a:	1b3a      	subs	r2, r7, r4
 800836c:	3a15      	subs	r2, #21
 800836e:	f022 0203 	bic.w	r2, r2, #3
 8008372:	3204      	adds	r2, #4
 8008374:	f104 0115 	add.w	r1, r4, #21
 8008378:	428f      	cmp	r7, r1
 800837a:	bf38      	it	cc
 800837c:	2204      	movcc	r2, #4
 800837e:	9201      	str	r2, [sp, #4]
 8008380:	9a02      	ldr	r2, [sp, #8]
 8008382:	9303      	str	r3, [sp, #12]
 8008384:	429a      	cmp	r2, r3
 8008386:	d80c      	bhi.n	80083a2 <__multiply+0x9e>
 8008388:	2e00      	cmp	r6, #0
 800838a:	dd03      	ble.n	8008394 <__multiply+0x90>
 800838c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008390:	2b00      	cmp	r3, #0
 8008392:	d05b      	beq.n	800844c <__multiply+0x148>
 8008394:	6106      	str	r6, [r0, #16]
 8008396:	b005      	add	sp, #20
 8008398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800839c:	f843 2b04 	str.w	r2, [r3], #4
 80083a0:	e7d8      	b.n	8008354 <__multiply+0x50>
 80083a2:	f8b3 a000 	ldrh.w	sl, [r3]
 80083a6:	f1ba 0f00 	cmp.w	sl, #0
 80083aa:	d024      	beq.n	80083f6 <__multiply+0xf2>
 80083ac:	f104 0e14 	add.w	lr, r4, #20
 80083b0:	46a9      	mov	r9, r5
 80083b2:	f04f 0c00 	mov.w	ip, #0
 80083b6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80083ba:	f8d9 1000 	ldr.w	r1, [r9]
 80083be:	fa1f fb82 	uxth.w	fp, r2
 80083c2:	b289      	uxth	r1, r1
 80083c4:	fb0a 110b 	mla	r1, sl, fp, r1
 80083c8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80083cc:	f8d9 2000 	ldr.w	r2, [r9]
 80083d0:	4461      	add	r1, ip
 80083d2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80083d6:	fb0a c20b 	mla	r2, sl, fp, ip
 80083da:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80083de:	b289      	uxth	r1, r1
 80083e0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80083e4:	4577      	cmp	r7, lr
 80083e6:	f849 1b04 	str.w	r1, [r9], #4
 80083ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80083ee:	d8e2      	bhi.n	80083b6 <__multiply+0xb2>
 80083f0:	9a01      	ldr	r2, [sp, #4]
 80083f2:	f845 c002 	str.w	ip, [r5, r2]
 80083f6:	9a03      	ldr	r2, [sp, #12]
 80083f8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80083fc:	3304      	adds	r3, #4
 80083fe:	f1b9 0f00 	cmp.w	r9, #0
 8008402:	d021      	beq.n	8008448 <__multiply+0x144>
 8008404:	6829      	ldr	r1, [r5, #0]
 8008406:	f104 0c14 	add.w	ip, r4, #20
 800840a:	46ae      	mov	lr, r5
 800840c:	f04f 0a00 	mov.w	sl, #0
 8008410:	f8bc b000 	ldrh.w	fp, [ip]
 8008414:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008418:	fb09 220b 	mla	r2, r9, fp, r2
 800841c:	4452      	add	r2, sl
 800841e:	b289      	uxth	r1, r1
 8008420:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008424:	f84e 1b04 	str.w	r1, [lr], #4
 8008428:	f85c 1b04 	ldr.w	r1, [ip], #4
 800842c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008430:	f8be 1000 	ldrh.w	r1, [lr]
 8008434:	fb09 110a 	mla	r1, r9, sl, r1
 8008438:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800843c:	4567      	cmp	r7, ip
 800843e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008442:	d8e5      	bhi.n	8008410 <__multiply+0x10c>
 8008444:	9a01      	ldr	r2, [sp, #4]
 8008446:	50a9      	str	r1, [r5, r2]
 8008448:	3504      	adds	r5, #4
 800844a:	e799      	b.n	8008380 <__multiply+0x7c>
 800844c:	3e01      	subs	r6, #1
 800844e:	e79b      	b.n	8008388 <__multiply+0x84>
 8008450:	0800ad64 	.word	0x0800ad64
 8008454:	0800ad75 	.word	0x0800ad75

08008458 <__pow5mult>:
 8008458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800845c:	4615      	mov	r5, r2
 800845e:	f012 0203 	ands.w	r2, r2, #3
 8008462:	4606      	mov	r6, r0
 8008464:	460f      	mov	r7, r1
 8008466:	d007      	beq.n	8008478 <__pow5mult+0x20>
 8008468:	4c25      	ldr	r4, [pc, #148]	; (8008500 <__pow5mult+0xa8>)
 800846a:	3a01      	subs	r2, #1
 800846c:	2300      	movs	r3, #0
 800846e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008472:	f7ff fe9d 	bl	80081b0 <__multadd>
 8008476:	4607      	mov	r7, r0
 8008478:	10ad      	asrs	r5, r5, #2
 800847a:	d03d      	beq.n	80084f8 <__pow5mult+0xa0>
 800847c:	69f4      	ldr	r4, [r6, #28]
 800847e:	b97c      	cbnz	r4, 80084a0 <__pow5mult+0x48>
 8008480:	2010      	movs	r0, #16
 8008482:	f7fd ffb7 	bl	80063f4 <malloc>
 8008486:	4602      	mov	r2, r0
 8008488:	61f0      	str	r0, [r6, #28]
 800848a:	b928      	cbnz	r0, 8008498 <__pow5mult+0x40>
 800848c:	4b1d      	ldr	r3, [pc, #116]	; (8008504 <__pow5mult+0xac>)
 800848e:	481e      	ldr	r0, [pc, #120]	; (8008508 <__pow5mult+0xb0>)
 8008490:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008494:	f000 fc50 	bl	8008d38 <__assert_func>
 8008498:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800849c:	6004      	str	r4, [r0, #0]
 800849e:	60c4      	str	r4, [r0, #12]
 80084a0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80084a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80084a8:	b94c      	cbnz	r4, 80084be <__pow5mult+0x66>
 80084aa:	f240 2171 	movw	r1, #625	; 0x271
 80084ae:	4630      	mov	r0, r6
 80084b0:	f7ff ff12 	bl	80082d8 <__i2b>
 80084b4:	2300      	movs	r3, #0
 80084b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80084ba:	4604      	mov	r4, r0
 80084bc:	6003      	str	r3, [r0, #0]
 80084be:	f04f 0900 	mov.w	r9, #0
 80084c2:	07eb      	lsls	r3, r5, #31
 80084c4:	d50a      	bpl.n	80084dc <__pow5mult+0x84>
 80084c6:	4639      	mov	r1, r7
 80084c8:	4622      	mov	r2, r4
 80084ca:	4630      	mov	r0, r6
 80084cc:	f7ff ff1a 	bl	8008304 <__multiply>
 80084d0:	4639      	mov	r1, r7
 80084d2:	4680      	mov	r8, r0
 80084d4:	4630      	mov	r0, r6
 80084d6:	f7ff fe49 	bl	800816c <_Bfree>
 80084da:	4647      	mov	r7, r8
 80084dc:	106d      	asrs	r5, r5, #1
 80084de:	d00b      	beq.n	80084f8 <__pow5mult+0xa0>
 80084e0:	6820      	ldr	r0, [r4, #0]
 80084e2:	b938      	cbnz	r0, 80084f4 <__pow5mult+0x9c>
 80084e4:	4622      	mov	r2, r4
 80084e6:	4621      	mov	r1, r4
 80084e8:	4630      	mov	r0, r6
 80084ea:	f7ff ff0b 	bl	8008304 <__multiply>
 80084ee:	6020      	str	r0, [r4, #0]
 80084f0:	f8c0 9000 	str.w	r9, [r0]
 80084f4:	4604      	mov	r4, r0
 80084f6:	e7e4      	b.n	80084c2 <__pow5mult+0x6a>
 80084f8:	4638      	mov	r0, r7
 80084fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084fe:	bf00      	nop
 8008500:	0800aec0 	.word	0x0800aec0
 8008504:	0800acf5 	.word	0x0800acf5
 8008508:	0800ad75 	.word	0x0800ad75

0800850c <__lshift>:
 800850c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008510:	460c      	mov	r4, r1
 8008512:	6849      	ldr	r1, [r1, #4]
 8008514:	6923      	ldr	r3, [r4, #16]
 8008516:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800851a:	68a3      	ldr	r3, [r4, #8]
 800851c:	4607      	mov	r7, r0
 800851e:	4691      	mov	r9, r2
 8008520:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008524:	f108 0601 	add.w	r6, r8, #1
 8008528:	42b3      	cmp	r3, r6
 800852a:	db0b      	blt.n	8008544 <__lshift+0x38>
 800852c:	4638      	mov	r0, r7
 800852e:	f7ff fddd 	bl	80080ec <_Balloc>
 8008532:	4605      	mov	r5, r0
 8008534:	b948      	cbnz	r0, 800854a <__lshift+0x3e>
 8008536:	4602      	mov	r2, r0
 8008538:	4b28      	ldr	r3, [pc, #160]	; (80085dc <__lshift+0xd0>)
 800853a:	4829      	ldr	r0, [pc, #164]	; (80085e0 <__lshift+0xd4>)
 800853c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008540:	f000 fbfa 	bl	8008d38 <__assert_func>
 8008544:	3101      	adds	r1, #1
 8008546:	005b      	lsls	r3, r3, #1
 8008548:	e7ee      	b.n	8008528 <__lshift+0x1c>
 800854a:	2300      	movs	r3, #0
 800854c:	f100 0114 	add.w	r1, r0, #20
 8008550:	f100 0210 	add.w	r2, r0, #16
 8008554:	4618      	mov	r0, r3
 8008556:	4553      	cmp	r3, sl
 8008558:	db33      	blt.n	80085c2 <__lshift+0xb6>
 800855a:	6920      	ldr	r0, [r4, #16]
 800855c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008560:	f104 0314 	add.w	r3, r4, #20
 8008564:	f019 091f 	ands.w	r9, r9, #31
 8008568:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800856c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008570:	d02b      	beq.n	80085ca <__lshift+0xbe>
 8008572:	f1c9 0e20 	rsb	lr, r9, #32
 8008576:	468a      	mov	sl, r1
 8008578:	2200      	movs	r2, #0
 800857a:	6818      	ldr	r0, [r3, #0]
 800857c:	fa00 f009 	lsl.w	r0, r0, r9
 8008580:	4310      	orrs	r0, r2
 8008582:	f84a 0b04 	str.w	r0, [sl], #4
 8008586:	f853 2b04 	ldr.w	r2, [r3], #4
 800858a:	459c      	cmp	ip, r3
 800858c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008590:	d8f3      	bhi.n	800857a <__lshift+0x6e>
 8008592:	ebac 0304 	sub.w	r3, ip, r4
 8008596:	3b15      	subs	r3, #21
 8008598:	f023 0303 	bic.w	r3, r3, #3
 800859c:	3304      	adds	r3, #4
 800859e:	f104 0015 	add.w	r0, r4, #21
 80085a2:	4584      	cmp	ip, r0
 80085a4:	bf38      	it	cc
 80085a6:	2304      	movcc	r3, #4
 80085a8:	50ca      	str	r2, [r1, r3]
 80085aa:	b10a      	cbz	r2, 80085b0 <__lshift+0xa4>
 80085ac:	f108 0602 	add.w	r6, r8, #2
 80085b0:	3e01      	subs	r6, #1
 80085b2:	4638      	mov	r0, r7
 80085b4:	612e      	str	r6, [r5, #16]
 80085b6:	4621      	mov	r1, r4
 80085b8:	f7ff fdd8 	bl	800816c <_Bfree>
 80085bc:	4628      	mov	r0, r5
 80085be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085c2:	f842 0f04 	str.w	r0, [r2, #4]!
 80085c6:	3301      	adds	r3, #1
 80085c8:	e7c5      	b.n	8008556 <__lshift+0x4a>
 80085ca:	3904      	subs	r1, #4
 80085cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80085d0:	f841 2f04 	str.w	r2, [r1, #4]!
 80085d4:	459c      	cmp	ip, r3
 80085d6:	d8f9      	bhi.n	80085cc <__lshift+0xc0>
 80085d8:	e7ea      	b.n	80085b0 <__lshift+0xa4>
 80085da:	bf00      	nop
 80085dc:	0800ad64 	.word	0x0800ad64
 80085e0:	0800ad75 	.word	0x0800ad75

080085e4 <__mcmp>:
 80085e4:	b530      	push	{r4, r5, lr}
 80085e6:	6902      	ldr	r2, [r0, #16]
 80085e8:	690c      	ldr	r4, [r1, #16]
 80085ea:	1b12      	subs	r2, r2, r4
 80085ec:	d10e      	bne.n	800860c <__mcmp+0x28>
 80085ee:	f100 0314 	add.w	r3, r0, #20
 80085f2:	3114      	adds	r1, #20
 80085f4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80085f8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80085fc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008600:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008604:	42a5      	cmp	r5, r4
 8008606:	d003      	beq.n	8008610 <__mcmp+0x2c>
 8008608:	d305      	bcc.n	8008616 <__mcmp+0x32>
 800860a:	2201      	movs	r2, #1
 800860c:	4610      	mov	r0, r2
 800860e:	bd30      	pop	{r4, r5, pc}
 8008610:	4283      	cmp	r3, r0
 8008612:	d3f3      	bcc.n	80085fc <__mcmp+0x18>
 8008614:	e7fa      	b.n	800860c <__mcmp+0x28>
 8008616:	f04f 32ff 	mov.w	r2, #4294967295
 800861a:	e7f7      	b.n	800860c <__mcmp+0x28>

0800861c <__mdiff>:
 800861c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008620:	460c      	mov	r4, r1
 8008622:	4606      	mov	r6, r0
 8008624:	4611      	mov	r1, r2
 8008626:	4620      	mov	r0, r4
 8008628:	4690      	mov	r8, r2
 800862a:	f7ff ffdb 	bl	80085e4 <__mcmp>
 800862e:	1e05      	subs	r5, r0, #0
 8008630:	d110      	bne.n	8008654 <__mdiff+0x38>
 8008632:	4629      	mov	r1, r5
 8008634:	4630      	mov	r0, r6
 8008636:	f7ff fd59 	bl	80080ec <_Balloc>
 800863a:	b930      	cbnz	r0, 800864a <__mdiff+0x2e>
 800863c:	4b3a      	ldr	r3, [pc, #232]	; (8008728 <__mdiff+0x10c>)
 800863e:	4602      	mov	r2, r0
 8008640:	f240 2137 	movw	r1, #567	; 0x237
 8008644:	4839      	ldr	r0, [pc, #228]	; (800872c <__mdiff+0x110>)
 8008646:	f000 fb77 	bl	8008d38 <__assert_func>
 800864a:	2301      	movs	r3, #1
 800864c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008650:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008654:	bfa4      	itt	ge
 8008656:	4643      	movge	r3, r8
 8008658:	46a0      	movge	r8, r4
 800865a:	4630      	mov	r0, r6
 800865c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008660:	bfa6      	itte	ge
 8008662:	461c      	movge	r4, r3
 8008664:	2500      	movge	r5, #0
 8008666:	2501      	movlt	r5, #1
 8008668:	f7ff fd40 	bl	80080ec <_Balloc>
 800866c:	b920      	cbnz	r0, 8008678 <__mdiff+0x5c>
 800866e:	4b2e      	ldr	r3, [pc, #184]	; (8008728 <__mdiff+0x10c>)
 8008670:	4602      	mov	r2, r0
 8008672:	f240 2145 	movw	r1, #581	; 0x245
 8008676:	e7e5      	b.n	8008644 <__mdiff+0x28>
 8008678:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800867c:	6926      	ldr	r6, [r4, #16]
 800867e:	60c5      	str	r5, [r0, #12]
 8008680:	f104 0914 	add.w	r9, r4, #20
 8008684:	f108 0514 	add.w	r5, r8, #20
 8008688:	f100 0e14 	add.w	lr, r0, #20
 800868c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008690:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008694:	f108 0210 	add.w	r2, r8, #16
 8008698:	46f2      	mov	sl, lr
 800869a:	2100      	movs	r1, #0
 800869c:	f859 3b04 	ldr.w	r3, [r9], #4
 80086a0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80086a4:	fa11 f88b 	uxtah	r8, r1, fp
 80086a8:	b299      	uxth	r1, r3
 80086aa:	0c1b      	lsrs	r3, r3, #16
 80086ac:	eba8 0801 	sub.w	r8, r8, r1
 80086b0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80086b4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80086b8:	fa1f f888 	uxth.w	r8, r8
 80086bc:	1419      	asrs	r1, r3, #16
 80086be:	454e      	cmp	r6, r9
 80086c0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80086c4:	f84a 3b04 	str.w	r3, [sl], #4
 80086c8:	d8e8      	bhi.n	800869c <__mdiff+0x80>
 80086ca:	1b33      	subs	r3, r6, r4
 80086cc:	3b15      	subs	r3, #21
 80086ce:	f023 0303 	bic.w	r3, r3, #3
 80086d2:	3304      	adds	r3, #4
 80086d4:	3415      	adds	r4, #21
 80086d6:	42a6      	cmp	r6, r4
 80086d8:	bf38      	it	cc
 80086da:	2304      	movcc	r3, #4
 80086dc:	441d      	add	r5, r3
 80086de:	4473      	add	r3, lr
 80086e0:	469e      	mov	lr, r3
 80086e2:	462e      	mov	r6, r5
 80086e4:	4566      	cmp	r6, ip
 80086e6:	d30e      	bcc.n	8008706 <__mdiff+0xea>
 80086e8:	f10c 0203 	add.w	r2, ip, #3
 80086ec:	1b52      	subs	r2, r2, r5
 80086ee:	f022 0203 	bic.w	r2, r2, #3
 80086f2:	3d03      	subs	r5, #3
 80086f4:	45ac      	cmp	ip, r5
 80086f6:	bf38      	it	cc
 80086f8:	2200      	movcc	r2, #0
 80086fa:	4413      	add	r3, r2
 80086fc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008700:	b17a      	cbz	r2, 8008722 <__mdiff+0x106>
 8008702:	6107      	str	r7, [r0, #16]
 8008704:	e7a4      	b.n	8008650 <__mdiff+0x34>
 8008706:	f856 8b04 	ldr.w	r8, [r6], #4
 800870a:	fa11 f288 	uxtah	r2, r1, r8
 800870e:	1414      	asrs	r4, r2, #16
 8008710:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008714:	b292      	uxth	r2, r2
 8008716:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800871a:	f84e 2b04 	str.w	r2, [lr], #4
 800871e:	1421      	asrs	r1, r4, #16
 8008720:	e7e0      	b.n	80086e4 <__mdiff+0xc8>
 8008722:	3f01      	subs	r7, #1
 8008724:	e7ea      	b.n	80086fc <__mdiff+0xe0>
 8008726:	bf00      	nop
 8008728:	0800ad64 	.word	0x0800ad64
 800872c:	0800ad75 	.word	0x0800ad75

08008730 <__d2b>:
 8008730:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008734:	460f      	mov	r7, r1
 8008736:	2101      	movs	r1, #1
 8008738:	ec59 8b10 	vmov	r8, r9, d0
 800873c:	4616      	mov	r6, r2
 800873e:	f7ff fcd5 	bl	80080ec <_Balloc>
 8008742:	4604      	mov	r4, r0
 8008744:	b930      	cbnz	r0, 8008754 <__d2b+0x24>
 8008746:	4602      	mov	r2, r0
 8008748:	4b24      	ldr	r3, [pc, #144]	; (80087dc <__d2b+0xac>)
 800874a:	4825      	ldr	r0, [pc, #148]	; (80087e0 <__d2b+0xb0>)
 800874c:	f240 310f 	movw	r1, #783	; 0x30f
 8008750:	f000 faf2 	bl	8008d38 <__assert_func>
 8008754:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008758:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800875c:	bb2d      	cbnz	r5, 80087aa <__d2b+0x7a>
 800875e:	9301      	str	r3, [sp, #4]
 8008760:	f1b8 0300 	subs.w	r3, r8, #0
 8008764:	d026      	beq.n	80087b4 <__d2b+0x84>
 8008766:	4668      	mov	r0, sp
 8008768:	9300      	str	r3, [sp, #0]
 800876a:	f7ff fd87 	bl	800827c <__lo0bits>
 800876e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008772:	b1e8      	cbz	r0, 80087b0 <__d2b+0x80>
 8008774:	f1c0 0320 	rsb	r3, r0, #32
 8008778:	fa02 f303 	lsl.w	r3, r2, r3
 800877c:	430b      	orrs	r3, r1
 800877e:	40c2      	lsrs	r2, r0
 8008780:	6163      	str	r3, [r4, #20]
 8008782:	9201      	str	r2, [sp, #4]
 8008784:	9b01      	ldr	r3, [sp, #4]
 8008786:	61a3      	str	r3, [r4, #24]
 8008788:	2b00      	cmp	r3, #0
 800878a:	bf14      	ite	ne
 800878c:	2202      	movne	r2, #2
 800878e:	2201      	moveq	r2, #1
 8008790:	6122      	str	r2, [r4, #16]
 8008792:	b1bd      	cbz	r5, 80087c4 <__d2b+0x94>
 8008794:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008798:	4405      	add	r5, r0
 800879a:	603d      	str	r5, [r7, #0]
 800879c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80087a0:	6030      	str	r0, [r6, #0]
 80087a2:	4620      	mov	r0, r4
 80087a4:	b003      	add	sp, #12
 80087a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80087aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80087ae:	e7d6      	b.n	800875e <__d2b+0x2e>
 80087b0:	6161      	str	r1, [r4, #20]
 80087b2:	e7e7      	b.n	8008784 <__d2b+0x54>
 80087b4:	a801      	add	r0, sp, #4
 80087b6:	f7ff fd61 	bl	800827c <__lo0bits>
 80087ba:	9b01      	ldr	r3, [sp, #4]
 80087bc:	6163      	str	r3, [r4, #20]
 80087be:	3020      	adds	r0, #32
 80087c0:	2201      	movs	r2, #1
 80087c2:	e7e5      	b.n	8008790 <__d2b+0x60>
 80087c4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80087c8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80087cc:	6038      	str	r0, [r7, #0]
 80087ce:	6918      	ldr	r0, [r3, #16]
 80087d0:	f7ff fd34 	bl	800823c <__hi0bits>
 80087d4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80087d8:	e7e2      	b.n	80087a0 <__d2b+0x70>
 80087da:	bf00      	nop
 80087dc:	0800ad64 	.word	0x0800ad64
 80087e0:	0800ad75 	.word	0x0800ad75

080087e4 <__sfputc_r>:
 80087e4:	6893      	ldr	r3, [r2, #8]
 80087e6:	3b01      	subs	r3, #1
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	b410      	push	{r4}
 80087ec:	6093      	str	r3, [r2, #8]
 80087ee:	da08      	bge.n	8008802 <__sfputc_r+0x1e>
 80087f0:	6994      	ldr	r4, [r2, #24]
 80087f2:	42a3      	cmp	r3, r4
 80087f4:	db01      	blt.n	80087fa <__sfputc_r+0x16>
 80087f6:	290a      	cmp	r1, #10
 80087f8:	d103      	bne.n	8008802 <__sfputc_r+0x1e>
 80087fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087fe:	f7fe bc7c 	b.w	80070fa <__swbuf_r>
 8008802:	6813      	ldr	r3, [r2, #0]
 8008804:	1c58      	adds	r0, r3, #1
 8008806:	6010      	str	r0, [r2, #0]
 8008808:	7019      	strb	r1, [r3, #0]
 800880a:	4608      	mov	r0, r1
 800880c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008810:	4770      	bx	lr

08008812 <__sfputs_r>:
 8008812:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008814:	4606      	mov	r6, r0
 8008816:	460f      	mov	r7, r1
 8008818:	4614      	mov	r4, r2
 800881a:	18d5      	adds	r5, r2, r3
 800881c:	42ac      	cmp	r4, r5
 800881e:	d101      	bne.n	8008824 <__sfputs_r+0x12>
 8008820:	2000      	movs	r0, #0
 8008822:	e007      	b.n	8008834 <__sfputs_r+0x22>
 8008824:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008828:	463a      	mov	r2, r7
 800882a:	4630      	mov	r0, r6
 800882c:	f7ff ffda 	bl	80087e4 <__sfputc_r>
 8008830:	1c43      	adds	r3, r0, #1
 8008832:	d1f3      	bne.n	800881c <__sfputs_r+0xa>
 8008834:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008838 <_vfiprintf_r>:
 8008838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800883c:	460d      	mov	r5, r1
 800883e:	b09d      	sub	sp, #116	; 0x74
 8008840:	4614      	mov	r4, r2
 8008842:	4698      	mov	r8, r3
 8008844:	4606      	mov	r6, r0
 8008846:	b118      	cbz	r0, 8008850 <_vfiprintf_r+0x18>
 8008848:	6a03      	ldr	r3, [r0, #32]
 800884a:	b90b      	cbnz	r3, 8008850 <_vfiprintf_r+0x18>
 800884c:	f7fe fb66 	bl	8006f1c <__sinit>
 8008850:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008852:	07d9      	lsls	r1, r3, #31
 8008854:	d405      	bmi.n	8008862 <_vfiprintf_r+0x2a>
 8008856:	89ab      	ldrh	r3, [r5, #12]
 8008858:	059a      	lsls	r2, r3, #22
 800885a:	d402      	bmi.n	8008862 <_vfiprintf_r+0x2a>
 800885c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800885e:	f7fe fd6d 	bl	800733c <__retarget_lock_acquire_recursive>
 8008862:	89ab      	ldrh	r3, [r5, #12]
 8008864:	071b      	lsls	r3, r3, #28
 8008866:	d501      	bpl.n	800886c <_vfiprintf_r+0x34>
 8008868:	692b      	ldr	r3, [r5, #16]
 800886a:	b99b      	cbnz	r3, 8008894 <_vfiprintf_r+0x5c>
 800886c:	4629      	mov	r1, r5
 800886e:	4630      	mov	r0, r6
 8008870:	f7fe fc80 	bl	8007174 <__swsetup_r>
 8008874:	b170      	cbz	r0, 8008894 <_vfiprintf_r+0x5c>
 8008876:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008878:	07dc      	lsls	r4, r3, #31
 800887a:	d504      	bpl.n	8008886 <_vfiprintf_r+0x4e>
 800887c:	f04f 30ff 	mov.w	r0, #4294967295
 8008880:	b01d      	add	sp, #116	; 0x74
 8008882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008886:	89ab      	ldrh	r3, [r5, #12]
 8008888:	0598      	lsls	r0, r3, #22
 800888a:	d4f7      	bmi.n	800887c <_vfiprintf_r+0x44>
 800888c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800888e:	f7fe fd56 	bl	800733e <__retarget_lock_release_recursive>
 8008892:	e7f3      	b.n	800887c <_vfiprintf_r+0x44>
 8008894:	2300      	movs	r3, #0
 8008896:	9309      	str	r3, [sp, #36]	; 0x24
 8008898:	2320      	movs	r3, #32
 800889a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800889e:	f8cd 800c 	str.w	r8, [sp, #12]
 80088a2:	2330      	movs	r3, #48	; 0x30
 80088a4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008a58 <_vfiprintf_r+0x220>
 80088a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80088ac:	f04f 0901 	mov.w	r9, #1
 80088b0:	4623      	mov	r3, r4
 80088b2:	469a      	mov	sl, r3
 80088b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088b8:	b10a      	cbz	r2, 80088be <_vfiprintf_r+0x86>
 80088ba:	2a25      	cmp	r2, #37	; 0x25
 80088bc:	d1f9      	bne.n	80088b2 <_vfiprintf_r+0x7a>
 80088be:	ebba 0b04 	subs.w	fp, sl, r4
 80088c2:	d00b      	beq.n	80088dc <_vfiprintf_r+0xa4>
 80088c4:	465b      	mov	r3, fp
 80088c6:	4622      	mov	r2, r4
 80088c8:	4629      	mov	r1, r5
 80088ca:	4630      	mov	r0, r6
 80088cc:	f7ff ffa1 	bl	8008812 <__sfputs_r>
 80088d0:	3001      	adds	r0, #1
 80088d2:	f000 80a9 	beq.w	8008a28 <_vfiprintf_r+0x1f0>
 80088d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80088d8:	445a      	add	r2, fp
 80088da:	9209      	str	r2, [sp, #36]	; 0x24
 80088dc:	f89a 3000 	ldrb.w	r3, [sl]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	f000 80a1 	beq.w	8008a28 <_vfiprintf_r+0x1f0>
 80088e6:	2300      	movs	r3, #0
 80088e8:	f04f 32ff 	mov.w	r2, #4294967295
 80088ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80088f0:	f10a 0a01 	add.w	sl, sl, #1
 80088f4:	9304      	str	r3, [sp, #16]
 80088f6:	9307      	str	r3, [sp, #28]
 80088f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80088fc:	931a      	str	r3, [sp, #104]	; 0x68
 80088fe:	4654      	mov	r4, sl
 8008900:	2205      	movs	r2, #5
 8008902:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008906:	4854      	ldr	r0, [pc, #336]	; (8008a58 <_vfiprintf_r+0x220>)
 8008908:	f7f7 fc62 	bl	80001d0 <memchr>
 800890c:	9a04      	ldr	r2, [sp, #16]
 800890e:	b9d8      	cbnz	r0, 8008948 <_vfiprintf_r+0x110>
 8008910:	06d1      	lsls	r1, r2, #27
 8008912:	bf44      	itt	mi
 8008914:	2320      	movmi	r3, #32
 8008916:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800891a:	0713      	lsls	r3, r2, #28
 800891c:	bf44      	itt	mi
 800891e:	232b      	movmi	r3, #43	; 0x2b
 8008920:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008924:	f89a 3000 	ldrb.w	r3, [sl]
 8008928:	2b2a      	cmp	r3, #42	; 0x2a
 800892a:	d015      	beq.n	8008958 <_vfiprintf_r+0x120>
 800892c:	9a07      	ldr	r2, [sp, #28]
 800892e:	4654      	mov	r4, sl
 8008930:	2000      	movs	r0, #0
 8008932:	f04f 0c0a 	mov.w	ip, #10
 8008936:	4621      	mov	r1, r4
 8008938:	f811 3b01 	ldrb.w	r3, [r1], #1
 800893c:	3b30      	subs	r3, #48	; 0x30
 800893e:	2b09      	cmp	r3, #9
 8008940:	d94d      	bls.n	80089de <_vfiprintf_r+0x1a6>
 8008942:	b1b0      	cbz	r0, 8008972 <_vfiprintf_r+0x13a>
 8008944:	9207      	str	r2, [sp, #28]
 8008946:	e014      	b.n	8008972 <_vfiprintf_r+0x13a>
 8008948:	eba0 0308 	sub.w	r3, r0, r8
 800894c:	fa09 f303 	lsl.w	r3, r9, r3
 8008950:	4313      	orrs	r3, r2
 8008952:	9304      	str	r3, [sp, #16]
 8008954:	46a2      	mov	sl, r4
 8008956:	e7d2      	b.n	80088fe <_vfiprintf_r+0xc6>
 8008958:	9b03      	ldr	r3, [sp, #12]
 800895a:	1d19      	adds	r1, r3, #4
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	9103      	str	r1, [sp, #12]
 8008960:	2b00      	cmp	r3, #0
 8008962:	bfbb      	ittet	lt
 8008964:	425b      	neglt	r3, r3
 8008966:	f042 0202 	orrlt.w	r2, r2, #2
 800896a:	9307      	strge	r3, [sp, #28]
 800896c:	9307      	strlt	r3, [sp, #28]
 800896e:	bfb8      	it	lt
 8008970:	9204      	strlt	r2, [sp, #16]
 8008972:	7823      	ldrb	r3, [r4, #0]
 8008974:	2b2e      	cmp	r3, #46	; 0x2e
 8008976:	d10c      	bne.n	8008992 <_vfiprintf_r+0x15a>
 8008978:	7863      	ldrb	r3, [r4, #1]
 800897a:	2b2a      	cmp	r3, #42	; 0x2a
 800897c:	d134      	bne.n	80089e8 <_vfiprintf_r+0x1b0>
 800897e:	9b03      	ldr	r3, [sp, #12]
 8008980:	1d1a      	adds	r2, r3, #4
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	9203      	str	r2, [sp, #12]
 8008986:	2b00      	cmp	r3, #0
 8008988:	bfb8      	it	lt
 800898a:	f04f 33ff 	movlt.w	r3, #4294967295
 800898e:	3402      	adds	r4, #2
 8008990:	9305      	str	r3, [sp, #20]
 8008992:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008a68 <_vfiprintf_r+0x230>
 8008996:	7821      	ldrb	r1, [r4, #0]
 8008998:	2203      	movs	r2, #3
 800899a:	4650      	mov	r0, sl
 800899c:	f7f7 fc18 	bl	80001d0 <memchr>
 80089a0:	b138      	cbz	r0, 80089b2 <_vfiprintf_r+0x17a>
 80089a2:	9b04      	ldr	r3, [sp, #16]
 80089a4:	eba0 000a 	sub.w	r0, r0, sl
 80089a8:	2240      	movs	r2, #64	; 0x40
 80089aa:	4082      	lsls	r2, r0
 80089ac:	4313      	orrs	r3, r2
 80089ae:	3401      	adds	r4, #1
 80089b0:	9304      	str	r3, [sp, #16]
 80089b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089b6:	4829      	ldr	r0, [pc, #164]	; (8008a5c <_vfiprintf_r+0x224>)
 80089b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80089bc:	2206      	movs	r2, #6
 80089be:	f7f7 fc07 	bl	80001d0 <memchr>
 80089c2:	2800      	cmp	r0, #0
 80089c4:	d03f      	beq.n	8008a46 <_vfiprintf_r+0x20e>
 80089c6:	4b26      	ldr	r3, [pc, #152]	; (8008a60 <_vfiprintf_r+0x228>)
 80089c8:	bb1b      	cbnz	r3, 8008a12 <_vfiprintf_r+0x1da>
 80089ca:	9b03      	ldr	r3, [sp, #12]
 80089cc:	3307      	adds	r3, #7
 80089ce:	f023 0307 	bic.w	r3, r3, #7
 80089d2:	3308      	adds	r3, #8
 80089d4:	9303      	str	r3, [sp, #12]
 80089d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089d8:	443b      	add	r3, r7
 80089da:	9309      	str	r3, [sp, #36]	; 0x24
 80089dc:	e768      	b.n	80088b0 <_vfiprintf_r+0x78>
 80089de:	fb0c 3202 	mla	r2, ip, r2, r3
 80089e2:	460c      	mov	r4, r1
 80089e4:	2001      	movs	r0, #1
 80089e6:	e7a6      	b.n	8008936 <_vfiprintf_r+0xfe>
 80089e8:	2300      	movs	r3, #0
 80089ea:	3401      	adds	r4, #1
 80089ec:	9305      	str	r3, [sp, #20]
 80089ee:	4619      	mov	r1, r3
 80089f0:	f04f 0c0a 	mov.w	ip, #10
 80089f4:	4620      	mov	r0, r4
 80089f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089fa:	3a30      	subs	r2, #48	; 0x30
 80089fc:	2a09      	cmp	r2, #9
 80089fe:	d903      	bls.n	8008a08 <_vfiprintf_r+0x1d0>
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d0c6      	beq.n	8008992 <_vfiprintf_r+0x15a>
 8008a04:	9105      	str	r1, [sp, #20]
 8008a06:	e7c4      	b.n	8008992 <_vfiprintf_r+0x15a>
 8008a08:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a0c:	4604      	mov	r4, r0
 8008a0e:	2301      	movs	r3, #1
 8008a10:	e7f0      	b.n	80089f4 <_vfiprintf_r+0x1bc>
 8008a12:	ab03      	add	r3, sp, #12
 8008a14:	9300      	str	r3, [sp, #0]
 8008a16:	462a      	mov	r2, r5
 8008a18:	4b12      	ldr	r3, [pc, #72]	; (8008a64 <_vfiprintf_r+0x22c>)
 8008a1a:	a904      	add	r1, sp, #16
 8008a1c:	4630      	mov	r0, r6
 8008a1e:	f7fd fe3d 	bl	800669c <_printf_float>
 8008a22:	4607      	mov	r7, r0
 8008a24:	1c78      	adds	r0, r7, #1
 8008a26:	d1d6      	bne.n	80089d6 <_vfiprintf_r+0x19e>
 8008a28:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a2a:	07d9      	lsls	r1, r3, #31
 8008a2c:	d405      	bmi.n	8008a3a <_vfiprintf_r+0x202>
 8008a2e:	89ab      	ldrh	r3, [r5, #12]
 8008a30:	059a      	lsls	r2, r3, #22
 8008a32:	d402      	bmi.n	8008a3a <_vfiprintf_r+0x202>
 8008a34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a36:	f7fe fc82 	bl	800733e <__retarget_lock_release_recursive>
 8008a3a:	89ab      	ldrh	r3, [r5, #12]
 8008a3c:	065b      	lsls	r3, r3, #25
 8008a3e:	f53f af1d 	bmi.w	800887c <_vfiprintf_r+0x44>
 8008a42:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a44:	e71c      	b.n	8008880 <_vfiprintf_r+0x48>
 8008a46:	ab03      	add	r3, sp, #12
 8008a48:	9300      	str	r3, [sp, #0]
 8008a4a:	462a      	mov	r2, r5
 8008a4c:	4b05      	ldr	r3, [pc, #20]	; (8008a64 <_vfiprintf_r+0x22c>)
 8008a4e:	a904      	add	r1, sp, #16
 8008a50:	4630      	mov	r0, r6
 8008a52:	f7fe f8c7 	bl	8006be4 <_printf_i>
 8008a56:	e7e4      	b.n	8008a22 <_vfiprintf_r+0x1ea>
 8008a58:	0800aecc 	.word	0x0800aecc
 8008a5c:	0800aed6 	.word	0x0800aed6
 8008a60:	0800669d 	.word	0x0800669d
 8008a64:	08008813 	.word	0x08008813
 8008a68:	0800aed2 	.word	0x0800aed2

08008a6c <__sflush_r>:
 8008a6c:	898a      	ldrh	r2, [r1, #12]
 8008a6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a72:	4605      	mov	r5, r0
 8008a74:	0710      	lsls	r0, r2, #28
 8008a76:	460c      	mov	r4, r1
 8008a78:	d458      	bmi.n	8008b2c <__sflush_r+0xc0>
 8008a7a:	684b      	ldr	r3, [r1, #4]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	dc05      	bgt.n	8008a8c <__sflush_r+0x20>
 8008a80:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	dc02      	bgt.n	8008a8c <__sflush_r+0x20>
 8008a86:	2000      	movs	r0, #0
 8008a88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008a8e:	2e00      	cmp	r6, #0
 8008a90:	d0f9      	beq.n	8008a86 <__sflush_r+0x1a>
 8008a92:	2300      	movs	r3, #0
 8008a94:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008a98:	682f      	ldr	r7, [r5, #0]
 8008a9a:	6a21      	ldr	r1, [r4, #32]
 8008a9c:	602b      	str	r3, [r5, #0]
 8008a9e:	d032      	beq.n	8008b06 <__sflush_r+0x9a>
 8008aa0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008aa2:	89a3      	ldrh	r3, [r4, #12]
 8008aa4:	075a      	lsls	r2, r3, #29
 8008aa6:	d505      	bpl.n	8008ab4 <__sflush_r+0x48>
 8008aa8:	6863      	ldr	r3, [r4, #4]
 8008aaa:	1ac0      	subs	r0, r0, r3
 8008aac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008aae:	b10b      	cbz	r3, 8008ab4 <__sflush_r+0x48>
 8008ab0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008ab2:	1ac0      	subs	r0, r0, r3
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	4602      	mov	r2, r0
 8008ab8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008aba:	6a21      	ldr	r1, [r4, #32]
 8008abc:	4628      	mov	r0, r5
 8008abe:	47b0      	blx	r6
 8008ac0:	1c43      	adds	r3, r0, #1
 8008ac2:	89a3      	ldrh	r3, [r4, #12]
 8008ac4:	d106      	bne.n	8008ad4 <__sflush_r+0x68>
 8008ac6:	6829      	ldr	r1, [r5, #0]
 8008ac8:	291d      	cmp	r1, #29
 8008aca:	d82b      	bhi.n	8008b24 <__sflush_r+0xb8>
 8008acc:	4a29      	ldr	r2, [pc, #164]	; (8008b74 <__sflush_r+0x108>)
 8008ace:	410a      	asrs	r2, r1
 8008ad0:	07d6      	lsls	r6, r2, #31
 8008ad2:	d427      	bmi.n	8008b24 <__sflush_r+0xb8>
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	6062      	str	r2, [r4, #4]
 8008ad8:	04d9      	lsls	r1, r3, #19
 8008ada:	6922      	ldr	r2, [r4, #16]
 8008adc:	6022      	str	r2, [r4, #0]
 8008ade:	d504      	bpl.n	8008aea <__sflush_r+0x7e>
 8008ae0:	1c42      	adds	r2, r0, #1
 8008ae2:	d101      	bne.n	8008ae8 <__sflush_r+0x7c>
 8008ae4:	682b      	ldr	r3, [r5, #0]
 8008ae6:	b903      	cbnz	r3, 8008aea <__sflush_r+0x7e>
 8008ae8:	6560      	str	r0, [r4, #84]	; 0x54
 8008aea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008aec:	602f      	str	r7, [r5, #0]
 8008aee:	2900      	cmp	r1, #0
 8008af0:	d0c9      	beq.n	8008a86 <__sflush_r+0x1a>
 8008af2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008af6:	4299      	cmp	r1, r3
 8008af8:	d002      	beq.n	8008b00 <__sflush_r+0x94>
 8008afa:	4628      	mov	r0, r5
 8008afc:	f7ff faaa 	bl	8008054 <_free_r>
 8008b00:	2000      	movs	r0, #0
 8008b02:	6360      	str	r0, [r4, #52]	; 0x34
 8008b04:	e7c0      	b.n	8008a88 <__sflush_r+0x1c>
 8008b06:	2301      	movs	r3, #1
 8008b08:	4628      	mov	r0, r5
 8008b0a:	47b0      	blx	r6
 8008b0c:	1c41      	adds	r1, r0, #1
 8008b0e:	d1c8      	bne.n	8008aa2 <__sflush_r+0x36>
 8008b10:	682b      	ldr	r3, [r5, #0]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d0c5      	beq.n	8008aa2 <__sflush_r+0x36>
 8008b16:	2b1d      	cmp	r3, #29
 8008b18:	d001      	beq.n	8008b1e <__sflush_r+0xb2>
 8008b1a:	2b16      	cmp	r3, #22
 8008b1c:	d101      	bne.n	8008b22 <__sflush_r+0xb6>
 8008b1e:	602f      	str	r7, [r5, #0]
 8008b20:	e7b1      	b.n	8008a86 <__sflush_r+0x1a>
 8008b22:	89a3      	ldrh	r3, [r4, #12]
 8008b24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b28:	81a3      	strh	r3, [r4, #12]
 8008b2a:	e7ad      	b.n	8008a88 <__sflush_r+0x1c>
 8008b2c:	690f      	ldr	r7, [r1, #16]
 8008b2e:	2f00      	cmp	r7, #0
 8008b30:	d0a9      	beq.n	8008a86 <__sflush_r+0x1a>
 8008b32:	0793      	lsls	r3, r2, #30
 8008b34:	680e      	ldr	r6, [r1, #0]
 8008b36:	bf08      	it	eq
 8008b38:	694b      	ldreq	r3, [r1, #20]
 8008b3a:	600f      	str	r7, [r1, #0]
 8008b3c:	bf18      	it	ne
 8008b3e:	2300      	movne	r3, #0
 8008b40:	eba6 0807 	sub.w	r8, r6, r7
 8008b44:	608b      	str	r3, [r1, #8]
 8008b46:	f1b8 0f00 	cmp.w	r8, #0
 8008b4a:	dd9c      	ble.n	8008a86 <__sflush_r+0x1a>
 8008b4c:	6a21      	ldr	r1, [r4, #32]
 8008b4e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008b50:	4643      	mov	r3, r8
 8008b52:	463a      	mov	r2, r7
 8008b54:	4628      	mov	r0, r5
 8008b56:	47b0      	blx	r6
 8008b58:	2800      	cmp	r0, #0
 8008b5a:	dc06      	bgt.n	8008b6a <__sflush_r+0xfe>
 8008b5c:	89a3      	ldrh	r3, [r4, #12]
 8008b5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b62:	81a3      	strh	r3, [r4, #12]
 8008b64:	f04f 30ff 	mov.w	r0, #4294967295
 8008b68:	e78e      	b.n	8008a88 <__sflush_r+0x1c>
 8008b6a:	4407      	add	r7, r0
 8008b6c:	eba8 0800 	sub.w	r8, r8, r0
 8008b70:	e7e9      	b.n	8008b46 <__sflush_r+0xda>
 8008b72:	bf00      	nop
 8008b74:	dfbffffe 	.word	0xdfbffffe

08008b78 <_fflush_r>:
 8008b78:	b538      	push	{r3, r4, r5, lr}
 8008b7a:	690b      	ldr	r3, [r1, #16]
 8008b7c:	4605      	mov	r5, r0
 8008b7e:	460c      	mov	r4, r1
 8008b80:	b913      	cbnz	r3, 8008b88 <_fflush_r+0x10>
 8008b82:	2500      	movs	r5, #0
 8008b84:	4628      	mov	r0, r5
 8008b86:	bd38      	pop	{r3, r4, r5, pc}
 8008b88:	b118      	cbz	r0, 8008b92 <_fflush_r+0x1a>
 8008b8a:	6a03      	ldr	r3, [r0, #32]
 8008b8c:	b90b      	cbnz	r3, 8008b92 <_fflush_r+0x1a>
 8008b8e:	f7fe f9c5 	bl	8006f1c <__sinit>
 8008b92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d0f3      	beq.n	8008b82 <_fflush_r+0xa>
 8008b9a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008b9c:	07d0      	lsls	r0, r2, #31
 8008b9e:	d404      	bmi.n	8008baa <_fflush_r+0x32>
 8008ba0:	0599      	lsls	r1, r3, #22
 8008ba2:	d402      	bmi.n	8008baa <_fflush_r+0x32>
 8008ba4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ba6:	f7fe fbc9 	bl	800733c <__retarget_lock_acquire_recursive>
 8008baa:	4628      	mov	r0, r5
 8008bac:	4621      	mov	r1, r4
 8008bae:	f7ff ff5d 	bl	8008a6c <__sflush_r>
 8008bb2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008bb4:	07da      	lsls	r2, r3, #31
 8008bb6:	4605      	mov	r5, r0
 8008bb8:	d4e4      	bmi.n	8008b84 <_fflush_r+0xc>
 8008bba:	89a3      	ldrh	r3, [r4, #12]
 8008bbc:	059b      	lsls	r3, r3, #22
 8008bbe:	d4e1      	bmi.n	8008b84 <_fflush_r+0xc>
 8008bc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008bc2:	f7fe fbbc 	bl	800733e <__retarget_lock_release_recursive>
 8008bc6:	e7dd      	b.n	8008b84 <_fflush_r+0xc>

08008bc8 <__swhatbuf_r>:
 8008bc8:	b570      	push	{r4, r5, r6, lr}
 8008bca:	460c      	mov	r4, r1
 8008bcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bd0:	2900      	cmp	r1, #0
 8008bd2:	b096      	sub	sp, #88	; 0x58
 8008bd4:	4615      	mov	r5, r2
 8008bd6:	461e      	mov	r6, r3
 8008bd8:	da0d      	bge.n	8008bf6 <__swhatbuf_r+0x2e>
 8008bda:	89a3      	ldrh	r3, [r4, #12]
 8008bdc:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008be0:	f04f 0100 	mov.w	r1, #0
 8008be4:	bf0c      	ite	eq
 8008be6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008bea:	2340      	movne	r3, #64	; 0x40
 8008bec:	2000      	movs	r0, #0
 8008bee:	6031      	str	r1, [r6, #0]
 8008bf0:	602b      	str	r3, [r5, #0]
 8008bf2:	b016      	add	sp, #88	; 0x58
 8008bf4:	bd70      	pop	{r4, r5, r6, pc}
 8008bf6:	466a      	mov	r2, sp
 8008bf8:	f000 f87c 	bl	8008cf4 <_fstat_r>
 8008bfc:	2800      	cmp	r0, #0
 8008bfe:	dbec      	blt.n	8008bda <__swhatbuf_r+0x12>
 8008c00:	9901      	ldr	r1, [sp, #4]
 8008c02:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008c06:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008c0a:	4259      	negs	r1, r3
 8008c0c:	4159      	adcs	r1, r3
 8008c0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c12:	e7eb      	b.n	8008bec <__swhatbuf_r+0x24>

08008c14 <__smakebuf_r>:
 8008c14:	898b      	ldrh	r3, [r1, #12]
 8008c16:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008c18:	079d      	lsls	r5, r3, #30
 8008c1a:	4606      	mov	r6, r0
 8008c1c:	460c      	mov	r4, r1
 8008c1e:	d507      	bpl.n	8008c30 <__smakebuf_r+0x1c>
 8008c20:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008c24:	6023      	str	r3, [r4, #0]
 8008c26:	6123      	str	r3, [r4, #16]
 8008c28:	2301      	movs	r3, #1
 8008c2a:	6163      	str	r3, [r4, #20]
 8008c2c:	b002      	add	sp, #8
 8008c2e:	bd70      	pop	{r4, r5, r6, pc}
 8008c30:	ab01      	add	r3, sp, #4
 8008c32:	466a      	mov	r2, sp
 8008c34:	f7ff ffc8 	bl	8008bc8 <__swhatbuf_r>
 8008c38:	9900      	ldr	r1, [sp, #0]
 8008c3a:	4605      	mov	r5, r0
 8008c3c:	4630      	mov	r0, r6
 8008c3e:	f7fd fc01 	bl	8006444 <_malloc_r>
 8008c42:	b948      	cbnz	r0, 8008c58 <__smakebuf_r+0x44>
 8008c44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c48:	059a      	lsls	r2, r3, #22
 8008c4a:	d4ef      	bmi.n	8008c2c <__smakebuf_r+0x18>
 8008c4c:	f023 0303 	bic.w	r3, r3, #3
 8008c50:	f043 0302 	orr.w	r3, r3, #2
 8008c54:	81a3      	strh	r3, [r4, #12]
 8008c56:	e7e3      	b.n	8008c20 <__smakebuf_r+0xc>
 8008c58:	89a3      	ldrh	r3, [r4, #12]
 8008c5a:	6020      	str	r0, [r4, #0]
 8008c5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c60:	81a3      	strh	r3, [r4, #12]
 8008c62:	9b00      	ldr	r3, [sp, #0]
 8008c64:	6163      	str	r3, [r4, #20]
 8008c66:	9b01      	ldr	r3, [sp, #4]
 8008c68:	6120      	str	r0, [r4, #16]
 8008c6a:	b15b      	cbz	r3, 8008c84 <__smakebuf_r+0x70>
 8008c6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c70:	4630      	mov	r0, r6
 8008c72:	f000 f851 	bl	8008d18 <_isatty_r>
 8008c76:	b128      	cbz	r0, 8008c84 <__smakebuf_r+0x70>
 8008c78:	89a3      	ldrh	r3, [r4, #12]
 8008c7a:	f023 0303 	bic.w	r3, r3, #3
 8008c7e:	f043 0301 	orr.w	r3, r3, #1
 8008c82:	81a3      	strh	r3, [r4, #12]
 8008c84:	89a3      	ldrh	r3, [r4, #12]
 8008c86:	431d      	orrs	r5, r3
 8008c88:	81a5      	strh	r5, [r4, #12]
 8008c8a:	e7cf      	b.n	8008c2c <__smakebuf_r+0x18>

08008c8c <_putc_r>:
 8008c8c:	b570      	push	{r4, r5, r6, lr}
 8008c8e:	460d      	mov	r5, r1
 8008c90:	4614      	mov	r4, r2
 8008c92:	4606      	mov	r6, r0
 8008c94:	b118      	cbz	r0, 8008c9e <_putc_r+0x12>
 8008c96:	6a03      	ldr	r3, [r0, #32]
 8008c98:	b90b      	cbnz	r3, 8008c9e <_putc_r+0x12>
 8008c9a:	f7fe f93f 	bl	8006f1c <__sinit>
 8008c9e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008ca0:	07d8      	lsls	r0, r3, #31
 8008ca2:	d405      	bmi.n	8008cb0 <_putc_r+0x24>
 8008ca4:	89a3      	ldrh	r3, [r4, #12]
 8008ca6:	0599      	lsls	r1, r3, #22
 8008ca8:	d402      	bmi.n	8008cb0 <_putc_r+0x24>
 8008caa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008cac:	f7fe fb46 	bl	800733c <__retarget_lock_acquire_recursive>
 8008cb0:	68a3      	ldr	r3, [r4, #8]
 8008cb2:	3b01      	subs	r3, #1
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	60a3      	str	r3, [r4, #8]
 8008cb8:	da05      	bge.n	8008cc6 <_putc_r+0x3a>
 8008cba:	69a2      	ldr	r2, [r4, #24]
 8008cbc:	4293      	cmp	r3, r2
 8008cbe:	db12      	blt.n	8008ce6 <_putc_r+0x5a>
 8008cc0:	b2eb      	uxtb	r3, r5
 8008cc2:	2b0a      	cmp	r3, #10
 8008cc4:	d00f      	beq.n	8008ce6 <_putc_r+0x5a>
 8008cc6:	6823      	ldr	r3, [r4, #0]
 8008cc8:	1c5a      	adds	r2, r3, #1
 8008cca:	6022      	str	r2, [r4, #0]
 8008ccc:	701d      	strb	r5, [r3, #0]
 8008cce:	b2ed      	uxtb	r5, r5
 8008cd0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008cd2:	07da      	lsls	r2, r3, #31
 8008cd4:	d405      	bmi.n	8008ce2 <_putc_r+0x56>
 8008cd6:	89a3      	ldrh	r3, [r4, #12]
 8008cd8:	059b      	lsls	r3, r3, #22
 8008cda:	d402      	bmi.n	8008ce2 <_putc_r+0x56>
 8008cdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008cde:	f7fe fb2e 	bl	800733e <__retarget_lock_release_recursive>
 8008ce2:	4628      	mov	r0, r5
 8008ce4:	bd70      	pop	{r4, r5, r6, pc}
 8008ce6:	4629      	mov	r1, r5
 8008ce8:	4622      	mov	r2, r4
 8008cea:	4630      	mov	r0, r6
 8008cec:	f7fe fa05 	bl	80070fa <__swbuf_r>
 8008cf0:	4605      	mov	r5, r0
 8008cf2:	e7ed      	b.n	8008cd0 <_putc_r+0x44>

08008cf4 <_fstat_r>:
 8008cf4:	b538      	push	{r3, r4, r5, lr}
 8008cf6:	4d07      	ldr	r5, [pc, #28]	; (8008d14 <_fstat_r+0x20>)
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	4604      	mov	r4, r0
 8008cfc:	4608      	mov	r0, r1
 8008cfe:	4611      	mov	r1, r2
 8008d00:	602b      	str	r3, [r5, #0]
 8008d02:	f000 faf7 	bl	80092f4 <_fstat>
 8008d06:	1c43      	adds	r3, r0, #1
 8008d08:	d102      	bne.n	8008d10 <_fstat_r+0x1c>
 8008d0a:	682b      	ldr	r3, [r5, #0]
 8008d0c:	b103      	cbz	r3, 8008d10 <_fstat_r+0x1c>
 8008d0e:	6023      	str	r3, [r4, #0]
 8008d10:	bd38      	pop	{r3, r4, r5, pc}
 8008d12:	bf00      	nop
 8008d14:	20000d34 	.word	0x20000d34

08008d18 <_isatty_r>:
 8008d18:	b538      	push	{r3, r4, r5, lr}
 8008d1a:	4d06      	ldr	r5, [pc, #24]	; (8008d34 <_isatty_r+0x1c>)
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	4604      	mov	r4, r0
 8008d20:	4608      	mov	r0, r1
 8008d22:	602b      	str	r3, [r5, #0]
 8008d24:	f000 faf6 	bl	8009314 <_isatty>
 8008d28:	1c43      	adds	r3, r0, #1
 8008d2a:	d102      	bne.n	8008d32 <_isatty_r+0x1a>
 8008d2c:	682b      	ldr	r3, [r5, #0]
 8008d2e:	b103      	cbz	r3, 8008d32 <_isatty_r+0x1a>
 8008d30:	6023      	str	r3, [r4, #0]
 8008d32:	bd38      	pop	{r3, r4, r5, pc}
 8008d34:	20000d34 	.word	0x20000d34

08008d38 <__assert_func>:
 8008d38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d3a:	4614      	mov	r4, r2
 8008d3c:	461a      	mov	r2, r3
 8008d3e:	4b09      	ldr	r3, [pc, #36]	; (8008d64 <__assert_func+0x2c>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	4605      	mov	r5, r0
 8008d44:	68d8      	ldr	r0, [r3, #12]
 8008d46:	b14c      	cbz	r4, 8008d5c <__assert_func+0x24>
 8008d48:	4b07      	ldr	r3, [pc, #28]	; (8008d68 <__assert_func+0x30>)
 8008d4a:	9100      	str	r1, [sp, #0]
 8008d4c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008d50:	4906      	ldr	r1, [pc, #24]	; (8008d6c <__assert_func+0x34>)
 8008d52:	462b      	mov	r3, r5
 8008d54:	f000 f82e 	bl	8008db4 <fiprintf>
 8008d58:	f000 f83e 	bl	8008dd8 <abort>
 8008d5c:	4b04      	ldr	r3, [pc, #16]	; (8008d70 <__assert_func+0x38>)
 8008d5e:	461c      	mov	r4, r3
 8008d60:	e7f3      	b.n	8008d4a <__assert_func+0x12>
 8008d62:	bf00      	nop
 8008d64:	200005ac 	.word	0x200005ac
 8008d68:	0800aee7 	.word	0x0800aee7
 8008d6c:	0800aef4 	.word	0x0800aef4
 8008d70:	08009408 	.word	0x08009408

08008d74 <__ascii_mbtowc>:
 8008d74:	b082      	sub	sp, #8
 8008d76:	b901      	cbnz	r1, 8008d7a <__ascii_mbtowc+0x6>
 8008d78:	a901      	add	r1, sp, #4
 8008d7a:	b142      	cbz	r2, 8008d8e <__ascii_mbtowc+0x1a>
 8008d7c:	b14b      	cbz	r3, 8008d92 <__ascii_mbtowc+0x1e>
 8008d7e:	7813      	ldrb	r3, [r2, #0]
 8008d80:	600b      	str	r3, [r1, #0]
 8008d82:	7812      	ldrb	r2, [r2, #0]
 8008d84:	1e10      	subs	r0, r2, #0
 8008d86:	bf18      	it	ne
 8008d88:	2001      	movne	r0, #1
 8008d8a:	b002      	add	sp, #8
 8008d8c:	4770      	bx	lr
 8008d8e:	4610      	mov	r0, r2
 8008d90:	e7fb      	b.n	8008d8a <__ascii_mbtowc+0x16>
 8008d92:	f06f 0001 	mvn.w	r0, #1
 8008d96:	e7f8      	b.n	8008d8a <__ascii_mbtowc+0x16>

08008d98 <__ascii_wctomb>:
 8008d98:	b149      	cbz	r1, 8008dae <__ascii_wctomb+0x16>
 8008d9a:	2aff      	cmp	r2, #255	; 0xff
 8008d9c:	bf85      	ittet	hi
 8008d9e:	238a      	movhi	r3, #138	; 0x8a
 8008da0:	6003      	strhi	r3, [r0, #0]
 8008da2:	700a      	strbls	r2, [r1, #0]
 8008da4:	f04f 30ff 	movhi.w	r0, #4294967295
 8008da8:	bf98      	it	ls
 8008daa:	2001      	movls	r0, #1
 8008dac:	4770      	bx	lr
 8008dae:	4608      	mov	r0, r1
 8008db0:	4770      	bx	lr
	...

08008db4 <fiprintf>:
 8008db4:	b40e      	push	{r1, r2, r3}
 8008db6:	b503      	push	{r0, r1, lr}
 8008db8:	4601      	mov	r1, r0
 8008dba:	ab03      	add	r3, sp, #12
 8008dbc:	4805      	ldr	r0, [pc, #20]	; (8008dd4 <fiprintf+0x20>)
 8008dbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8008dc2:	6800      	ldr	r0, [r0, #0]
 8008dc4:	9301      	str	r3, [sp, #4]
 8008dc6:	f7ff fd37 	bl	8008838 <_vfiprintf_r>
 8008dca:	b002      	add	sp, #8
 8008dcc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008dd0:	b003      	add	sp, #12
 8008dd2:	4770      	bx	lr
 8008dd4:	200005ac 	.word	0x200005ac

08008dd8 <abort>:
 8008dd8:	b508      	push	{r3, lr}
 8008dda:	2006      	movs	r0, #6
 8008ddc:	f000 f82c 	bl	8008e38 <raise>
 8008de0:	2001      	movs	r0, #1
 8008de2:	f000 fab7 	bl	8009354 <_exit>

08008de6 <_raise_r>:
 8008de6:	291f      	cmp	r1, #31
 8008de8:	b538      	push	{r3, r4, r5, lr}
 8008dea:	4604      	mov	r4, r0
 8008dec:	460d      	mov	r5, r1
 8008dee:	d904      	bls.n	8008dfa <_raise_r+0x14>
 8008df0:	2316      	movs	r3, #22
 8008df2:	6003      	str	r3, [r0, #0]
 8008df4:	f04f 30ff 	mov.w	r0, #4294967295
 8008df8:	bd38      	pop	{r3, r4, r5, pc}
 8008dfa:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008dfc:	b112      	cbz	r2, 8008e04 <_raise_r+0x1e>
 8008dfe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008e02:	b94b      	cbnz	r3, 8008e18 <_raise_r+0x32>
 8008e04:	4620      	mov	r0, r4
 8008e06:	f000 f831 	bl	8008e6c <_getpid_r>
 8008e0a:	462a      	mov	r2, r5
 8008e0c:	4601      	mov	r1, r0
 8008e0e:	4620      	mov	r0, r4
 8008e10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e14:	f000 b818 	b.w	8008e48 <_kill_r>
 8008e18:	2b01      	cmp	r3, #1
 8008e1a:	d00a      	beq.n	8008e32 <_raise_r+0x4c>
 8008e1c:	1c59      	adds	r1, r3, #1
 8008e1e:	d103      	bne.n	8008e28 <_raise_r+0x42>
 8008e20:	2316      	movs	r3, #22
 8008e22:	6003      	str	r3, [r0, #0]
 8008e24:	2001      	movs	r0, #1
 8008e26:	e7e7      	b.n	8008df8 <_raise_r+0x12>
 8008e28:	2400      	movs	r4, #0
 8008e2a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008e2e:	4628      	mov	r0, r5
 8008e30:	4798      	blx	r3
 8008e32:	2000      	movs	r0, #0
 8008e34:	e7e0      	b.n	8008df8 <_raise_r+0x12>
	...

08008e38 <raise>:
 8008e38:	4b02      	ldr	r3, [pc, #8]	; (8008e44 <raise+0xc>)
 8008e3a:	4601      	mov	r1, r0
 8008e3c:	6818      	ldr	r0, [r3, #0]
 8008e3e:	f7ff bfd2 	b.w	8008de6 <_raise_r>
 8008e42:	bf00      	nop
 8008e44:	200005ac 	.word	0x200005ac

08008e48 <_kill_r>:
 8008e48:	b538      	push	{r3, r4, r5, lr}
 8008e4a:	4d07      	ldr	r5, [pc, #28]	; (8008e68 <_kill_r+0x20>)
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	4604      	mov	r4, r0
 8008e50:	4608      	mov	r0, r1
 8008e52:	4611      	mov	r1, r2
 8008e54:	602b      	str	r3, [r5, #0]
 8008e56:	f000 fa65 	bl	8009324 <_kill>
 8008e5a:	1c43      	adds	r3, r0, #1
 8008e5c:	d102      	bne.n	8008e64 <_kill_r+0x1c>
 8008e5e:	682b      	ldr	r3, [r5, #0]
 8008e60:	b103      	cbz	r3, 8008e64 <_kill_r+0x1c>
 8008e62:	6023      	str	r3, [r4, #0]
 8008e64:	bd38      	pop	{r3, r4, r5, pc}
 8008e66:	bf00      	nop
 8008e68:	20000d34 	.word	0x20000d34

08008e6c <_getpid_r>:
 8008e6c:	f000 ba4a 	b.w	8009304 <_getpid>

08008e70 <sqrt>:
 8008e70:	b538      	push	{r3, r4, r5, lr}
 8008e72:	ed2d 8b02 	vpush	{d8}
 8008e76:	ec55 4b10 	vmov	r4, r5, d0
 8008e7a:	f000 f88b 	bl	8008f94 <__ieee754_sqrt>
 8008e7e:	4622      	mov	r2, r4
 8008e80:	462b      	mov	r3, r5
 8008e82:	4620      	mov	r0, r4
 8008e84:	4629      	mov	r1, r5
 8008e86:	eeb0 8a40 	vmov.f32	s16, s0
 8008e8a:	eef0 8a60 	vmov.f32	s17, s1
 8008e8e:	f7f7 fe4d 	bl	8000b2c <__aeabi_dcmpun>
 8008e92:	b990      	cbnz	r0, 8008eba <sqrt+0x4a>
 8008e94:	2200      	movs	r2, #0
 8008e96:	2300      	movs	r3, #0
 8008e98:	4620      	mov	r0, r4
 8008e9a:	4629      	mov	r1, r5
 8008e9c:	f7f7 fe1e 	bl	8000adc <__aeabi_dcmplt>
 8008ea0:	b158      	cbz	r0, 8008eba <sqrt+0x4a>
 8008ea2:	f7fe fa21 	bl	80072e8 <__errno>
 8008ea6:	2321      	movs	r3, #33	; 0x21
 8008ea8:	6003      	str	r3, [r0, #0]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	2300      	movs	r3, #0
 8008eae:	4610      	mov	r0, r2
 8008eb0:	4619      	mov	r1, r3
 8008eb2:	f7f7 fccb 	bl	800084c <__aeabi_ddiv>
 8008eb6:	ec41 0b18 	vmov	d8, r0, r1
 8008eba:	eeb0 0a48 	vmov.f32	s0, s16
 8008ebe:	eef0 0a68 	vmov.f32	s1, s17
 8008ec2:	ecbd 8b02 	vpop	{d8}
 8008ec6:	bd38      	pop	{r3, r4, r5, pc}

08008ec8 <expf>:
 8008ec8:	b508      	push	{r3, lr}
 8008eca:	ed2d 8b02 	vpush	{d8}
 8008ece:	eef0 8a40 	vmov.f32	s17, s0
 8008ed2:	f000 f939 	bl	8009148 <__ieee754_expf>
 8008ed6:	eeb0 8a40 	vmov.f32	s16, s0
 8008eda:	eeb0 0a68 	vmov.f32	s0, s17
 8008ede:	f000 f829 	bl	8008f34 <finitef>
 8008ee2:	b160      	cbz	r0, 8008efe <expf+0x36>
 8008ee4:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8008f24 <expf+0x5c>
 8008ee8:	eef4 8ae7 	vcmpe.f32	s17, s15
 8008eec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ef0:	dd0a      	ble.n	8008f08 <expf+0x40>
 8008ef2:	f7fe f9f9 	bl	80072e8 <__errno>
 8008ef6:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 8008f28 <expf+0x60>
 8008efa:	2322      	movs	r3, #34	; 0x22
 8008efc:	6003      	str	r3, [r0, #0]
 8008efe:	eeb0 0a48 	vmov.f32	s0, s16
 8008f02:	ecbd 8b02 	vpop	{d8}
 8008f06:	bd08      	pop	{r3, pc}
 8008f08:	eddf 7a08 	vldr	s15, [pc, #32]	; 8008f2c <expf+0x64>
 8008f0c:	eef4 8ae7 	vcmpe.f32	s17, s15
 8008f10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f14:	d5f3      	bpl.n	8008efe <expf+0x36>
 8008f16:	f7fe f9e7 	bl	80072e8 <__errno>
 8008f1a:	2322      	movs	r3, #34	; 0x22
 8008f1c:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8008f30 <expf+0x68>
 8008f20:	6003      	str	r3, [r0, #0]
 8008f22:	e7ec      	b.n	8008efe <expf+0x36>
 8008f24:	42b17217 	.word	0x42b17217
 8008f28:	7f800000 	.word	0x7f800000
 8008f2c:	c2cff1b5 	.word	0xc2cff1b5
 8008f30:	00000000 	.word	0x00000000

08008f34 <finitef>:
 8008f34:	b082      	sub	sp, #8
 8008f36:	ed8d 0a01 	vstr	s0, [sp, #4]
 8008f3a:	9801      	ldr	r0, [sp, #4]
 8008f3c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8008f40:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8008f44:	bfac      	ite	ge
 8008f46:	2000      	movge	r0, #0
 8008f48:	2001      	movlt	r0, #1
 8008f4a:	b002      	add	sp, #8
 8008f4c:	4770      	bx	lr

08008f4e <with_errnof>:
 8008f4e:	b513      	push	{r0, r1, r4, lr}
 8008f50:	4604      	mov	r4, r0
 8008f52:	ed8d 0a01 	vstr	s0, [sp, #4]
 8008f56:	f7fe f9c7 	bl	80072e8 <__errno>
 8008f5a:	ed9d 0a01 	vldr	s0, [sp, #4]
 8008f5e:	6004      	str	r4, [r0, #0]
 8008f60:	b002      	add	sp, #8
 8008f62:	bd10      	pop	{r4, pc}

08008f64 <xflowf>:
 8008f64:	b130      	cbz	r0, 8008f74 <xflowf+0x10>
 8008f66:	eef1 7a40 	vneg.f32	s15, s0
 8008f6a:	ee27 0a80 	vmul.f32	s0, s15, s0
 8008f6e:	2022      	movs	r0, #34	; 0x22
 8008f70:	f7ff bfed 	b.w	8008f4e <with_errnof>
 8008f74:	eef0 7a40 	vmov.f32	s15, s0
 8008f78:	e7f7      	b.n	8008f6a <xflowf+0x6>
	...

08008f7c <__math_uflowf>:
 8008f7c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008f84 <__math_uflowf+0x8>
 8008f80:	f7ff bff0 	b.w	8008f64 <xflowf>
 8008f84:	10000000 	.word	0x10000000

08008f88 <__math_oflowf>:
 8008f88:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008f90 <__math_oflowf+0x8>
 8008f8c:	f7ff bfea 	b.w	8008f64 <xflowf>
 8008f90:	70000000 	.word	0x70000000

08008f94 <__ieee754_sqrt>:
 8008f94:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f98:	ec55 4b10 	vmov	r4, r5, d0
 8008f9c:	4e67      	ldr	r6, [pc, #412]	; (800913c <__ieee754_sqrt+0x1a8>)
 8008f9e:	43ae      	bics	r6, r5
 8008fa0:	ee10 0a10 	vmov	r0, s0
 8008fa4:	ee10 2a10 	vmov	r2, s0
 8008fa8:	4629      	mov	r1, r5
 8008faa:	462b      	mov	r3, r5
 8008fac:	d10d      	bne.n	8008fca <__ieee754_sqrt+0x36>
 8008fae:	f7f7 fb23 	bl	80005f8 <__aeabi_dmul>
 8008fb2:	4602      	mov	r2, r0
 8008fb4:	460b      	mov	r3, r1
 8008fb6:	4620      	mov	r0, r4
 8008fb8:	4629      	mov	r1, r5
 8008fba:	f7f7 f967 	bl	800028c <__adddf3>
 8008fbe:	4604      	mov	r4, r0
 8008fc0:	460d      	mov	r5, r1
 8008fc2:	ec45 4b10 	vmov	d0, r4, r5
 8008fc6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fca:	2d00      	cmp	r5, #0
 8008fcc:	dc0b      	bgt.n	8008fe6 <__ieee754_sqrt+0x52>
 8008fce:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008fd2:	4326      	orrs	r6, r4
 8008fd4:	d0f5      	beq.n	8008fc2 <__ieee754_sqrt+0x2e>
 8008fd6:	b135      	cbz	r5, 8008fe6 <__ieee754_sqrt+0x52>
 8008fd8:	f7f7 f956 	bl	8000288 <__aeabi_dsub>
 8008fdc:	4602      	mov	r2, r0
 8008fde:	460b      	mov	r3, r1
 8008fe0:	f7f7 fc34 	bl	800084c <__aeabi_ddiv>
 8008fe4:	e7eb      	b.n	8008fbe <__ieee754_sqrt+0x2a>
 8008fe6:	1509      	asrs	r1, r1, #20
 8008fe8:	f000 808d 	beq.w	8009106 <__ieee754_sqrt+0x172>
 8008fec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008ff0:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8008ff4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008ff8:	07c9      	lsls	r1, r1, #31
 8008ffa:	bf5c      	itt	pl
 8008ffc:	005b      	lslpl	r3, r3, #1
 8008ffe:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8009002:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009006:	bf58      	it	pl
 8009008:	0052      	lslpl	r2, r2, #1
 800900a:	2500      	movs	r5, #0
 800900c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8009010:	1076      	asrs	r6, r6, #1
 8009012:	0052      	lsls	r2, r2, #1
 8009014:	f04f 0e16 	mov.w	lr, #22
 8009018:	46ac      	mov	ip, r5
 800901a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800901e:	eb0c 0001 	add.w	r0, ip, r1
 8009022:	4298      	cmp	r0, r3
 8009024:	bfde      	ittt	le
 8009026:	1a1b      	suble	r3, r3, r0
 8009028:	eb00 0c01 	addle.w	ip, r0, r1
 800902c:	186d      	addle	r5, r5, r1
 800902e:	005b      	lsls	r3, r3, #1
 8009030:	f1be 0e01 	subs.w	lr, lr, #1
 8009034:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8009038:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800903c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8009040:	d1ed      	bne.n	800901e <__ieee754_sqrt+0x8a>
 8009042:	4674      	mov	r4, lr
 8009044:	2720      	movs	r7, #32
 8009046:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800904a:	4563      	cmp	r3, ip
 800904c:	eb01 000e 	add.w	r0, r1, lr
 8009050:	dc02      	bgt.n	8009058 <__ieee754_sqrt+0xc4>
 8009052:	d113      	bne.n	800907c <__ieee754_sqrt+0xe8>
 8009054:	4290      	cmp	r0, r2
 8009056:	d811      	bhi.n	800907c <__ieee754_sqrt+0xe8>
 8009058:	2800      	cmp	r0, #0
 800905a:	eb00 0e01 	add.w	lr, r0, r1
 800905e:	da57      	bge.n	8009110 <__ieee754_sqrt+0x17c>
 8009060:	f1be 0f00 	cmp.w	lr, #0
 8009064:	db54      	blt.n	8009110 <__ieee754_sqrt+0x17c>
 8009066:	f10c 0801 	add.w	r8, ip, #1
 800906a:	eba3 030c 	sub.w	r3, r3, ip
 800906e:	4290      	cmp	r0, r2
 8009070:	bf88      	it	hi
 8009072:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8009076:	1a12      	subs	r2, r2, r0
 8009078:	440c      	add	r4, r1
 800907a:	46c4      	mov	ip, r8
 800907c:	005b      	lsls	r3, r3, #1
 800907e:	3f01      	subs	r7, #1
 8009080:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8009084:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8009088:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800908c:	d1dd      	bne.n	800904a <__ieee754_sqrt+0xb6>
 800908e:	4313      	orrs	r3, r2
 8009090:	d01b      	beq.n	80090ca <__ieee754_sqrt+0x136>
 8009092:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8009140 <__ieee754_sqrt+0x1ac>
 8009096:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8009144 <__ieee754_sqrt+0x1b0>
 800909a:	e9da 0100 	ldrd	r0, r1, [sl]
 800909e:	e9db 2300 	ldrd	r2, r3, [fp]
 80090a2:	f7f7 f8f1 	bl	8000288 <__aeabi_dsub>
 80090a6:	e9da 8900 	ldrd	r8, r9, [sl]
 80090aa:	4602      	mov	r2, r0
 80090ac:	460b      	mov	r3, r1
 80090ae:	4640      	mov	r0, r8
 80090b0:	4649      	mov	r1, r9
 80090b2:	f7f7 fd1d 	bl	8000af0 <__aeabi_dcmple>
 80090b6:	b140      	cbz	r0, 80090ca <__ieee754_sqrt+0x136>
 80090b8:	f1b4 3fff 	cmp.w	r4, #4294967295
 80090bc:	e9da 0100 	ldrd	r0, r1, [sl]
 80090c0:	e9db 2300 	ldrd	r2, r3, [fp]
 80090c4:	d126      	bne.n	8009114 <__ieee754_sqrt+0x180>
 80090c6:	3501      	adds	r5, #1
 80090c8:	463c      	mov	r4, r7
 80090ca:	106a      	asrs	r2, r5, #1
 80090cc:	0863      	lsrs	r3, r4, #1
 80090ce:	07e9      	lsls	r1, r5, #31
 80090d0:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80090d4:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80090d8:	bf48      	it	mi
 80090da:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80090de:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 80090e2:	461c      	mov	r4, r3
 80090e4:	e76d      	b.n	8008fc2 <__ieee754_sqrt+0x2e>
 80090e6:	0ad3      	lsrs	r3, r2, #11
 80090e8:	3815      	subs	r0, #21
 80090ea:	0552      	lsls	r2, r2, #21
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d0fa      	beq.n	80090e6 <__ieee754_sqrt+0x152>
 80090f0:	02dc      	lsls	r4, r3, #11
 80090f2:	d50a      	bpl.n	800910a <__ieee754_sqrt+0x176>
 80090f4:	f1c1 0420 	rsb	r4, r1, #32
 80090f8:	fa22 f404 	lsr.w	r4, r2, r4
 80090fc:	1e4d      	subs	r5, r1, #1
 80090fe:	408a      	lsls	r2, r1
 8009100:	4323      	orrs	r3, r4
 8009102:	1b41      	subs	r1, r0, r5
 8009104:	e772      	b.n	8008fec <__ieee754_sqrt+0x58>
 8009106:	4608      	mov	r0, r1
 8009108:	e7f0      	b.n	80090ec <__ieee754_sqrt+0x158>
 800910a:	005b      	lsls	r3, r3, #1
 800910c:	3101      	adds	r1, #1
 800910e:	e7ef      	b.n	80090f0 <__ieee754_sqrt+0x15c>
 8009110:	46e0      	mov	r8, ip
 8009112:	e7aa      	b.n	800906a <__ieee754_sqrt+0xd6>
 8009114:	f7f7 f8ba 	bl	800028c <__adddf3>
 8009118:	e9da 8900 	ldrd	r8, r9, [sl]
 800911c:	4602      	mov	r2, r0
 800911e:	460b      	mov	r3, r1
 8009120:	4640      	mov	r0, r8
 8009122:	4649      	mov	r1, r9
 8009124:	f7f7 fcda 	bl	8000adc <__aeabi_dcmplt>
 8009128:	b120      	cbz	r0, 8009134 <__ieee754_sqrt+0x1a0>
 800912a:	1ca0      	adds	r0, r4, #2
 800912c:	bf08      	it	eq
 800912e:	3501      	addeq	r5, #1
 8009130:	3402      	adds	r4, #2
 8009132:	e7ca      	b.n	80090ca <__ieee754_sqrt+0x136>
 8009134:	3401      	adds	r4, #1
 8009136:	f024 0401 	bic.w	r4, r4, #1
 800913a:	e7c6      	b.n	80090ca <__ieee754_sqrt+0x136>
 800913c:	7ff00000 	.word	0x7ff00000
 8009140:	20000720 	.word	0x20000720
 8009144:	20000728 	.word	0x20000728

08009148 <__ieee754_expf>:
 8009148:	ee10 2a10 	vmov	r2, s0
 800914c:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8009150:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009154:	d902      	bls.n	800915c <__ieee754_expf+0x14>
 8009156:	ee30 0a00 	vadd.f32	s0, s0, s0
 800915a:	4770      	bx	lr
 800915c:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 8009160:	d106      	bne.n	8009170 <__ieee754_expf+0x28>
 8009162:	eddf 7a4e 	vldr	s15, [pc, #312]	; 800929c <__ieee754_expf+0x154>
 8009166:	2900      	cmp	r1, #0
 8009168:	bf18      	it	ne
 800916a:	eeb0 0a67 	vmovne.f32	s0, s15
 800916e:	4770      	bx	lr
 8009170:	484b      	ldr	r0, [pc, #300]	; (80092a0 <__ieee754_expf+0x158>)
 8009172:	4282      	cmp	r2, r0
 8009174:	dd02      	ble.n	800917c <__ieee754_expf+0x34>
 8009176:	2000      	movs	r0, #0
 8009178:	f7ff bf06 	b.w	8008f88 <__math_oflowf>
 800917c:	2a00      	cmp	r2, #0
 800917e:	da05      	bge.n	800918c <__ieee754_expf+0x44>
 8009180:	4a48      	ldr	r2, [pc, #288]	; (80092a4 <__ieee754_expf+0x15c>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d902      	bls.n	800918c <__ieee754_expf+0x44>
 8009186:	2000      	movs	r0, #0
 8009188:	f7ff bef8 	b.w	8008f7c <__math_uflowf>
 800918c:	4a46      	ldr	r2, [pc, #280]	; (80092a8 <__ieee754_expf+0x160>)
 800918e:	4293      	cmp	r3, r2
 8009190:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8009194:	d952      	bls.n	800923c <__ieee754_expf+0xf4>
 8009196:	4a45      	ldr	r2, [pc, #276]	; (80092ac <__ieee754_expf+0x164>)
 8009198:	4293      	cmp	r3, r2
 800919a:	ea4f 0281 	mov.w	r2, r1, lsl #2
 800919e:	d834      	bhi.n	800920a <__ieee754_expf+0xc2>
 80091a0:	4b43      	ldr	r3, [pc, #268]	; (80092b0 <__ieee754_expf+0x168>)
 80091a2:	4413      	add	r3, r2
 80091a4:	ed93 7a00 	vldr	s14, [r3]
 80091a8:	4b42      	ldr	r3, [pc, #264]	; (80092b4 <__ieee754_expf+0x16c>)
 80091aa:	4413      	add	r3, r2
 80091ac:	ee30 7a47 	vsub.f32	s14, s0, s14
 80091b0:	f1c1 0201 	rsb	r2, r1, #1
 80091b4:	edd3 7a00 	vldr	s15, [r3]
 80091b8:	1a52      	subs	r2, r2, r1
 80091ba:	ee37 0a67 	vsub.f32	s0, s14, s15
 80091be:	ee20 6a00 	vmul.f32	s12, s0, s0
 80091c2:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 80092b8 <__ieee754_expf+0x170>
 80091c6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80092bc <__ieee754_expf+0x174>
 80091ca:	eee6 6a05 	vfma.f32	s13, s12, s10
 80091ce:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 80092c0 <__ieee754_expf+0x178>
 80091d2:	eea6 5a86 	vfma.f32	s10, s13, s12
 80091d6:	eddf 6a3b 	vldr	s13, [pc, #236]	; 80092c4 <__ieee754_expf+0x17c>
 80091da:	eee5 6a06 	vfma.f32	s13, s10, s12
 80091de:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 80092c8 <__ieee754_expf+0x180>
 80091e2:	eea6 5a86 	vfma.f32	s10, s13, s12
 80091e6:	eef0 6a40 	vmov.f32	s13, s0
 80091ea:	eee5 6a46 	vfms.f32	s13, s10, s12
 80091ee:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80091f2:	ee20 5a26 	vmul.f32	s10, s0, s13
 80091f6:	bb92      	cbnz	r2, 800925e <__ieee754_expf+0x116>
 80091f8:	ee76 6ac6 	vsub.f32	s13, s13, s12
 80091fc:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8009200:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009204:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8009208:	4770      	bx	lr
 800920a:	4b30      	ldr	r3, [pc, #192]	; (80092cc <__ieee754_expf+0x184>)
 800920c:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80092d0 <__ieee754_expf+0x188>
 8009210:	eddf 6a30 	vldr	s13, [pc, #192]	; 80092d4 <__ieee754_expf+0x18c>
 8009214:	4413      	add	r3, r2
 8009216:	edd3 7a00 	vldr	s15, [r3]
 800921a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800921e:	eeb0 7a40 	vmov.f32	s14, s0
 8009222:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009226:	ee17 2a90 	vmov	r2, s15
 800922a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800922e:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8009232:	eddf 6a29 	vldr	s13, [pc, #164]	; 80092d8 <__ieee754_expf+0x190>
 8009236:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800923a:	e7be      	b.n	80091ba <__ieee754_expf+0x72>
 800923c:	f1b3 5f50 	cmp.w	r3, #872415232	; 0x34000000
 8009240:	d20b      	bcs.n	800925a <__ieee754_expf+0x112>
 8009242:	eddf 6a26 	vldr	s13, [pc, #152]	; 80092dc <__ieee754_expf+0x194>
 8009246:	ee70 6a26 	vadd.f32	s13, s0, s13
 800924a:	eef4 6ae5 	vcmpe.f32	s13, s11
 800924e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009252:	dd02      	ble.n	800925a <__ieee754_expf+0x112>
 8009254:	ee30 0a25 	vadd.f32	s0, s0, s11
 8009258:	4770      	bx	lr
 800925a:	2200      	movs	r2, #0
 800925c:	e7af      	b.n	80091be <__ieee754_expf+0x76>
 800925e:	ee36 6a66 	vsub.f32	s12, s12, s13
 8009262:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 8009266:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800926a:	bfb8      	it	lt
 800926c:	3264      	addlt	r2, #100	; 0x64
 800926e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009272:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009276:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800927a:	ee17 3a90 	vmov	r3, s15
 800927e:	bfab      	itete	ge
 8009280:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8009284:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8009288:	ee00 3a10 	vmovge	s0, r3
 800928c:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 80092e0 <__ieee754_expf+0x198>
 8009290:	bfbc      	itt	lt
 8009292:	ee00 3a10 	vmovlt	s0, r3
 8009296:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800929a:	4770      	bx	lr
 800929c:	00000000 	.word	0x00000000
 80092a0:	42b17217 	.word	0x42b17217
 80092a4:	42cff1b5 	.word	0x42cff1b5
 80092a8:	3eb17218 	.word	0x3eb17218
 80092ac:	3f851591 	.word	0x3f851591
 80092b0:	0800b02c 	.word	0x0800b02c
 80092b4:	0800b034 	.word	0x0800b034
 80092b8:	3331bb4c 	.word	0x3331bb4c
 80092bc:	b5ddea0e 	.word	0xb5ddea0e
 80092c0:	388ab355 	.word	0x388ab355
 80092c4:	bb360b61 	.word	0xbb360b61
 80092c8:	3e2aaaab 	.word	0x3e2aaaab
 80092cc:	0800b024 	.word	0x0800b024
 80092d0:	3fb8aa3b 	.word	0x3fb8aa3b
 80092d4:	3f317180 	.word	0x3f317180
 80092d8:	3717f7d1 	.word	0x3717f7d1
 80092dc:	7149f2ca 	.word	0x7149f2ca
 80092e0:	0d800000 	.word	0x0d800000

080092e4 <_close>:
 80092e4:	4b02      	ldr	r3, [pc, #8]	; (80092f0 <_close+0xc>)
 80092e6:	2258      	movs	r2, #88	; 0x58
 80092e8:	601a      	str	r2, [r3, #0]
 80092ea:	f04f 30ff 	mov.w	r0, #4294967295
 80092ee:	4770      	bx	lr
 80092f0:	20000d34 	.word	0x20000d34

080092f4 <_fstat>:
 80092f4:	4b02      	ldr	r3, [pc, #8]	; (8009300 <_fstat+0xc>)
 80092f6:	2258      	movs	r2, #88	; 0x58
 80092f8:	601a      	str	r2, [r3, #0]
 80092fa:	f04f 30ff 	mov.w	r0, #4294967295
 80092fe:	4770      	bx	lr
 8009300:	20000d34 	.word	0x20000d34

08009304 <_getpid>:
 8009304:	4b02      	ldr	r3, [pc, #8]	; (8009310 <_getpid+0xc>)
 8009306:	2258      	movs	r2, #88	; 0x58
 8009308:	601a      	str	r2, [r3, #0]
 800930a:	f04f 30ff 	mov.w	r0, #4294967295
 800930e:	4770      	bx	lr
 8009310:	20000d34 	.word	0x20000d34

08009314 <_isatty>:
 8009314:	4b02      	ldr	r3, [pc, #8]	; (8009320 <_isatty+0xc>)
 8009316:	2258      	movs	r2, #88	; 0x58
 8009318:	601a      	str	r2, [r3, #0]
 800931a:	2000      	movs	r0, #0
 800931c:	4770      	bx	lr
 800931e:	bf00      	nop
 8009320:	20000d34 	.word	0x20000d34

08009324 <_kill>:
 8009324:	4b02      	ldr	r3, [pc, #8]	; (8009330 <_kill+0xc>)
 8009326:	2258      	movs	r2, #88	; 0x58
 8009328:	601a      	str	r2, [r3, #0]
 800932a:	f04f 30ff 	mov.w	r0, #4294967295
 800932e:	4770      	bx	lr
 8009330:	20000d34 	.word	0x20000d34

08009334 <_lseek>:
 8009334:	4b02      	ldr	r3, [pc, #8]	; (8009340 <_lseek+0xc>)
 8009336:	2258      	movs	r2, #88	; 0x58
 8009338:	601a      	str	r2, [r3, #0]
 800933a:	f04f 30ff 	mov.w	r0, #4294967295
 800933e:	4770      	bx	lr
 8009340:	20000d34 	.word	0x20000d34

08009344 <_read>:
 8009344:	4b02      	ldr	r3, [pc, #8]	; (8009350 <_read+0xc>)
 8009346:	2258      	movs	r2, #88	; 0x58
 8009348:	601a      	str	r2, [r3, #0]
 800934a:	f04f 30ff 	mov.w	r0, #4294967295
 800934e:	4770      	bx	lr
 8009350:	20000d34 	.word	0x20000d34

08009354 <_exit>:
 8009354:	e7fe      	b.n	8009354 <_exit>
	...

08009358 <_init>:
 8009358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800935a:	bf00      	nop
 800935c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800935e:	bc08      	pop	{r3}
 8009360:	469e      	mov	lr, r3
 8009362:	4770      	bx	lr

08009364 <_fini>:
 8009364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009366:	bf00      	nop
 8009368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800936a:	bc08      	pop	{r3}
 800936c:	469e      	mov	lr, r3
 800936e:	4770      	bx	lr
