<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ControlUnit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FirstMipsVersion.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FirstMipsVersion.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FirstMipsVersion.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FirstMipsVersion.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FirstMipsVersion.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FirstMipsVersion.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FirstMipsVersion.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FirstMipsVersion.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FirstMipsVersion_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FirstMipsVersion_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FirstMipsVersion_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="FirstMipsVersion_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FirstMipsVersion_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FirstMipsVersion_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="LogicUnit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1462188225" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1462188225">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462774154" xil_pn:in_ck="-7770235381882787362" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1462774154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADDER.vhd"/>
      <outfile xil_pn:name="AndUnit.vhd"/>
      <outfile xil_pn:name="ArithmeticUnit.vhd"/>
      <outfile xil_pn:name="ControlUnit.vhd"/>
      <outfile xil_pn:name="FULL_ADDER.vhd"/>
      <outfile xil_pn:name="FirstMipsVersion.vhd"/>
      <outfile xil_pn:name="FirstMipsVersion_tb.vhd"/>
      <outfile xil_pn:name="LogicUnit.vhd"/>
      <outfile xil_pn:name="LogicUnit_tb.vhd"/>
      <outfile xil_pn:name="Multiplexer.vhd"/>
      <outfile xil_pn:name="Multiplexer2_1.vhd"/>
      <outfile xil_pn:name="Multiplexer2_1_32.vhd"/>
      <outfile xil_pn:name="OrUnit.vhd"/>
      <outfile xil_pn:name="PCPlus4.vhd"/>
      <outfile xil_pn:name="PCPlus4_tb.vhd"/>
      <outfile xil_pn:name="Regfile.vhd"/>
      <outfile xil_pn:name="Register.vhd"/>
      <outfile xil_pn:name="SignExtend.vhd"/>
      <outfile xil_pn:name="ZeroExtend.vhd"/>
      <outfile xil_pn:name="programmemory.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1462774154" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4476940103263184270" xil_pn:start_ts="1462774154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462774154" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4470130023147806398" xil_pn:start_ts="1462774154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462188225" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2020453634315048435" xil_pn:start_ts="1462188225">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462774154" xil_pn:in_ck="-7770235381882787362" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1462774154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADDER.vhd"/>
      <outfile xil_pn:name="AndUnit.vhd"/>
      <outfile xil_pn:name="ArithmeticUnit.vhd"/>
      <outfile xil_pn:name="ControlUnit.vhd"/>
      <outfile xil_pn:name="FULL_ADDER.vhd"/>
      <outfile xil_pn:name="FirstMipsVersion.vhd"/>
      <outfile xil_pn:name="FirstMipsVersion_tb.vhd"/>
      <outfile xil_pn:name="LogicUnit.vhd"/>
      <outfile xil_pn:name="LogicUnit_tb.vhd"/>
      <outfile xil_pn:name="Multiplexer.vhd"/>
      <outfile xil_pn:name="Multiplexer2_1.vhd"/>
      <outfile xil_pn:name="Multiplexer2_1_32.vhd"/>
      <outfile xil_pn:name="OrUnit.vhd"/>
      <outfile xil_pn:name="PCPlus4.vhd"/>
      <outfile xil_pn:name="PCPlus4_tb.vhd"/>
      <outfile xil_pn:name="Regfile.vhd"/>
      <outfile xil_pn:name="Register.vhd"/>
      <outfile xil_pn:name="SignExtend.vhd"/>
      <outfile xil_pn:name="ZeroExtend.vhd"/>
      <outfile xil_pn:name="programmemory.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1462774163" xil_pn:in_ck="-7770235381882787362" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1122071272849192629" xil_pn:start_ts="1462774154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FirstMipsVersion_tb_beh.prj"/>
      <outfile xil_pn:name="FirstMipsVersion_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1463476780" xil_pn:in_ck="-1874621537155555187" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3988749548646566329" xil_pn:start_ts="1463476779">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FirstMipsVersion_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1462270417" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1462270417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462270417" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7276167736938876554" xil_pn:start_ts="1462270417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462270417" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2020453634315048435" xil_pn:start_ts="1462270417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462270417" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1462270417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462270417" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2690362436976779626" xil_pn:start_ts="1462270417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462270417" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7824225313153969958" xil_pn:start_ts="1462270417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462270417" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5631912926463766185" xil_pn:start_ts="1462270417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462270474" xil_pn:in_ck="5652655564650886991" xil_pn:name="TRANEXT_xstsynthesize_virtex4" xil_pn:prop_ck="-5944738952651164855" xil_pn:start_ts="1462270417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="FirstMipsVersion.lso"/>
      <outfile xil_pn:name="FirstMipsVersion.ngc"/>
      <outfile xil_pn:name="FirstMipsVersion.ngr"/>
      <outfile xil_pn:name="FirstMipsVersion.prj"/>
      <outfile xil_pn:name="FirstMipsVersion.stx"/>
      <outfile xil_pn:name="FirstMipsVersion.syr"/>
      <outfile xil_pn:name="FirstMipsVersion.xst"/>
      <outfile xil_pn:name="FirstMipsVersion_vhdl.prj"/>
      <outfile xil_pn:name="FirstMipsVersion_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
