#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17c3bb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17c3d40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x17bb810 .functor NOT 1, L_0x17f43f0, C4<0>, C4<0>, C4<0>;
L_0x17f4180 .functor XOR 1, L_0x17f4040, L_0x17f40e0, C4<0>, C4<0>;
L_0x17f42e0 .functor XOR 1, L_0x17f4180, L_0x17f4240, C4<0>, C4<0>;
v0x17f1790_0 .net *"_ivl_10", 0 0, L_0x17f4240;  1 drivers
v0x17f1890_0 .net *"_ivl_12", 0 0, L_0x17f42e0;  1 drivers
v0x17f1970_0 .net *"_ivl_2", 0 0, L_0x17f3fa0;  1 drivers
v0x17f1a30_0 .net *"_ivl_4", 0 0, L_0x17f4040;  1 drivers
v0x17f1b10_0 .net *"_ivl_6", 0 0, L_0x17f40e0;  1 drivers
v0x17f1c40_0 .net *"_ivl_8", 0 0, L_0x17f4180;  1 drivers
v0x17f1d20_0 .net "a", 0 0, v0x17efca0_0;  1 drivers
v0x17f1dc0_0 .net "b", 0 0, v0x17efd40_0;  1 drivers
v0x17f1e60_0 .net "c", 0 0, v0x17efde0_0;  1 drivers
v0x17f1f00_0 .var "clk", 0 0;
v0x17f1fa0_0 .net "d", 0 0, v0x17eff50_0;  1 drivers
v0x17f2040_0 .net "out_dut", 0 0, L_0x17f3e40;  1 drivers
v0x17f20e0_0 .net "out_ref", 0 0, L_0x17f30b0;  1 drivers
v0x17f2180_0 .var/2u "stats1", 159 0;
v0x17f2220_0 .var/2u "strobe", 0 0;
v0x17f22c0_0 .net "tb_match", 0 0, L_0x17f43f0;  1 drivers
v0x17f2380_0 .net "tb_mismatch", 0 0, L_0x17bb810;  1 drivers
v0x17f2550_0 .net "wavedrom_enable", 0 0, v0x17f0040_0;  1 drivers
v0x17f25f0_0 .net "wavedrom_title", 511 0, v0x17f00e0_0;  1 drivers
L_0x17f3fa0 .concat [ 1 0 0 0], L_0x17f30b0;
L_0x17f4040 .concat [ 1 0 0 0], L_0x17f30b0;
L_0x17f40e0 .concat [ 1 0 0 0], L_0x17f3e40;
L_0x17f4240 .concat [ 1 0 0 0], L_0x17f30b0;
L_0x17f43f0 .cmp/eeq 1, L_0x17f3fa0, L_0x17f42e0;
S_0x17c3ed0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x17c3d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x17c4650 .functor NOT 1, v0x17efde0_0, C4<0>, C4<0>, C4<0>;
L_0x17bc0d0 .functor NOT 1, v0x17efd40_0, C4<0>, C4<0>, C4<0>;
L_0x17f2800 .functor AND 1, L_0x17c4650, L_0x17bc0d0, C4<1>, C4<1>;
L_0x17f28a0 .functor NOT 1, v0x17eff50_0, C4<0>, C4<0>, C4<0>;
L_0x17f29d0 .functor NOT 1, v0x17efca0_0, C4<0>, C4<0>, C4<0>;
L_0x17f2ad0 .functor AND 1, L_0x17f28a0, L_0x17f29d0, C4<1>, C4<1>;
L_0x17f2bb0 .functor OR 1, L_0x17f2800, L_0x17f2ad0, C4<0>, C4<0>;
L_0x17f2c70 .functor AND 1, v0x17efca0_0, v0x17efde0_0, C4<1>, C4<1>;
L_0x17f2d30 .functor AND 1, L_0x17f2c70, v0x17eff50_0, C4<1>, C4<1>;
L_0x17f2df0 .functor OR 1, L_0x17f2bb0, L_0x17f2d30, C4<0>, C4<0>;
L_0x17f2f60 .functor AND 1, v0x17efd40_0, v0x17efde0_0, C4<1>, C4<1>;
L_0x17f2fd0 .functor AND 1, L_0x17f2f60, v0x17eff50_0, C4<1>, C4<1>;
L_0x17f30b0 .functor OR 1, L_0x17f2df0, L_0x17f2fd0, C4<0>, C4<0>;
v0x17bba80_0 .net *"_ivl_0", 0 0, L_0x17c4650;  1 drivers
v0x17bbb20_0 .net *"_ivl_10", 0 0, L_0x17f2ad0;  1 drivers
v0x17ee490_0 .net *"_ivl_12", 0 0, L_0x17f2bb0;  1 drivers
v0x17ee550_0 .net *"_ivl_14", 0 0, L_0x17f2c70;  1 drivers
v0x17ee630_0 .net *"_ivl_16", 0 0, L_0x17f2d30;  1 drivers
v0x17ee760_0 .net *"_ivl_18", 0 0, L_0x17f2df0;  1 drivers
v0x17ee840_0 .net *"_ivl_2", 0 0, L_0x17bc0d0;  1 drivers
v0x17ee920_0 .net *"_ivl_20", 0 0, L_0x17f2f60;  1 drivers
v0x17eea00_0 .net *"_ivl_22", 0 0, L_0x17f2fd0;  1 drivers
v0x17eeae0_0 .net *"_ivl_4", 0 0, L_0x17f2800;  1 drivers
v0x17eebc0_0 .net *"_ivl_6", 0 0, L_0x17f28a0;  1 drivers
v0x17eeca0_0 .net *"_ivl_8", 0 0, L_0x17f29d0;  1 drivers
v0x17eed80_0 .net "a", 0 0, v0x17efca0_0;  alias, 1 drivers
v0x17eee40_0 .net "b", 0 0, v0x17efd40_0;  alias, 1 drivers
v0x17eef00_0 .net "c", 0 0, v0x17efde0_0;  alias, 1 drivers
v0x17eefc0_0 .net "d", 0 0, v0x17eff50_0;  alias, 1 drivers
v0x17ef080_0 .net "out", 0 0, L_0x17f30b0;  alias, 1 drivers
S_0x17ef1e0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x17c3d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17efca0_0 .var "a", 0 0;
v0x17efd40_0 .var "b", 0 0;
v0x17efde0_0 .var "c", 0 0;
v0x17efeb0_0 .net "clk", 0 0, v0x17f1f00_0;  1 drivers
v0x17eff50_0 .var "d", 0 0;
v0x17f0040_0 .var "wavedrom_enable", 0 0;
v0x17f00e0_0 .var "wavedrom_title", 511 0;
S_0x17ef480 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x17ef1e0;
 .timescale -12 -12;
v0x17ef6e0_0 .var/2s "count", 31 0;
E_0x17beb00/0 .event negedge, v0x17efeb0_0;
E_0x17beb00/1 .event posedge, v0x17efeb0_0;
E_0x17beb00 .event/or E_0x17beb00/0, E_0x17beb00/1;
E_0x17bed50 .event negedge, v0x17efeb0_0;
E_0x17a99f0 .event posedge, v0x17efeb0_0;
S_0x17ef7e0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x17ef1e0;
 .timescale -12 -12;
v0x17ef9e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17efac0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x17ef1e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17f0240 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x17c3d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x17f3350 .functor AND 1, L_0x17f3210, L_0x17f32b0, C4<1>, C4<1>;
L_0x17f35d0 .functor AND 1, L_0x17f3460, L_0x17f3500, C4<1>, C4<1>;
L_0x17f36e0 .functor OR 1, L_0x17f3350, L_0x17f35d0, C4<0>, C4<0>;
L_0x17f37f0 .functor AND 1, v0x17efca0_0, v0x17efde0_0, C4<1>, C4<1>;
L_0x17f39a0 .functor AND 1, L_0x17f37f0, v0x17eff50_0, C4<1>, C4<1>;
L_0x17f3b70 .functor OR 1, L_0x17f36e0, L_0x17f39a0, C4<0>, C4<0>;
L_0x17f3cc0 .functor AND 1, v0x17efd40_0, v0x17efde0_0, C4<1>, C4<1>;
L_0x17f3d30 .functor AND 1, L_0x17f3cc0, v0x17eff50_0, C4<1>, C4<1>;
L_0x17f3e40 .functor OR 1, L_0x17f3b70, L_0x17f3d30, C4<0>, C4<0>;
v0x17f0530_0 .net *"_ivl_1", 0 0, L_0x17f3210;  1 drivers
v0x17f05f0_0 .net *"_ivl_10", 0 0, L_0x17f35d0;  1 drivers
v0x17f06d0_0 .net *"_ivl_12", 0 0, L_0x17f36e0;  1 drivers
v0x17f07c0_0 .net *"_ivl_14", 0 0, L_0x17f37f0;  1 drivers
v0x17f08a0_0 .net *"_ivl_16", 0 0, L_0x17f39a0;  1 drivers
v0x17f09d0_0 .net *"_ivl_18", 0 0, L_0x17f3b70;  1 drivers
v0x17f0ab0_0 .net *"_ivl_20", 0 0, L_0x17f3cc0;  1 drivers
v0x17f0b90_0 .net *"_ivl_22", 0 0, L_0x17f3d30;  1 drivers
v0x17f0c70_0 .net *"_ivl_3", 0 0, L_0x17f32b0;  1 drivers
v0x17f0d30_0 .net *"_ivl_4", 0 0, L_0x17f3350;  1 drivers
v0x17f0e10_0 .net *"_ivl_7", 0 0, L_0x17f3460;  1 drivers
v0x17f0ed0_0 .net *"_ivl_9", 0 0, L_0x17f3500;  1 drivers
v0x17f0f90_0 .net "a", 0 0, v0x17efca0_0;  alias, 1 drivers
v0x17f1030_0 .net "b", 0 0, v0x17efd40_0;  alias, 1 drivers
v0x17f1120_0 .net "c", 0 0, v0x17efde0_0;  alias, 1 drivers
v0x17f1210_0 .net "d", 0 0, v0x17eff50_0;  alias, 1 drivers
v0x17f1300_0 .net "out", 0 0, L_0x17f3e40;  alias, 1 drivers
L_0x17f3210 .reduce/nor v0x17efde0_0;
L_0x17f32b0 .reduce/nor v0x17efd40_0;
L_0x17f3460 .reduce/nor v0x17eff50_0;
L_0x17f3500 .reduce/nor v0x17efca0_0;
S_0x17f1570 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x17c3d40;
 .timescale -12 -12;
E_0x17be8a0 .event anyedge, v0x17f2220_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17f2220_0;
    %nor/r;
    %assign/vec4 v0x17f2220_0, 0;
    %wait E_0x17be8a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17ef1e0;
T_3 ;
    %fork t_1, S_0x17ef480;
    %jmp t_0;
    .scope S_0x17ef480;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17ef6e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17eff50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17efde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17efd40_0, 0;
    %assign/vec4 v0x17efca0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a99f0;
    %load/vec4 v0x17ef6e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x17ef6e0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17eff50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17efde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17efd40_0, 0;
    %assign/vec4 v0x17efca0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x17bed50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17efac0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17beb00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17efca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17efd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17efde0_0, 0;
    %assign/vec4 v0x17eff50_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x17ef1e0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x17c3d40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f1f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f2220_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17c3d40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17f1f00_0;
    %inv;
    %store/vec4 v0x17f1f00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17c3d40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17efeb0_0, v0x17f2380_0, v0x17f1d20_0, v0x17f1dc0_0, v0x17f1e60_0, v0x17f1fa0_0, v0x17f20e0_0, v0x17f2040_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17c3d40;
T_7 ;
    %load/vec4 v0x17f2180_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17f2180_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17f2180_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17f2180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17f2180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17f2180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17f2180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17c3d40;
T_8 ;
    %wait E_0x17beb00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f2180_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f2180_0, 4, 32;
    %load/vec4 v0x17f22c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17f2180_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f2180_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f2180_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f2180_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17f20e0_0;
    %load/vec4 v0x17f20e0_0;
    %load/vec4 v0x17f2040_0;
    %xor;
    %load/vec4 v0x17f20e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17f2180_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f2180_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17f2180_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f2180_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/machine/kmap2/iter0/response14/top_module.sv";
