// Seed: 2660788446
module module_0;
  assign id_1 = id_1 & id_1 + 1 & id_1 == id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  always @(id_4) begin : LABEL_0
    id_3 = id_4;
  end
  id_5 :
  assert property (@(posedge 1) 1'h0)
  else $display;
endmodule
module module_2 (
    input logic id_0,
    input logic id_1
);
  integer id_3 = (id_1);
  always_comb @(id_3 or posedge id_1 == id_0) begin : LABEL_0
    #1 begin : LABEL_0
      id_3 = 1;
      disable id_4;
    end
    id_3 <= id_1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_3 = 1;
  assign id_3 = id_0;
  wire id_5, id_6, id_7, id_8, id_9;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
