

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_loop_25'
================================================================
* Date:           Wed Oct  8 19:21:47 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_25  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      34|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      43|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      35|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      35|     122|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_83_16_1_1_U1  |mux_83_16_1_1  |        0|   0|  0|  43|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  43|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln569_fu_220_p2        |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln569_fu_214_p2       |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  34|          24|          16|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   11|         22|
    |gmem2_blk_n_W            |   9|          2|    1|          2|
    |i_4_fu_74                |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   25|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_4_fu_74                         |  11|   0|   11|          0|
    |tmp_reg_339                       |  16|   0|   16|          0|
    |trunc_ln571_reg_334               |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  35|   0|   35|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|                                       RTL Ports                                      | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk                                                                                |   in|    1|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_25|  return value|
|ap_rst                                                                                |   in|    1|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_25|  return value|
|ap_start                                                                              |   in|    1|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_25|  return value|
|ap_done                                                                               |  out|    1|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_25|  return value|
|ap_idle                                                                               |  out|    1|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_25|  return value|
|ap_ready                                                                              |  out|    1|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_25|  return value|
|m_axi_gmem2_AWVALID                                                                   |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_AWREADY                                                                   |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_AWADDR                                                                    |  out|   64|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_AWID                                                                      |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_AWLEN                                                                     |  out|   32|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_AWSIZE                                                                    |  out|    3|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_AWBURST                                                                   |  out|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_AWLOCK                                                                    |  out|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_AWCACHE                                                                   |  out|    4|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_AWPROT                                                                    |  out|    3|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_AWQOS                                                                     |  out|    4|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_AWREGION                                                                  |  out|    4|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_AWUSER                                                                    |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_WVALID                                                                    |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_WREADY                                                                    |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_WDATA                                                                     |  out|   16|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_WSTRB                                                                     |  out|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_WLAST                                                                     |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_WID                                                                       |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_WUSER                                                                     |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_ARVALID                                                                   |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_ARREADY                                                                   |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_ARADDR                                                                    |  out|   64|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_ARID                                                                      |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_ARLEN                                                                     |  out|   32|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_ARSIZE                                                                    |  out|    3|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_ARBURST                                                                   |  out|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_ARLOCK                                                                    |  out|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_ARCACHE                                                                   |  out|    4|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_ARPROT                                                                    |  out|    3|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_ARQOS                                                                     |  out|    4|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_ARREGION                                                                  |  out|    4|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_ARUSER                                                                    |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_RVALID                                                                    |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_RREADY                                                                    |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_RDATA                                                                     |   in|   16|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_RLAST                                                                     |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_RID                                                                       |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_RFIFONUM                                                                  |   in|   10|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_RUSER                                                                     |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_RRESP                                                                     |   in|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_BVALID                                                                    |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_BREADY                                                                    |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_BRESP                                                                     |   in|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_BID                                                                       |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_BUSER                                                                     |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|sext_ln569                                                                            |   in|   63|     ap_none|                                                                   sext_ln569|        scalar|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_q0        |   in|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_q0        |   in|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_q0        |   in|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_q0        |   in|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_q0        |   in|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_q0        |   in|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_q0        |   in|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0    |  out|    7|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_q0          |   in|   16|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 6 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln569_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln569"   --->   Operation 7 'read' 'sext_ln569_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln569_cast = sext i63 %sext_ln569_read"   --->   Operation 8 'sext' 'sext_ln569_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 32768, void @empty_17, void @empty_26, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i_4"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc87"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i11 %i_4" [activation_accelerator.cpp:571]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln569_cast" [activation_accelerator.cpp:569]   --->   Operation 14 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.94ns)   --->   "%icmp_ln569 = icmp_eq  i11 %i, i11 1024" [activation_accelerator.cpp:569]   --->   Operation 15 'icmp' 'icmp_ln569' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%add_ln569 = add i11 %i, i11 1" [activation_accelerator.cpp:569]   --->   Operation 17 'add' 'add_ln569' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln569 = br i1 %icmp_ln569, void %for.inc87.split, void %if.end90.loopexit477.exitStub" [activation_accelerator.cpp:569]   --->   Operation 18 'br' 'br_ln569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %i, i32 3, i32 9" [activation_accelerator.cpp:571]   --->   Operation 19 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln571 = zext i7 %lshr_ln1" [activation_accelerator.cpp:571]   --->   Operation 20 'zext' 'zext_ln571' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_64 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i64 0, i64 %zext_ln571" [activation_accelerator.cpp:571]   --->   Operation 21 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_64' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i64 0, i64 %zext_ln571" [activation_accelerator.cpp:571]   --->   Operation 22 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i64 0, i64 %zext_ln571" [activation_accelerator.cpp:571]   --->   Operation 23 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_67 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i64 0, i64 %zext_ln571" [activation_accelerator.cpp:571]   --->   Operation 24 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_67' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_68 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln571" [activation_accelerator.cpp:571]   --->   Operation 25 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_68' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_69 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln571" [activation_accelerator.cpp:571]   --->   Operation 26 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_69' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_70 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln571" [activation_accelerator.cpp:571]   --->   Operation 27 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_70' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_71 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln571" [activation_accelerator.cpp:571]   --->   Operation 28 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_71' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln571 = trunc i11 %i" [activation_accelerator.cpp:571]   --->   Operation 29 'trunc' 'trunc_ln571' <Predicate = (!icmp_ln569)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_72 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_64" [activation_accelerator.cpp:571]   --->   Operation 30 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_72' <Predicate = (!icmp_ln569)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_73 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65" [activation_accelerator.cpp:571]   --->   Operation 31 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_73' <Predicate = (!icmp_ln569)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_74 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66" [activation_accelerator.cpp:571]   --->   Operation 32 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_74' <Predicate = (!icmp_ln569)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_75 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_67" [activation_accelerator.cpp:571]   --->   Operation 33 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_75' <Predicate = (!icmp_ln569)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_76 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_68" [activation_accelerator.cpp:571]   --->   Operation 34 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_76' <Predicate = (!icmp_ln569)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_77 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_69" [activation_accelerator.cpp:571]   --->   Operation 35 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_77' <Predicate = (!icmp_ln569)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_78 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_70" [activation_accelerator.cpp:571]   --->   Operation 36 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_78' <Predicate = (!icmp_ln569)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_79 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_71" [activation_accelerator.cpp:571]   --->   Operation 37 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_79' <Predicate = (!icmp_ln569)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln569 = store i11 %add_ln569, i11 %i_4" [activation_accelerator.cpp:569]   --->   Operation 38 'store' 'store_ln569' <Predicate = (!icmp_ln569)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 39 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_72 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_64" [activation_accelerator.cpp:571]   --->   Operation 39 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_72' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_73 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65" [activation_accelerator.cpp:571]   --->   Operation 40 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_74 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66" [activation_accelerator.cpp:571]   --->   Operation 41 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_74' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_75 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_67" [activation_accelerator.cpp:571]   --->   Operation 42 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_76 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_68" [activation_accelerator.cpp:571]   --->   Operation 43 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_76' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_77 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_69" [activation_accelerator.cpp:571]   --->   Operation 44 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_77' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_78 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_70" [activation_accelerator.cpp:571]   --->   Operation 45 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_78' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_79 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_71" [activation_accelerator.cpp:571]   --->   Operation 46 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_79' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 47 [1/1] (0.72ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_72, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_73, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_74, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_75, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_76, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_77, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_78, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_79, i3 %trunc_ln571" [activation_accelerator.cpp:571]   --->   Operation 47 'mux' 'tmp' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln569)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln570 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:570]   --->   Operation 48 'specpipeline' 'specpipeline_ln570' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln569 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [activation_accelerator.cpp:569]   --->   Operation 49 'specloopname' 'specloopname_ln569' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (7.30ns)   --->   "%write_ln571 = write void @_ssdm_op_Write.m_axi.p1i16, i64 %gmem2_addr, i16 %tmp, i2 3" [activation_accelerator.cpp:571]   --->   Operation 50 'write' 'write_ln571' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln569 = br void %for.inc87" [activation_accelerator.cpp:569]   --->   Operation 51 'br' 'br_ln569' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln569]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_4                                                                          (alloca           ) [ 0100]
sext_ln569_read                                                              (read             ) [ 0000]
sext_ln569_cast                                                              (sext             ) [ 0000]
specinterface_ln0                                                            (specinterface    ) [ 0000]
store_ln0                                                                    (store            ) [ 0000]
br_ln0                                                                       (br               ) [ 0000]
i                                                                            (load             ) [ 0000]
specbitsmap_ln0                                                              (specbitsmap      ) [ 0000]
gmem2_addr                                                                   (getelementptr    ) [ 0111]
icmp_ln569                                                                   (icmp             ) [ 0110]
empty                                                                        (speclooptripcount) [ 0000]
add_ln569                                                                    (add              ) [ 0000]
br_ln569                                                                     (br               ) [ 0000]
lshr_ln1                                                                     (partselect       ) [ 0000]
zext_ln571                                                                   (zext             ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_64 (getelementptr    ) [ 0110]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65 (getelementptr    ) [ 0110]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66 (getelementptr    ) [ 0110]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_67 (getelementptr    ) [ 0110]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_68 (getelementptr    ) [ 0110]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_69 (getelementptr    ) [ 0110]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_70 (getelementptr    ) [ 0110]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_71 (getelementptr    ) [ 0110]
trunc_ln571                                                                  (trunc            ) [ 0110]
store_ln569                                                                  (store            ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_72 (load             ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_73 (load             ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_74 (load             ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_75 (load             ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_76 (load             ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_77 (load             ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_78 (load             ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_79 (load             ) [ 0000]
tmp                                                                          (mux              ) [ 0101]
specpipeline_ln570                                                           (specpipeline     ) [ 0000]
specloopname_ln569                                                           (specloopname     ) [ 0000]
write_ln571                                                                  (write            ) [ 0000]
br_ln569                                                                     (br               ) [ 0000]
ret_ln0                                                                      (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln569">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln569"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i16.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_4_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sext_ln569_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="63" slack="0"/>
<pin id="80" dir="0" index="1" bw="63" slack="0"/>
<pin id="81" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln569_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln571_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="2"/>
<pin id="87" dir="0" index="2" bw="16" slack="1"/>
<pin id="88" dir="0" index="3" bw="1" slack="0"/>
<pin id="89" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln571/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_64_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="7" slack="0"/>
<pin id="96" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_64/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="7" slack="0"/>
<pin id="103" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="7" slack="0"/>
<pin id="110" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_67_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="7" slack="0"/>
<pin id="117" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_67/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_68_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_68/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_69_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="7" slack="0"/>
<pin id="131" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_69/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_70_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_70/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_71_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="7" slack="0"/>
<pin id="145" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_71/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_72/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_73/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_74/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_75/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_76/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_77/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_78/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_79/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sext_ln569_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="63" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln569_cast/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="11" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="i_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="0"/>
<pin id="207" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="gmem2_addr_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln569_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="0" index="1" bw="11" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln569/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln569_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln569/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="lshr_ln1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="11" slack="0"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="0" index="3" bw="5" slack="0"/>
<pin id="231" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln571_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln571/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln571_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="11" slack="0"/>
<pin id="250" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln571/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln569_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="0" index="1" bw="11" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln569/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="0" index="1" bw="16" slack="0"/>
<pin id="260" dir="0" index="2" bw="16" slack="0"/>
<pin id="261" dir="0" index="3" bw="16" slack="0"/>
<pin id="262" dir="0" index="4" bw="16" slack="0"/>
<pin id="263" dir="0" index="5" bw="16" slack="0"/>
<pin id="264" dir="0" index="6" bw="16" slack="0"/>
<pin id="265" dir="0" index="7" bw="16" slack="0"/>
<pin id="266" dir="0" index="8" bw="16" slack="0"/>
<pin id="267" dir="0" index="9" bw="3" slack="1"/>
<pin id="268" dir="1" index="10" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="278" class="1005" name="i_4_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="0"/>
<pin id="280" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="285" class="1005" name="gmem2_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="2"/>
<pin id="287" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="icmp_ln569_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln569 "/>
</bind>
</comp>

<comp id="294" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_64_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="1"/>
<pin id="296" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_64 "/>
</bind>
</comp>

<comp id="299" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="1"/>
<pin id="301" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65 "/>
</bind>
</comp>

<comp id="304" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="1"/>
<pin id="306" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66 "/>
</bind>
</comp>

<comp id="309" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_67_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="1"/>
<pin id="311" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_67 "/>
</bind>
</comp>

<comp id="314" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_68_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="1"/>
<pin id="316" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_68 "/>
</bind>
</comp>

<comp id="319" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_69_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="1"/>
<pin id="321" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_69 "/>
</bind>
</comp>

<comp id="324" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_70_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="1"/>
<pin id="326" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_70 "/>
</bind>
</comp>

<comp id="329" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_71_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="1"/>
<pin id="331" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_71 "/>
</bind>
</comp>

<comp id="334" class="1005" name="trunc_ln571_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="1"/>
<pin id="336" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln571 "/>
</bind>
</comp>

<comp id="339" class="1005" name="tmp_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="1"/>
<pin id="341" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="70" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="72" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="60" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="60" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="60" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="60" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="60" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="60" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="60" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="60" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="92" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="99" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="106" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="113" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="120" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="127" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="134" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="141" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="78" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="196" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="205" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="205" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="54" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="205" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="56" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="58" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="239"><net_src comp="226" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="243"><net_src comp="236" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="245"><net_src comp="236" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="247"><net_src comp="236" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="251"><net_src comp="205" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="220" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="269"><net_src comp="62" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="270"><net_src comp="148" pin="3"/><net_sink comp="257" pin=1"/></net>

<net id="271"><net_src comp="154" pin="3"/><net_sink comp="257" pin=2"/></net>

<net id="272"><net_src comp="160" pin="3"/><net_sink comp="257" pin=3"/></net>

<net id="273"><net_src comp="166" pin="3"/><net_sink comp="257" pin=4"/></net>

<net id="274"><net_src comp="172" pin="3"/><net_sink comp="257" pin=5"/></net>

<net id="275"><net_src comp="178" pin="3"/><net_sink comp="257" pin=6"/></net>

<net id="276"><net_src comp="184" pin="3"/><net_sink comp="257" pin=7"/></net>

<net id="277"><net_src comp="190" pin="3"/><net_sink comp="257" pin=8"/></net>

<net id="281"><net_src comp="74" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="288"><net_src comp="208" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="293"><net_src comp="214" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="92" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="302"><net_src comp="99" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="307"><net_src comp="106" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="312"><net_src comp="113" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="317"><net_src comp="120" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="322"><net_src comp="127" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="327"><net_src comp="134" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="332"><net_src comp="141" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="337"><net_src comp="248" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="257" pin=9"/></net>

<net id="342"><net_src comp="257" pin="10"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {3 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {}
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {}
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {}
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {}
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {}
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {}
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {}
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {}
 - Input state : 
	Port: activation_accelerator_Pipeline_loop_25 : gmem2 | {}
	Port: activation_accelerator_Pipeline_loop_25 : sext_ln569 | {1 }
	Port: activation_accelerator_Pipeline_loop_25 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_25 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_25 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_25 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_25 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_25 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_25 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_25 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		gmem2_addr : 1
		icmp_ln569 : 2
		add_ln569 : 2
		br_ln569 : 3
		lshr_ln1 : 2
		zext_ln571 : 3
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_64 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_67 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_68 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_69 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_70 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_71 : 4
		trunc_ln571 : 2
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_72 : 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_73 : 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_74 : 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_75 : 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_76 : 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_77 : 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_78 : 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_79 : 5
		store_ln569 : 3
	State 2
		tmp : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    mux   |         tmp_fu_257         |    0    |    43   |
|----------|----------------------------|---------|---------|
|    add   |      add_ln569_fu_220      |    0    |    18   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln569_fu_214     |    0    |    11   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln569_read_read_fu_78 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln571_write_fu_84  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |   sext_ln569_cast_fu_196   |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       lshr_ln1_fu_226      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln571_fu_236     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln571_fu_248     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    72   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------------------+--------+
|                                                                                    |   FF   |
+------------------------------------------------------------------------------------+--------+
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_64_reg_294|    7   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65_reg_299|    7   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66_reg_304|    7   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_67_reg_309|    7   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_68_reg_314|    7   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_69_reg_319|    7   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_70_reg_324|    7   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_71_reg_329|    7   |
|                                 gmem2_addr_reg_285                                 |   16   |
|                                     i_4_reg_278                                    |   11   |
|                                 icmp_ln569_reg_290                                 |    1   |
|                                     tmp_reg_339                                    |   16   |
|                                 trunc_ln571_reg_334                                |    3   |
+------------------------------------------------------------------------------------+--------+
|                                        Total                                       |   103  |
+------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_148 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_154 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_160 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_166 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_172 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_178 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_184 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_190 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  3.416  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   72   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   103  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   103  |   144  |
+-----------+--------+--------+--------+
