// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _correlateTop_HH_
#define _correlateTop_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "shiftPhaseClass.h"
#include "correlateTop_mul_bkb.h"

namespace ap_rtl {

struct correlateTop : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > i_data_TDATA;
    sc_in< sc_logic > i_data_TVALID;
    sc_out< sc_logic > i_data_TREADY;
    sc_in< sc_lv<1> > i_data_TLAST;
    sc_out< sc_lv<32> > o_data_TDATA;
    sc_out< sc_logic > o_data_TVALID;
    sc_in< sc_logic > o_data_TREADY;
    sc_out< sc_lv<1> > o_data_TLAST;
    sc_in< sc_lv<1> > start_V;
    sc_in< sc_lv<4> > phaseClass_V;


    // Module declarations
    correlateTop(sc_module_name name);
    SC_HAS_PROCESS(correlateTop);

    ~correlateTop();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    shiftPhaseClass* StgValue_21_shiftPhaseClass_fu_430;
    correlateTop_mul_bkb<1,1,16,16,21>* correlateTop_mul_bkb_U19;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > i_data_data_V_0_data_out;
    sc_signal< sc_logic > i_data_data_V_0_vld_in;
    sc_signal< sc_logic > i_data_data_V_0_vld_out;
    sc_signal< sc_logic > i_data_data_V_0_ack_in;
    sc_signal< sc_logic > i_data_data_V_0_ack_out;
    sc_signal< sc_lv<32> > i_data_data_V_0_payload_A;
    sc_signal< sc_lv<32> > i_data_data_V_0_payload_B;
    sc_signal< sc_logic > i_data_data_V_0_sel_rd;
    sc_signal< sc_logic > i_data_data_V_0_sel_wr;
    sc_signal< sc_logic > i_data_data_V_0_sel;
    sc_signal< sc_logic > i_data_data_V_0_load_A;
    sc_signal< sc_logic > i_data_data_V_0_load_B;
    sc_signal< sc_lv<2> > i_data_data_V_0_state;
    sc_signal< sc_logic > i_data_data_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > i_data_last_V_0_data_out;
    sc_signal< sc_logic > i_data_last_V_0_vld_in;
    sc_signal< sc_logic > i_data_last_V_0_vld_out;
    sc_signal< sc_logic > i_data_last_V_0_ack_in;
    sc_signal< sc_logic > i_data_last_V_0_ack_out;
    sc_signal< sc_lv<1> > i_data_last_V_0_payload_A;
    sc_signal< sc_lv<1> > i_data_last_V_0_payload_B;
    sc_signal< sc_logic > i_data_last_V_0_sel_rd;
    sc_signal< sc_logic > i_data_last_V_0_sel_wr;
    sc_signal< sc_logic > i_data_last_V_0_sel;
    sc_signal< sc_logic > i_data_last_V_0_load_A;
    sc_signal< sc_logic > i_data_last_V_0_load_B;
    sc_signal< sc_lv<2> > i_data_last_V_0_state;
    sc_signal< sc_logic > i_data_last_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > o_data_data_V_1_data_out;
    sc_signal< sc_logic > o_data_data_V_1_vld_in;
    sc_signal< sc_logic > o_data_data_V_1_vld_out;
    sc_signal< sc_logic > o_data_data_V_1_ack_in;
    sc_signal< sc_logic > o_data_data_V_1_ack_out;
    sc_signal< sc_lv<32> > o_data_data_V_1_payload_A;
    sc_signal< sc_lv<32> > o_data_data_V_1_payload_B;
    sc_signal< sc_logic > o_data_data_V_1_sel_rd;
    sc_signal< sc_logic > o_data_data_V_1_sel_wr;
    sc_signal< sc_logic > o_data_data_V_1_sel;
    sc_signal< sc_logic > o_data_data_V_1_load_A;
    sc_signal< sc_logic > o_data_data_V_1_load_B;
    sc_signal< sc_lv<2> > o_data_data_V_1_state;
    sc_signal< sc_logic > o_data_data_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > o_data_last_V_1_data_out;
    sc_signal< sc_logic > o_data_last_V_1_vld_in;
    sc_signal< sc_logic > o_data_last_V_1_vld_out;
    sc_signal< sc_logic > o_data_last_V_1_ack_in;
    sc_signal< sc_logic > o_data_last_V_1_ack_out;
    sc_signal< sc_lv<1> > o_data_last_V_1_payload_A;
    sc_signal< sc_lv<1> > o_data_last_V_1_payload_B;
    sc_signal< sc_logic > o_data_last_V_1_sel_rd;
    sc_signal< sc_logic > o_data_last_V_1_sel_wr;
    sc_signal< sc_logic > o_data_last_V_1_sel;
    sc_signal< sc_logic > o_data_last_V_1_load_A;
    sc_signal< sc_logic > o_data_last_V_1_load_B;
    sc_signal< sc_lv<2> > o_data_last_V_1_state;
    sc_signal< sc_logic > o_data_last_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > currentState;
    sc_signal< sc_lv<32> > loadCount_V;
    sc_signal< sc_lv<16> > cor_phaseClass0_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass0_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass0_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass0_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass0_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass0_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass0_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass0_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass0_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass0_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass0_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass0_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass0_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass0_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass0_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass0_V_0;
    sc_signal< sc_logic > i_data_TDATA_blk_n;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<1> > currentState_load_reg_1043;
    sc_signal< sc_logic > o_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage1_flag00000000;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_currentState_load_reg_1043;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_io;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_currentState_load_reg_1043;
    sc_signal< sc_lv<4> > phaseClass_V_read_reg_1047;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state6_io;
    sc_signal< bool > ap_block_pp0_stage1_flag00011001;
    sc_signal< sc_lv<1> > start_V_read_read_fu_406_p2;
    sc_signal< sc_lv<1> > start_V_read_reg_1053;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_start_V_read_reg_1053;
    sc_signal< sc_lv<1> > o_data_last_V_tmp_reg_1057;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_o_data_last_V_tmp_reg_1057;
    sc_signal< sc_lv<1> > cond_i_fu_797_p2;
    sc_signal< sc_lv<1> > cond_i_reg_1062;
    sc_signal< sc_lv<1> > tmp_i_fu_964_p2;
    sc_signal< sc_lv<1> > tmp_i_reg_1068;
    sc_signal< sc_lv<16> > p_Val2_9_i_fu_970_p2;
    sc_signal< sc_lv<16> > p_Val2_9_i_reg_1073;
    sc_signal< sc_lv<16> > p_Val2_8_i_fu_976_p2;
    sc_signal< sc_lv<16> > p_Val2_8_i_reg_1078;
    sc_signal< sc_lv<16> > res_V_reg_1083;
    sc_signal< sc_lv<32> > o_data_data_V_tmp_fu_1027_p3;
    sc_signal< bool > ap_block_pp0_stage1_flag00011011;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_ap_start;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_ap_done;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_ap_idle;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_ap_ready;
    sc_signal< sc_lv<16> > StgValue_21_shiftPhaseClass_fu_430_newValue_V;
    sc_signal< sc_lv<16> > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_14_o;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_15;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_13_o;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_12_o;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_11_o;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_10_o;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_9_o;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_8_o;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_7_o;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_6_o;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_5_o;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_4_o;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_3_o;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_2_o;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_1_o;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_0_o;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_0_o_ap_vld;
    sc_signal< sc_logic > StgValue_21_shiftPhaseClass_fu_430_ap_ce;
    sc_signal< sc_logic > ap_reg_StgValue_21_shiftPhaseClass_fu_430_ap_start;
    sc_signal< sc_lv<32> > tmp_2_fu_1010_p2;
    sc_signal< bool > ap_block_pp0_stage1_flag00001001;
    sc_signal< bool > ap_block_pp0_stage0_flag00001001;
    sc_signal< sc_lv<16> > tmp1_fu_862_p2;
    sc_signal< sc_lv<16> > tmp2_fu_868_p2;
    sc_signal< sc_lv<16> > tmp4_fu_880_p2;
    sc_signal< sc_lv<16> > tmp5_fu_886_p2;
    sc_signal< sc_lv<16> > tmp_fu_874_p2;
    sc_signal< sc_lv<16> > tmp3_fu_892_p2;
    sc_signal< sc_lv<16> > tmp7_fu_908_p2;
    sc_signal< sc_lv<16> > tmp8_fu_914_p2;
    sc_signal< sc_lv<16> > tmp10_fu_926_p2;
    sc_signal< sc_lv<16> > tmp11_fu_932_p2;
    sc_signal< sc_lv<16> > tmp6_fu_920_p2;
    sc_signal< sc_lv<16> > tmp9_fu_938_p2;
    sc_signal< sc_lv<16> > p_Val2_2_5_i_fu_944_p2;
    sc_signal< sc_lv<16> > p_Val2_5_2_i_fu_898_p2;
    sc_signal< sc_lv<16> > p_Val2_2_fu_957_p3;
    sc_signal< sc_lv<16> > p_Val2_1_fu_950_p3;
    sc_signal< sc_lv<16> > tmp_1_i_fu_982_p3;
    sc_signal< sc_lv<21> > p_Val2_3_fu_1036_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_1022_p2;
    sc_signal< sc_lv<16> > p_Val2_3_fu_1036_p0;
    sc_signal< sc_lv<21> > OP1_V_cast_fu_987_p1;
    sc_signal< sc_lv<16> > p_Val2_3_fu_1036_p1;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_923;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_pp0_stage0;
    static const sc_lv<2> ap_ST_fsm_pp0_stage1;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<16> ap_const_lv16_1900;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_cast_fu_987_p1();
    void thread_StgValue_21_shiftPhaseClass_fu_430_ap_ce();
    void thread_StgValue_21_shiftPhaseClass_fu_430_ap_start();
    void thread_StgValue_21_shiftPhaseClass_fu_430_newValue_V();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00001001();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_pp0_stage1_flag00000000();
    void thread_ap_block_pp0_stage1_flag00001001();
    void thread_ap_block_pp0_stage1_flag00011001();
    void thread_ap_block_pp0_stage1_flag00011011();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage1_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_io();
    void thread_ap_block_state6_pp0_stage1_iter2();
    void thread_ap_block_state7_io();
    void thread_ap_block_state7_pp0_stage0_iter3();
    void thread_ap_condition_923();
    void thread_ap_enable_pp0();
    void thread_ap_idle_pp0();
    void thread_ap_reset_idle_pp0();
    void thread_ap_rst_n_inv();
    void thread_cond_i_fu_797_p2();
    void thread_i_data_TDATA_blk_n();
    void thread_i_data_TREADY();
    void thread_i_data_data_V_0_ack_in();
    void thread_i_data_data_V_0_ack_out();
    void thread_i_data_data_V_0_data_out();
    void thread_i_data_data_V_0_load_A();
    void thread_i_data_data_V_0_load_B();
    void thread_i_data_data_V_0_sel();
    void thread_i_data_data_V_0_state_cmp_full();
    void thread_i_data_data_V_0_vld_in();
    void thread_i_data_data_V_0_vld_out();
    void thread_i_data_last_V_0_ack_in();
    void thread_i_data_last_V_0_ack_out();
    void thread_i_data_last_V_0_data_out();
    void thread_i_data_last_V_0_load_A();
    void thread_i_data_last_V_0_load_B();
    void thread_i_data_last_V_0_sel();
    void thread_i_data_last_V_0_state_cmp_full();
    void thread_i_data_last_V_0_vld_in();
    void thread_i_data_last_V_0_vld_out();
    void thread_o_data_TDATA();
    void thread_o_data_TDATA_blk_n();
    void thread_o_data_TLAST();
    void thread_o_data_TVALID();
    void thread_o_data_data_V_1_ack_in();
    void thread_o_data_data_V_1_ack_out();
    void thread_o_data_data_V_1_data_out();
    void thread_o_data_data_V_1_load_A();
    void thread_o_data_data_V_1_load_B();
    void thread_o_data_data_V_1_sel();
    void thread_o_data_data_V_1_state_cmp_full();
    void thread_o_data_data_V_1_vld_in();
    void thread_o_data_data_V_1_vld_out();
    void thread_o_data_data_V_tmp_fu_1027_p3();
    void thread_o_data_last_V_1_ack_in();
    void thread_o_data_last_V_1_ack_out();
    void thread_o_data_last_V_1_data_out();
    void thread_o_data_last_V_1_load_A();
    void thread_o_data_last_V_1_load_B();
    void thread_o_data_last_V_1_sel();
    void thread_o_data_last_V_1_state_cmp_full();
    void thread_o_data_last_V_1_vld_in();
    void thread_o_data_last_V_1_vld_out();
    void thread_p_Val2_1_fu_950_p3();
    void thread_p_Val2_2_5_i_fu_944_p2();
    void thread_p_Val2_2_fu_957_p3();
    void thread_p_Val2_3_fu_1036_p0();
    void thread_p_Val2_3_fu_1036_p1();
    void thread_p_Val2_5_2_i_fu_898_p2();
    void thread_p_Val2_8_i_fu_976_p2();
    void thread_p_Val2_9_i_fu_970_p2();
    void thread_start_V_read_read_fu_406_p2();
    void thread_tmp10_fu_926_p2();
    void thread_tmp11_fu_932_p2();
    void thread_tmp1_fu_862_p2();
    void thread_tmp2_fu_868_p2();
    void thread_tmp3_fu_892_p2();
    void thread_tmp4_fu_880_p2();
    void thread_tmp5_fu_886_p2();
    void thread_tmp6_fu_920_p2();
    void thread_tmp7_fu_908_p2();
    void thread_tmp8_fu_914_p2();
    void thread_tmp9_fu_938_p2();
    void thread_tmp_1_i_fu_982_p3();
    void thread_tmp_2_fu_1010_p2();
    void thread_tmp_3_fu_1022_p2();
    void thread_tmp_fu_874_p2();
    void thread_tmp_i_fu_964_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
