###############################################################
#  Generated by:      Cadence Encounter 11.12-s119_1
#  OS:                Linux x86_64(Host ID khalid.fransg)
#  Generated on:      Sat Jun 21 15:31:03 2014
#  Design:            mini_mips_fakepad
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix mini_mips_fakepad_postRoute -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[19]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][19]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.247
  Slack Time                   -0.895
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.895 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.925 | 
     | clk__L2_I1                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.045 |   0.076 |    0.971 | 
     | clk__L3_I8                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.053 |   0.129 |    1.024 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.118 |   0.247 |    1.142 | 
     | A][19]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[19] ^     | ST_SPHDL_4096x32m8_L | 0.000 |   0.247 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.895 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.865 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.819 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.766 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.763 | 
     +-----------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[18]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][18]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.247
  Slack Time                   -0.895
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.895 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.925 | 
     | clk__L2_I1                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.045 |   0.076 |    0.971 | 
     | clk__L3_I8                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.053 |   0.129 |    1.024 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.118 |   0.247 |    1.142 | 
     | A][18]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[18] ^     | ST_SPHDL_4096x32m8_L | 0.000 |   0.247 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.895 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.864 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.819 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.766 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.763 | 
     +-----------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[15]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][15]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.249
  Slack Time                   -0.893
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.893 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.924 | 
     | clk__L2_I1                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.045 |   0.076 |    0.969 | 
     | clk__L3_I7                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.053 |   0.129 |    1.022 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.120 |   0.249 |    1.142 | 
     | A][15]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[15] ^     | ST_SPHDL_4096x32m8_L | 0.000 |   0.249 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.893 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.863 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.817 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.764 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.761 | 
     +-----------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[20]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][20]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.249
  Slack Time                   -0.892
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.892 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.923 | 
     | clk__L2_I1                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.045 |   0.076 |    0.969 | 
     | clk__L3_I8                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.053 |   0.129 |    1.022 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.120 |   0.249 |    1.142 | 
     | A][20]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[20] ^     | ST_SPHDL_4096x32m8_L | 0.000 |   0.249 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.892 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.862 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.816 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.763 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.760 | 
     +-----------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[17]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][17]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.250
  Slack Time                   -0.892
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.892 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.922 | 
     | clk__L2_I1                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.045 |   0.076 |    0.968 | 
     | clk__L3_I8                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.053 |   0.129 |    1.021 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.121 |   0.250 |    1.142 | 
     | A][17]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[17] ^     | ST_SPHDL_4096x32m8_L | 0.000 |   0.250 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.892 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.862 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.816 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.763 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.760 | 
     +-----------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[16]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][16]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.251
  Slack Time                   -0.891
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.891 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.922 | 
     | clk__L2_I1                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.045 |   0.076 |    0.967 | 
     | clk__L3_I8                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.053 |   0.129 |    1.020 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.122 |   0.251 |    1.142 | 
     | A][16]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[16] ^     | ST_SPHDL_4096x32m8_L | 0.000 |   0.251 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.891 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.861 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.815 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.762 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.759 | 
     +-----------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[21]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][21]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.251
  Slack Time                   -0.891
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.891 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.031 |    0.922 | 
     | clk__L2_I1                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.045 |   0.076 |    0.967 | 
     | clk__L3_I8                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.053 |   0.129 |    1.020 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.122 |   0.251 |    1.142 | 
     | A][21]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[21] ^     | ST_SPHDL_4096x32m8_L | 0.000 |   0.251 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.891 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.861 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.815 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.762 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.759 | 
     +-----------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/WEN                                         (^) checked 
with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[MEMWEN_N]/Q (^) triggered 
by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.256
  Slack Time                   -0.886
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.886 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.917 | 
     | clk__L2_I1                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.045 |   0.076 |    0.962 | 
     | clk__L3_I7                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.053 |   0.129 |    1.016 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[MEMWEN_N | CP ^ -> Q ^ | HS65_LH_DFPSQX9      | 0.127 |   0.256 |    1.142 | 
     | ]                                                  |             |                      |       |         |          | 
     | dmem_inst                                          | WEN ^       | ST_SPHDL_4096x32m8_L | 0.000 |   0.256 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.886 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.856 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.810 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.757 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.754 | 
     +-----------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[22]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][22]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.256
  Slack Time                   -0.886
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.886 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.916 | 
     | clk__L2_I1                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.045 |   0.076 |    0.962 | 
     | clk__L3_I8                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.053 |   0.129 |    1.015 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.127 |   0.256 |    1.142 | 
     | A][22]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[22] ^     | ST_SPHDL_4096x32m8_L | 0.000 |   0.256 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.886 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.855 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.810 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.757 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.754 | 
     +-----------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[24]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][24]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.256
  Slack Time                   -0.886
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.886 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.916 | 
     | clk__L2_I1                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.045 |   0.076 |    0.962 | 
     | clk__L3_I8                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.053 |   0.129 |    1.015 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.127 |   0.256 |    1.142 | 
     | A][24]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[24] ^     | ST_SPHDL_4096x32m8_L | 0.000 |   0.256 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.886 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.855 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.810 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.757 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.754 | 
     +-----------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[25]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][25]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.257
  Slack Time                   -0.885
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.885 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.916 | 
     | clk__L2_I1                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.045 |   0.076 |    0.961 | 
     | clk__L3_I8                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.053 |   0.129 |    1.014 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.127 |   0.256 |    1.142 | 
     | A][25]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[25] ^     | ST_SPHDL_4096x32m8_L | 0.000 |   0.257 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.885 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.855 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.809 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.756 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.753 | 
     +-----------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[27]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][27]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.257
  Slack Time                   -0.885
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.885 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.031 |    0.916 | 
     | clk__L2_I1                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.045 |   0.076 |    0.961 | 
     | clk__L3_I8                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.053 |   0.129 |    1.014 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.127 |   0.257 |    1.142 | 
     | A][27]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[27] ^     | ST_SPHDL_4096x32m8_L | 0.000 |   0.257 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.885 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.855 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.809 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.756 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.753 | 
     +-----------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[3]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][3]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.258
  Slack Time                   -0.884
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.884 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.915 | 
     | clk__L2_I0                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.049 |   0.079 |    0.964 | 
     | clk__L3_I4                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.050 |   0.130 |    1.014 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.128 |   0.258 |    1.142 | 
     | A][3]                                              |             |                      |       |         |          | 
     | dmem_inst                                          | D[3] ^      | ST_SPHDL_4096x32m8_L | 0.000 |   0.258 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.884 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.854 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.808 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.755 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.752 | 
     +-----------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[28]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][28]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.258
  Slack Time                   -0.884
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.884 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.031 |    0.915 | 
     | clk__L2_I1                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.045 |   0.076 |    0.960 | 
     | clk__L3_I8                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.053 |   0.129 |    1.013 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.128 |   0.258 |    1.142 | 
     | A][28]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[28] ^     | ST_SPHDL_4096x32m8_L | 0.000 |   0.258 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.884 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.854 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.808 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.755 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.752 | 
     +-----------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[2]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][2]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.258
  Slack Time                   -0.884
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.884 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.914 | 
     | clk__L2_I0                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.049 |   0.079 |    0.963 | 
     | clk__L3_I4                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.050 |   0.130 |    1.013 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.129 |   0.258 |    1.142 | 
     | A][2]                                              |             |                      |       |         |          | 
     | dmem_inst                                          | D[2] ^      | ST_SPHDL_4096x32m8_L | 0.000 |   0.258 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.884 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.853 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.808 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.755 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.752 | 
     +-----------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[0]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][0]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.259
  Slack Time                   -0.883
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.883 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.031 |    0.914 | 
     | clk__L2_I0                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.049 |   0.079 |    0.963 | 
     | clk__L3_I4                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.050 |   0.130 |    1.013 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.129 |   0.259 |    1.142 | 
     | A][0]                                              |             |                      |       |         |          | 
     | dmem_inst                                          | D[0] ^      | ST_SPHDL_4096x32m8_L | 0.000 |   0.259 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.883 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.853 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.807 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.754 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.751 | 
     +-----------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[1]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][1]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.259
  Slack Time                   -0.883
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.883 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.914 | 
     | clk__L2_I0                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.049 |   0.079 |    0.963 | 
     | clk__L3_I4                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.050 |   0.130 |    1.013 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.129 |   0.259 |    1.142 | 
     | A][1]                                              |             |                      |       |         |          | 
     | dmem_inst                                          | D[1] ^      | ST_SPHDL_4096x32m8_L | 0.000 |   0.259 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.883 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.853 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.807 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.754 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.751 | 
     +-----------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[26]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][26]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.259
  Slack Time                   -0.883
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.883 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.913 | 
     | clk__L2_I1                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.045 |   0.076 |    0.959 | 
     | clk__L3_I8                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.053 |   0.129 |    1.012 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.130 |   0.259 |    1.142 | 
     | A][26]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[26] ^     | ST_SPHDL_4096x32m8_L | 0.000 |   0.259 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.883 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.852 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.807 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.754 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.751 | 
     +-----------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[12]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][12]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.259
  Slack Time                   -0.883
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.883 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.913 | 
     | clk__L2_I0                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.049 |   0.079 |    0.962 | 
     | clk__L3_I5                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.050 |   0.130 |    1.012 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.130 |   0.259 |    1.142 | 
     | A][12]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[12] ^     | ST_SPHDL_4096x32m8_L | 0.000 |   0.259 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.883 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.852 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.807 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.754 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.751 | 
     +-----------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[5]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][5]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.260
  Slack Time                   -0.882
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.882 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.913 | 
     | clk__L2_I0                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.049 |   0.079 |    0.962 | 
     | clk__L3_I4                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.050 |   0.130 |    1.012 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.130 |   0.260 |    1.142 | 
     | A][5]                                              |             |                      |       |         |          | 
     | dmem_inst                                          | D[5] ^      | ST_SPHDL_4096x32m8_L | 0.000 |   0.260 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.882 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.852 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.806 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.753 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.750 | 
     +-----------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[29]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][29]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.260
  Slack Time                   -0.882
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.882 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.913 | 
     | clk__L2_I1                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.045 |   0.076 |    0.958 | 
     | clk__L3_I8                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.053 |   0.129 |    1.011 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.130 |   0.259 |    1.142 | 
     | A][29]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[29] ^     | ST_SPHDL_4096x32m8_L | 0.000 |   0.260 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.882 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.852 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.806 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.753 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.750 | 
     +-----------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[8]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][8]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.260
  Slack Time                   -0.882
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.882 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.912 | 
     | clk__L2_I0                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.049 |   0.079 |    0.961 | 
     | clk__L3_I5                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.050 |   0.130 |    1.011 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.131 |   0.260 |    1.142 | 
     | A][8]                                              |             |                      |       |         |          | 
     | dmem_inst                                          | D[8] ^      | ST_SPHDL_4096x32m8_L | 0.000 |   0.260 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.882 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.851 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.806 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.753 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.750 | 
     +-----------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[7]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][7]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.260
  Slack Time                   -0.882
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.882 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.912 | 
     | clk__L2_I0                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.049 |   0.079 |    0.961 | 
     | clk__L3_I4                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.050 |   0.130 |    1.011 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.131 |   0.260 |    1.142 | 
     | A][7]                                              |             |                      |       |         |          | 
     | dmem_inst                                          | D[7] ^      | ST_SPHDL_4096x32m8_L | 0.000 |   0.260 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.882 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.851 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.806 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.752 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.750 | 
     +-----------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[9]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][9]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.261
  Slack Time                   -0.881
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.881 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.912 | 
     | clk__L2_I0                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.049 |   0.079 |    0.961 | 
     | clk__L3_I5                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.050 |   0.130 |    1.011 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.131 |   0.261 |    1.142 | 
     | A][9]                                              |             |                      |       |         |          | 
     | dmem_inst                                          | D[9] ^      | ST_SPHDL_4096x32m8_L | 0.000 |   0.261 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.881 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.851 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.805 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.752 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.749 | 
     +-----------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[6]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][6]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.261
  Slack Time                   -0.881
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.881 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.031 |    0.912 | 
     | clk__L2_I0                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.049 |   0.079 |    0.961 | 
     | clk__L3_I4                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.050 |   0.130 |    1.011 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.131 |   0.261 |    1.142 | 
     | A][6]                                              |             |                      |       |         |          | 
     | dmem_inst                                          | D[6] ^      | ST_SPHDL_4096x32m8_L | 0.000 |   0.261 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.881 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.851 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.805 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.752 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.749 | 
     +-----------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[11]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][11]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.261
  Slack Time                   -0.881
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.881 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.912 | 
     | clk__L2_I0                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.049 |   0.079 |    0.961 | 
     | clk__L3_I5                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.050 |   0.130 |    1.011 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.131 |   0.261 |    1.142 | 
     | A][11]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[11] ^     | ST_SPHDL_4096x32m8_L | 0.000 |   0.261 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.881 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.851 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.805 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.752 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.749 | 
     +-----------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[10]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][10]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.261
  Slack Time                   -0.881
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.881 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.031 |    0.912 | 
     | clk__L2_I0                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.049 |   0.079 |    0.961 | 
     | clk__L3_I5                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.050 |   0.130 |    1.011 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.131 |   0.261 |    1.142 | 
     | A][10]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[10] ^     | ST_SPHDL_4096x32m8_L | 0.000 |   0.261 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.881 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.851 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.805 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.752 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.749 | 
     +-----------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[14]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][14]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.261
  Slack Time                   -0.881
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.881 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.912 | 
     | clk__L2_I0                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.049 |   0.079 |    0.960 | 
     | clk__L3_I5                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.050 |   0.130 |    1.011 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.131 |   0.261 |    1.142 | 
     | A][14]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[14] ^     | ST_SPHDL_4096x32m8_L | 0.000 |   0.261 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.881 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.851 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.805 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.752 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.749 | 
     +-----------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[13]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][13]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.261
  Slack Time                   -0.881
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.881 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.911 | 
     | clk__L2_I0                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.049 |   0.079 |    0.960 | 
     | clk__L3_I5                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.050 |   0.130 |    1.010 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.131 |   0.261 |    1.142 | 
     | A][13]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[13] ^     | ST_SPHDL_4096x32m8_L | 0.000 |   0.261 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.881 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.850 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.805 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.752 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.749 | 
     +-----------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[4]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[4]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.144
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.172
  Arrival Time                  0.293
  Slack Time                   -0.880
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                |             |                      |       |  Time   |   Time   | 
     |------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                | clk ^       |                      |       |   0.000 |    0.880 | 
     | clk__L1_I0                                     | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.910 | 
     | clk__L2_I2                                     | A ^ -> Z ^  | HS65_LH_BFX106       | 0.055 |   0.085 |    0.965 | 
     | clk__L3_I9                                     | A ^ -> Z ^  | HS65_LH_BFX71        | 0.056 |   0.141 |    1.020 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[4] | CP ^ -> Q ^ | HS65_LH_DFPSQX9      | 0.151 |   0.292 |    1.171 | 
     | imem_inst                                      | A[4] ^      | ST_SPHDL_4096x32m8_L | 0.001 |   0.293 |    1.172 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.880 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.849 | 
     | clk__L2_I2 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.055 |   0.085 |   -0.795 | 
     | clk__L3_I9 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.056 |   0.141 |   -0.739 | 
     | imem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.144 |   -0.736 | 
     +-----------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[4]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][4]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.263
  Slack Time                   -0.879
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.879 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.910 | 
     | clk__L2_I0                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.049 |   0.079 |    0.959 | 
     | clk__L3_I4                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.050 |   0.130 |    1.009 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.133 |   0.263 |    1.142 | 
     | A][4]                                              |             |                      |       |         |          | 
     | dmem_inst                                          | D[4] ^      | ST_SPHDL_4096x32m8_L | 0.000 |   0.263 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.879 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.849 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.803 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.750 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.747 | 
     +-----------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[23]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][23]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.263
  Slack Time                   -0.879
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.879 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.909 | 
     | clk__L2_I6                                         | A ^ -> Z ^  | HS65_LH_CNBFX82      | 0.050 |   0.081 |    0.960 | 
     | clk__L3_I27                                        | A ^ -> Z ^  | HS65_LH_BFX71        | 0.055 |   0.135 |    1.014 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.127 |   0.263 |    1.142 | 
     | A][23]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[23] ^     | ST_SPHDL_4096x32m8_L | 0.000 |   0.263 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.879 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.849 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.803 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.750 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.747 | 
     +-----------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[31]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][31]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.264
  Slack Time                   -0.878
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.878 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.031 |    0.909 | 
     | clk__L2_I1                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.045 |   0.076 |    0.954 | 
     | clk__L3_I8                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.053 |   0.129 |    1.007 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.134 |   0.263 |    1.141 | 
     | A][31]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[31] ^     | ST_SPHDL_4096x32m8_L | 0.001 |   0.264 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.878 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.848 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.802 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.749 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.746 | 
     +-----------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/D[30]                                            (^) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DATA][30]/Q (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.132
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.142
  Arrival Time                  0.265
  Slack Time                   -0.877
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                    |             |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                    | clk ^       |                      |       |   0.000 |    0.877 | 
     | clk__L1_I0                                         | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.908 | 
     | clk__L2_I1                                         | A ^ -> Z ^  | HS65_LH_BFX106       | 0.045 |   0.076 |    0.953 | 
     | clk__L3_I8                                         | A ^ -> Z ^  | HS65_LH_BFX71        | 0.053 |   0.129 |    1.006 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[DMEM_DAT | CP ^ -> Q ^ | HS65_LH_DFPRQX9      | 0.135 |   0.264 |    1.141 | 
     | A][30]                                             |             |                      |       |         |          | 
     | dmem_inst                                          | D[30] ^     | ST_SPHDL_4096x32m8_L | 0.001 |   0.265 |    1.142 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.877 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.847 | 
     | clk__L2_I1 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.045 |   0.076 |   -0.801 | 
     | clk__L3_I8 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.053 |   0.129 |   -0.748 | 
     | dmem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.132 |   -0.745 | 
     +-----------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[3]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[3]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.144
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.171
  Arrival Time                  0.295
  Slack Time                   -0.876
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                |             |                      |       |  Time   |   Time   | 
     |------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                | clk ^       |                      |       |   0.000 |    0.876 | 
     | clk__L1_I0                                     | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.906 | 
     | clk__L2_I2                                     | A ^ -> Z ^  | HS65_LH_BFX106       | 0.055 |   0.085 |    0.961 | 
     | clk__L3_I9                                     | A ^ -> Z ^  | HS65_LH_BFX71        | 0.056 |   0.141 |    1.016 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[3] | CP ^ -> Q ^ | HS65_LH_DFPSQX9      | 0.153 |   0.294 |    1.170 | 
     | imem_inst                                      | A[3] ^      | ST_SPHDL_4096x32m8_L | 0.001 |   0.295 |    1.171 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.876 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.845 | 
     | clk__L2_I2 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.055 |   0.085 |   -0.791 | 
     | clk__L3_I9 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.056 |   0.141 |   -0.735 | 
     | imem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.144 |   -0.732 | 
     +-----------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[5]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[5]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.144
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.169
  Arrival Time                  0.299
  Slack Time                   -0.870
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                |             |                      |       |  Time   |   Time   | 
     |------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                | clk ^       |                      |       |   0.000 |    0.870 | 
     | clk__L1_I0                                     | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.900 | 
     | clk__L2_I2                                     | A ^ -> Z ^  | HS65_LH_BFX106       | 0.055 |   0.085 |    0.955 | 
     | clk__L3_I9                                     | A ^ -> Z ^  | HS65_LH_BFX71        | 0.056 |   0.141 |    1.011 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[5] | CP ^ -> Q ^ | HS65_LH_DFPSQX9      | 0.157 |   0.298 |    1.168 | 
     | imem_inst                                      | A[5] ^      | ST_SPHDL_4096x32m8_L | 0.001 |   0.299 |    1.169 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.870 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.839 | 
     | clk__L2_I2 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.055 |   0.085 |   -0.785 | 
     | clk__L3_I9 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.056 |   0.141 |   -0.729 | 
     | imem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.144 |   -0.726 | 
     +-----------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[7]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[7]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.144
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.169
  Arrival Time                  0.300
  Slack Time                   -0.869
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                |             |                      |       |  Time   |   Time   | 
     |------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                | clk ^       |                      |       |   0.000 |    0.869 | 
     | clk__L1_I0                                     | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.900 | 
     | clk__L2_I2                                     | A ^ -> Z ^  | HS65_LH_BFX106       | 0.055 |   0.085 |    0.954 | 
     | clk__L3_I9                                     | A ^ -> Z ^  | HS65_LH_BFX71        | 0.056 |   0.141 |    1.010 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[7] | CP ^ -> Q ^ | HS65_LH_DFPSQX9      | 0.158 |   0.299 |    1.168 | 
     | imem_inst                                      | A[7] ^      | ST_SPHDL_4096x32m8_L | 0.001 |   0.300 |    1.169 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.869 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.839 | 
     | clk__L2_I2 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.055 |   0.085 |   -0.784 | 
     | clk__L3_I9 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.056 |   0.141 |   -0.728 | 
     | imem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.144 |   -0.726 | 
     +-----------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[8]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[8]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.144
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.167
  Arrival Time                  0.306
  Slack Time                   -0.860
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                |             |                      |       |  Time   |   Time   | 
     |------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                | clk ^       |                      |       |   0.000 |    0.860 | 
     | clk__L1_I0                                     | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.891 | 
     | clk__L2_I2                                     | A ^ -> Z ^  | HS65_LH_BFX106       | 0.055 |   0.085 |    0.945 | 
     | clk__L3_I9                                     | A ^ -> Z ^  | HS65_LH_BFX71        | 0.056 |   0.141 |    1.001 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[8] | CP ^ -> Q ^ | HS65_LH_DFPSQX9      | 0.164 |   0.305 |    1.165 | 
     | imem_inst                                      | A[8] ^      | ST_SPHDL_4096x32m8_L | 0.002 |   0.306 |    1.167 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.860 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.830 | 
     | clk__L2_I2 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.055 |   0.085 |   -0.775 | 
     | clk__L3_I9 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.056 |   0.141 |   -0.720 | 
     | imem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.144 |   -0.717 | 
     +-----------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[1]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[1]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.144
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.154
  Arrival Time                  0.295
  Slack Time                   -0.859
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                |             |                      |       |  Time   |   Time   | 
     |------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                | clk ^       |                      |       |   0.000 |    0.859 | 
     | clk__L1_I0                                     | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.031 |    0.890 | 
     | clk__L2_I2                                     | A ^ -> Z ^  | HS65_LH_BFX106       | 0.055 |   0.085 |    0.944 | 
     | clk__L3_I9                                     | A ^ -> Z ^  | HS65_LH_BFX71        | 0.056 |   0.141 |    1.000 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[1] | CP ^ -> Q ^ | HS65_LH_DFPSQX9      | 0.153 |   0.293 |    1.153 | 
     | imem_inst                                      | A[1] ^      | ST_SPHDL_4096x32m8_L | 0.001 |   0.295 |    1.154 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.859 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.829 | 
     | clk__L2_I2 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.055 |   0.085 |   -0.774 | 
     | clk__L3_I9 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.056 |   0.141 |   -0.718 | 
     | imem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.144 |   -0.716 | 
     +-----------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[2]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[2]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.144
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.154
  Arrival Time                  0.297
  Slack Time                   -0.857
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                |             |                      |       |  Time   |   Time   | 
     |------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                | clk ^       |                      |       |   0.000 |    0.857 | 
     | clk__L1_I0                                     | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.887 | 
     | clk__L2_I2                                     | A ^ -> Z ^  | HS65_LH_BFX106       | 0.055 |   0.085 |    0.942 | 
     | clk__L3_I9                                     | A ^ -> Z ^  | HS65_LH_BFX71        | 0.056 |   0.141 |    0.998 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[2] | CP ^ -> Q ^ | HS65_LH_DFPSQX9      | 0.155 |   0.296 |    1.152 | 
     | imem_inst                                      | A[2] ^      | ST_SPHDL_4096x32m8_L | 0.001 |   0.297 |    1.154 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.857 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.826 | 
     | clk__L2_I2 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.055 |   0.085 |   -0.772 | 
     | clk__L3_I9 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.056 |   0.141 |   -0.716 | 
     | imem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.144 |   -0.713 | 
     +-----------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[10]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[10]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.144
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.158
  Arrival Time                  0.310
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                 |             |                      |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                 | clk ^       |                      |       |   0.000 |    0.847 | 
     | clk__L1_I0                                      | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.878 | 
     | clk__L2_I2                                      | A ^ -> Z ^  | HS65_LH_BFX106       | 0.055 |   0.085 |    0.932 | 
     | clk__L3_I12                                     | A ^ -> Z ^  | HS65_LH_BFX71        | 0.057 |   0.142 |    0.989 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[10] | CP ^ -> Q ^ | HS65_LH_DFPSQX9      | 0.167 |   0.308 |    1.156 | 
     | imem_inst                                       | A[10] ^     | ST_SPHDL_4096x32m8_L | 0.002 |   0.310 |    1.158 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.847 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.817 | 
     | clk__L2_I2 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.055 |   0.085 |   -0.762 | 
     | clk__L3_I9 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.056 |   0.141 |   -0.707 | 
     | imem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.144 |   -0.704 | 
     +-----------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[6]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[6]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.144
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.164
  Arrival Time                  0.316
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                |             |                      |       |  Time   |   Time   | 
     |------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                | clk ^       |                      |       |   0.000 |    0.847 | 
     | clk__L1_I0                                     | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.878 | 
     | clk__L2_I2                                     | A ^ -> Z ^  | HS65_LH_BFX106       | 0.055 |   0.085 |    0.932 | 
     | clk__L3_I9                                     | A ^ -> Z ^  | HS65_LH_BFX71        | 0.056 |   0.141 |    0.988 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[6] | CP ^ -> Q ^ | HS65_LH_DFPSQX9      | 0.173 |   0.314 |    1.161 | 
     | imem_inst                                      | A[6] ^      | ST_SPHDL_4096x32m8_L | 0.002 |   0.316 |    1.164 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.847 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.817 | 
     | clk__L2_I2 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.055 |   0.085 |   -0.762 | 
     | clk__L3_I9 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.056 |   0.141 |   -0.706 | 
     | imem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.144 |   -0.704 | 
     +-----------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[0]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[0]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.144
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.154
  Arrival Time                  0.307
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                |             |                      |       |  Time   |   Time   | 
     |------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                | clk ^       |                      |       |   0.000 |    0.847 | 
     | clk__L1_I0                                     | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.877 | 
     | clk__L2_I2                                     | A ^ -> Z ^  | HS65_LH_BFX106       | 0.055 |   0.085 |    0.932 | 
     | clk__L3_I9                                     | A ^ -> Z ^  | HS65_LH_BFX71        | 0.056 |   0.141 |    0.988 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[0] | CP ^ -> Q ^ | HS65_LH_DFPSQX9      | 0.164 |   0.305 |    1.152 | 
     | imem_inst                                      | A[0] ^      | ST_SPHDL_4096x32m8_L | 0.002 |   0.307 |    1.154 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.847 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.816 | 
     | clk__L2_I2 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.055 |   0.085 |   -0.762 | 
     | clk__L3_I9 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.056 |   0.141 |   -0.706 | 
     | imem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.144 |   -0.703 | 
     +-----------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[9]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[9]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.144
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.157
  Arrival Time                  0.313
  Slack Time                   -0.845
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc     |         Cell         | Delay | Arrival | Required | 
     |                                                |             |                      |       |  Time   |   Time   | 
     |------------------------------------------------+-------------+----------------------+-------+---------+----------| 
     |                                                | clk ^       |                      |       |   0.000 |    0.845 | 
     | clk__L1_I0                                     | A ^ -> Z ^  | HS65_LH_BFX213       | 0.031 |   0.030 |    0.875 | 
     | clk__L2_I2                                     | A ^ -> Z ^  | HS65_LH_BFX106       | 0.055 |   0.085 |    0.930 | 
     | clk__L3_I12                                    | A ^ -> Z ^  | HS65_LH_BFX71        | 0.057 |   0.142 |    0.986 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[9] | CP ^ -> Q ^ | HS65_LH_DFPSQX9      | 0.169 |   0.310 |    1.155 | 
     | imem_inst                                      | A[9] ^      | ST_SPHDL_4096x32m8_L | 0.002 |   0.313 |    1.157 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |         Cell         | Delay | Arrival | Required | 
     |            |            |                      |       |  Time   |   Time   | 
     |------------+------------+----------------------+-------+---------+----------| 
     |            | clk ^      |                      |       |   0.000 |   -0.845 | 
     | clk__L1_I0 | A ^ -> Z ^ | HS65_LH_BFX213       | 0.031 |   0.030 |   -0.814 | 
     | clk__L2_I2 | A ^ -> Z ^ | HS65_LH_BFX106       | 0.055 |   0.085 |   -0.760 | 
     | clk__L3_I9 | A ^ -> Z ^ | HS65_LH_BFX71        | 0.056 |   0.141 |   -0.704 | 
     | imem_inst  | CK ^       | ST_SPHDL_4096x32m8_L | 0.003 |   0.144 |   -0.701 | 
     +-----------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[28][31]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[28][31]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[28][31]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.133
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.143
  Arrival Time                  0.299
  Slack Time                   -0.844
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       | Delay | Arrival | Required | 
     |                                                    |              |                  |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+---------+----------| 
     |                                                    | clk ^        |                  |       |   0.000 |    0.844 | 
     | clk__L1_I0                                         | A ^ -> Z ^   | HS65_LH_BFX213   | 0.031 |   0.031 |    0.874 | 
     | clk__L2_I4                                         | A ^ -> Z ^   | HS65_LH_BFX106   | 0.047 |   0.078 |    0.921 | 
     | clk__L3_I20                                        | A ^ -> Z ^   | HS65_LH_BFX71    | 0.052 |   0.130 |    0.973 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9 | 0.147 |   0.277 |    1.121 | 
     | reg[28][31]                                        |              |                  |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1658      | D ^ -> Z v   | HS65_LH_OAI22X6  | 0.022 |   0.299 |    1.143 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9 | 0.000 |   0.299 |    1.143 | 
     | reg[28][31]                                        |              |                  |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |       Cell       | Delay | Arrival | Required | 
     |                                                    |            |                  |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------------+-------+---------+----------| 
     |                                                    | clk ^      |                  |       |   0.000 |   -0.844 | 
     | clk__L1_I0                                         | A ^ -> Z ^ | HS65_LH_BFX213   | 0.031 |   0.031 |   -0.813 | 
     | clk__L2_I4                                         | A ^ -> Z ^ | HS65_LH_BFX106   | 0.047 |   0.078 |   -0.766 | 
     | clk__L3_I20                                        | A ^ -> Z ^ | HS65_LH_BFX71    | 0.052 |   0.130 |   -0.714 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^       | HS65_LH_DFPRQNX9 | 0.004 |   0.133 |   -0.711 | 
     | reg[28][31]                                        |            |                  |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[15][23]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[15][23]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[15][23]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.130
+ Hold                          0.009
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.139
  Arrival Time                  0.296
  Slack Time                   -0.844
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       | Delay | Arrival | Required | 
     |                                                    |              |                  |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+---------+----------| 
     |                                                    | clk ^        |                  |       |   0.000 |    0.844 | 
     | clk__L1_I0                                         | A ^ -> Z ^   | HS65_LH_BFX213   | 0.031 |   0.030 |    0.874 | 
     | clk__L2_I5                                         | A ^ -> Z ^   | HS65_LH_CNBFX82  | 0.050 |   0.080 |    0.924 | 
     | clk__L3_I23                                        | A ^ -> Z ^   | HS65_LH_BFX71    | 0.050 |   0.130 |    0.973 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9 | 0.144 |   0.274 |    1.117 | 
     | reg[15][23]                                        |              |                  |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1726      | D ^ -> Z v   | HS65_LH_OAI22X6  | 0.022 |   0.296 |    1.139 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9 | 0.000 |   0.296 |    1.139 | 
     | reg[15][23]                                        |              |                  |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |       Cell       | Delay | Arrival | Required | 
     |                                                    |            |                  |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------------+-------+---------+----------| 
     |                                                    | clk ^      |                  |       |   0.000 |   -0.844 | 
     | clk__L1_I0                                         | A ^ -> Z ^ | HS65_LH_BFX213   | 0.031 |   0.030 |   -0.813 | 
     | clk__L2_I5                                         | A ^ -> Z ^ | HS65_LH_CNBFX82  | 0.050 |   0.080 |   -0.763 | 
     | clk__L3_I23                                        | A ^ -> Z ^ | HS65_LH_BFX71    | 0.050 |   0.130 |   -0.714 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^       | HS65_LH_DFPRQNX9 | 0.000 |   0.130 |   -0.713 | 
     | reg[15][23]                                        |            |                  |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[27][18]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][18]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][18]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.136
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.148
  Arrival Time                  0.305
  Slack Time                   -0.843
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       | Delay | Arrival | Required | 
     |                                                    |              |                  |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+---------+----------| 
     |                                                    | clk ^        |                  |       |   0.000 |    0.843 | 
     | clk__L1_I0                                         | A ^ -> Z ^   | HS65_LH_BFX213   | 0.031 |   0.030 |    0.874 | 
     | clk__L2_I0                                         | A ^ -> Z ^   | HS65_LH_BFX106   | 0.049 |   0.079 |    0.923 | 
     | clk__L3_I1                                         | A ^ -> Z ^   | HS65_LH_BFX71    | 0.050 |   0.130 |    0.973 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9 | 0.153 |   0.283 |    1.126 | 
     | reg[27][18]                                        |              |                  |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1793      | D ^ -> Z v   | HS65_LH_OAI22X6  | 0.022 |   0.305 |    1.148 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9 | 0.000 |   0.305 |    1.148 | 
     | reg[27][18]                                        |              |                  |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |       Cell       | Delay | Arrival | Required | 
     |                                                    |            |                  |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------------+-------+---------+----------| 
     |                                                    | clk ^      |                  |       |   0.000 |   -0.843 | 
     | clk__L1_I0                                         | A ^ -> Z ^ | HS65_LH_BFX213   | 0.031 |   0.030 |   -0.813 | 
     | clk__L2_I0                                         | A ^ -> Z ^ | HS65_LH_BFX106   | 0.049 |   0.079 |   -0.764 | 
     | clk__L3_I1                                         | A ^ -> Z ^ | HS65_LH_BFX71    | 0.050 |   0.130 |   -0.714 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^       | HS65_LH_DFPRQNX9 | 0.006 |   0.136 |   -0.708 | 
     | reg[27][18]                                        |            |                  |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[28][24]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[28][24]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[28][24]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.135
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.147
  Arrival Time                  0.303
  Slack Time                   -0.843
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       | Delay | Arrival | Required | 
     |                                                    |              |                  |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+---------+----------| 
     |                                                    | clk ^        |                  |       |   0.000 |    0.843 | 
     | clk__L1_I0                                         | A ^ -> Z ^   | HS65_LH_BFX213   | 0.031 |   0.030 |    0.874 | 
     | clk__L2_I0                                         | A ^ -> Z ^   | HS65_LH_BFX106   | 0.049 |   0.079 |    0.923 | 
     | clk__L3_I0                                         | A ^ -> Z ^   | HS65_LH_BFX71    | 0.048 |   0.127 |    0.970 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9 | 0.154 |   0.281 |    1.125 | 
     | reg[28][24]                                        |              |                  |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1745      | D ^ -> Z v   | HS65_LH_OAI22X6  | 0.022 |   0.303 |    1.147 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9 | 0.000 |   0.303 |    1.147 | 
     | reg[28][24]                                        |              |                  |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |       Cell       | Delay | Arrival | Required | 
     |                                                    |            |                  |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------------+-------+---------+----------| 
     |                                                    | clk ^      |                  |       |   0.000 |   -0.843 | 
     | clk__L1_I0                                         | A ^ -> Z ^ | HS65_LH_BFX213   | 0.031 |   0.030 |   -0.813 | 
     | clk__L2_I0                                         | A ^ -> Z ^ | HS65_LH_BFX106   | 0.049 |   0.079 |   -0.764 | 
     | clk__L3_I0                                         | A ^ -> Z ^ | HS65_LH_BFX71    | 0.048 |   0.127 |   -0.716 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^       | HS65_LH_DFPRQNX9 | 0.008 |   0.135 |   -0.708 | 
     | reg[28][24]                                        |            |                  |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[8][6]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[8][6]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[8][6]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.136
+ Hold                          0.011
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.147
  Arrival Time                  0.304
  Slack Time                   -0.843
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       | Delay | Arrival | Required | 
     |                                                    |              |                  |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+---------+----------| 
     |                                                    | clk ^        |                  |       |   0.000 |    0.843 | 
     | clk__L1_I0                                         | A ^ -> Z ^   | HS65_LH_BFX213   | 0.031 |   0.030 |    0.874 | 
     | clk__L2_I6                                         | A ^ -> Z ^   | HS65_LH_CNBFX82  | 0.050 |   0.081 |    0.924 | 
     | clk__L3_I27                                        | A ^ -> Z ^   | HS65_LH_BFX71    | 0.055 |   0.136 |    0.979 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9 | 0.146 |   0.282 |    1.125 | 
     | reg[8][6]                                          |              |                  |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1812      | D ^ -> Z v   | HS65_LH_OAI22X6  | 0.022 |   0.304 |    1.147 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9 | 0.000 |   0.304 |    1.147 | 
     | reg[8][6]                                          |              |                  |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |       Cell       | Delay | Arrival | Required | 
     |                                                    |            |                  |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------------+-------+---------+----------| 
     |                                                    | clk ^      |                  |       |   0.000 |   -0.843 | 
     | clk__L1_I0                                         | A ^ -> Z ^ | HS65_LH_BFX213   | 0.031 |   0.030 |   -0.813 | 
     | clk__L2_I6                                         | A ^ -> Z ^ | HS65_LH_CNBFX82  | 0.050 |   0.081 |   -0.762 | 
     | clk__L3_I27                                        | A ^ -> Z ^ | HS65_LH_BFX71    | 0.055 |   0.136 |   -0.708 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^       | HS65_LH_DFPRQNX9 | 0.001 |   0.136 |   -0.707 | 
     | reg[8][6]                                          |            |                  |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[9][10]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[9][10]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[9][10]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.137
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.149
  Arrival Time                  0.306
  Slack Time                   -0.843
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |       Cell       | Delay | Arrival | Required | 
     |                                                    |              |                  |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------+-------+---------+----------| 
     |                                                    | clk ^        |                  |       |   0.000 |    0.843 | 
     | clk__L1_I0                                         | A ^ -> Z ^   | HS65_LH_BFX213   | 0.031 |   0.030 |    0.874 | 
     | clk__L2_I6                                         | A ^ -> Z ^   | HS65_LH_CNBFX82  | 0.050 |   0.081 |    0.924 | 
     | clk__L3_I26                                        | A ^ -> Z ^   | HS65_LH_BFX71    | 0.055 |   0.136 |    0.979 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9 | 0.148 |   0.283 |    1.127 | 
     | reg[9][10]                                         |              |                  |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1829      | D ^ -> Z v   | HS65_LH_OAI22X6  | 0.022 |   0.306 |    1.149 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9 | 0.000 |   0.306 |    1.149 | 
     | reg[9][10]                                         |              |                  |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |       Cell       | Delay | Arrival | Required | 
     |                                                    |            |                  |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------------+-------+---------+----------| 
     |                                                    | clk ^      |                  |       |   0.000 |   -0.843 | 
     | clk__L1_I0                                         | A ^ -> Z ^ | HS65_LH_BFX213   | 0.031 |   0.030 |   -0.813 | 
     | clk__L2_I6                                         | A ^ -> Z ^ | HS65_LH_CNBFX82  | 0.050 |   0.081 |   -0.762 | 
     | clk__L3_I26                                        | A ^ -> Z ^ | HS65_LH_BFX71    | 0.055 |   0.136 |   -0.707 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^       | HS65_LH_DFPRQNX9 | 0.001 |   0.137 |   -0.706 | 
     | reg[9][10]                                         |            |                  |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 

