# X-ray Detector Panel System - Product Overview

**Status**: âœ… M2-Impl ì™„ë£Œ (SW 100% êµ¬í˜„)
**Generated**: 2026-02-17
**Last Updated**: 2026-02-27
**Methodology**: Hybrid TDD/DDD (abyz-lab ê°œë°œ í‘œì¤€)

---

## Project Identity

**Name**: X-ray Detector Panel System
**Tagline**: Medical Imaging Grade Data Acquisition and Processing Platform
**Mission**: Deliver a production-grade, layered system for real-time X-ray detector panel control, data acquisition, and image processing for medical imaging equipment OEMs

**Project Type**: Research & Development System (Not a commercial product; platform for medical imaging equipment development)

**Development Timeline**: 28 weeks (7 months)
**Current Phase**: M3-Integ ì¤€ë¹„ ë‹¨ê³„ â€” SW êµ¬í˜„(M2-Impl) ì™„ë£Œ, í†µí•© í…ŒìŠ¤íŠ¸ ë‹¨ê³„ ì§„ì…

---

## Current Implementation Status

### Milestone Progress

| Milestone | Status | ì™„ë£Œ ë‚´ìš© |
|-----------|--------|----------|
| M0 (Architecture) | âœ… ì™„ë£Œ | ì•„í‚¤í…ì²˜ í™•ì •, ì„±ëŠ¥ í‹°ì–´ ê²°ì •, 3-tier ì„¤ê³„ |
| M0.5 (PoC) | âœ… ì™„ë£Œ | SPEC-POC-001, ì‹œë®¬ë ˆì´í„° í”„ë ˆì„ì›Œí¬ êµ¬ì¶• |
| M1 (Core Impl) | âœ… ì™„ë£Œ | SDK, FpgaSimulator, McuSimulator, PanelSimulator êµ¬í˜„ |
| M2-Impl (SW Complete) | âœ… ì™„ë£Œ | 18ê°œ C# í”„ë¡œì íŠ¸, 50+ í…ŒìŠ¤íŠ¸ íŒŒì¼, 85%+ ì»¤ë²„ë¦¬ì§€ |
| M3-Integ (Integration) | ğŸ”œ ì§„í–‰ ì˜ˆì • | ì‹¤ í•˜ë“œì›¨ì–´ HIL í†µí•© í…ŒìŠ¤íŠ¸ |
| M4 (Performance) | â¬œ ë¯¸ì‹œì‘ | Target tier 2048Ã—2048@30fps ì„±ëŠ¥ ê²€ì¦ |
| M5 (Validation) | â¬œ ë¯¸ì‹œì‘ | TRUST 5 ì™„ì „ ì¤€ìˆ˜, ë¬¸ì„œ ì™„ë¹„ |
| M6 (Pilot) | â¬œ ë¯¸ì‹œì‘ | íŒŒì¼ëŸ¿ ë°°í¬ |

### SW êµ¬í˜„ ì™„ë£Œ í˜„í™© (M2-Impl)

**SDK (XrayDetector.Sdk)**:
- ì†ŒìŠ¤ íŒŒì¼ 21ê°œ (Communication, Reassembly, Processing, Discovery, Implementation)
- í…ŒìŠ¤íŠ¸ íŒŒì¼ 16ê°œ (xUnit + Moq + FluentAssertions)
- DICOM ì¸ì½”ë”© ì™„ë£Œ (fo-dicom 5.1.0, 12ê°œ í…ŒìŠ¤íŠ¸)
- IDetectorClient: async, event-driven, IAsyncEnumerable streaming

**ì‹œë®¬ë ˆì´í„° (tools/)**:
- FpgaSimulator: 18ê°œ ì†ŒìŠ¤ + 5ê°œ í…ŒìŠ¤íŠ¸ (CSI-2 TX, SPI slave, line buffer ì—ë®¬ë ˆì´ì…˜)
- PanelSimulator: 7ê°œ ì†ŒìŠ¤ + 5ê°œ í…ŒìŠ¤íŠ¸ (ë…¸ì´ì¦ˆ/ê²Œì¸/ì˜¤í”„ì…‹ ì„¤ì • ê°€ëŠ¥)
- McuSimulator: 4ê°œ ì†ŒìŠ¤ + 4ê°œ í…ŒìŠ¤íŠ¸ (CSI-2 RX, 4-buffer ring, UDP fragmentation)
- HostSimulator: 8ê°œ ì†ŒìŠ¤ + 6ê°œ í…ŒìŠ¤íŠ¸ (SDK í†µí•© í…ŒìŠ¤íŠ¸ í•˜ë„¤ìŠ¤)
- Common.Dto: 6ê°œ ì†ŒìŠ¤ + 6ê°œ í…ŒìŠ¤íŠ¸ (ê³µìœ  DTO í—ˆë¸Œ)

**ê°œë°œì ë„êµ¬ (tools/)**:
- ParameterExtractor (WPF, net8.0-windows): ë²¤ë” PDF íŒŒë¼ë¯¸í„° ì¶”ì¶œ GUI
- GUI.Application (WPF, net8.0-windows): SDK í†µí•© ê¸°ë³¸ GUI
- CodeGenerator (CLI): detector_config.yaml â†’ RTL/C header/C# ì½”ë“œ ìƒì„±
- ConfigConverter (CLI): ì„¤ì • í¬ë§· ë³€í™˜ (YAML â†’ JSON/DTS/XDC)
- IntegrationRunner (CLI): ë©€í‹° ì‹œë®¬ë ˆì´í„° HIL í…ŒìŠ¤íŠ¸ ì¡°ìœ¨

**íŒì›¨ì–´ (fw/)**:
- Yocto Scarthgap 5.0 LTS, Linux 6.6.52, NXP i.MX8M Plus (aarch64)
- meta-detector Yocto ë ˆì´ì–´: detector-daemon v1.0.0, detector-image (256MB rootfs)
- TDD Wave 2~5 êµ¬í˜„ ì™„ë£Œ: CSI-2 RX(V4L2), SPI Master(spidev), 10GbE UDP TX, HMAC-SHA256 ì»¤ë§¨ë“œ í”„ë¡œí† ì½œ, Sequence Engine(6-state FSM), Frame Manager(4-buffer ring), Health Monitor

**FPGA RTL (fpga/)**:
- SystemVerilog RTL 5ê°œ ëª¨ë“ˆ: panel_scan_fsm, line_buffer, csi2_tx_wrapper, spi_slave, protection_logic
- Top-level: csi2_detector_top.sv (Xilinx Artix-7 XC7A35T-FGG484)
- SPEC-FPGA-001 ì™„ì „ êµ¬í˜„ ì™„ë£Œ

**ì„¤ì • ë° ìƒì„± ì½”ë“œ**:
- config/detector_config.yaml: ë§ˆìŠ¤í„° ì„¤ì • (2048Ã—2048, CSI-2 4-lane, SPI 50MHz, 10GbE UDP:8000)
- generated/: CodeGenerator ì¶œë ¥ë¬¼ â€” fpga_registers.h, line_buffer.sv, panel_scan_fsm.sv, DetectorConfig.g.cs, FrameHeader.g.cs

---

## Core Purpose

The X-ray Detector Panel System is a comprehensive hardware and software platform designed to:

1. **Real-time Control**: Interface with X-ray detector panels via ROIC (Readout Integrated Circuit) for synchronized image capture
2. **High-Speed Data Acquisition**: Capture pixel data at rates up to 4.53 Gbps (Maximum tier) with deterministic latency
3. **Efficient Data Transport**: Stream image frames from FPGA â†’ SoC â†’ Host PC with minimal overhead
4. **Flexible Configuration**: Support multiple detector resolutions (1024Ã—1024 to 3072Ã—3072), bit depths (14-16 bit), and frame rates (15-30 fps)
5. **Development Acceleration**: Provide simulation environment and code generation tools to accelerate medical imaging device development
6. **DICOM Support**: Medical imaging standard compliance via fo-dicom 5.1.0 (XRayAngiographicImageStorage)

**Primary Use Cases**:
- Medical X-ray imaging systems (radiography, fluoroscopy, mammography)
- Detector panel characterization and testing
- Image processing algorithm development
- System integration for medical equipment OEMs

---

## System Architecture

### High-Level Data Flow

```
[X-ray Detector Panel] â”€â”€(Analog)â”€â”€> [ROIC] â”€â”€(Parallel Digital)â”€â”€> [FPGA Artix-7]
                                                                              â”‚
                                                                              â”‚ CSI-2 MIPI
                                                                              â”‚ 4-lane D-PHY
                                                                              â†“
                                                                         [SoC i.MX8M Plus]
                                                                              â”‚
                                                                              â”‚ 10GbE UDP (port 8000)
                                                                              â†“
                                                                         [Host PC / SDK]
                                                                              â†‘
                                                                              â”‚ HMAC-SHA256 Command (port 8001)
                                                                         [SoC i.MX8M Plus]
                                                                              â†‘
                                                                              â”‚ SPI Master (50MHz)
                                                                         [FPGA Artix-7]
```

### Component Roles

**FPGA (Xilinx Artix-7 XC7A35T-FGG484)** â€” *êµ¬í˜„ ì™„ë£Œ*:
- Panel scan sequencing (panel_scan_fsm â€” 6-state FSM)
- Line buffering (line_buffer â€” dual-port BRAM)
- CSI-2 MIPI D-PHY TX 4-lane (csi2_tx_wrapper)
- SPI slave for Host control (spi_slave)
- Protection logic: ê³¼ì—´/íƒ€ì´ë° ìœ„ë°˜ ê°ì§€ (protection_logic)

**SoC (NXP i.MX8M Plus, Linux 6.6.52 / Yocto Scarthgap 5.0 LTS)** â€” *ì•ŒíŒŒ ê°œë°œ ì¤‘*:
- CSI-2 RX (V4L2 ë“œë¼ì´ë²„)
- Frame Manager (4-buffer ring)
- 10GbE UDP TX (port 8000) â€” í”„ë ˆì„ ë°ì´í„° ìŠ¤íŠ¸ë¦¬ë°
- HMAC-SHA256 Command Protocol (port 8001) â€” ì œì–´ ëª…ë ¹
- Sequence Engine (6-state FSM)
- Health Monitor

**Host PC / SDK (.NET 8.0)** â€” *êµ¬í˜„ ì™„ë£Œ*:
- UDP íŒ¨í‚· ìˆ˜ì‹  ë° í”„ë ˆì„ ì¬ì¡°ë¦½ (CRC-16 ê²€ì¦)
- ì´ë¯¸ì§€ ì²˜ë¦¬: Window/Level ë§¤í•‘, TIFF/RAW/DICOM ì¸ì½”ë”©
- IDetectorClient: async, event-driven, IAsyncEnumerable streaming
- DICOM XRayAngiographicImageStorage (fo-dicom 5.1.0, 7 DICOM ëª¨ë“ˆ)

### Key Architectural Decisions

1. **CSI-2 as Primary Data Path**: MIPI CSI-2 4-lane D-PHY chosen as FPGAâ†”SoC interface (FPGA resource constraint)
2. **USB 3.x Exclusion**: USB 3.x IP cores require 72-120% of Artix-7 35T LUT capacity â€” IMPOSSIBLE
3. **10 GbE for Host Link**: Required for Target/Maximum performance tiers (>1 Gbps sustained)
4. **Single Configuration Source**: `detector_config.yaml` â†’ CodeGenerator â†’ FPGA/SoC/Host ì„¤ì • íŒŒì¼ ìë™ ìƒì„±
5. **HMAC-SHA256 Command Auth**: ëª…ë ¹ í”„ë¡œí† ì½œ ë¬´ê²°ì„± ë³´ì¥ (í¬íŠ¸ 8001)

---

## Performance Envelope

| Performance Tier | Resolution | Bit Depth | Frame Rate | Data Rate | Target Use Case |
|-----------------|------------|-----------|------------|-----------|----------------|
| **Minimum** | 1024Ã—1024 | 14-bit | 15 fps | ~0.21 Gbps | ê°œë°œ/ë‹¨ìœ„ í…ŒìŠ¤íŠ¸ |
| **Target** | 2048Ã—2048 | 16-bit | 30 fps | ~2.01 Gbps | í‘œì¤€ ì„ìƒ ì˜ìƒ |
| **Maximum** | 3072Ã—3072 | 16-bit | 30 fps | ~4.53 Gbps | ê³ í•´ìƒë„ ì—°êµ¬ ì˜ìƒ |

**í˜„ì¬ ì„¤ì •** (detector_config.yaml): 2048Ã—2048, CSI-2 4-lane 400Mbps, SPI 50MHz, 10GbE UDP port 8000

---

## Key Features

### 1. Layered Architecture
- **Hardware Abstraction**: FPGA RTL abstracts ROIC timing; SoC firmware abstracts CSI-2 and Ethernet
- **Clean Interfaces**: Well-defined API boundaries between FPGA/SoC/Host layers
- **Testability**: Each layer independently testable via C# simulators

### 2. Real-Time Panel Control
- **Deterministic Timing**: FPGA generates pixel-accurate scan sequences with <10 ns jitter
- **Synchronization**: Frame trigger, exposure control, and readout timing coordinated
- **Protection Logic**: ê³¼ì—´ ëª¨ë‹ˆí„°ë§, íƒ€ì´ë° ìœ„ë°˜ ê°ì§€, ë¹„ìƒ ì¢…ë£Œ ê²½ë¡œ

### 3. High-Speed Data Path
- **CSI-2 Streaming**: 4-lane MIPI D-PHY (Artix-7 OSERDES, ~1.0-1.25 Gbps/lane)
- **Zero-Copy Design**: SoC firmware DMAë¥¼ í†µí•œ CPU ì˜¤ë²„í—¤ë“œ ìµœì†Œí™”
- **Ethernet Offload**: 10GbE í•˜ë“œì›¨ì–´ ì²´í¬ì„¬ ë° scatter-gather DMA

### 4. Comprehensive Simulation Environment (êµ¬í˜„ ì™„ë£Œ)
- **PanelSimulator**: X-ray íŒ¨ë„ ì•„ë‚ ë¡œê·¸ ì¶œë ¥ ëª¨ë¸ (ë…¸ì´ì¦ˆ/ê²Œì¸/ì˜¤í”„ì…‹)
- **FpgaSimulator**: FPGA ë¡œì§ ë™ì‘ ëª¨ë¸ (C# .NET 8.0)
- **McuSimulator**: SoC íŒì›¨ì–´ ì—ë®¬ë ˆì´ì…˜ (CSI-2 RX, Ethernet ì—”ë“œí¬ì¸íŠ¸)
- **HostSimulator**: Host SDK í†µí•© í…ŒìŠ¤íŠ¸ í•˜ë„¤ìŠ¤
- **IntegrationTests**: 4ê°œ ì‹œë®¬ë ˆì´í„° ì „ì²´ í†µí•© (HIL íŒ¨í„´)

### 5. Single Configuration Source (êµ¬í˜„ ì™„ë£Œ)
- **detector_config.yaml**: íŒ¨ë„ ì§€ì˜¤ë©”íŠ¸ë¦¬, íƒ€ì´ë°, ì¸í„°í˜ì´ìŠ¤ íŒŒë¼ë¯¸í„°
- **CodeGenerator**: YAML â†’ RTL(.sv), C header(.h), C#(.g.cs), DTS, XDC ìë™ ìƒì„±
- **generated/** ê²€ì¦: TestSdkCompilation.csprojë¡œ ì»´íŒŒì¼ ê²€ì¦ ì™„ë£Œ

### 6. DICOM Medical Imaging Support (ì‹ ê·œ êµ¬í˜„)
- **DicomEncoder**: fo-dicom 5.1.0 ê¸°ë°˜, XRayAngiographicImageStorage
- **7 DICOM ëª¨ë“ˆ**: Patient, Study, Series, Equipment, Image Pixel ë“±
- **UID ìƒì„±**: DICOM í‘œì¤€ ì¤€ìˆ˜ (2.25.\<timestamp\>.\<random\>)
- **16-bit Big-Endian ê·¸ë ˆì´ìŠ¤ì¼€ì¼ ì¸ì½”ë”©**

### 7. Developer Tooling (êµ¬í˜„ ì™„ë£Œ)
- **ParameterExtractor** (WPF): ë²¤ë” PDFì—ì„œ íƒ€ì´ë°/ì „ê¸° íŒŒë¼ë¯¸í„° ì¶”ì¶œ
- **ConfigConverter** (CLI): YAML â†’ JSON/DTS/XDC ë³€í™˜
- **CodeGenerator** (CLI): ë°˜ë³µ RTL ë¸”ë¡ ë° ë³´ì¼ëŸ¬í”Œë ˆì´íŠ¸ ì½”ë“œ ìƒì„±
- **IntegrationRunner** (CLI): ë©€í‹° ë ˆì´ì–´ HIL ì‹œë‚˜ë¦¬ì˜¤ ìë™ í…ŒìŠ¤íŠ¸ ì¡°ìœ¨
- **GUI.Application** (WPF): SDK í†µí•© ê¸°ë³¸ GUI

---

## SPEC Document Status

| SPEC ID | ì£¼ì œ | ìƒíƒœ |
|---------|------|------|
| SPEC-ARCH-001 | System Architecture | âœ… ì™„ë£Œ |
| SPEC-FPGA-001 | FPGA RTL Design | âœ… ì™„ë£Œ |
| SPEC-FW-001 | SoC Firmware | âœ… ì™„ë£Œ |
| SPEC-POC-001 | Proof of Concept | âœ… ì™„ë£Œ |
| SPEC-SDK-001 | Host SDK | âœ… ì™„ë£Œ |
| SPEC-SIM-001 | Simulation Framework | âœ… ì™„ë£Œ |
| SPEC-TOOLS-001 | Developer Tools | âœ… ì™„ë£Œ |

---

## Quality Strategy

### Development Methodology: Hybrid (TDD + DDD)

**New Code (TDD â€” RED-GREEN-REFACTOR)**:
- ì‹ ê·œ SDK ëª¨ë“ˆ, ì‹œë®¬ë ˆì´í„°, ê°œë°œ ë„êµ¬

**Existing Code (DDD â€” ANALYZE-PRESERVE-IMPROVE)**:
- FPGA RTL, SoC íŒì›¨ì–´ HAL ìˆ˜ì • ì‹œ

### Coverage Targets (ë‹¬ì„± í˜„í™©)

- **SW ì „ì²´**: 85%+ ë‹¬ì„± (xUnit 2.9.0, coverlet)
- **SDK**: 16ê°œ í…ŒìŠ¤íŠ¸ íŒŒì¼, DicomEncoder 12ê°œ í…ŒìŠ¤íŠ¸
- **ì‹œë®¬ë ˆì´í„°**: ê° 5~6ê°œ í…ŒìŠ¤íŠ¸ íŒŒì¼
- **ì´ í…ŒìŠ¤íŠ¸ íŒŒì¼**: 50+ê°œ

### TRUST 5 Framework

- **Tested**: 85%+ coverage, characterization tests for existing code
- **Readable**: Clear naming, English comments
- **Unified**: ì¼ê´€ëœ ìŠ¤íƒ€ì¼, xUnit/Moq/FluentAssertions
- **Secured**: HMAC-SHA256 ëª…ë ¹ ì¸ì¦, OWASP ì¤€ìˆ˜
- **Trackable**: Conventional commits, SPEC ì´ìŠˆ ì°¸ì¡°

---

## Core Constraints

### FPGA Resource Budget

**Device**: Xilinx Artix-7 XC7A35T-FGG484
**Resources**: LUTs 20,800 / FFs 41,600 / BRAMs 50 / DSP 90

**Target Utilization**: <60% LUTs (<12,480 LUTs)

**Implemented RTL Modules**:
- panel_scan_fsm, line_buffer, csi2_tx_wrapper, spi_slave, protection_logic
- Top-level: csi2_detector_top.sv

### D-PHY Bandwidth Ceiling
- Artix-7 OSERDES: ~1.0-1.25 Gbps/lane (í•˜ë“œì›¨ì–´ í•œê³„)
- 4-lane aggregate: ~4-5 Gbps raw

---

## Target Users

### Primary Audience
1. **Medical Equipment OEMs**: X-ray ì˜ìƒ ì‹œìŠ¤í…œ ê°œë°œ íšŒì‚¬
2. **Detector Manufacturers**: ì»¤ìŠ¤í…€ íŒ¨ë„ í†µí•© ë²¤ë”
3. **Research Institutions**: ì˜ë£Œ ì˜ìƒ ì•Œê³ ë¦¬ì¦˜ ì—°êµ¬ ê¸°ê´€

### User Roles
- **System Architect**: ì‹œìŠ¤í…œ ìš”êµ¬ì‚¬í•­ ì •ì˜, ì»´í¬ë„ŒíŠ¸ ì„ íƒ
- **FPGA Developer**: RTL êµ¬í˜„, í•©ì„±, íƒ€ì´ë°/ë¦¬ì†ŒìŠ¤ ê²€ì¦
- **Firmware Developer**: SoC íŒì›¨ì–´ (C/C++), CSI-2 ë° Ethernet ë“œë¼ì´ë²„
- **Software Developer**: Host SDK (C#), GUI ë„êµ¬, í†µí•© í…ŒìŠ¤íŠ¸
- **Test Engineer**: HIL í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤, ì„±ëŠ¥ ê²€ì¦

---

## Development Timeline

### Phase Overview

| Phase | Milestone | Focus | Status |
|-------|-----------|-------|--------|
| P0 (W1) | M0 | Requirements & Architecture | âœ… ì™„ë£Œ |
| P1 (W2-W6) | M0.5 | Foundation & PoC | âœ… ì™„ë£Œ |
| P2 (W7-W14) | M1-M2 | Core Implementation (SW) | âœ… ì™„ë£Œ (M2-Impl) |
| P3 (W15-W18) | M3 | Integration & HIL Testing | ğŸ”œ ì§„í–‰ ì˜ˆì • |
| P4 (W19-W21) | M4 | Performance Optimization | â¬œ ë¯¸ì‹œì‘ |
| P5 (W22-W24) | M5 | Validation & Documentation | â¬œ ë¯¸ì‹œì‘ |
| P6 (W25-W27) | M6 | Pilot Deployment | â¬œ ë¯¸ì‹œì‘ |
| P7 (W28) | M6+ | Handoff & Transition | â¬œ ë¯¸ì‹œì‘ |

---

## Future Roadmap

### Next Steps (M3-Integ)
1. **ì‹¤ í•˜ë“œì›¨ì–´ HIL í…ŒìŠ¤íŠ¸**: Artix-7 dev board + i.MX8M Plus eval board ì—°ê²°
2. **Minimum Tier ê²€ì¦**: 1024Ã—1024@15fps end-to-end (<1% í”„ë ˆì„ ì†ì‹¤)
3. **í†µí•© í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤**: IT-01~IT-10 ì‹¤í–‰
4. **SPEC-INTEG-001 ì‘ì„±**: í†µí•© í…ŒìŠ¤íŠ¸ ëª…ì„¸ ë¬¸ì„œí™”

### Potential Extensions
1. **ì¶”ê°€ íŒ¨ë„ ì§€ì›**: ë‹¤ì–‘í•œ í•´ìƒë„/ë¹„íŠ¸ëìŠ¤/ì œì¡°ì‚¬ ì§€ì› í™•ì¥
2. **ì‹¤ì‹œê°„ ì „ì²˜ë¦¬**: SoCì—ì„œ ë°°ë“œí”½ì…€ ë³´ì •, ê²Œì¸/ì˜¤í”„ì…‹, íˆìŠ¤í† ê·¸ë¨ ì •ê·œí™”
3. **AI í†µí•©**: ì‹¤ì‹œê°„ ì´ë¯¸ì§€ ë¶„ë¥˜ ë˜ëŠ” ì´ìƒ ê°ì§€ ì¶”ë¡  ì—”ì§„
4. **ë©€í‹° íŒ¨ë„ ì–´ë ˆì´**: íƒ€ì¼ë“œ íŒ¨ë„ ë°°ì—´(2Ã—2, 3Ã—3) ë™ê¸°í™” ë¦¬ë“œì•„ì›ƒ
5. **FPGA ì—…ê·¸ë ˆì´ë“œ**: Artix-7 100T ë˜ëŠ” Kintex UltraScale+ ë§ˆì´ê·¸ë ˆì´ì…˜

---

## Glossary

**CSI-2**: Camera Serial Interface v2 (MIPI Alliance ì¹´ë©”ë¼ ë°ì´í„° ì „ì†¡ í‘œì¤€)
**D-PHY**: MIPI ë¬¼ë¦¬ì¸µ ì‚¬ì–‘ (CSI-2ì—ì„œ ì‚¬ìš©í•˜ëŠ” ê³ ì† ì‹œë¦¬ì–¼ í†µì‹ )
**DICOM**: Digital Imaging and Communications in Medicine (ì˜ë£Œ ì˜ìƒ í‘œì¤€)
**FPGA**: Field-Programmable Gate Array (ì¬êµ¬ì„± ê°€ëŠ¥ ë…¼ë¦¬ ë””ë°”ì´ìŠ¤)
**HMAC-SHA256**: Hash-based Message Authentication Code (ëª…ë ¹ ë¬´ê²°ì„± ì¸ì¦)
**OSERDES**: Xilinx ì¶œë ¥ ì§ë ¬í™”/ì—­ì§ë ¬í™” í”„ë¦¬ë¯¸í‹°ë¸Œ
**ROIC**: Readout Integrated Circuit (X-ray ê²€ì¶œê¸° ì•„ë‚ ë¡œê·¸â†’ë””ì§€í„¸ ë³€í™˜)
**SoC**: System-on-Chip (ì„ë² ë””ë“œ í”„ë¡œì„¸ì„œ + ì£¼ë³€ ì¥ì¹˜ í†µí•© ì¹©)
**HIL**: Hardware-in-the-Loop (ì‹¤ì œ í•˜ë“œì›¨ì–´ í¬í•¨ í…ŒìŠ¤íŠ¸)
**TRUST 5**: í’ˆì§ˆ í”„ë ˆì„ì›Œí¬ (Tested, Readable, Unified, Secured, Trackable)

---

**Document End**

*Last updated: 2026-02-27. Reflects M2-Impl completion state (SW 100%). Next update trigger: M3-Integ ì™„ë£Œ í›„.*
