#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa940c17140 .scope module, "Get_Jump_Addr" "Get_Jump_Addr" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCplus4"
    .port_info 2 /OUTPUT 32 "jumpAddr"
o0x109e23008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa940c28140_0 .net "PCplus4", 31 0, o0x109e23008;  0 drivers
v0x7fa940c337c0_0 .net *"_s1", 3 0, L_0x7fa940c41a50;  1 drivers
v0x7fa940c33860_0 .net *"_s10", 29 0, L_0x7fa940c41d90;  1 drivers
L_0x109e55050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa940c33910_0 .net *"_s15", 1 0, L_0x109e55050;  1 drivers
v0x7fa940c339c0_0 .net *"_s3", 25 0, L_0x7fa940c41af0;  1 drivers
v0x7fa940c33ab0_0 .net *"_s4", 25 0, L_0x7fa940c41c70;  1 drivers
v0x7fa940c33b60_0 .net *"_s6", 23 0, L_0x7fa940c41b90;  1 drivers
L_0x109e55008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa940c33c10_0 .net *"_s8", 1 0, L_0x109e55008;  1 drivers
o0x109e23188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa940c33cc0_0 .net "instr", 31 0, o0x109e23188;  0 drivers
v0x7fa940c33dd0_0 .net "jumpAddr", 31 0, L_0x7fa940c41eb0;  1 drivers
L_0x7fa940c41a50 .part o0x109e23008, 28, 4;
L_0x7fa940c41af0 .part o0x109e23188, 0, 26;
L_0x7fa940c41b90 .part L_0x7fa940c41af0, 0, 24;
L_0x7fa940c41c70 .concat [ 2 24 0 0], L_0x109e55008, L_0x7fa940c41b90;
L_0x7fa940c41d90 .concat [ 26 4 0 0], L_0x7fa940c41c70, L_0x7fa940c41a50;
L_0x7fa940c41eb0 .concat [ 30 2 0 0], L_0x7fa940c41d90, L_0x109e55050;
S_0x7fa940c17860 .scope module, "testbench" "testbench" 3 25;
 .timescale 0 0;
v0x7fa940c3f0b0_0 .net "ALUOut_E", 31 0, v0x7fa940c34200_0;  1 drivers
v0x7fa940c3f1a0_0 .net "ALUOut_M", 31 0, v0x7fa940c34970_0;  1 drivers
v0x7fa940c3f230_0 .net "ALUOut_W", 31 0, v0x7fa940c37160_0;  1 drivers
v0x7fa940c3f300_0 .net "EX_D", 4 0, v0x7fa940c39b00_0;  1 drivers
v0x7fa940c3f3d0_0 .net "EX_E", 4 0, v0x7fa940c356a0_0;  1 drivers
v0x7fa940c3f4a0_0 .net "MEM_D", 2 0, v0x7fa940c39c90_0;  1 drivers
v0x7fa940c3f570_0 .net "MEM_E", 2 0, v0x7fa940c357c0_0;  1 drivers
v0x7fa940c3f640_0 .net "MEM_M", 2 0, v0x7fa940c34ad0_0;  1 drivers
v0x7fa940c3f6d0_0 .net "Next_PC", 31 0, v0x7fa940c38f70_0;  1 drivers
v0x7fa940c3f7e0_0 .net "PCBranch_D", 31 0, v0x7fa940c38a10_0;  1 drivers
v0x7fa940c3f8b0_0 .net "PCPlus4_D", 31 0, v0x7fa940c36b20_0;  1 drivers
v0x7fa940c3f980_0 .net "PCPlus4_F", 31 0, L_0x7fa940c42000;  1 drivers
v0x7fa940c3fa50_0 .net "PCSrc_D", 0 0, v0x7fa940c39370_0;  1 drivers
v0x7fa940c3fae0_0 .net "PC_D", 31 0, v0x7fa940c36980_0;  1 drivers
v0x7fa940c3fb70_0 .net "PC_F", 31 0, v0x7fa940c37b00_0;  1 drivers
v0x7fa940c3fc80_0 .net "RD1_D", 31 0, v0x7fa940c3d270_0;  1 drivers
v0x7fa940c3fd10_0 .net "RD1_E", 31 0, v0x7fa940c35950_0;  1 drivers
v0x7fa940c3fee0_0 .net "RD2_D", 31 0, v0x7fa940c3d330_0;  1 drivers
v0x7fa940c3ff70_0 .net "RD2_E", 31 0, v0x7fa940c35a90_0;  1 drivers
v0x7fa940c40000_0 .net "Rd_E", 4 0, v0x7fa940c35c70_0;  1 drivers
v0x7fa940c40090_0 .net "ResultW", 0 0, L_0x7fa940c42df0;  1 drivers
o0x109e287f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa940c40120_0 .net "Result_W", 31 0, o0x109e287f8;  0 drivers
v0x7fa940c401b0_0 .net "Rs_E", 4 0, v0x7fa940c35dd0_0;  1 drivers
v0x7fa940c40240_0 .net "Rt_E", 4 0, v0x7fa940c35f30_0;  1 drivers
v0x7fa940c40310_0 .net "WB_D", 1 0, v0x7fa940c3a0c0_0;  1 drivers
v0x7fa940c403e0_0 .net "WB_E", 1 0, v0x7fa940c362d0_0;  1 drivers
v0x7fa940c404b0_0 .net "WB_M", 1 0, v0x7fa940c34c70_0;  1 drivers
v0x7fa940c40580_0 .net "WB_W", 1 0, v0x7fa940c37450_0;  1 drivers
L_0x109e550e0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7fa940c40610_0 .net/2u *"_s5", 31 0, L_0x109e550e0;  1 drivers
v0x7fa940c406a0_0 .net "a0", 31 0, L_0x7fa940c421b0;  1 drivers
v0x7fa940c40770_0 .net "branch", 0 0, v0x7fa940c3a180_0;  1 drivers
v0x7fa940c40840_0 .var "clk", 0 0;
v0x7fa940c409d0_0 .net "instr_D", 31 0, v0x7fa940c36800_0;  1 drivers
v0x7fa940c3fda0_0 .net "instr_F", 31 0, v0x7fa940c3c210_0;  1 drivers
v0x7fa940c40c60_0 .net "jal_control", 0 0, v0x7fa940c3a2a0_0;  1 drivers
v0x7fa940c40cf0_0 .net "jr_control", 0 0, v0x7fa940c3a330_0;  1 drivers
v0x7fa940c40d80_0 .net "jump", 0 0, v0x7fa940c3a3c0_0;  1 drivers
v0x7fa940c40e10_0 .net "memRead", 0 0, v0x7fa940c3a560_0;  1 drivers
v0x7fa940c40ea0_0 .net "number_instructions", 31 0, v0x7fa940c3c380_0;  1 drivers
v0x7fa940c40f70_0 .net "ra", 31 0, L_0x7fa940c42220;  1 drivers
v0x7fa940c41000_0 .net "readData_M", 31 0, v0x7fa940c3bd50_0;  1 drivers
v0x7fa940c410d0_0 .net "readData_W", 31 0, v0x7fa940c372c0_0;  1 drivers
v0x7fa940c411a0_0 .net "signImm_D", 31 0, v0x7fa940c3ea60_0;  1 drivers
v0x7fa940c41230_0 .net "signImm_E", 31 0, v0x7fa940c36090_0;  1 drivers
v0x7fa940c41300_0 .net "srcB", 31 0, v0x7fa940c384c0_0;  1 drivers
v0x7fa940c413d0_0 .net "stat_control", 0 0, v0x7fa940c3ee60_0;  1 drivers
v0x7fa940c414a0_0 .net "syscall_control", 0 0, v0x7fa940c3a600_0;  1 drivers
v0x7fa940c41570_0 .net "v0", 31 0, L_0x7fa940c42140;  1 drivers
v0x7fa940c41640_0 .net "writeData_M", 31 0, v0x7fa940c34dd0_0;  1 drivers
v0x7fa940c41710_0 .net "writeReg_E", 4 0, v0x7fa940c3e0e0_0;  1 drivers
v0x7fa940c417e0_0 .net "writeReg_M", 4 0, v0x7fa940c34f90_0;  1 drivers
v0x7fa940c418b0_0 .net "writeReg_W", 4 0, v0x7fa940c375b0_0;  1 drivers
v0x7fa940c41980_0 .net "zero", 0 0, v0x7fa940c34420_0;  1 drivers
L_0x7fa940c42290 .arith/sum 32, v0x7fa940c36980_0, L_0x109e550e0;
L_0x7fa940c423d0 .part v0x7fa940c36800_0, 21, 5;
L_0x7fa940c424f0 .part v0x7fa940c36800_0, 16, 5;
L_0x7fa940c42590 .part v0x7fa940c39c90_0, 0, 1;
L_0x7fa940c42630 .part v0x7fa940c36800_0, 21, 5;
L_0x7fa940c42700 .part v0x7fa940c36800_0, 16, 5;
L_0x7fa940c427a0 .part v0x7fa940c36800_0, 11, 5;
L_0x7fa940c429a0 .part v0x7fa940c356a0_0, 4, 1;
L_0x7fa940c42a40 .part v0x7fa940c356a0_0, 3, 1;
L_0x7fa940c42b30 .part v0x7fa940c356a0_0, 0, 3;
L_0x7fa940c42c50 .part v0x7fa940c34ad0_0, 2, 1;
L_0x7fa940c42d50 .part v0x7fa940c37450_0, 0, 1;
L_0x7fa940c42df0 .part v0x7fa940c3c860_0, 0, 1;
S_0x7fa940c33ed0 .scope module, "ALU_block" "ALU" 3 175, 4 5 0, S_0x7fa940c17860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg1"
    .port_info 1 /INPUT 32 "reg2"
    .port_info 2 /INPUT 3 "ALUop"
    .port_info 3 /OUTPUT 32 "ALUresult"
    .port_info 4 /OUTPUT 1 "zero"
v0x7fa940c34140_0 .net "ALUop", 2 0, L_0x7fa940c42b30;  1 drivers
v0x7fa940c34200_0 .var "ALUresult", 31 0;
v0x7fa940c342b0_0 .net "reg1", 31 0, v0x7fa940c35950_0;  alias, 1 drivers
v0x7fa940c34370_0 .net "reg2", 31 0, v0x7fa940c384c0_0;  alias, 1 drivers
v0x7fa940c34420_0 .var "zero", 0 0;
E_0x7fa940c34100 .event edge, v0x7fa940c34140_0, v0x7fa940c342b0_0, v0x7fa940c34370_0, v0x7fa940c34200_0;
S_0x7fa940c34580 .scope module, "ExMem" "EX_MEM" 3 181, 5 4 0, S_0x7fa940c17860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 3 "MEM_E"
    .port_info 2 /INPUT 2 "WB_E"
    .port_info 3 /INPUT 32 "ALUOut_E"
    .port_info 4 /INPUT 32 "WriteData_E"
    .port_info 5 /INPUT 5 "WriteReg_E"
    .port_info 6 /OUTPUT 3 "MEM_M"
    .port_info 7 /OUTPUT 2 "WB_M"
    .port_info 8 /OUTPUT 32 "ALUOut_M"
    .port_info 9 /OUTPUT 32 "WriteData_M"
    .port_info 10 /OUTPUT 5 "WriteReg_M"
v0x7fa940c348a0_0 .net "ALUOut_E", 31 0, v0x7fa940c34200_0;  alias, 1 drivers
v0x7fa940c34970_0 .var "ALUOut_M", 31 0;
v0x7fa940c34a10_0 .net "MEM_E", 2 0, v0x7fa940c357c0_0;  alias, 1 drivers
v0x7fa940c34ad0_0 .var "MEM_M", 2 0;
v0x7fa940c34b80_0 .net "WB_E", 1 0, v0x7fa940c362d0_0;  alias, 1 drivers
v0x7fa940c34c70_0 .var "WB_M", 1 0;
v0x7fa940c34d20_0 .net "WriteData_E", 31 0, v0x7fa940c35a90_0;  alias, 1 drivers
v0x7fa940c34dd0_0 .var "WriteData_M", 31 0;
v0x7fa940c34e80_0 .net "WriteReg_E", 4 0, v0x7fa940c3e0e0_0;  alias, 1 drivers
v0x7fa940c34f90_0 .var "WriteReg_M", 4 0;
v0x7fa940c35040_0 .net "clk", 0 0, v0x7fa940c40840_0;  1 drivers
E_0x7fa940c33a60 .event posedge, v0x7fa940c35040_0;
S_0x7fa940c351f0 .scope module, "IdEx" "ID_EX" 3 163, 6 4 0, S_0x7fa940c17860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "EX_D"
    .port_info 2 /INPUT 3 "MEM_D"
    .port_info 3 /INPUT 2 "WB_D"
    .port_info 4 /INPUT 5 "Rs_D"
    .port_info 5 /INPUT 5 "Rt_D"
    .port_info 6 /INPUT 5 "Rd_D"
    .port_info 7 /INPUT 32 "RD1_D"
    .port_info 8 /INPUT 32 "RD2_D"
    .port_info 9 /INPUT 32 "SignImm_D"
    .port_info 10 /OUTPUT 5 "EX_E"
    .port_info 11 /OUTPUT 3 "MEM_E"
    .port_info 12 /OUTPUT 2 "WB_E"
    .port_info 13 /OUTPUT 5 "Rs_E"
    .port_info 14 /OUTPUT 5 "Rt_E"
    .port_info 15 /OUTPUT 5 "Rd_E"
    .port_info 16 /OUTPUT 32 "RD1_E"
    .port_info 17 /OUTPUT 32 "RD2_E"
    .port_info 18 /OUTPUT 32 "SignImm_E"
v0x7fa940c35610_0 .net "EX_D", 4 0, v0x7fa940c39b00_0;  alias, 1 drivers
v0x7fa940c356a0_0 .var "EX_E", 4 0;
v0x7fa940c35730_0 .net "MEM_D", 2 0, v0x7fa940c39c90_0;  alias, 1 drivers
v0x7fa940c357c0_0 .var "MEM_E", 2 0;
v0x7fa940c35870_0 .net "RD1_D", 31 0, v0x7fa940c3d270_0;  alias, 1 drivers
v0x7fa940c35950_0 .var "RD1_E", 31 0;
v0x7fa940c359f0_0 .net "RD2_D", 31 0, v0x7fa940c3d330_0;  alias, 1 drivers
v0x7fa940c35a90_0 .var "RD2_E", 31 0;
v0x7fa940c35b50_0 .net "Rd_D", 4 0, L_0x7fa940c427a0;  1 drivers
v0x7fa940c35c70_0 .var "Rd_E", 4 0;
v0x7fa940c35d20_0 .net "Rs_D", 4 0, L_0x7fa940c42630;  1 drivers
v0x7fa940c35dd0_0 .var "Rs_E", 4 0;
v0x7fa940c35e80_0 .net "Rt_D", 4 0, L_0x7fa940c42700;  1 drivers
v0x7fa940c35f30_0 .var "Rt_E", 4 0;
v0x7fa940c35fe0_0 .net "SignImm_D", 31 0, v0x7fa940c3ea60_0;  alias, 1 drivers
v0x7fa940c36090_0 .var "SignImm_E", 31 0;
v0x7fa940c36140_0 .net "WB_D", 1 0, v0x7fa940c3a0c0_0;  alias, 1 drivers
v0x7fa940c362d0_0 .var "WB_E", 1 0;
v0x7fa940c36380_0 .net "clk", 0 0, v0x7fa940c40840_0;  alias, 1 drivers
S_0x7fa940c36550 .scope module, "IfId" "IF_ID" 3 127, 7 4 0, S_0x7fa940c17860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PCSrcD"
    .port_info 2 /INPUT 32 "PC_F"
    .port_info 3 /INPUT 32 "Instr_F"
    .port_info 4 /INPUT 32 "PC_Plus4_F"
    .port_info 5 /OUTPUT 32 "PC_D"
    .port_info 6 /OUTPUT 32 "Instr_D"
    .port_info 7 /OUTPUT 32 "PC_Plus4_D"
v0x7fa940c36800_0 .var "Instr_D", 31 0;
v0x7fa940c368c0_0 .net "Instr_F", 31 0, v0x7fa940c3c210_0;  alias, 1 drivers
v0x7fa940c353b0_0 .net "PCSrcD", 0 0, v0x7fa940c39370_0;  alias, 1 drivers
v0x7fa940c36980_0 .var "PC_D", 31 0;
v0x7fa940c36a30_0 .net "PC_F", 31 0, v0x7fa940c37b00_0;  alias, 1 drivers
v0x7fa940c36b20_0 .var "PC_Plus4_D", 31 0;
v0x7fa940c36bd0_0 .net "PC_Plus4_F", 31 0, L_0x7fa940c42000;  alias, 1 drivers
v0x7fa940c36c80_0 .net "clk", 0 0, v0x7fa940c40840_0;  alias, 1 drivers
S_0x7fa940c36df0 .scope module, "MemWb" "MEM_WB" 3 193, 8 4 0, S_0x7fa940c17860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "WB_M"
    .port_info 2 /INPUT 32 "ReadData_M"
    .port_info 3 /INPUT 32 "ALUOut_M"
    .port_info 4 /INPUT 5 "WriteReg_M"
    .port_info 5 /OUTPUT 2 "WB_W"
    .port_info 6 /OUTPUT 32 "ReadData_W"
    .port_info 7 /OUTPUT 32 "ALUOut_W"
    .port_info 8 /OUTPUT 5 "WriteReg_W"
v0x7fa940c370d0_0 .net "ALUOut_M", 31 0, v0x7fa940c34970_0;  alias, 1 drivers
v0x7fa940c37160_0 .var "ALUOut_W", 31 0;
v0x7fa940c37200_0 .net "ReadData_M", 31 0, v0x7fa940c3bd50_0;  alias, 1 drivers
v0x7fa940c372c0_0 .var "ReadData_W", 31 0;
v0x7fa940c37370_0 .net "WB_M", 1 0, v0x7fa940c34c70_0;  alias, 1 drivers
v0x7fa940c37450_0 .var "WB_W", 1 0;
v0x7fa940c374f0_0 .net "WriteReg_M", 4 0, v0x7fa940c34f90_0;  alias, 1 drivers
v0x7fa940c375b0_0 .var "WriteReg_W", 4 0;
v0x7fa940c37650_0 .net "clk", 0 0, v0x7fa940c40840_0;  alias, 1 drivers
S_0x7fa940c37840 .scope module, "PC_block" "PC" 3 115, 9 5 0, S_0x7fa940c17860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "nextPC"
    .port_info 2 /OUTPUT 32 "currPC"
v0x7fa940c379f0_0 .net "clk", 0 0, v0x7fa940c40840_0;  alias, 1 drivers
v0x7fa940c37b00_0 .var "currPC", 31 0;
v0x7fa940c37b90_0 .net "nextPC", 31 0, v0x7fa940c38f70_0;  alias, 1 drivers
S_0x7fa940c37c70 .scope module, "PCadd4" "Add4" 3 121, 10 5 0, S_0x7fa940c17860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "PCplus4"
v0x7fa940c37e60_0 .net "PCplus4", 31 0, L_0x7fa940c42000;  alias, 1 drivers
L_0x109e55098 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fa940c37f10_0 .net/2u *"_s0", 31 0, L_0x109e55098;  1 drivers
v0x7fa940c37fb0_0 .net "currPC", 31 0, v0x7fa940c37b00_0;  alias, 1 drivers
L_0x7fa940c42000 .arith/sum 32, v0x7fa940c37b00_0, L_0x109e55098;
S_0x7fa940c380d0 .scope module, "aluMux" "Mux_2_1_32bit" 3 172, 11 5 0, S_0x7fa940c17860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fa940c38330_0 .net "mux_in_0", 31 0, v0x7fa940c35a90_0;  alias, 1 drivers
v0x7fa940c38420_0 .net "mux_in_1", 31 0, v0x7fa940c36090_0;  alias, 1 drivers
v0x7fa940c384c0_0 .var "mux_out", 31 0;
v0x7fa940c38590_0 .net "select", 0 0, L_0x7fa940c42a40;  1 drivers
E_0x7fa940c382e0 .event edge, v0x7fa940c38590_0, v0x7fa940c34d20_0, v0x7fa940c36090_0;
S_0x7fa940c38670 .scope module, "branchAdder" "Adder" 3 142, 10 10 0, S_0x7fa940c17860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_Plus4"
    .port_info 1 /INPUT 32 "signExtendedImmediate"
    .port_info 2 /OUTPUT 32 "out"
v0x7fa940c38940_0 .net "PC_Plus4", 31 0, v0x7fa940c36b20_0;  alias, 1 drivers
v0x7fa940c38a10_0 .var "out", 31 0;
v0x7fa940c38aa0_0 .net "signExtendedImmediate", 31 0, v0x7fa940c3ea60_0;  alias, 1 drivers
E_0x7fa940c388f0 .event edge, v0x7fa940c36b20_0, v0x7fa940c35fe0_0;
S_0x7fa940c38b80 .scope module, "branchMux" "Mux_2_1_32bit" 3 112, 11 5 0, S_0x7fa940c17860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
L_0x109e55128 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v0x7fa940c38df0_0 .net "mux_in_0", 31 0, L_0x109e55128;  1 drivers
v0x7fa940c38eb0_0 .net "mux_in_1", 31 0, v0x7fa940c38a10_0;  alias, 1 drivers
v0x7fa940c38f70_0 .var "mux_out", 31 0;
v0x7fa940c39040_0 .net "select", 0 0, v0x7fa940c39370_0;  alias, 1 drivers
E_0x7fa940c38d90 .event edge, v0x7fa940c353b0_0, v0x7fa940c38df0_0, v0x7fa940c38a10_0;
S_0x7fa940c39120 .scope module, "branch_control" "And_Gate" 3 145, 12 5 0, S_0x7fa940c17860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "and_out"
v0x7fa940c39370_0 .var "and_out", 0 0;
v0x7fa940c39450_0 .net "branch", 0 0, v0x7fa940c3a180_0;  alias, 1 drivers
v0x7fa940c394f0_0 .net "zero", 0 0, v0x7fa940c34420_0;  alias, 1 drivers
E_0x7fa940c39320 .event edge, v0x7fa940c39450_0, v0x7fa940c34420_0;
S_0x7fa940c395d0 .scope module, "control_block" "Control" 3 133, 13 7 0, S_0x7fa940c17860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 5 "EX_D"
    .port_info 2 /OUTPUT 3 "MEM_D"
    .port_info 3 /OUTPUT 2 "WB_D"
    .port_info 4 /OUTPUT 1 "jump"
    .port_info 5 /OUTPUT 1 "branch"
    .port_info 6 /OUTPUT 1 "syscall_control"
    .port_info 7 /OUTPUT 1 "jr_control"
    .port_info 8 /OUTPUT 1 "jal_control"
    .port_info 9 /OUTPUT 1 "memread"
v0x7fa940c39910_0 .var "ALUop", 2 0;
v0x7fa940c399d0_0 .var "ALUsrc", 0 0;
v0x7fa940c39a70_0 .var "Branch", 0 0;
v0x7fa940c39b00_0 .var "EX_D", 4 0;
v0x7fa940c39bc0_0 .var "Jump", 0 0;
v0x7fa940c39c90_0 .var "MEM_D", 2 0;
v0x7fa940c39d30_0 .var "MemRead", 0 0;
v0x7fa940c39dc0_0 .var "MemToReg", 0 0;
v0x7fa940c39e60_0 .var "MemWrite", 0 0;
v0x7fa940c39f80_0 .var "RegDst", 0 0;
v0x7fa940c3a020_0 .var "RegWrite", 0 0;
v0x7fa940c3a0c0_0 .var "WB_D", 1 0;
v0x7fa940c3a180_0 .var "branch", 0 0;
v0x7fa940c3a210_0 .net "instr", 31 0, v0x7fa940c36800_0;  alias, 1 drivers
v0x7fa940c3a2a0_0 .var "jal_control", 0 0;
v0x7fa940c3a330_0 .var "jr_control", 0 0;
v0x7fa940c3a3c0_0 .var "jump", 0 0;
v0x7fa940c3a560_0 .var "memread", 0 0;
v0x7fa940c3a600_0 .var "syscall_control", 0 0;
E_0x7fa940c398c0 .event edge, v0x7fa940c36800_0;
S_0x7fa940c3a790 .scope module, "dataMem" "Data_Memory" 3 187, 14 5 0, S_0x7fa940c17860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memWrite"
    .port_info 2 /INPUT 1 "memRead"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /OUTPUT 32 "readData"
v0x7fa940c3a9b0_0 .net "address", 31 0, v0x7fa940c34970_0;  alias, 1 drivers
v0x7fa940c3aaa0_0 .net "clk", 0 0, v0x7fa940c40840_0;  alias, 1 drivers
v0x7fa940c3ab40_0 .net "memRead", 0 0, v0x7fa940c3a560_0;  alias, 1 drivers
v0x7fa940c3abf0_0 .net "memWrite", 0 0, L_0x7fa940c42c50;  1 drivers
v0x7fa940c3ac80 .array "memory", 536870655 536870911, 31 0;
v0x7fa940c3bd50_0 .var "readData", 31 0;
v0x7fa940c3bdf0_0 .net "writeData", 31 0, v0x7fa940c34dd0_0;  alias, 1 drivers
E_0x7fa940c39f20 .event negedge, v0x7fa940c35040_0;
v0x7fa940c3ac80_0 .array/port v0x7fa940c3ac80, 0;
v0x7fa940c3ac80_1 .array/port v0x7fa940c3ac80, 1;
E_0x7fa940c3a980/0 .event edge, v0x7fa940c3a560_0, v0x7fa940c34970_0, v0x7fa940c3ac80_0, v0x7fa940c3ac80_1;
v0x7fa940c3ac80_2 .array/port v0x7fa940c3ac80, 2;
v0x7fa940c3ac80_3 .array/port v0x7fa940c3ac80, 3;
v0x7fa940c3ac80_4 .array/port v0x7fa940c3ac80, 4;
v0x7fa940c3ac80_5 .array/port v0x7fa940c3ac80, 5;
E_0x7fa940c3a980/1 .event edge, v0x7fa940c3ac80_2, v0x7fa940c3ac80_3, v0x7fa940c3ac80_4, v0x7fa940c3ac80_5;
v0x7fa940c3ac80_6 .array/port v0x7fa940c3ac80, 6;
v0x7fa940c3ac80_7 .array/port v0x7fa940c3ac80, 7;
v0x7fa940c3ac80_8 .array/port v0x7fa940c3ac80, 8;
v0x7fa940c3ac80_9 .array/port v0x7fa940c3ac80, 9;
E_0x7fa940c3a980/2 .event edge, v0x7fa940c3ac80_6, v0x7fa940c3ac80_7, v0x7fa940c3ac80_8, v0x7fa940c3ac80_9;
v0x7fa940c3ac80_10 .array/port v0x7fa940c3ac80, 10;
v0x7fa940c3ac80_11 .array/port v0x7fa940c3ac80, 11;
v0x7fa940c3ac80_12 .array/port v0x7fa940c3ac80, 12;
v0x7fa940c3ac80_13 .array/port v0x7fa940c3ac80, 13;
E_0x7fa940c3a980/3 .event edge, v0x7fa940c3ac80_10, v0x7fa940c3ac80_11, v0x7fa940c3ac80_12, v0x7fa940c3ac80_13;
v0x7fa940c3ac80_14 .array/port v0x7fa940c3ac80, 14;
v0x7fa940c3ac80_15 .array/port v0x7fa940c3ac80, 15;
v0x7fa940c3ac80_16 .array/port v0x7fa940c3ac80, 16;
v0x7fa940c3ac80_17 .array/port v0x7fa940c3ac80, 17;
E_0x7fa940c3a980/4 .event edge, v0x7fa940c3ac80_14, v0x7fa940c3ac80_15, v0x7fa940c3ac80_16, v0x7fa940c3ac80_17;
v0x7fa940c3ac80_18 .array/port v0x7fa940c3ac80, 18;
v0x7fa940c3ac80_19 .array/port v0x7fa940c3ac80, 19;
v0x7fa940c3ac80_20 .array/port v0x7fa940c3ac80, 20;
v0x7fa940c3ac80_21 .array/port v0x7fa940c3ac80, 21;
E_0x7fa940c3a980/5 .event edge, v0x7fa940c3ac80_18, v0x7fa940c3ac80_19, v0x7fa940c3ac80_20, v0x7fa940c3ac80_21;
v0x7fa940c3ac80_22 .array/port v0x7fa940c3ac80, 22;
v0x7fa940c3ac80_23 .array/port v0x7fa940c3ac80, 23;
v0x7fa940c3ac80_24 .array/port v0x7fa940c3ac80, 24;
v0x7fa940c3ac80_25 .array/port v0x7fa940c3ac80, 25;
E_0x7fa940c3a980/6 .event edge, v0x7fa940c3ac80_22, v0x7fa940c3ac80_23, v0x7fa940c3ac80_24, v0x7fa940c3ac80_25;
v0x7fa940c3ac80_26 .array/port v0x7fa940c3ac80, 26;
v0x7fa940c3ac80_27 .array/port v0x7fa940c3ac80, 27;
v0x7fa940c3ac80_28 .array/port v0x7fa940c3ac80, 28;
v0x7fa940c3ac80_29 .array/port v0x7fa940c3ac80, 29;
E_0x7fa940c3a980/7 .event edge, v0x7fa940c3ac80_26, v0x7fa940c3ac80_27, v0x7fa940c3ac80_28, v0x7fa940c3ac80_29;
v0x7fa940c3ac80_30 .array/port v0x7fa940c3ac80, 30;
v0x7fa940c3ac80_31 .array/port v0x7fa940c3ac80, 31;
v0x7fa940c3ac80_32 .array/port v0x7fa940c3ac80, 32;
v0x7fa940c3ac80_33 .array/port v0x7fa940c3ac80, 33;
E_0x7fa940c3a980/8 .event edge, v0x7fa940c3ac80_30, v0x7fa940c3ac80_31, v0x7fa940c3ac80_32, v0x7fa940c3ac80_33;
v0x7fa940c3ac80_34 .array/port v0x7fa940c3ac80, 34;
v0x7fa940c3ac80_35 .array/port v0x7fa940c3ac80, 35;
v0x7fa940c3ac80_36 .array/port v0x7fa940c3ac80, 36;
v0x7fa940c3ac80_37 .array/port v0x7fa940c3ac80, 37;
E_0x7fa940c3a980/9 .event edge, v0x7fa940c3ac80_34, v0x7fa940c3ac80_35, v0x7fa940c3ac80_36, v0x7fa940c3ac80_37;
v0x7fa940c3ac80_38 .array/port v0x7fa940c3ac80, 38;
v0x7fa940c3ac80_39 .array/port v0x7fa940c3ac80, 39;
v0x7fa940c3ac80_40 .array/port v0x7fa940c3ac80, 40;
v0x7fa940c3ac80_41 .array/port v0x7fa940c3ac80, 41;
E_0x7fa940c3a980/10 .event edge, v0x7fa940c3ac80_38, v0x7fa940c3ac80_39, v0x7fa940c3ac80_40, v0x7fa940c3ac80_41;
v0x7fa940c3ac80_42 .array/port v0x7fa940c3ac80, 42;
v0x7fa940c3ac80_43 .array/port v0x7fa940c3ac80, 43;
v0x7fa940c3ac80_44 .array/port v0x7fa940c3ac80, 44;
v0x7fa940c3ac80_45 .array/port v0x7fa940c3ac80, 45;
E_0x7fa940c3a980/11 .event edge, v0x7fa940c3ac80_42, v0x7fa940c3ac80_43, v0x7fa940c3ac80_44, v0x7fa940c3ac80_45;
v0x7fa940c3ac80_46 .array/port v0x7fa940c3ac80, 46;
v0x7fa940c3ac80_47 .array/port v0x7fa940c3ac80, 47;
v0x7fa940c3ac80_48 .array/port v0x7fa940c3ac80, 48;
v0x7fa940c3ac80_49 .array/port v0x7fa940c3ac80, 49;
E_0x7fa940c3a980/12 .event edge, v0x7fa940c3ac80_46, v0x7fa940c3ac80_47, v0x7fa940c3ac80_48, v0x7fa940c3ac80_49;
v0x7fa940c3ac80_50 .array/port v0x7fa940c3ac80, 50;
v0x7fa940c3ac80_51 .array/port v0x7fa940c3ac80, 51;
v0x7fa940c3ac80_52 .array/port v0x7fa940c3ac80, 52;
v0x7fa940c3ac80_53 .array/port v0x7fa940c3ac80, 53;
E_0x7fa940c3a980/13 .event edge, v0x7fa940c3ac80_50, v0x7fa940c3ac80_51, v0x7fa940c3ac80_52, v0x7fa940c3ac80_53;
v0x7fa940c3ac80_54 .array/port v0x7fa940c3ac80, 54;
v0x7fa940c3ac80_55 .array/port v0x7fa940c3ac80, 55;
v0x7fa940c3ac80_56 .array/port v0x7fa940c3ac80, 56;
v0x7fa940c3ac80_57 .array/port v0x7fa940c3ac80, 57;
E_0x7fa940c3a980/14 .event edge, v0x7fa940c3ac80_54, v0x7fa940c3ac80_55, v0x7fa940c3ac80_56, v0x7fa940c3ac80_57;
v0x7fa940c3ac80_58 .array/port v0x7fa940c3ac80, 58;
v0x7fa940c3ac80_59 .array/port v0x7fa940c3ac80, 59;
v0x7fa940c3ac80_60 .array/port v0x7fa940c3ac80, 60;
v0x7fa940c3ac80_61 .array/port v0x7fa940c3ac80, 61;
E_0x7fa940c3a980/15 .event edge, v0x7fa940c3ac80_58, v0x7fa940c3ac80_59, v0x7fa940c3ac80_60, v0x7fa940c3ac80_61;
v0x7fa940c3ac80_62 .array/port v0x7fa940c3ac80, 62;
v0x7fa940c3ac80_63 .array/port v0x7fa940c3ac80, 63;
v0x7fa940c3ac80_64 .array/port v0x7fa940c3ac80, 64;
v0x7fa940c3ac80_65 .array/port v0x7fa940c3ac80, 65;
E_0x7fa940c3a980/16 .event edge, v0x7fa940c3ac80_62, v0x7fa940c3ac80_63, v0x7fa940c3ac80_64, v0x7fa940c3ac80_65;
v0x7fa940c3ac80_66 .array/port v0x7fa940c3ac80, 66;
v0x7fa940c3ac80_67 .array/port v0x7fa940c3ac80, 67;
v0x7fa940c3ac80_68 .array/port v0x7fa940c3ac80, 68;
v0x7fa940c3ac80_69 .array/port v0x7fa940c3ac80, 69;
E_0x7fa940c3a980/17 .event edge, v0x7fa940c3ac80_66, v0x7fa940c3ac80_67, v0x7fa940c3ac80_68, v0x7fa940c3ac80_69;
v0x7fa940c3ac80_70 .array/port v0x7fa940c3ac80, 70;
v0x7fa940c3ac80_71 .array/port v0x7fa940c3ac80, 71;
v0x7fa940c3ac80_72 .array/port v0x7fa940c3ac80, 72;
v0x7fa940c3ac80_73 .array/port v0x7fa940c3ac80, 73;
E_0x7fa940c3a980/18 .event edge, v0x7fa940c3ac80_70, v0x7fa940c3ac80_71, v0x7fa940c3ac80_72, v0x7fa940c3ac80_73;
v0x7fa940c3ac80_74 .array/port v0x7fa940c3ac80, 74;
v0x7fa940c3ac80_75 .array/port v0x7fa940c3ac80, 75;
v0x7fa940c3ac80_76 .array/port v0x7fa940c3ac80, 76;
v0x7fa940c3ac80_77 .array/port v0x7fa940c3ac80, 77;
E_0x7fa940c3a980/19 .event edge, v0x7fa940c3ac80_74, v0x7fa940c3ac80_75, v0x7fa940c3ac80_76, v0x7fa940c3ac80_77;
v0x7fa940c3ac80_78 .array/port v0x7fa940c3ac80, 78;
v0x7fa940c3ac80_79 .array/port v0x7fa940c3ac80, 79;
v0x7fa940c3ac80_80 .array/port v0x7fa940c3ac80, 80;
v0x7fa940c3ac80_81 .array/port v0x7fa940c3ac80, 81;
E_0x7fa940c3a980/20 .event edge, v0x7fa940c3ac80_78, v0x7fa940c3ac80_79, v0x7fa940c3ac80_80, v0x7fa940c3ac80_81;
v0x7fa940c3ac80_82 .array/port v0x7fa940c3ac80, 82;
v0x7fa940c3ac80_83 .array/port v0x7fa940c3ac80, 83;
v0x7fa940c3ac80_84 .array/port v0x7fa940c3ac80, 84;
v0x7fa940c3ac80_85 .array/port v0x7fa940c3ac80, 85;
E_0x7fa940c3a980/21 .event edge, v0x7fa940c3ac80_82, v0x7fa940c3ac80_83, v0x7fa940c3ac80_84, v0x7fa940c3ac80_85;
v0x7fa940c3ac80_86 .array/port v0x7fa940c3ac80, 86;
v0x7fa940c3ac80_87 .array/port v0x7fa940c3ac80, 87;
v0x7fa940c3ac80_88 .array/port v0x7fa940c3ac80, 88;
v0x7fa940c3ac80_89 .array/port v0x7fa940c3ac80, 89;
E_0x7fa940c3a980/22 .event edge, v0x7fa940c3ac80_86, v0x7fa940c3ac80_87, v0x7fa940c3ac80_88, v0x7fa940c3ac80_89;
v0x7fa940c3ac80_90 .array/port v0x7fa940c3ac80, 90;
v0x7fa940c3ac80_91 .array/port v0x7fa940c3ac80, 91;
v0x7fa940c3ac80_92 .array/port v0x7fa940c3ac80, 92;
v0x7fa940c3ac80_93 .array/port v0x7fa940c3ac80, 93;
E_0x7fa940c3a980/23 .event edge, v0x7fa940c3ac80_90, v0x7fa940c3ac80_91, v0x7fa940c3ac80_92, v0x7fa940c3ac80_93;
v0x7fa940c3ac80_94 .array/port v0x7fa940c3ac80, 94;
v0x7fa940c3ac80_95 .array/port v0x7fa940c3ac80, 95;
v0x7fa940c3ac80_96 .array/port v0x7fa940c3ac80, 96;
v0x7fa940c3ac80_97 .array/port v0x7fa940c3ac80, 97;
E_0x7fa940c3a980/24 .event edge, v0x7fa940c3ac80_94, v0x7fa940c3ac80_95, v0x7fa940c3ac80_96, v0x7fa940c3ac80_97;
v0x7fa940c3ac80_98 .array/port v0x7fa940c3ac80, 98;
v0x7fa940c3ac80_99 .array/port v0x7fa940c3ac80, 99;
v0x7fa940c3ac80_100 .array/port v0x7fa940c3ac80, 100;
v0x7fa940c3ac80_101 .array/port v0x7fa940c3ac80, 101;
E_0x7fa940c3a980/25 .event edge, v0x7fa940c3ac80_98, v0x7fa940c3ac80_99, v0x7fa940c3ac80_100, v0x7fa940c3ac80_101;
v0x7fa940c3ac80_102 .array/port v0x7fa940c3ac80, 102;
v0x7fa940c3ac80_103 .array/port v0x7fa940c3ac80, 103;
v0x7fa940c3ac80_104 .array/port v0x7fa940c3ac80, 104;
v0x7fa940c3ac80_105 .array/port v0x7fa940c3ac80, 105;
E_0x7fa940c3a980/26 .event edge, v0x7fa940c3ac80_102, v0x7fa940c3ac80_103, v0x7fa940c3ac80_104, v0x7fa940c3ac80_105;
v0x7fa940c3ac80_106 .array/port v0x7fa940c3ac80, 106;
v0x7fa940c3ac80_107 .array/port v0x7fa940c3ac80, 107;
v0x7fa940c3ac80_108 .array/port v0x7fa940c3ac80, 108;
v0x7fa940c3ac80_109 .array/port v0x7fa940c3ac80, 109;
E_0x7fa940c3a980/27 .event edge, v0x7fa940c3ac80_106, v0x7fa940c3ac80_107, v0x7fa940c3ac80_108, v0x7fa940c3ac80_109;
v0x7fa940c3ac80_110 .array/port v0x7fa940c3ac80, 110;
v0x7fa940c3ac80_111 .array/port v0x7fa940c3ac80, 111;
v0x7fa940c3ac80_112 .array/port v0x7fa940c3ac80, 112;
v0x7fa940c3ac80_113 .array/port v0x7fa940c3ac80, 113;
E_0x7fa940c3a980/28 .event edge, v0x7fa940c3ac80_110, v0x7fa940c3ac80_111, v0x7fa940c3ac80_112, v0x7fa940c3ac80_113;
v0x7fa940c3ac80_114 .array/port v0x7fa940c3ac80, 114;
v0x7fa940c3ac80_115 .array/port v0x7fa940c3ac80, 115;
v0x7fa940c3ac80_116 .array/port v0x7fa940c3ac80, 116;
v0x7fa940c3ac80_117 .array/port v0x7fa940c3ac80, 117;
E_0x7fa940c3a980/29 .event edge, v0x7fa940c3ac80_114, v0x7fa940c3ac80_115, v0x7fa940c3ac80_116, v0x7fa940c3ac80_117;
v0x7fa940c3ac80_118 .array/port v0x7fa940c3ac80, 118;
v0x7fa940c3ac80_119 .array/port v0x7fa940c3ac80, 119;
v0x7fa940c3ac80_120 .array/port v0x7fa940c3ac80, 120;
v0x7fa940c3ac80_121 .array/port v0x7fa940c3ac80, 121;
E_0x7fa940c3a980/30 .event edge, v0x7fa940c3ac80_118, v0x7fa940c3ac80_119, v0x7fa940c3ac80_120, v0x7fa940c3ac80_121;
v0x7fa940c3ac80_122 .array/port v0x7fa940c3ac80, 122;
v0x7fa940c3ac80_123 .array/port v0x7fa940c3ac80, 123;
v0x7fa940c3ac80_124 .array/port v0x7fa940c3ac80, 124;
v0x7fa940c3ac80_125 .array/port v0x7fa940c3ac80, 125;
E_0x7fa940c3a980/31 .event edge, v0x7fa940c3ac80_122, v0x7fa940c3ac80_123, v0x7fa940c3ac80_124, v0x7fa940c3ac80_125;
v0x7fa940c3ac80_126 .array/port v0x7fa940c3ac80, 126;
v0x7fa940c3ac80_127 .array/port v0x7fa940c3ac80, 127;
v0x7fa940c3ac80_128 .array/port v0x7fa940c3ac80, 128;
v0x7fa940c3ac80_129 .array/port v0x7fa940c3ac80, 129;
E_0x7fa940c3a980/32 .event edge, v0x7fa940c3ac80_126, v0x7fa940c3ac80_127, v0x7fa940c3ac80_128, v0x7fa940c3ac80_129;
v0x7fa940c3ac80_130 .array/port v0x7fa940c3ac80, 130;
v0x7fa940c3ac80_131 .array/port v0x7fa940c3ac80, 131;
v0x7fa940c3ac80_132 .array/port v0x7fa940c3ac80, 132;
v0x7fa940c3ac80_133 .array/port v0x7fa940c3ac80, 133;
E_0x7fa940c3a980/33 .event edge, v0x7fa940c3ac80_130, v0x7fa940c3ac80_131, v0x7fa940c3ac80_132, v0x7fa940c3ac80_133;
v0x7fa940c3ac80_134 .array/port v0x7fa940c3ac80, 134;
v0x7fa940c3ac80_135 .array/port v0x7fa940c3ac80, 135;
v0x7fa940c3ac80_136 .array/port v0x7fa940c3ac80, 136;
v0x7fa940c3ac80_137 .array/port v0x7fa940c3ac80, 137;
E_0x7fa940c3a980/34 .event edge, v0x7fa940c3ac80_134, v0x7fa940c3ac80_135, v0x7fa940c3ac80_136, v0x7fa940c3ac80_137;
v0x7fa940c3ac80_138 .array/port v0x7fa940c3ac80, 138;
v0x7fa940c3ac80_139 .array/port v0x7fa940c3ac80, 139;
v0x7fa940c3ac80_140 .array/port v0x7fa940c3ac80, 140;
v0x7fa940c3ac80_141 .array/port v0x7fa940c3ac80, 141;
E_0x7fa940c3a980/35 .event edge, v0x7fa940c3ac80_138, v0x7fa940c3ac80_139, v0x7fa940c3ac80_140, v0x7fa940c3ac80_141;
v0x7fa940c3ac80_142 .array/port v0x7fa940c3ac80, 142;
v0x7fa940c3ac80_143 .array/port v0x7fa940c3ac80, 143;
v0x7fa940c3ac80_144 .array/port v0x7fa940c3ac80, 144;
v0x7fa940c3ac80_145 .array/port v0x7fa940c3ac80, 145;
E_0x7fa940c3a980/36 .event edge, v0x7fa940c3ac80_142, v0x7fa940c3ac80_143, v0x7fa940c3ac80_144, v0x7fa940c3ac80_145;
v0x7fa940c3ac80_146 .array/port v0x7fa940c3ac80, 146;
v0x7fa940c3ac80_147 .array/port v0x7fa940c3ac80, 147;
v0x7fa940c3ac80_148 .array/port v0x7fa940c3ac80, 148;
v0x7fa940c3ac80_149 .array/port v0x7fa940c3ac80, 149;
E_0x7fa940c3a980/37 .event edge, v0x7fa940c3ac80_146, v0x7fa940c3ac80_147, v0x7fa940c3ac80_148, v0x7fa940c3ac80_149;
v0x7fa940c3ac80_150 .array/port v0x7fa940c3ac80, 150;
v0x7fa940c3ac80_151 .array/port v0x7fa940c3ac80, 151;
v0x7fa940c3ac80_152 .array/port v0x7fa940c3ac80, 152;
v0x7fa940c3ac80_153 .array/port v0x7fa940c3ac80, 153;
E_0x7fa940c3a980/38 .event edge, v0x7fa940c3ac80_150, v0x7fa940c3ac80_151, v0x7fa940c3ac80_152, v0x7fa940c3ac80_153;
v0x7fa940c3ac80_154 .array/port v0x7fa940c3ac80, 154;
v0x7fa940c3ac80_155 .array/port v0x7fa940c3ac80, 155;
v0x7fa940c3ac80_156 .array/port v0x7fa940c3ac80, 156;
v0x7fa940c3ac80_157 .array/port v0x7fa940c3ac80, 157;
E_0x7fa940c3a980/39 .event edge, v0x7fa940c3ac80_154, v0x7fa940c3ac80_155, v0x7fa940c3ac80_156, v0x7fa940c3ac80_157;
v0x7fa940c3ac80_158 .array/port v0x7fa940c3ac80, 158;
v0x7fa940c3ac80_159 .array/port v0x7fa940c3ac80, 159;
v0x7fa940c3ac80_160 .array/port v0x7fa940c3ac80, 160;
v0x7fa940c3ac80_161 .array/port v0x7fa940c3ac80, 161;
E_0x7fa940c3a980/40 .event edge, v0x7fa940c3ac80_158, v0x7fa940c3ac80_159, v0x7fa940c3ac80_160, v0x7fa940c3ac80_161;
v0x7fa940c3ac80_162 .array/port v0x7fa940c3ac80, 162;
v0x7fa940c3ac80_163 .array/port v0x7fa940c3ac80, 163;
v0x7fa940c3ac80_164 .array/port v0x7fa940c3ac80, 164;
v0x7fa940c3ac80_165 .array/port v0x7fa940c3ac80, 165;
E_0x7fa940c3a980/41 .event edge, v0x7fa940c3ac80_162, v0x7fa940c3ac80_163, v0x7fa940c3ac80_164, v0x7fa940c3ac80_165;
v0x7fa940c3ac80_166 .array/port v0x7fa940c3ac80, 166;
v0x7fa940c3ac80_167 .array/port v0x7fa940c3ac80, 167;
v0x7fa940c3ac80_168 .array/port v0x7fa940c3ac80, 168;
v0x7fa940c3ac80_169 .array/port v0x7fa940c3ac80, 169;
E_0x7fa940c3a980/42 .event edge, v0x7fa940c3ac80_166, v0x7fa940c3ac80_167, v0x7fa940c3ac80_168, v0x7fa940c3ac80_169;
v0x7fa940c3ac80_170 .array/port v0x7fa940c3ac80, 170;
v0x7fa940c3ac80_171 .array/port v0x7fa940c3ac80, 171;
v0x7fa940c3ac80_172 .array/port v0x7fa940c3ac80, 172;
v0x7fa940c3ac80_173 .array/port v0x7fa940c3ac80, 173;
E_0x7fa940c3a980/43 .event edge, v0x7fa940c3ac80_170, v0x7fa940c3ac80_171, v0x7fa940c3ac80_172, v0x7fa940c3ac80_173;
v0x7fa940c3ac80_174 .array/port v0x7fa940c3ac80, 174;
v0x7fa940c3ac80_175 .array/port v0x7fa940c3ac80, 175;
v0x7fa940c3ac80_176 .array/port v0x7fa940c3ac80, 176;
v0x7fa940c3ac80_177 .array/port v0x7fa940c3ac80, 177;
E_0x7fa940c3a980/44 .event edge, v0x7fa940c3ac80_174, v0x7fa940c3ac80_175, v0x7fa940c3ac80_176, v0x7fa940c3ac80_177;
v0x7fa940c3ac80_178 .array/port v0x7fa940c3ac80, 178;
v0x7fa940c3ac80_179 .array/port v0x7fa940c3ac80, 179;
v0x7fa940c3ac80_180 .array/port v0x7fa940c3ac80, 180;
v0x7fa940c3ac80_181 .array/port v0x7fa940c3ac80, 181;
E_0x7fa940c3a980/45 .event edge, v0x7fa940c3ac80_178, v0x7fa940c3ac80_179, v0x7fa940c3ac80_180, v0x7fa940c3ac80_181;
v0x7fa940c3ac80_182 .array/port v0x7fa940c3ac80, 182;
v0x7fa940c3ac80_183 .array/port v0x7fa940c3ac80, 183;
v0x7fa940c3ac80_184 .array/port v0x7fa940c3ac80, 184;
v0x7fa940c3ac80_185 .array/port v0x7fa940c3ac80, 185;
E_0x7fa940c3a980/46 .event edge, v0x7fa940c3ac80_182, v0x7fa940c3ac80_183, v0x7fa940c3ac80_184, v0x7fa940c3ac80_185;
v0x7fa940c3ac80_186 .array/port v0x7fa940c3ac80, 186;
v0x7fa940c3ac80_187 .array/port v0x7fa940c3ac80, 187;
v0x7fa940c3ac80_188 .array/port v0x7fa940c3ac80, 188;
v0x7fa940c3ac80_189 .array/port v0x7fa940c3ac80, 189;
E_0x7fa940c3a980/47 .event edge, v0x7fa940c3ac80_186, v0x7fa940c3ac80_187, v0x7fa940c3ac80_188, v0x7fa940c3ac80_189;
v0x7fa940c3ac80_190 .array/port v0x7fa940c3ac80, 190;
v0x7fa940c3ac80_191 .array/port v0x7fa940c3ac80, 191;
v0x7fa940c3ac80_192 .array/port v0x7fa940c3ac80, 192;
v0x7fa940c3ac80_193 .array/port v0x7fa940c3ac80, 193;
E_0x7fa940c3a980/48 .event edge, v0x7fa940c3ac80_190, v0x7fa940c3ac80_191, v0x7fa940c3ac80_192, v0x7fa940c3ac80_193;
v0x7fa940c3ac80_194 .array/port v0x7fa940c3ac80, 194;
v0x7fa940c3ac80_195 .array/port v0x7fa940c3ac80, 195;
v0x7fa940c3ac80_196 .array/port v0x7fa940c3ac80, 196;
v0x7fa940c3ac80_197 .array/port v0x7fa940c3ac80, 197;
E_0x7fa940c3a980/49 .event edge, v0x7fa940c3ac80_194, v0x7fa940c3ac80_195, v0x7fa940c3ac80_196, v0x7fa940c3ac80_197;
v0x7fa940c3ac80_198 .array/port v0x7fa940c3ac80, 198;
v0x7fa940c3ac80_199 .array/port v0x7fa940c3ac80, 199;
v0x7fa940c3ac80_200 .array/port v0x7fa940c3ac80, 200;
v0x7fa940c3ac80_201 .array/port v0x7fa940c3ac80, 201;
E_0x7fa940c3a980/50 .event edge, v0x7fa940c3ac80_198, v0x7fa940c3ac80_199, v0x7fa940c3ac80_200, v0x7fa940c3ac80_201;
v0x7fa940c3ac80_202 .array/port v0x7fa940c3ac80, 202;
v0x7fa940c3ac80_203 .array/port v0x7fa940c3ac80, 203;
v0x7fa940c3ac80_204 .array/port v0x7fa940c3ac80, 204;
v0x7fa940c3ac80_205 .array/port v0x7fa940c3ac80, 205;
E_0x7fa940c3a980/51 .event edge, v0x7fa940c3ac80_202, v0x7fa940c3ac80_203, v0x7fa940c3ac80_204, v0x7fa940c3ac80_205;
v0x7fa940c3ac80_206 .array/port v0x7fa940c3ac80, 206;
v0x7fa940c3ac80_207 .array/port v0x7fa940c3ac80, 207;
v0x7fa940c3ac80_208 .array/port v0x7fa940c3ac80, 208;
v0x7fa940c3ac80_209 .array/port v0x7fa940c3ac80, 209;
E_0x7fa940c3a980/52 .event edge, v0x7fa940c3ac80_206, v0x7fa940c3ac80_207, v0x7fa940c3ac80_208, v0x7fa940c3ac80_209;
v0x7fa940c3ac80_210 .array/port v0x7fa940c3ac80, 210;
v0x7fa940c3ac80_211 .array/port v0x7fa940c3ac80, 211;
v0x7fa940c3ac80_212 .array/port v0x7fa940c3ac80, 212;
v0x7fa940c3ac80_213 .array/port v0x7fa940c3ac80, 213;
E_0x7fa940c3a980/53 .event edge, v0x7fa940c3ac80_210, v0x7fa940c3ac80_211, v0x7fa940c3ac80_212, v0x7fa940c3ac80_213;
v0x7fa940c3ac80_214 .array/port v0x7fa940c3ac80, 214;
v0x7fa940c3ac80_215 .array/port v0x7fa940c3ac80, 215;
v0x7fa940c3ac80_216 .array/port v0x7fa940c3ac80, 216;
v0x7fa940c3ac80_217 .array/port v0x7fa940c3ac80, 217;
E_0x7fa940c3a980/54 .event edge, v0x7fa940c3ac80_214, v0x7fa940c3ac80_215, v0x7fa940c3ac80_216, v0x7fa940c3ac80_217;
v0x7fa940c3ac80_218 .array/port v0x7fa940c3ac80, 218;
v0x7fa940c3ac80_219 .array/port v0x7fa940c3ac80, 219;
v0x7fa940c3ac80_220 .array/port v0x7fa940c3ac80, 220;
v0x7fa940c3ac80_221 .array/port v0x7fa940c3ac80, 221;
E_0x7fa940c3a980/55 .event edge, v0x7fa940c3ac80_218, v0x7fa940c3ac80_219, v0x7fa940c3ac80_220, v0x7fa940c3ac80_221;
v0x7fa940c3ac80_222 .array/port v0x7fa940c3ac80, 222;
v0x7fa940c3ac80_223 .array/port v0x7fa940c3ac80, 223;
v0x7fa940c3ac80_224 .array/port v0x7fa940c3ac80, 224;
v0x7fa940c3ac80_225 .array/port v0x7fa940c3ac80, 225;
E_0x7fa940c3a980/56 .event edge, v0x7fa940c3ac80_222, v0x7fa940c3ac80_223, v0x7fa940c3ac80_224, v0x7fa940c3ac80_225;
v0x7fa940c3ac80_226 .array/port v0x7fa940c3ac80, 226;
v0x7fa940c3ac80_227 .array/port v0x7fa940c3ac80, 227;
v0x7fa940c3ac80_228 .array/port v0x7fa940c3ac80, 228;
v0x7fa940c3ac80_229 .array/port v0x7fa940c3ac80, 229;
E_0x7fa940c3a980/57 .event edge, v0x7fa940c3ac80_226, v0x7fa940c3ac80_227, v0x7fa940c3ac80_228, v0x7fa940c3ac80_229;
v0x7fa940c3ac80_230 .array/port v0x7fa940c3ac80, 230;
v0x7fa940c3ac80_231 .array/port v0x7fa940c3ac80, 231;
v0x7fa940c3ac80_232 .array/port v0x7fa940c3ac80, 232;
v0x7fa940c3ac80_233 .array/port v0x7fa940c3ac80, 233;
E_0x7fa940c3a980/58 .event edge, v0x7fa940c3ac80_230, v0x7fa940c3ac80_231, v0x7fa940c3ac80_232, v0x7fa940c3ac80_233;
v0x7fa940c3ac80_234 .array/port v0x7fa940c3ac80, 234;
v0x7fa940c3ac80_235 .array/port v0x7fa940c3ac80, 235;
v0x7fa940c3ac80_236 .array/port v0x7fa940c3ac80, 236;
v0x7fa940c3ac80_237 .array/port v0x7fa940c3ac80, 237;
E_0x7fa940c3a980/59 .event edge, v0x7fa940c3ac80_234, v0x7fa940c3ac80_235, v0x7fa940c3ac80_236, v0x7fa940c3ac80_237;
v0x7fa940c3ac80_238 .array/port v0x7fa940c3ac80, 238;
v0x7fa940c3ac80_239 .array/port v0x7fa940c3ac80, 239;
v0x7fa940c3ac80_240 .array/port v0x7fa940c3ac80, 240;
v0x7fa940c3ac80_241 .array/port v0x7fa940c3ac80, 241;
E_0x7fa940c3a980/60 .event edge, v0x7fa940c3ac80_238, v0x7fa940c3ac80_239, v0x7fa940c3ac80_240, v0x7fa940c3ac80_241;
v0x7fa940c3ac80_242 .array/port v0x7fa940c3ac80, 242;
v0x7fa940c3ac80_243 .array/port v0x7fa940c3ac80, 243;
v0x7fa940c3ac80_244 .array/port v0x7fa940c3ac80, 244;
v0x7fa940c3ac80_245 .array/port v0x7fa940c3ac80, 245;
E_0x7fa940c3a980/61 .event edge, v0x7fa940c3ac80_242, v0x7fa940c3ac80_243, v0x7fa940c3ac80_244, v0x7fa940c3ac80_245;
v0x7fa940c3ac80_246 .array/port v0x7fa940c3ac80, 246;
v0x7fa940c3ac80_247 .array/port v0x7fa940c3ac80, 247;
v0x7fa940c3ac80_248 .array/port v0x7fa940c3ac80, 248;
v0x7fa940c3ac80_249 .array/port v0x7fa940c3ac80, 249;
E_0x7fa940c3a980/62 .event edge, v0x7fa940c3ac80_246, v0x7fa940c3ac80_247, v0x7fa940c3ac80_248, v0x7fa940c3ac80_249;
v0x7fa940c3ac80_250 .array/port v0x7fa940c3ac80, 250;
v0x7fa940c3ac80_251 .array/port v0x7fa940c3ac80, 251;
v0x7fa940c3ac80_252 .array/port v0x7fa940c3ac80, 252;
v0x7fa940c3ac80_253 .array/port v0x7fa940c3ac80, 253;
E_0x7fa940c3a980/63 .event edge, v0x7fa940c3ac80_250, v0x7fa940c3ac80_251, v0x7fa940c3ac80_252, v0x7fa940c3ac80_253;
v0x7fa940c3ac80_254 .array/port v0x7fa940c3ac80, 254;
v0x7fa940c3ac80_255 .array/port v0x7fa940c3ac80, 255;
v0x7fa940c3ac80_256 .array/port v0x7fa940c3ac80, 256;
E_0x7fa940c3a980/64 .event edge, v0x7fa940c3ac80_254, v0x7fa940c3ac80_255, v0x7fa940c3ac80_256;
E_0x7fa940c3a980 .event/or E_0x7fa940c3a980/0, E_0x7fa940c3a980/1, E_0x7fa940c3a980/2, E_0x7fa940c3a980/3, E_0x7fa940c3a980/4, E_0x7fa940c3a980/5, E_0x7fa940c3a980/6, E_0x7fa940c3a980/7, E_0x7fa940c3a980/8, E_0x7fa940c3a980/9, E_0x7fa940c3a980/10, E_0x7fa940c3a980/11, E_0x7fa940c3a980/12, E_0x7fa940c3a980/13, E_0x7fa940c3a980/14, E_0x7fa940c3a980/15, E_0x7fa940c3a980/16, E_0x7fa940c3a980/17, E_0x7fa940c3a980/18, E_0x7fa940c3a980/19, E_0x7fa940c3a980/20, E_0x7fa940c3a980/21, E_0x7fa940c3a980/22, E_0x7fa940c3a980/23, E_0x7fa940c3a980/24, E_0x7fa940c3a980/25, E_0x7fa940c3a980/26, E_0x7fa940c3a980/27, E_0x7fa940c3a980/28, E_0x7fa940c3a980/29, E_0x7fa940c3a980/30, E_0x7fa940c3a980/31, E_0x7fa940c3a980/32, E_0x7fa940c3a980/33, E_0x7fa940c3a980/34, E_0x7fa940c3a980/35, E_0x7fa940c3a980/36, E_0x7fa940c3a980/37, E_0x7fa940c3a980/38, E_0x7fa940c3a980/39, E_0x7fa940c3a980/40, E_0x7fa940c3a980/41, E_0x7fa940c3a980/42, E_0x7fa940c3a980/43, E_0x7fa940c3a980/44, E_0x7fa940c3a980/45, E_0x7fa940c3a980/46, E_0x7fa940c3a980/47, E_0x7fa940c3a980/48, E_0x7fa940c3a980/49, E_0x7fa940c3a980/50, E_0x7fa940c3a980/51, E_0x7fa940c3a980/52, E_0x7fa940c3a980/53, E_0x7fa940c3a980/54, E_0x7fa940c3a980/55, E_0x7fa940c3a980/56, E_0x7fa940c3a980/57, E_0x7fa940c3a980/58, E_0x7fa940c3a980/59, E_0x7fa940c3a980/60, E_0x7fa940c3a980/61, E_0x7fa940c3a980/62, E_0x7fa940c3a980/63, E_0x7fa940c3a980/64;
S_0x7fa940c3bf20 .scope module, "instructionMemory" "Instruction_Memory" 3 118, 15 5 0, S_0x7fa940c17860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "instr"
    .port_info 2 /OUTPUT 32 "number_instructions"
v0x7fa940c3c160_0 .net "currPC", 31 0, v0x7fa940c37b00_0;  alias, 1 drivers
v0x7fa940c3c210_0 .var "instr", 31 0;
v0x7fa940c3c2d0 .array "mem", 1048832 1048576, 31 0;
v0x7fa940c3c380_0 .var "number_instructions", 31 0;
E_0x7fa940c39ef0 .event edge, v0x7fa940c36a30_0;
S_0x7fa940c3c470 .scope module, "memToRegMux" "Mux_2_1_32bit" 3 199, 11 5 0, S_0x7fa940c17860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fa940c3c6e0_0 .net "mux_in_0", 31 0, v0x7fa940c37160_0;  alias, 1 drivers
v0x7fa940c3c7b0_0 .net "mux_in_1", 31 0, v0x7fa940c372c0_0;  alias, 1 drivers
v0x7fa940c3c860_0 .var "mux_out", 31 0;
v0x7fa940c3c910_0 .net "select", 0 0, L_0x7fa940c42d50;  1 drivers
E_0x7fa940c3c680 .event edge, v0x7fa940c3c910_0, v0x7fa940c37160_0, v0x7fa940c372c0_0;
S_0x7fa940c3ca10 .scope module, "reg_block" "Registers" 3 136, 16 5 0, S_0x7fa940c17860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jal_control"
    .port_info 2 /INPUT 32 "jal_address"
    .port_info 3 /INPUT 5 "readReg1"
    .port_info 4 /INPUT 5 "readReg2"
    .port_info 5 /INPUT 5 "writeReg"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "RegWrite"
    .port_info 8 /OUTPUT 32 "readData1"
    .port_info 9 /OUTPUT 32 "readData2"
    .port_info 10 /OUTPUT 32 "v0"
    .port_info 11 /OUTPUT 32 "a0"
    .port_info 12 /OUTPUT 32 "ra"
v0x7fa940c3d580_2 .array/port v0x7fa940c3d580, 2;
L_0x7fa940c42140 .functor BUFZ 32, v0x7fa940c3d580_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa940c3d580_4 .array/port v0x7fa940c3d580, 4;
L_0x7fa940c421b0 .functor BUFZ 32, v0x7fa940c3d580_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa940c3d580_31 .array/port v0x7fa940c3d580, 31;
L_0x7fa940c42220 .functor BUFZ 32, v0x7fa940c3d580_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa940c3cdc0_0 .net "RegWrite", 0 0, L_0x7fa940c42590;  1 drivers
v0x7fa940c3ce70_0 .net "a0", 31 0, L_0x7fa940c421b0;  alias, 1 drivers
v0x7fa940c3cf10_0 .net "clk", 0 0, v0x7fa940c40840_0;  alias, 1 drivers
v0x7fa940c3cfc0_0 .var/i "i", 31 0;
v0x7fa940c3d050_0 .net "jal_address", 31 0, L_0x7fa940c42290;  1 drivers
v0x7fa940c3d140_0 .net "jal_control", 0 0, v0x7fa940c3a2a0_0;  alias, 1 drivers
v0x7fa940c3d1d0_0 .net "ra", 31 0, L_0x7fa940c42220;  alias, 1 drivers
v0x7fa940c3d270_0 .var "readData1", 31 0;
v0x7fa940c3d330_0 .var "readData2", 31 0;
v0x7fa940c3d460_0 .net "readReg1", 4 0, L_0x7fa940c423d0;  1 drivers
v0x7fa940c3d4f0_0 .net "readReg2", 4 0, L_0x7fa940c424f0;  1 drivers
v0x7fa940c3d580 .array "registers", 31 0, 31 0;
v0x7fa940c3d910_0 .net "v0", 31 0, L_0x7fa940c42140;  alias, 1 drivers
v0x7fa940c3d9c0_0 .net "writeData", 31 0, o0x109e287f8;  alias, 0 drivers
v0x7fa940c3da70_0 .net "writeReg", 4 0, v0x7fa940c375b0_0;  alias, 1 drivers
E_0x7fa940c3cd70 .event edge, v0x7fa940c3d4f0_0, v0x7fa940c3d460_0;
S_0x7fa940c3dc60 .scope module, "registerMux" "Mux_2_1_5bit" 3 169, 11 18 0, S_0x7fa940c17860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 5 "mux_in_0"
    .port_info 2 /INPUT 5 "mux_in_1"
    .port_info 3 /OUTPUT 5 "mux_out"
v0x7fa940c3df90_0 .net "mux_in_0", 4 0, v0x7fa940c35f30_0;  alias, 1 drivers
v0x7fa940c3e050_0 .net "mux_in_1", 4 0, v0x7fa940c35c70_0;  alias, 1 drivers
v0x7fa940c3e0e0_0 .var "mux_out", 4 0;
v0x7fa940c3e170_0 .net "select", 0 0, L_0x7fa940c429a0;  1 drivers
E_0x7fa940c3cbe0 .event edge, v0x7fa940c3e170_0, v0x7fa940c35f30_0, v0x7fa940c35c70_0;
S_0x7fa940c3e230 .scope module, "runStats" "Stats" 3 205, 17 5 0, S_0x7fa940c17860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "stat_control"
    .port_info 2 /INPUT 32 "number_instructions"
v0x7fa940c3e480_0 .net "clk", 0 0, v0x7fa940c40840_0;  alias, 1 drivers
v0x7fa940c3e520_0 .var "number_cycles", 31 0;
v0x7fa940c3e5d0_0 .net "number_instructions", 31 0, v0x7fa940c3c380_0;  alias, 1 drivers
v0x7fa940c3e6a0_0 .net "stat_control", 0 0, v0x7fa940c3ee60_0;  alias, 1 drivers
E_0x7fa940c3e430 .event edge, v0x7fa940c3e6a0_0;
S_0x7fa940c3e780 .scope module, "signExtend_block" "Sign_Extend_16_32" 3 139, 18 5 0, S_0x7fa940c17860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "out_value"
v0x7fa940c3e970_0 .net "instr", 31 0, v0x7fa940c36800_0;  alias, 1 drivers
v0x7fa940c3ea60_0 .var "out_value", 31 0;
S_0x7fa940c3eb30 .scope module, "testSyscall" "Syscall" 3 157, 19 5 0, S_0x7fa940c17860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall_control"
    .port_info 1 /INPUT 32 "v0"
    .port_info 2 /INPUT 32 "a0"
    .port_info 3 /OUTPUT 1 "stat_control"
v0x7fa940c3ed90_0 .net "a0", 31 0, L_0x7fa940c421b0;  alias, 1 drivers
v0x7fa940c3ee60_0 .var "stat_control", 0 0;
v0x7fa940c3ef10_0 .net "syscall_control", 0 0, v0x7fa940c3a600_0;  alias, 1 drivers
v0x7fa940c3efe0_0 .net "v0", 31 0, L_0x7fa940c42140;  alias, 1 drivers
E_0x7fa940c3ed40 .event edge, v0x7fa940c3a600_0, v0x7fa940c3d910_0, v0x7fa940c3ce70_0;
    .scope S_0x7fa940c38b80;
T_0 ;
    %wait E_0x7fa940c38d90;
    %load/vec4 v0x7fa940c39040_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7fa940c38df0_0;
    %store/vec4 v0x7fa940c38f70_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa940c38eb0_0;
    %store/vec4 v0x7fa940c38f70_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fa940c37840;
T_1 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0x7fa940c37b00_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x7fa940c37840;
T_2 ;
    %wait E_0x7fa940c33a60;
    %vpi_func 9 14 "$time" 64 {0 0 0};
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fa940c37b90_0;
    %store/vec4 v0x7fa940c37b00_0, 0, 32;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fa940c3bf20;
T_3 ;
    %vpi_call 15 11 "$readmemh", "../test/add_test/add_test.v", v0x7fa940c3c2d0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa940c3c380_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x7fa940c3bf20;
T_4 ;
    %wait E_0x7fa940c39ef0;
    %load/vec4 v0x7fa940c3c160_0;
    %parti/s 30, 2, 3;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x7fa940c3c2d0, 4;
    %store/vec4 v0x7fa940c3c210_0, 0, 32;
    %load/vec4 v0x7fa940c3c380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa940c3c380_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fa940c36550;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa940c36800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa940c36b20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa940c36980_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x7fa940c36550;
T_6 ;
    %wait E_0x7fa940c33a60;
    %load/vec4 v0x7fa940c353b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fa940c36a30_0;
    %store/vec4 v0x7fa940c36980_0, 0, 32;
    %load/vec4 v0x7fa940c368c0_0;
    %store/vec4 v0x7fa940c36800_0, 0, 32;
    %load/vec4 v0x7fa940c36bd0_0;
    %store/vec4 v0x7fa940c36b20_0, 0, 32;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fa940c395d0;
T_7 ;
    %wait E_0x7fa940c398c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa940c39f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa940c39bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa940c39a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa940c39d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa940c39dc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa940c39910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa940c3a020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa940c399d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa940c39e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa940c3a600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa940c3a330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa940c3a2a0_0, 0, 1;
    %load/vec4 v0x7fa940c3a210_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %vpi_call 13 136 "$display", "Instruction Not Found\012" {0 0 0};
    %jmp T_7.12;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c3a020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c399d0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fa940c39910_0, 0, 3;
    %jmp T_7.12;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c39bc0_0, 0, 1;
    %jmp T_7.12;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c39bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c3a020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c3a2a0_0, 0, 1;
    %jmp T_7.12;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c3a020_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa940c39910_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c399d0_0, 0, 1;
    %jmp T_7.12;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c3a020_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa940c39910_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c399d0_0, 0, 1;
    %jmp T_7.12;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c3a020_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fa940c39910_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c399d0_0, 0, 1;
    %jmp T_7.12;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c39a70_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fa940c39910_0, 0, 3;
    %jmp T_7.12;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c39a70_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fa940c39910_0, 0, 3;
    %jmp T_7.12;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c39d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c39dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c3a020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c399d0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa940c39910_0, 0, 3;
    %jmp T_7.12;
T_7.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa940c39910_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c399d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c39e60_0, 0, 1;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c39f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c3a020_0, 0, 1;
    %load/vec4 v0x7fa940c3a210_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %vpi_call 13 130 "$display", "R Instruction Not Listed\012" {0 0 0};
    %jmp T_7.22;
T_7.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa940c39910_0, 0, 3;
    %jmp T_7.22;
T_7.14 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fa940c39910_0, 0, 3;
    %jmp T_7.22;
T_7.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa940c39910_0, 0, 3;
    %jmp T_7.22;
T_7.16 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fa940c39910_0, 0, 3;
    %jmp T_7.22;
T_7.17 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fa940c39910_0, 0, 3;
    %jmp T_7.22;
T_7.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c39bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c3a020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c3a330_0, 0, 1;
    %jmp T_7.22;
T_7.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c3a600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c3a020_0, 0, 1;
    %jmp T_7.22;
T_7.20 ;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x7fa940c39910_0, 0, 3;
    %jmp T_7.22;
T_7.22 ;
    %pop/vec4 1;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa940c39f80_0;
    %load/vec4 v0x7fa940c399d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa940c39910_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa940c39b00_0, 0, 5;
    %load/vec4 v0x7fa940c39e60_0;
    %load/vec4 v0x7fa940c39dc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa940c3a020_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa940c39c90_0, 0, 3;
    %load/vec4 v0x7fa940c3a020_0;
    %load/vec4 v0x7fa940c39dc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa940c3a0c0_0, 0, 2;
    %load/vec4 v0x7fa940c39d30_0;
    %store/vec4 v0x7fa940c3a560_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fa940c3ca10;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa940c3cfc0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fa940c3cfc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fa940c3cfc0_0;
    %store/vec4a v0x7fa940c3d580, 4, 0;
    %load/vec4 v0x7fa940c3cfc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa940c3cfc0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x7fa940c3ca10;
T_9 ;
    %wait E_0x7fa940c3cd70;
    %load/vec4 v0x7fa940c3d460_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fa940c3d580, 4;
    %store/vec4 v0x7fa940c3d270_0, 0, 32;
    %load/vec4 v0x7fa940c3d4f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fa940c3d580, 4;
    %store/vec4 v0x7fa940c3d330_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fa940c3ca10;
T_10 ;
    %wait E_0x7fa940c39f20;
    %load/vec4 v0x7fa940c3cdc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa940c3da70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fa940c3d140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x7fa940c3d050_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa940c3d580, 4, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fa940c3d9c0_0;
    %load/vec4 v0x7fa940c3da70_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fa940c3d580, 4, 0;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fa940c3e780;
T_11 ;
    %wait E_0x7fa940c398c0;
    %load/vec4 v0x7fa940c3e970_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fa940c3e970_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa940c3ea60_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fa940c3e970_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fa940c3e970_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa940c3ea60_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fa940c38670;
T_12 ;
    %wait E_0x7fa940c388f0;
    %load/vec4 v0x7fa940c38940_0;
    %load/vec4 v0x7fa940c38aa0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x7fa940c38a10_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fa940c39120;
T_13 ;
    %wait E_0x7fa940c39320;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa940c39370_0, 0, 1;
    %load/vec4 v0x7fa940c39450_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa940c394f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c39370_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fa940c3eb30;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa940c3ee60_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7fa940c3eb30;
T_15 ;
    %wait E_0x7fa940c3ed40;
    %load/vec4 v0x7fa940c3ef10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7fa940c3efe0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_call 19 18 "$display", "\012\012SYCALL OUTPUT = %d\012\012", v0x7fa940c3ed90_0 {0 0 0};
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7fa940c3efe0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %vpi_call 19 23 "$display", "Syscall received 10, kill execution.\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c3ee60_0, 0, 1;
    %delay 1, 0;
    %vpi_call 19 25 "$finish" {0 0 0};
T_15.4 ;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fa940c351f0;
T_16 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa940c356a0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa940c357c0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa940c362d0_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa940c35dd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa940c35f30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa940c35c70_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa940c35950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa940c35a90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa940c36090_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0x7fa940c351f0;
T_17 ;
    %wait E_0x7fa940c33a60;
    %load/vec4 v0x7fa940c35610_0;
    %store/vec4 v0x7fa940c356a0_0, 0, 5;
    %load/vec4 v0x7fa940c35730_0;
    %store/vec4 v0x7fa940c357c0_0, 0, 3;
    %load/vec4 v0x7fa940c36140_0;
    %store/vec4 v0x7fa940c362d0_0, 0, 2;
    %load/vec4 v0x7fa940c35d20_0;
    %store/vec4 v0x7fa940c35dd0_0, 0, 5;
    %load/vec4 v0x7fa940c35e80_0;
    %store/vec4 v0x7fa940c35f30_0, 0, 5;
    %load/vec4 v0x7fa940c35b50_0;
    %store/vec4 v0x7fa940c35c70_0, 0, 5;
    %load/vec4 v0x7fa940c35870_0;
    %store/vec4 v0x7fa940c35950_0, 0, 32;
    %load/vec4 v0x7fa940c359f0_0;
    %store/vec4 v0x7fa940c35a90_0, 0, 32;
    %load/vec4 v0x7fa940c35fe0_0;
    %store/vec4 v0x7fa940c36090_0, 0, 32;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fa940c3dc60;
T_18 ;
    %wait E_0x7fa940c3cbe0;
    %load/vec4 v0x7fa940c3e170_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x7fa940c3df90_0;
    %store/vec4 v0x7fa940c3e0e0_0, 0, 5;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fa940c3e050_0;
    %store/vec4 v0x7fa940c3e0e0_0, 0, 5;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fa940c380d0;
T_19 ;
    %wait E_0x7fa940c382e0;
    %load/vec4 v0x7fa940c38590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x7fa940c38330_0;
    %store/vec4 v0x7fa940c384c0_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fa940c38420_0;
    %store/vec4 v0x7fa940c384c0_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fa940c33ed0;
T_20 ;
    %wait E_0x7fa940c34100;
    %load/vec4 v0x7fa940c34140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %jmp T_20.6;
T_20.0 ;
    %load/vec4 v0x7fa940c342b0_0;
    %load/vec4 v0x7fa940c34370_0;
    %and;
    %store/vec4 v0x7fa940c34200_0, 0, 32;
    %jmp T_20.6;
T_20.1 ;
    %load/vec4 v0x7fa940c342b0_0;
    %load/vec4 v0x7fa940c34370_0;
    %or;
    %store/vec4 v0x7fa940c34200_0, 0, 32;
    %jmp T_20.6;
T_20.2 ;
    %load/vec4 v0x7fa940c342b0_0;
    %load/vec4 v0x7fa940c34370_0;
    %add;
    %store/vec4 v0x7fa940c34200_0, 0, 32;
    %jmp T_20.6;
T_20.3 ;
    %load/vec4 v0x7fa940c342b0_0;
    %load/vec4 v0x7fa940c34370_0;
    %sub;
    %store/vec4 v0x7fa940c34200_0, 0, 32;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0x7fa940c34370_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v0x7fa940c34200_0, 0, 32;
    %jmp T_20.6;
T_20.5 ;
    %load/vec4 v0x7fa940c342b0_0;
    %load/vec4 v0x7fa940c34370_0;
    %cmp/u;
    %jmp/0xz  T_20.7, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa940c34200_0, 0, 32;
    %jmp T_20.8;
T_20.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa940c34200_0, 0, 32;
T_20.8 ;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa940c34200_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_20.10, 8;
T_20.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_20.10, 8;
 ; End of false expr.
    %blend;
T_20.10;
    %pad/s 1;
    %store/vec4 v0x7fa940c34420_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fa940c34580;
T_21 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa940c34ad0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa940c34c70_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa940c34970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa940c34dd0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa940c34f90_0, 0, 5;
    %end;
    .thread T_21;
    .scope S_0x7fa940c34580;
T_22 ;
    %wait E_0x7fa940c33a60;
    %load/vec4 v0x7fa940c34a10_0;
    %store/vec4 v0x7fa940c34ad0_0, 0, 3;
    %load/vec4 v0x7fa940c34b80_0;
    %store/vec4 v0x7fa940c34c70_0, 0, 2;
    %load/vec4 v0x7fa940c348a0_0;
    %store/vec4 v0x7fa940c34970_0, 0, 32;
    %load/vec4 v0x7fa940c34d20_0;
    %pad/u 5;
    %store/vec4 v0x7fa940c34f90_0, 0, 5;
    %load/vec4 v0x7fa940c34e80_0;
    %store/vec4 v0x7fa940c34f90_0, 0, 5;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fa940c3a790;
T_23 ;
    %wait E_0x7fa940c3a980;
    %load/vec4 v0x7fa940c3ab40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x7fa940c3a9b0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fa940c3ac80, 4;
    %store/vec4 v0x7fa940c3bd50_0, 0, 32;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fa940c3a790;
T_24 ;
    %wait E_0x7fa940c39f20;
    %load/vec4 v0x7fa940c3abf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x7fa940c3bdf0_0;
    %load/vec4 v0x7fa940c3a9b0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x7fa940c3ac80, 4, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fa940c36df0;
T_25 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa940c37450_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa940c372c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa940c37160_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa940c375b0_0, 0, 5;
    %end;
    .thread T_25;
    .scope S_0x7fa940c36df0;
T_26 ;
    %wait E_0x7fa940c33a60;
    %load/vec4 v0x7fa940c37370_0;
    %store/vec4 v0x7fa940c37450_0, 0, 2;
    %load/vec4 v0x7fa940c37200_0;
    %store/vec4 v0x7fa940c372c0_0, 0, 32;
    %load/vec4 v0x7fa940c370d0_0;
    %store/vec4 v0x7fa940c37160_0, 0, 32;
    %load/vec4 v0x7fa940c374f0_0;
    %store/vec4 v0x7fa940c375b0_0, 0, 5;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fa940c3c470;
T_27 ;
    %wait E_0x7fa940c3c680;
    %load/vec4 v0x7fa940c3c910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x7fa940c3c6e0_0;
    %store/vec4 v0x7fa940c3c860_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7fa940c3c7b0_0;
    %store/vec4 v0x7fa940c3c860_0, 0, 32;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fa940c3e230;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa940c3e520_0, 0, 32;
    %end;
    .thread T_28;
    .scope S_0x7fa940c3e230;
T_29 ;
    %wait E_0x7fa940c33a60;
    %load/vec4 v0x7fa940c3e520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa940c3e520_0, 0, 32;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fa940c3e230;
T_30 ;
    %wait E_0x7fa940c3e430;
    %load/vec4 v0x7fa940c3e6a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %vpi_call 17 22 "$display", "End of Run Statistics:\012" {0 0 0};
    %load/vec4 v0x7fa940c3e5d0_0;
    %load/vec4 v0x7fa940c3e520_0;
    %div;
    %vpi_call 17 23 "$display", $time, " Total Time Units | Number of Cycles: %0d | Number of Instructions: %0d | IPC: %0d", v0x7fa940c3e520_0, v0x7fa940c3e5d0_0, S<0,vec4,u32> {1 0 0};
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7fa940c17860;
T_31 ;
    %load/vec4 v0x7fa940c413d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %delay 10, 0;
    %load/vec4 v0x7fa940c40840_0;
    %inv;
    %store/vec4 v0x7fa940c40840_0, 0, 1;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fa940c17860;
T_32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa940c40840_0, 0, 1;
    %vpi_call 3 219 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 3 220 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa940c17860 {0 0 0};
    %delay 50000, 0;
    %vpi_call 3 224 "$finish" {0 0 0};
    %end;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "./Get_Jump_Addr.v";
    "CPU.v";
    "./ALU.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./MEM_WB.v";
    "./PC.v";
    "./Adder.v";
    "./MUX.v";
    "./And_Gate.v";
    "./Control.v";
    "./Data_Memory.v";
    "./Instruction_Memory.v";
    "./Registers.v";
    "./Stats.v";
    "./Sign_Extend_16_32.v";
    "./Syscall.v";
