{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553170133813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553170133829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 13:08:53 2019 " "Processing started: Thu Mar 21 13:08:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553170133829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553170133829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder_BCD_2_digits_board -c adder_BCD_2_digits_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder_BCD_2_digits_board -c adder_BCD_2_digits_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553170133829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553170135907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553170135907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_bcd_2_digits_board.v 3 3 " "Found 3 design units, including 3 entities, in source file adder_bcd_2_digits_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_BCD_2_digits_board " "Found entity 1: adder_BCD_2_digits_board" {  } { { "adder_BCD_2_digits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad4/adder_BCD_2_digits_board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553170162187 ""} { "Info" "ISGN_ENTITY_NAME" "2 binary_BCD_4_bits " "Found entity 2: binary_BCD_4_bits" {  } { { "adder_BCD_2_digits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad4/adder_BCD_2_digits_board.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553170162187 ""} { "Info" "ISGN_ENTITY_NAME" "3 sum " "Found entity 3: sum" {  } { { "adder_BCD_2_digits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad4/adder_BCD_2_digits_board.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553170162187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553170162187 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cin adder_BCD_2_digits_board.v(11) " "Verilog HDL error at adder_BCD_2_digits_board.v(11): object \"cin\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder_BCD_2_digits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad4/adder_BCD_2_digits_board.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1553170162234 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "error adder_BCD_2_digits_board.v(58) " "Verilog HDL Procedural Assignment error at adder_BCD_2_digits_board.v(58): object \"error\" on left-hand side of assignment must have a variable data type" {  } { { "adder_BCD_2_digits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad4/adder_BCD_2_digits_board.v" 58 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1553170162234 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "reply0 adder_BCD_2_digits_board.v(59) " "Verilog HDL Procedural Assignment error at adder_BCD_2_digits_board.v(59): object \"reply0\" on left-hand side of assignment must have a variable data type" {  } { { "adder_BCD_2_digits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad4/adder_BCD_2_digits_board.v" 59 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1553170162234 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "reply1 adder_BCD_2_digits_board.v(61) " "Verilog HDL Procedural Assignment error at adder_BCD_2_digits_board.v(61): object \"reply1\" on left-hand side of assignment must have a variable data type" {  } { { "adder_BCD_2_digits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad4/adder_BCD_2_digits_board.v" 61 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1553170162234 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "reply1 adder_BCD_2_digits_board.v(63) " "Verilog HDL Procedural Assignment error at adder_BCD_2_digits_board.v(63): object \"reply1\" on left-hand side of assignment must have a variable data type" {  } { { "adder_BCD_2_digits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad4/adder_BCD_2_digits_board.v" 63 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1553170162234 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "error adder_BCD_2_digits_board.v(67) " "Verilog HDL Procedural Assignment error at adder_BCD_2_digits_board.v(67): object \"error\" on left-hand side of assignment must have a variable data type" {  } { { "adder_BCD_2_digits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad4/adder_BCD_2_digits_board.v" 67 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1553170162234 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "reply0 adder_BCD_2_digits_board.v(68) " "Verilog HDL Procedural Assignment error at adder_BCD_2_digits_board.v(68): object \"reply0\" on left-hand side of assignment must have a variable data type" {  } { { "adder_BCD_2_digits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad4/adder_BCD_2_digits_board.v" 68 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1553170162234 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "reply1 adder_BCD_2_digits_board.v(69) " "Verilog HDL Procedural Assignment error at adder_BCD_2_digits_board.v(69): object \"reply1\" on left-hand side of assignment must have a variable data type" {  } { { "adder_BCD_2_digits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad4/adder_BCD_2_digits_board.v" 69 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1553170162234 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553170162437 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 21 13:09:22 2019 " "Processing ended: Thu Mar 21 13:09:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553170162437 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553170162437 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553170162437 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553170162437 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553170163234 ""}
