

================================================================
== Vivado HLS Report for 'inputdatamover'
================================================================
* Date:           Fri May 30 11:15:38 2025

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        music
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.237|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  199|  200|  199|  200|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  199|  199|         1|          1|          1|   200|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      42|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      81|    -|
|Register         |        -|      -|     273|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     273|     123|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2160|   4272|  850560|  425280|   80|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_fu_149_p2                 |     +    |      0|  0|  15|           1|           8|
    |in_V_data_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |in_V_data_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln8_fu_155_p2          |   icmp   |      0|  0|  11|           8|           7|
    |in_V_data_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2             |    or    |      0|  0|   2|           1|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  42|          15|          20|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  15|          3|    1|          3|
    |ap_done               |   9|          2|    1|          2|
    |i_017_reg_101         |   9|          2|    8|         16|
    |in_V_data_0_data_out  |   9|          2|  128|        256|
    |in_V_data_0_state     |  15|          3|    2|          6|
    |in_V_last_V_0_state   |  15|          3|    2|          6|
    |in_r_TDATA_blk_n      |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  81|         17|  143|        291|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+-----+----+-----+-----------+
    |          Name         |  FF | LUT| Bits| Const Bits|
    +-----------------------+-----+----+-----+-----------+
    |ap_CS_fsm              |    2|   0|    2|          0|
    |ap_done_reg            |    1|   0|    1|          0|
    |i_017_reg_101          |    8|   0|    8|          0|
    |in_V_data_0_payload_A  |  128|   0|  128|          0|
    |in_V_data_0_payload_B  |  128|   0|  128|          0|
    |in_V_data_0_sel_rd     |    1|   0|    1|          0|
    |in_V_data_0_sel_wr     |    1|   0|    1|          0|
    |in_V_data_0_state      |    2|   0|    2|          0|
    |in_V_last_V_0_state    |    2|   0|    2|          0|
    +-----------------------+-----+----+-----+-----------+
    |Total                  |  273|   0|  273|          0|
    +-----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | inputdatamover | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | inputdatamover | return value |
|ap_start              |  in |    1| ap_ctrl_hs | inputdatamover | return value |
|ap_done               | out |    1| ap_ctrl_hs | inputdatamover | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | inputdatamover | return value |
|ap_idle               | out |    1| ap_ctrl_hs | inputdatamover | return value |
|ap_ready              | out |    1| ap_ctrl_hs | inputdatamover | return value |
|in_r_TDATA            |  in |  128|    axis    |    in_V_data   |    pointer   |
|in_r_TVALID           |  in |    1|    axis    |   in_V_last_V  |    pointer   |
|in_r_TREADY           | out |    1|    axis    |   in_V_last_V  |    pointer   |
|in_r_TLAST            |  in |    1|    axis    |   in_V_last_V  |    pointer   |
|out_strm_re_address0  | out |    8|  ap_memory |   out_strm_re  |     array    |
|out_strm_re_ce0       | out |    1|  ap_memory |   out_strm_re  |     array    |
|out_strm_re_we0       | out |    1|  ap_memory |   out_strm_re  |     array    |
|out_strm_re_d0        | out |   64|  ap_memory |   out_strm_re  |     array    |
|out_strm_im_address0  | out |    8|  ap_memory |   out_strm_im  |     array    |
|out_strm_im_ce0       | out |    1|  ap_memory |   out_strm_im  |     array    |
|out_strm_im_we0       | out |    1|  ap_memory |   out_strm_im  |     array    |
|out_strm_im_d0        | out |   64|  ap_memory |   out_strm_im  |     array    |
+----------------------+-----+-----+------------+----------------+--------------+

