   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"i2c_stm32f1x.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.i2cConfigure,"ax",%progbits
  16              		.align	1
  17              		.global	i2cConfigure
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	i2cConfigure:
  24              	.LFB70:
  25              		.file 1 "../system/src/drivers/f1/i2c_stm32f1x.c"
   1:../system/src/drivers/f1/i2c_stm32f1x.c **** #include <drivers/f1/gpio_conf_stm32f1x.h>
   2:../system/src/drivers/f1/i2c_stm32f1x.c **** #include "drivers/i2c.h"
   3:../system/src/drivers/f1/i2c_stm32f1x.c **** #include <stm32f10x.h>
   4:../system/src/drivers/f1/i2c_stm32f1x.c **** 
   5:../system/src/drivers/f1/i2c_stm32f1x.c **** #include "main.h"
   6:../system/src/drivers/f1/i2c_stm32f1x.c **** 
   7:../system/src/drivers/f1/i2c_stm32f1x.c **** int i2cPinRemap = 0;
   8:../system/src/drivers/f1/i2c_stm32f1x.c **** int i2cClockSpeed = 5;
   9:../system/src/drivers/f1/i2c_stm32f1x.c **** int i2cCCRegisterValue = 0x78;
  10:../system/src/drivers/f1/i2c_stm32f1x.c **** int i2cRiseRegisterValue = 0x06;
  11:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  12:../system/src/drivers/f1/i2c_stm32f1x.c **** volatile uint16_t i2c_remote_addr = 0;			// adres zdalnego urz�dzenia
  13:../system/src/drivers/f1/i2c_stm32f1x.c **** volatile uint8_t i2c_tx_data[32] = {'\0'};		// dane do wys�ania do zdalnego urz�dzenia
  14:../system/src/drivers/f1/i2c_stm32f1x.c **** volatile uint8_t i2c_rx_data[32] = {'\0'};		// dane odebrane od zdalnego urz�dzenia
  15:../system/src/drivers/f1/i2c_stm32f1x.c **** volatile uint8_t i2c_rxing = 0;				// ustawiony na 1 kiedy trwa odbi�r danych
  16:../system/src/drivers/f1/i2c_stm32f1x.c **** volatile uint8_t i2c_txing = 0;				// ustawiony na 1 kiedy trwa wysy�anie danych
  17:../system/src/drivers/f1/i2c_stm32f1x.c **** volatile uint8_t i2c_done = 0;				// ustawiany na jeden w momencie zako�czenia wysy�ania/odbior
  18:../system/src/drivers/f1/i2c_stm32f1x.c **** volatile uint8_t i2c_tx_queue_len = 0;			// liczba bajt�w w kolejce do wys�ania
  19:../system/src/drivers/f1/i2c_stm32f1x.c **** volatile uint8_t i2c_trx_data_counter = 0;		// licznik odebranych/wyslanych danych
  20:../system/src/drivers/f1/i2c_stm32f1x.c **** volatile uint8_t i2c_rx_bytes_number = 0;		// liczba bajtow do odebrania
  21:../system/src/drivers/f1/i2c_stm32f1x.c **** volatile uint8_t i2c_error_counter = 0;		// liczbnik b��d�w transmisji
  22:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  23:../system/src/drivers/f1/i2c_stm32f1x.c **** volatile i2c_state_t i2c_state;
  24:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  25:../system/src/drivers/f1/i2c_stm32f1x.c **** volatile uint32_t i2cStartTime;
  26:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  27:../system/src/drivers/f1/i2c_stm32f1x.c **** #define MAX_I2C_ERRORS_PER_COMM 5
  28:../system/src/drivers/f1/i2c_stm32f1x.c **** #define I2C_TIMEOUT 100
  29:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  30:../system/src/drivers/f1/i2c_stm32f1x.c **** void i2cConfigure() {			// funkcja konfiguruje pierwszy kontroler i2c!!!
  26              		.loc 1 30 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 16
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              		.cfi_def_cfa_offset 12
  32              		.cfi_offset 4, -12
  33              		.cfi_offset 5, -8
  34              		.cfi_offset 14, -4
  35 0002 85B0     		sub	sp, sp, #20
  36              		.cfi_def_cfa_offset 32
  31:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C_InitTypeDef I2C_InitStructure;
  32:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  33:../system/src/drivers/f1/i2c_stm32f1x.c **** 	RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;	// w��czenie zegara dla i2c
  37              		.loc 1 33 0
  38 0004 304A     		ldr	r2, .L6
  39 0006 D369     		ldr	r3, [r2, #28]
  40 0008 43F40013 		orr	r3, r3, #2097152
  41 000c D361     		str	r3, [r2, #28]
  42              	.LVL0:
  43              	.LBB16:
  44              	.LBB17:
  45              		.file 2 "../system/include/cmsis/core_cm3.h"
   1:../system/include/cmsis/core_cm3.h **** /**************************************************************************//**
   2:../system/include/cmsis/core_cm3.h ****  * @file     core_cm3.h
   3:../system/include/cmsis/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:../system/include/cmsis/core_cm3.h ****  * @version  V4.30
   5:../system/include/cmsis/core_cm3.h ****  * @date     20. October 2015
   6:../system/include/cmsis/core_cm3.h ****  ******************************************************************************/
   7:../system/include/cmsis/core_cm3.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../system/include/cmsis/core_cm3.h **** 
   9:../system/include/cmsis/core_cm3.h ****    All rights reserved.
  10:../system/include/cmsis/core_cm3.h ****    Redistribution and use in source and binary forms, with or without
  11:../system/include/cmsis/core_cm3.h ****    modification, are permitted provided that the following conditions are met:
  12:../system/include/cmsis/core_cm3.h ****    - Redistributions of source code must retain the above copyright
  13:../system/include/cmsis/core_cm3.h ****      notice, this list of conditions and the following disclaimer.
  14:../system/include/cmsis/core_cm3.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../system/include/cmsis/core_cm3.h ****      notice, this list of conditions and the following disclaimer in the
  16:../system/include/cmsis/core_cm3.h ****      documentation and/or other materials provided with the distribution.
  17:../system/include/cmsis/core_cm3.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../system/include/cmsis/core_cm3.h ****      to endorse or promote products derived from this software without
  19:../system/include/cmsis/core_cm3.h ****      specific prior written permission.
  20:../system/include/cmsis/core_cm3.h ****    *
  21:../system/include/cmsis/core_cm3.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../system/include/cmsis/core_cm3.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../system/include/cmsis/core_cm3.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../system/include/cmsis/core_cm3.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../system/include/cmsis/core_cm3.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../system/include/cmsis/core_cm3.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../system/include/cmsis/core_cm3.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../system/include/cmsis/core_cm3.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../system/include/cmsis/core_cm3.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../system/include/cmsis/core_cm3.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../system/include/cmsis/core_cm3.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../system/include/cmsis/core_cm3.h ****    ---------------------------------------------------------------------------*/
  33:../system/include/cmsis/core_cm3.h **** 
  34:../system/include/cmsis/core_cm3.h **** 
  35:../system/include/cmsis/core_cm3.h **** #if   defined ( __ICCARM__ )
  36:../system/include/cmsis/core_cm3.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:../system/include/cmsis/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:../system/include/cmsis/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  39:../system/include/cmsis/core_cm3.h **** #endif
  40:../system/include/cmsis/core_cm3.h **** 
  41:../system/include/cmsis/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  42:../system/include/cmsis/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  43:../system/include/cmsis/core_cm3.h **** 
  44:../system/include/cmsis/core_cm3.h **** // [ILG]
  45:../system/include/cmsis/core_cm3.h **** #if defined ( __GNUC__ )
  46:../system/include/cmsis/core_cm3.h **** #pragma GCC diagnostic push
  47:../system/include/cmsis/core_cm3.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  48:../system/include/cmsis/core_cm3.h **** #pragma GCC diagnostic ignored "-Wconversion"
  49:../system/include/cmsis/core_cm3.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  50:../system/include/cmsis/core_cm3.h **** #endif
  51:../system/include/cmsis/core_cm3.h **** 
  52:../system/include/cmsis/core_cm3.h **** #include <stdint.h>
  53:../system/include/cmsis/core_cm3.h **** 
  54:../system/include/cmsis/core_cm3.h **** #ifdef __cplusplus
  55:../system/include/cmsis/core_cm3.h ****  extern "C" {
  56:../system/include/cmsis/core_cm3.h **** #endif
  57:../system/include/cmsis/core_cm3.h **** 
  58:../system/include/cmsis/core_cm3.h **** /**
  59:../system/include/cmsis/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  60:../system/include/cmsis/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  61:../system/include/cmsis/core_cm3.h **** 
  62:../system/include/cmsis/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  63:../system/include/cmsis/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  64:../system/include/cmsis/core_cm3.h **** 
  65:../system/include/cmsis/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  66:../system/include/cmsis/core_cm3.h ****      Unions are used for effective representation of core registers.
  67:../system/include/cmsis/core_cm3.h **** 
  68:../system/include/cmsis/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  69:../system/include/cmsis/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  70:../system/include/cmsis/core_cm3.h ****  */
  71:../system/include/cmsis/core_cm3.h **** 
  72:../system/include/cmsis/core_cm3.h **** 
  73:../system/include/cmsis/core_cm3.h **** /*******************************************************************************
  74:../system/include/cmsis/core_cm3.h ****  *                 CMSIS definitions
  75:../system/include/cmsis/core_cm3.h ****  ******************************************************************************/
  76:../system/include/cmsis/core_cm3.h **** /**
  77:../system/include/cmsis/core_cm3.h ****   \ingroup Cortex_M3
  78:../system/include/cmsis/core_cm3.h ****   @{
  79:../system/include/cmsis/core_cm3.h ****  */
  80:../system/include/cmsis/core_cm3.h **** 
  81:../system/include/cmsis/core_cm3.h **** /*  CMSIS CM3 definitions */
  82:../system/include/cmsis/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  83:../system/include/cmsis/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  84:../system/include/cmsis/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  85:../system/include/cmsis/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  86:../system/include/cmsis/core_cm3.h **** 
  87:../system/include/cmsis/core_cm3.h **** #define __CORTEX_M                (0x03U)                                      /*!< Cortex-M Core *
  88:../system/include/cmsis/core_cm3.h **** 
  89:../system/include/cmsis/core_cm3.h **** 
  90:../system/include/cmsis/core_cm3.h **** #if   defined ( __CC_ARM )
  91:../system/include/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  92:../system/include/cmsis/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  93:../system/include/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  94:../system/include/cmsis/core_cm3.h **** 
  95:../system/include/cmsis/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  96:../system/include/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  97:../system/include/cmsis/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  98:../system/include/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  99:../system/include/cmsis/core_cm3.h **** 
 100:../system/include/cmsis/core_cm3.h **** #elif defined ( __GNUC__ )
 101:../system/include/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 102:../system/include/cmsis/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 103:../system/include/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static inline
 104:../system/include/cmsis/core_cm3.h **** 
 105:../system/include/cmsis/core_cm3.h **** #elif defined ( __ICCARM__ )
 106:../system/include/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
 107:../system/include/cmsis/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 108:../system/include/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static inline
 109:../system/include/cmsis/core_cm3.h **** 
 110:../system/include/cmsis/core_cm3.h **** #elif defined ( __TMS470__ )
 111:../system/include/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 112:../system/include/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static inline
 113:../system/include/cmsis/core_cm3.h **** 
 114:../system/include/cmsis/core_cm3.h **** #elif defined ( __TASKING__ )
 115:../system/include/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 116:../system/include/cmsis/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 117:../system/include/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static inline
 118:../system/include/cmsis/core_cm3.h **** 
 119:../system/include/cmsis/core_cm3.h **** #elif defined ( __CSMC__ )
 120:../system/include/cmsis/core_cm3.h ****   #define __packed
 121:../system/include/cmsis/core_cm3.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 122:../system/include/cmsis/core_cm3.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 123:../system/include/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static inline
 124:../system/include/cmsis/core_cm3.h **** 
 125:../system/include/cmsis/core_cm3.h **** #else
 126:../system/include/cmsis/core_cm3.h ****   #error Unknown compiler
 127:../system/include/cmsis/core_cm3.h **** #endif
 128:../system/include/cmsis/core_cm3.h **** 
 129:../system/include/cmsis/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
 130:../system/include/cmsis/core_cm3.h ****     This core does not support an FPU at all
 131:../system/include/cmsis/core_cm3.h **** */
 132:../system/include/cmsis/core_cm3.h **** #define __FPU_USED       0U
 133:../system/include/cmsis/core_cm3.h **** 
 134:../system/include/cmsis/core_cm3.h **** #if defined ( __CC_ARM )
 135:../system/include/cmsis/core_cm3.h ****   #if defined __TARGET_FPU_VFP
 136:../system/include/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 137:../system/include/cmsis/core_cm3.h ****   #endif
 138:../system/include/cmsis/core_cm3.h **** 
 139:../system/include/cmsis/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 140:../system/include/cmsis/core_cm3.h ****   #if defined __ARM_PCS_VFP
 141:../system/include/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 142:../system/include/cmsis/core_cm3.h ****   #endif
 143:../system/include/cmsis/core_cm3.h **** 
 144:../system/include/cmsis/core_cm3.h **** #elif defined ( __GNUC__ )
 145:../system/include/cmsis/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 146:../system/include/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 147:../system/include/cmsis/core_cm3.h ****   #endif
 148:../system/include/cmsis/core_cm3.h **** 
 149:../system/include/cmsis/core_cm3.h **** #elif defined ( __ICCARM__ )
 150:../system/include/cmsis/core_cm3.h ****   #if defined __ARMVFP__
 151:../system/include/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 152:../system/include/cmsis/core_cm3.h ****   #endif
 153:../system/include/cmsis/core_cm3.h **** 
 154:../system/include/cmsis/core_cm3.h **** #elif defined ( __TMS470__ )
 155:../system/include/cmsis/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 156:../system/include/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 157:../system/include/cmsis/core_cm3.h ****   #endif
 158:../system/include/cmsis/core_cm3.h **** 
 159:../system/include/cmsis/core_cm3.h **** #elif defined ( __TASKING__ )
 160:../system/include/cmsis/core_cm3.h ****   #if defined __FPU_VFP__
 161:../system/include/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 162:../system/include/cmsis/core_cm3.h ****   #endif
 163:../system/include/cmsis/core_cm3.h **** 
 164:../system/include/cmsis/core_cm3.h **** #elif defined ( __CSMC__ )
 165:../system/include/cmsis/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 166:../system/include/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 167:../system/include/cmsis/core_cm3.h ****   #endif
 168:../system/include/cmsis/core_cm3.h **** 
 169:../system/include/cmsis/core_cm3.h **** #endif
 170:../system/include/cmsis/core_cm3.h **** 
 171:../system/include/cmsis/core_cm3.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 172:../system/include/cmsis/core_cm3.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 173:../system/include/cmsis/core_cm3.h **** 
 174:../system/include/cmsis/core_cm3.h **** #ifdef __cplusplus
 175:../system/include/cmsis/core_cm3.h **** }
 176:../system/include/cmsis/core_cm3.h **** #endif
 177:../system/include/cmsis/core_cm3.h **** 
 178:../system/include/cmsis/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 179:../system/include/cmsis/core_cm3.h **** 
 180:../system/include/cmsis/core_cm3.h **** #ifndef __CMSIS_GENERIC
 181:../system/include/cmsis/core_cm3.h **** 
 182:../system/include/cmsis/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 183:../system/include/cmsis/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 184:../system/include/cmsis/core_cm3.h **** 
 185:../system/include/cmsis/core_cm3.h **** #ifdef __cplusplus
 186:../system/include/cmsis/core_cm3.h ****  extern "C" {
 187:../system/include/cmsis/core_cm3.h **** #endif
 188:../system/include/cmsis/core_cm3.h **** 
 189:../system/include/cmsis/core_cm3.h **** /* check device defines and use defaults */
 190:../system/include/cmsis/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 191:../system/include/cmsis/core_cm3.h ****   #ifndef __CM3_REV
 192:../system/include/cmsis/core_cm3.h ****     #define __CM3_REV               0x0200U
 193:../system/include/cmsis/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 194:../system/include/cmsis/core_cm3.h ****   #endif
 195:../system/include/cmsis/core_cm3.h **** 
 196:../system/include/cmsis/core_cm3.h ****   #ifndef __MPU_PRESENT
 197:../system/include/cmsis/core_cm3.h ****     #define __MPU_PRESENT             0U
 198:../system/include/cmsis/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 199:../system/include/cmsis/core_cm3.h ****   #endif
 200:../system/include/cmsis/core_cm3.h **** 
 201:../system/include/cmsis/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 202:../system/include/cmsis/core_cm3.h ****     #define __NVIC_PRIO_BITS          4U
 203:../system/include/cmsis/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 204:../system/include/cmsis/core_cm3.h ****   #endif
 205:../system/include/cmsis/core_cm3.h **** 
 206:../system/include/cmsis/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 207:../system/include/cmsis/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 208:../system/include/cmsis/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 209:../system/include/cmsis/core_cm3.h ****   #endif
 210:../system/include/cmsis/core_cm3.h **** #endif
 211:../system/include/cmsis/core_cm3.h **** 
 212:../system/include/cmsis/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 213:../system/include/cmsis/core_cm3.h **** /**
 214:../system/include/cmsis/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 215:../system/include/cmsis/core_cm3.h **** 
 216:../system/include/cmsis/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 217:../system/include/cmsis/core_cm3.h ****     \li to specify the access to peripheral variables.
 218:../system/include/cmsis/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 219:../system/include/cmsis/core_cm3.h **** */
 220:../system/include/cmsis/core_cm3.h **** #ifdef __cplusplus
 221:../system/include/cmsis/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 222:../system/include/cmsis/core_cm3.h **** #else
 223:../system/include/cmsis/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 224:../system/include/cmsis/core_cm3.h **** #endif
 225:../system/include/cmsis/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 226:../system/include/cmsis/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 227:../system/include/cmsis/core_cm3.h **** 
 228:../system/include/cmsis/core_cm3.h **** /* following defines should be used for structure members */
 229:../system/include/cmsis/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 230:../system/include/cmsis/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 231:../system/include/cmsis/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 232:../system/include/cmsis/core_cm3.h **** 
 233:../system/include/cmsis/core_cm3.h **** /*@} end of group Cortex_M3 */
 234:../system/include/cmsis/core_cm3.h **** 
 235:../system/include/cmsis/core_cm3.h **** 
 236:../system/include/cmsis/core_cm3.h **** 
 237:../system/include/cmsis/core_cm3.h **** /*******************************************************************************
 238:../system/include/cmsis/core_cm3.h ****  *                 Register Abstraction
 239:../system/include/cmsis/core_cm3.h ****   Core Register contain:
 240:../system/include/cmsis/core_cm3.h ****   - Core Register
 241:../system/include/cmsis/core_cm3.h ****   - Core NVIC Register
 242:../system/include/cmsis/core_cm3.h ****   - Core SCB Register
 243:../system/include/cmsis/core_cm3.h ****   - Core SysTick Register
 244:../system/include/cmsis/core_cm3.h ****   - Core Debug Register
 245:../system/include/cmsis/core_cm3.h ****   - Core MPU Register
 246:../system/include/cmsis/core_cm3.h ****  ******************************************************************************/
 247:../system/include/cmsis/core_cm3.h **** /**
 248:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 249:../system/include/cmsis/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 250:../system/include/cmsis/core_cm3.h **** */
 251:../system/include/cmsis/core_cm3.h **** 
 252:../system/include/cmsis/core_cm3.h **** /**
 253:../system/include/cmsis/core_cm3.h ****   \ingroup    CMSIS_core_register
 254:../system/include/cmsis/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 255:../system/include/cmsis/core_cm3.h ****   \brief      Core Register type definitions.
 256:../system/include/cmsis/core_cm3.h ****   @{
 257:../system/include/cmsis/core_cm3.h ****  */
 258:../system/include/cmsis/core_cm3.h **** 
 259:../system/include/cmsis/core_cm3.h **** /**
 260:../system/include/cmsis/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 261:../system/include/cmsis/core_cm3.h ****  */
 262:../system/include/cmsis/core_cm3.h **** typedef union
 263:../system/include/cmsis/core_cm3.h **** {
 264:../system/include/cmsis/core_cm3.h ****   struct
 265:../system/include/cmsis/core_cm3.h ****   {
 266:../system/include/cmsis/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 267:../system/include/cmsis/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 268:../system/include/cmsis/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 269:../system/include/cmsis/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 270:../system/include/cmsis/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 271:../system/include/cmsis/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 272:../system/include/cmsis/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 273:../system/include/cmsis/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 274:../system/include/cmsis/core_cm3.h **** } APSR_Type;
 275:../system/include/cmsis/core_cm3.h **** 
 276:../system/include/cmsis/core_cm3.h **** /* APSR Register Definitions */
 277:../system/include/cmsis/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 278:../system/include/cmsis/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 279:../system/include/cmsis/core_cm3.h **** 
 280:../system/include/cmsis/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 281:../system/include/cmsis/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 282:../system/include/cmsis/core_cm3.h **** 
 283:../system/include/cmsis/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 284:../system/include/cmsis/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 285:../system/include/cmsis/core_cm3.h **** 
 286:../system/include/cmsis/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 287:../system/include/cmsis/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 288:../system/include/cmsis/core_cm3.h **** 
 289:../system/include/cmsis/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 290:../system/include/cmsis/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 291:../system/include/cmsis/core_cm3.h **** 
 292:../system/include/cmsis/core_cm3.h **** 
 293:../system/include/cmsis/core_cm3.h **** /**
 294:../system/include/cmsis/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:../system/include/cmsis/core_cm3.h ****  */
 296:../system/include/cmsis/core_cm3.h **** typedef union
 297:../system/include/cmsis/core_cm3.h **** {
 298:../system/include/cmsis/core_cm3.h ****   struct
 299:../system/include/cmsis/core_cm3.h ****   {
 300:../system/include/cmsis/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:../system/include/cmsis/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:../system/include/cmsis/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 303:../system/include/cmsis/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:../system/include/cmsis/core_cm3.h **** } IPSR_Type;
 305:../system/include/cmsis/core_cm3.h **** 
 306:../system/include/cmsis/core_cm3.h **** /* IPSR Register Definitions */
 307:../system/include/cmsis/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:../system/include/cmsis/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:../system/include/cmsis/core_cm3.h **** 
 310:../system/include/cmsis/core_cm3.h **** 
 311:../system/include/cmsis/core_cm3.h **** /**
 312:../system/include/cmsis/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:../system/include/cmsis/core_cm3.h ****  */
 314:../system/include/cmsis/core_cm3.h **** typedef union
 315:../system/include/cmsis/core_cm3.h **** {
 316:../system/include/cmsis/core_cm3.h ****   struct
 317:../system/include/cmsis/core_cm3.h ****   {
 318:../system/include/cmsis/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:../system/include/cmsis/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 320:../system/include/cmsis/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 321:../system/include/cmsis/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 322:../system/include/cmsis/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 323:../system/include/cmsis/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 324:../system/include/cmsis/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 325:../system/include/cmsis/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 326:../system/include/cmsis/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 327:../system/include/cmsis/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 328:../system/include/cmsis/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 329:../system/include/cmsis/core_cm3.h **** } xPSR_Type;
 330:../system/include/cmsis/core_cm3.h **** 
 331:../system/include/cmsis/core_cm3.h **** /* xPSR Register Definitions */
 332:../system/include/cmsis/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 333:../system/include/cmsis/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 334:../system/include/cmsis/core_cm3.h **** 
 335:../system/include/cmsis/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 336:../system/include/cmsis/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 337:../system/include/cmsis/core_cm3.h **** 
 338:../system/include/cmsis/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 339:../system/include/cmsis/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 340:../system/include/cmsis/core_cm3.h **** 
 341:../system/include/cmsis/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 342:../system/include/cmsis/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 343:../system/include/cmsis/core_cm3.h **** 
 344:../system/include/cmsis/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 345:../system/include/cmsis/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 346:../system/include/cmsis/core_cm3.h **** 
 347:../system/include/cmsis/core_cm3.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 348:../system/include/cmsis/core_cm3.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 349:../system/include/cmsis/core_cm3.h **** 
 350:../system/include/cmsis/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 351:../system/include/cmsis/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 352:../system/include/cmsis/core_cm3.h **** 
 353:../system/include/cmsis/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 354:../system/include/cmsis/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 355:../system/include/cmsis/core_cm3.h **** 
 356:../system/include/cmsis/core_cm3.h **** 
 357:../system/include/cmsis/core_cm3.h **** /**
 358:../system/include/cmsis/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 359:../system/include/cmsis/core_cm3.h ****  */
 360:../system/include/cmsis/core_cm3.h **** typedef union
 361:../system/include/cmsis/core_cm3.h **** {
 362:../system/include/cmsis/core_cm3.h ****   struct
 363:../system/include/cmsis/core_cm3.h ****   {
 364:../system/include/cmsis/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 365:../system/include/cmsis/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 366:../system/include/cmsis/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 367:../system/include/cmsis/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 368:../system/include/cmsis/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 369:../system/include/cmsis/core_cm3.h **** } CONTROL_Type;
 370:../system/include/cmsis/core_cm3.h **** 
 371:../system/include/cmsis/core_cm3.h **** /* CONTROL Register Definitions */
 372:../system/include/cmsis/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 373:../system/include/cmsis/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 374:../system/include/cmsis/core_cm3.h **** 
 375:../system/include/cmsis/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 376:../system/include/cmsis/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 377:../system/include/cmsis/core_cm3.h **** 
 378:../system/include/cmsis/core_cm3.h **** /*@} end of group CMSIS_CORE */
 379:../system/include/cmsis/core_cm3.h **** 
 380:../system/include/cmsis/core_cm3.h **** 
 381:../system/include/cmsis/core_cm3.h **** /**
 382:../system/include/cmsis/core_cm3.h ****   \ingroup    CMSIS_core_register
 383:../system/include/cmsis/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 384:../system/include/cmsis/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 385:../system/include/cmsis/core_cm3.h ****   @{
 386:../system/include/cmsis/core_cm3.h ****  */
 387:../system/include/cmsis/core_cm3.h **** 
 388:../system/include/cmsis/core_cm3.h **** /**
 389:../system/include/cmsis/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 390:../system/include/cmsis/core_cm3.h ****  */
 391:../system/include/cmsis/core_cm3.h **** typedef struct
 392:../system/include/cmsis/core_cm3.h **** {
 393:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 394:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED0[24U];
 395:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 396:../system/include/cmsis/core_cm3.h ****         uint32_t RSERVED1[24U];
 397:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 398:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED2[24U];
 399:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 400:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED3[24U];
 401:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 402:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED4[56U];
 403:../system/include/cmsis/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 404:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED5[644U];
 405:../system/include/cmsis/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 406:../system/include/cmsis/core_cm3.h **** }  NVIC_Type;
 407:../system/include/cmsis/core_cm3.h **** 
 408:../system/include/cmsis/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 409:../system/include/cmsis/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 410:../system/include/cmsis/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 411:../system/include/cmsis/core_cm3.h **** 
 412:../system/include/cmsis/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 413:../system/include/cmsis/core_cm3.h **** 
 414:../system/include/cmsis/core_cm3.h **** 
 415:../system/include/cmsis/core_cm3.h **** /**
 416:../system/include/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 417:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 418:../system/include/cmsis/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 419:../system/include/cmsis/core_cm3.h ****   @{
 420:../system/include/cmsis/core_cm3.h ****  */
 421:../system/include/cmsis/core_cm3.h **** 
 422:../system/include/cmsis/core_cm3.h **** /**
 423:../system/include/cmsis/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 424:../system/include/cmsis/core_cm3.h ****  */
 425:../system/include/cmsis/core_cm3.h **** typedef struct
 426:../system/include/cmsis/core_cm3.h **** {
 427:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 428:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 429:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 430:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 431:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 432:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 433:../system/include/cmsis/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 434:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 435:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 436:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 437:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 438:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 439:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 440:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 441:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 442:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 443:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 444:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 445:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 446:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED0[5U];
 447:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 448:../system/include/cmsis/core_cm3.h **** } SCB_Type;
 449:../system/include/cmsis/core_cm3.h **** 
 450:../system/include/cmsis/core_cm3.h **** /* SCB CPUID Register Definitions */
 451:../system/include/cmsis/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 452:../system/include/cmsis/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 453:../system/include/cmsis/core_cm3.h **** 
 454:../system/include/cmsis/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 455:../system/include/cmsis/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 456:../system/include/cmsis/core_cm3.h **** 
 457:../system/include/cmsis/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 458:../system/include/cmsis/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 459:../system/include/cmsis/core_cm3.h **** 
 460:../system/include/cmsis/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 461:../system/include/cmsis/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 462:../system/include/cmsis/core_cm3.h **** 
 463:../system/include/cmsis/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 464:../system/include/cmsis/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 465:../system/include/cmsis/core_cm3.h **** 
 466:../system/include/cmsis/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 467:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 468:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 469:../system/include/cmsis/core_cm3.h **** 
 470:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 471:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 472:../system/include/cmsis/core_cm3.h **** 
 473:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 474:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 475:../system/include/cmsis/core_cm3.h **** 
 476:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 477:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 478:../system/include/cmsis/core_cm3.h **** 
 479:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 480:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 481:../system/include/cmsis/core_cm3.h **** 
 482:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 483:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 484:../system/include/cmsis/core_cm3.h **** 
 485:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 486:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 487:../system/include/cmsis/core_cm3.h **** 
 488:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 489:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 490:../system/include/cmsis/core_cm3.h **** 
 491:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 492:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 493:../system/include/cmsis/core_cm3.h **** 
 494:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 495:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 496:../system/include/cmsis/core_cm3.h **** 
 497:../system/include/cmsis/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 498:../system/include/cmsis/core_cm3.h **** #if (__CM3_REV < 0x0201U)                   /* core r2p1 */
 499:../system/include/cmsis/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 500:../system/include/cmsis/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 501:../system/include/cmsis/core_cm3.h **** 
 502:../system/include/cmsis/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 503:../system/include/cmsis/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 504:../system/include/cmsis/core_cm3.h **** #else
 505:../system/include/cmsis/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 506:../system/include/cmsis/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 507:../system/include/cmsis/core_cm3.h **** #endif
 508:../system/include/cmsis/core_cm3.h **** 
 509:../system/include/cmsis/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 510:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 511:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 512:../system/include/cmsis/core_cm3.h **** 
 513:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 514:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 515:../system/include/cmsis/core_cm3.h **** 
 516:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 517:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 518:../system/include/cmsis/core_cm3.h **** 
 519:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 520:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 521:../system/include/cmsis/core_cm3.h **** 
 522:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 523:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 524:../system/include/cmsis/core_cm3.h **** 
 525:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 526:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 527:../system/include/cmsis/core_cm3.h **** 
 528:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 529:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 530:../system/include/cmsis/core_cm3.h **** 
 531:../system/include/cmsis/core_cm3.h **** /* SCB System Control Register Definitions */
 532:../system/include/cmsis/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 533:../system/include/cmsis/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 534:../system/include/cmsis/core_cm3.h **** 
 535:../system/include/cmsis/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 536:../system/include/cmsis/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 537:../system/include/cmsis/core_cm3.h **** 
 538:../system/include/cmsis/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 539:../system/include/cmsis/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 540:../system/include/cmsis/core_cm3.h **** 
 541:../system/include/cmsis/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 542:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 543:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 544:../system/include/cmsis/core_cm3.h **** 
 545:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 546:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 547:../system/include/cmsis/core_cm3.h **** 
 548:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 549:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 550:../system/include/cmsis/core_cm3.h **** 
 551:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 552:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 553:../system/include/cmsis/core_cm3.h **** 
 554:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 555:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 556:../system/include/cmsis/core_cm3.h **** 
 557:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 558:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 559:../system/include/cmsis/core_cm3.h **** 
 560:../system/include/cmsis/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 561:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 562:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 563:../system/include/cmsis/core_cm3.h **** 
 564:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 565:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 566:../system/include/cmsis/core_cm3.h **** 
 567:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 568:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 569:../system/include/cmsis/core_cm3.h **** 
 570:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 571:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 572:../system/include/cmsis/core_cm3.h **** 
 573:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 574:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 575:../system/include/cmsis/core_cm3.h **** 
 576:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 577:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 578:../system/include/cmsis/core_cm3.h **** 
 579:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 580:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 581:../system/include/cmsis/core_cm3.h **** 
 582:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 583:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 584:../system/include/cmsis/core_cm3.h **** 
 585:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 586:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 587:../system/include/cmsis/core_cm3.h **** 
 588:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 589:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 590:../system/include/cmsis/core_cm3.h **** 
 591:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 592:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 593:../system/include/cmsis/core_cm3.h **** 
 594:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 595:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 596:../system/include/cmsis/core_cm3.h **** 
 597:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 598:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 599:../system/include/cmsis/core_cm3.h **** 
 600:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 601:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 602:../system/include/cmsis/core_cm3.h **** 
 603:../system/include/cmsis/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 604:../system/include/cmsis/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 605:../system/include/cmsis/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 606:../system/include/cmsis/core_cm3.h **** 
 607:../system/include/cmsis/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 608:../system/include/cmsis/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 609:../system/include/cmsis/core_cm3.h **** 
 610:../system/include/cmsis/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 611:../system/include/cmsis/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 612:../system/include/cmsis/core_cm3.h **** 
 613:../system/include/cmsis/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 614:../system/include/cmsis/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 615:../system/include/cmsis/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 616:../system/include/cmsis/core_cm3.h **** 
 617:../system/include/cmsis/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 618:../system/include/cmsis/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 619:../system/include/cmsis/core_cm3.h **** 
 620:../system/include/cmsis/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 621:../system/include/cmsis/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 622:../system/include/cmsis/core_cm3.h **** 
 623:../system/include/cmsis/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 624:../system/include/cmsis/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 625:../system/include/cmsis/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 626:../system/include/cmsis/core_cm3.h **** 
 627:../system/include/cmsis/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 628:../system/include/cmsis/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 629:../system/include/cmsis/core_cm3.h **** 
 630:../system/include/cmsis/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 631:../system/include/cmsis/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 632:../system/include/cmsis/core_cm3.h **** 
 633:../system/include/cmsis/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 634:../system/include/cmsis/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 635:../system/include/cmsis/core_cm3.h **** 
 636:../system/include/cmsis/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 637:../system/include/cmsis/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 638:../system/include/cmsis/core_cm3.h **** 
 639:../system/include/cmsis/core_cm3.h **** /*@} end of group CMSIS_SCB */
 640:../system/include/cmsis/core_cm3.h **** 
 641:../system/include/cmsis/core_cm3.h **** 
 642:../system/include/cmsis/core_cm3.h **** /**
 643:../system/include/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 644:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 645:../system/include/cmsis/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 646:../system/include/cmsis/core_cm3.h ****   @{
 647:../system/include/cmsis/core_cm3.h ****  */
 648:../system/include/cmsis/core_cm3.h **** 
 649:../system/include/cmsis/core_cm3.h **** /**
 650:../system/include/cmsis/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 651:../system/include/cmsis/core_cm3.h ****  */
 652:../system/include/cmsis/core_cm3.h **** typedef struct
 653:../system/include/cmsis/core_cm3.h **** {
 654:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED0[1U];
 655:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 656:../system/include/cmsis/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200U))
 657:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 658:../system/include/cmsis/core_cm3.h **** #else
 659:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED1[1U];
 660:../system/include/cmsis/core_cm3.h **** #endif
 661:../system/include/cmsis/core_cm3.h **** } SCnSCB_Type;
 662:../system/include/cmsis/core_cm3.h **** 
 663:../system/include/cmsis/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 664:../system/include/cmsis/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 665:../system/include/cmsis/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 666:../system/include/cmsis/core_cm3.h **** 
 667:../system/include/cmsis/core_cm3.h **** /* Auxiliary Control Register Definitions */
 668:../system/include/cmsis/core_cm3.h **** 
 669:../system/include/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 670:../system/include/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 671:../system/include/cmsis/core_cm3.h **** 
 672:../system/include/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 673:../system/include/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 674:../system/include/cmsis/core_cm3.h **** 
 675:../system/include/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 676:../system/include/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 677:../system/include/cmsis/core_cm3.h **** 
 678:../system/include/cmsis/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 679:../system/include/cmsis/core_cm3.h **** 
 680:../system/include/cmsis/core_cm3.h **** 
 681:../system/include/cmsis/core_cm3.h **** /**
 682:../system/include/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 683:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 684:../system/include/cmsis/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 685:../system/include/cmsis/core_cm3.h ****   @{
 686:../system/include/cmsis/core_cm3.h ****  */
 687:../system/include/cmsis/core_cm3.h **** 
 688:../system/include/cmsis/core_cm3.h **** /**
 689:../system/include/cmsis/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 690:../system/include/cmsis/core_cm3.h ****  */
 691:../system/include/cmsis/core_cm3.h **** typedef struct
 692:../system/include/cmsis/core_cm3.h **** {
 693:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 694:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 695:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 696:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 697:../system/include/cmsis/core_cm3.h **** } SysTick_Type;
 698:../system/include/cmsis/core_cm3.h **** 
 699:../system/include/cmsis/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 700:../system/include/cmsis/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 701:../system/include/cmsis/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 702:../system/include/cmsis/core_cm3.h **** 
 703:../system/include/cmsis/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 704:../system/include/cmsis/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 705:../system/include/cmsis/core_cm3.h **** 
 706:../system/include/cmsis/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 707:../system/include/cmsis/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 708:../system/include/cmsis/core_cm3.h **** 
 709:../system/include/cmsis/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 710:../system/include/cmsis/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 711:../system/include/cmsis/core_cm3.h **** 
 712:../system/include/cmsis/core_cm3.h **** /* SysTick Reload Register Definitions */
 713:../system/include/cmsis/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 714:../system/include/cmsis/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 715:../system/include/cmsis/core_cm3.h **** 
 716:../system/include/cmsis/core_cm3.h **** /* SysTick Current Register Definitions */
 717:../system/include/cmsis/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 718:../system/include/cmsis/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 719:../system/include/cmsis/core_cm3.h **** 
 720:../system/include/cmsis/core_cm3.h **** /* SysTick Calibration Register Definitions */
 721:../system/include/cmsis/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 722:../system/include/cmsis/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 723:../system/include/cmsis/core_cm3.h **** 
 724:../system/include/cmsis/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 725:../system/include/cmsis/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 726:../system/include/cmsis/core_cm3.h **** 
 727:../system/include/cmsis/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 728:../system/include/cmsis/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 729:../system/include/cmsis/core_cm3.h **** 
 730:../system/include/cmsis/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 731:../system/include/cmsis/core_cm3.h **** 
 732:../system/include/cmsis/core_cm3.h **** 
 733:../system/include/cmsis/core_cm3.h **** /**
 734:../system/include/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 735:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 736:../system/include/cmsis/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 737:../system/include/cmsis/core_cm3.h ****   @{
 738:../system/include/cmsis/core_cm3.h ****  */
 739:../system/include/cmsis/core_cm3.h **** 
 740:../system/include/cmsis/core_cm3.h **** /**
 741:../system/include/cmsis/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 742:../system/include/cmsis/core_cm3.h ****  */
 743:../system/include/cmsis/core_cm3.h **** typedef struct
 744:../system/include/cmsis/core_cm3.h **** {
 745:../system/include/cmsis/core_cm3.h ****   __OM  union
 746:../system/include/cmsis/core_cm3.h ****   {
 747:../system/include/cmsis/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 748:../system/include/cmsis/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 749:../system/include/cmsis/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 750:../system/include/cmsis/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 751:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED0[864U];
 752:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 753:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED1[15U];
 754:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 755:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED2[15U];
 756:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 757:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED3[29U];
 758:../system/include/cmsis/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 759:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 760:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 761:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED4[43U];
 762:../system/include/cmsis/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 763:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 764:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED5[6U];
 765:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 766:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 767:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 768:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 769:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 770:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 771:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 772:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 773:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 774:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 775:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 776:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 777:../system/include/cmsis/core_cm3.h **** } ITM_Type;
 778:../system/include/cmsis/core_cm3.h **** 
 779:../system/include/cmsis/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 780:../system/include/cmsis/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 781:../system/include/cmsis/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 782:../system/include/cmsis/core_cm3.h **** 
 783:../system/include/cmsis/core_cm3.h **** /* ITM Trace Control Register Definitions */
 784:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 785:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 786:../system/include/cmsis/core_cm3.h **** 
 787:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 788:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 789:../system/include/cmsis/core_cm3.h **** 
 790:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 791:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 792:../system/include/cmsis/core_cm3.h **** 
 793:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 794:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 795:../system/include/cmsis/core_cm3.h **** 
 796:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 797:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 798:../system/include/cmsis/core_cm3.h **** 
 799:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 800:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 801:../system/include/cmsis/core_cm3.h **** 
 802:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 803:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 804:../system/include/cmsis/core_cm3.h **** 
 805:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 806:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 807:../system/include/cmsis/core_cm3.h **** 
 808:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 809:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 810:../system/include/cmsis/core_cm3.h **** 
 811:../system/include/cmsis/core_cm3.h **** /* ITM Integration Write Register Definitions */
 812:../system/include/cmsis/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 813:../system/include/cmsis/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 814:../system/include/cmsis/core_cm3.h **** 
 815:../system/include/cmsis/core_cm3.h **** /* ITM Integration Read Register Definitions */
 816:../system/include/cmsis/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 817:../system/include/cmsis/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 818:../system/include/cmsis/core_cm3.h **** 
 819:../system/include/cmsis/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 820:../system/include/cmsis/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 821:../system/include/cmsis/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 822:../system/include/cmsis/core_cm3.h **** 
 823:../system/include/cmsis/core_cm3.h **** /* ITM Lock Status Register Definitions */
 824:../system/include/cmsis/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 825:../system/include/cmsis/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 826:../system/include/cmsis/core_cm3.h **** 
 827:../system/include/cmsis/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 828:../system/include/cmsis/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 829:../system/include/cmsis/core_cm3.h **** 
 830:../system/include/cmsis/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 831:../system/include/cmsis/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 832:../system/include/cmsis/core_cm3.h **** 
 833:../system/include/cmsis/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 834:../system/include/cmsis/core_cm3.h **** 
 835:../system/include/cmsis/core_cm3.h **** 
 836:../system/include/cmsis/core_cm3.h **** /**
 837:../system/include/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 838:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 839:../system/include/cmsis/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 840:../system/include/cmsis/core_cm3.h ****   @{
 841:../system/include/cmsis/core_cm3.h ****  */
 842:../system/include/cmsis/core_cm3.h **** 
 843:../system/include/cmsis/core_cm3.h **** /**
 844:../system/include/cmsis/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 845:../system/include/cmsis/core_cm3.h ****  */
 846:../system/include/cmsis/core_cm3.h **** typedef struct
 847:../system/include/cmsis/core_cm3.h **** {
 848:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 849:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 850:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 851:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 852:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 853:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 854:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 855:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 856:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 857:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 858:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 859:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED0[1U];
 860:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 861:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 862:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 863:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED1[1U];
 864:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 865:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 866:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 867:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED2[1U];
 868:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 869:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 870:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 871:../system/include/cmsis/core_cm3.h **** } DWT_Type;
 872:../system/include/cmsis/core_cm3.h **** 
 873:../system/include/cmsis/core_cm3.h **** /* DWT Control Register Definitions */
 874:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 875:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 876:../system/include/cmsis/core_cm3.h **** 
 877:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 878:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 879:../system/include/cmsis/core_cm3.h **** 
 880:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 881:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 882:../system/include/cmsis/core_cm3.h **** 
 883:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 884:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 885:../system/include/cmsis/core_cm3.h **** 
 886:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 887:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 888:../system/include/cmsis/core_cm3.h **** 
 889:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 890:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 891:../system/include/cmsis/core_cm3.h **** 
 892:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 893:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 894:../system/include/cmsis/core_cm3.h **** 
 895:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 896:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 897:../system/include/cmsis/core_cm3.h **** 
 898:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 899:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 900:../system/include/cmsis/core_cm3.h **** 
 901:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 902:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 903:../system/include/cmsis/core_cm3.h **** 
 904:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 905:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 906:../system/include/cmsis/core_cm3.h **** 
 907:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 908:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 909:../system/include/cmsis/core_cm3.h **** 
 910:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 911:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 912:../system/include/cmsis/core_cm3.h **** 
 913:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 914:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 915:../system/include/cmsis/core_cm3.h **** 
 916:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 917:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 918:../system/include/cmsis/core_cm3.h **** 
 919:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 920:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 921:../system/include/cmsis/core_cm3.h **** 
 922:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 923:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 924:../system/include/cmsis/core_cm3.h **** 
 925:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 926:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 927:../system/include/cmsis/core_cm3.h **** 
 928:../system/include/cmsis/core_cm3.h **** /* DWT CPI Count Register Definitions */
 929:../system/include/cmsis/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 930:../system/include/cmsis/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 931:../system/include/cmsis/core_cm3.h **** 
 932:../system/include/cmsis/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 933:../system/include/cmsis/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 934:../system/include/cmsis/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 935:../system/include/cmsis/core_cm3.h **** 
 936:../system/include/cmsis/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 937:../system/include/cmsis/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 938:../system/include/cmsis/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 939:../system/include/cmsis/core_cm3.h **** 
 940:../system/include/cmsis/core_cm3.h **** /* DWT LSU Count Register Definitions */
 941:../system/include/cmsis/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 942:../system/include/cmsis/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 943:../system/include/cmsis/core_cm3.h **** 
 944:../system/include/cmsis/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 945:../system/include/cmsis/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 946:../system/include/cmsis/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 947:../system/include/cmsis/core_cm3.h **** 
 948:../system/include/cmsis/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 949:../system/include/cmsis/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 950:../system/include/cmsis/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 951:../system/include/cmsis/core_cm3.h **** 
 952:../system/include/cmsis/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 953:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 954:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 955:../system/include/cmsis/core_cm3.h **** 
 956:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 957:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 958:../system/include/cmsis/core_cm3.h **** 
 959:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 960:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 961:../system/include/cmsis/core_cm3.h **** 
 962:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 963:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 964:../system/include/cmsis/core_cm3.h **** 
 965:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 966:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 967:../system/include/cmsis/core_cm3.h **** 
 968:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 969:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 970:../system/include/cmsis/core_cm3.h **** 
 971:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 972:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 973:../system/include/cmsis/core_cm3.h **** 
 974:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 975:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 976:../system/include/cmsis/core_cm3.h **** 
 977:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 978:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 979:../system/include/cmsis/core_cm3.h **** 
 980:../system/include/cmsis/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 981:../system/include/cmsis/core_cm3.h **** 
 982:../system/include/cmsis/core_cm3.h **** 
 983:../system/include/cmsis/core_cm3.h **** /**
 984:../system/include/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 985:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 986:../system/include/cmsis/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 987:../system/include/cmsis/core_cm3.h ****   @{
 988:../system/include/cmsis/core_cm3.h ****  */
 989:../system/include/cmsis/core_cm3.h **** 
 990:../system/include/cmsis/core_cm3.h **** /**
 991:../system/include/cmsis/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 992:../system/include/cmsis/core_cm3.h ****  */
 993:../system/include/cmsis/core_cm3.h **** typedef struct
 994:../system/include/cmsis/core_cm3.h **** {
 995:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 996:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 997:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED0[2U];
 998:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 999:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED1[55U];
1000:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1001:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED2[131U];
1002:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1003:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1004:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1005:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED3[759U];
1006:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1007:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1008:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1009:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED4[1U];
1010:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1011:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1012:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1013:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED5[39U];
1014:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1015:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1016:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED7[8U];
1017:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1018:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1019:../system/include/cmsis/core_cm3.h **** } TPI_Type;
1020:../system/include/cmsis/core_cm3.h **** 
1021:../system/include/cmsis/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1022:../system/include/cmsis/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1023:../system/include/cmsis/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1024:../system/include/cmsis/core_cm3.h **** 
1025:../system/include/cmsis/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1026:../system/include/cmsis/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1027:../system/include/cmsis/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1028:../system/include/cmsis/core_cm3.h **** 
1029:../system/include/cmsis/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1030:../system/include/cmsis/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1031:../system/include/cmsis/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1032:../system/include/cmsis/core_cm3.h **** 
1033:../system/include/cmsis/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1034:../system/include/cmsis/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1035:../system/include/cmsis/core_cm3.h **** 
1036:../system/include/cmsis/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1037:../system/include/cmsis/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1038:../system/include/cmsis/core_cm3.h **** 
1039:../system/include/cmsis/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1040:../system/include/cmsis/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1041:../system/include/cmsis/core_cm3.h **** 
1042:../system/include/cmsis/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1043:../system/include/cmsis/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1044:../system/include/cmsis/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1045:../system/include/cmsis/core_cm3.h **** 
1046:../system/include/cmsis/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1047:../system/include/cmsis/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1048:../system/include/cmsis/core_cm3.h **** 
1049:../system/include/cmsis/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1050:../system/include/cmsis/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1051:../system/include/cmsis/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1052:../system/include/cmsis/core_cm3.h **** 
1053:../system/include/cmsis/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1054:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1055:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1056:../system/include/cmsis/core_cm3.h **** 
1057:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1058:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1059:../system/include/cmsis/core_cm3.h **** 
1060:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1061:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1062:../system/include/cmsis/core_cm3.h **** 
1063:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1064:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1065:../system/include/cmsis/core_cm3.h **** 
1066:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1067:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1068:../system/include/cmsis/core_cm3.h **** 
1069:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1070:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1071:../system/include/cmsis/core_cm3.h **** 
1072:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1073:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1074:../system/include/cmsis/core_cm3.h **** 
1075:../system/include/cmsis/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1076:../system/include/cmsis/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1077:../system/include/cmsis/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1078:../system/include/cmsis/core_cm3.h **** 
1079:../system/include/cmsis/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1080:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1081:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1082:../system/include/cmsis/core_cm3.h **** 
1083:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1084:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1085:../system/include/cmsis/core_cm3.h **** 
1086:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1087:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1088:../system/include/cmsis/core_cm3.h **** 
1089:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1090:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1091:../system/include/cmsis/core_cm3.h **** 
1092:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1093:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1094:../system/include/cmsis/core_cm3.h **** 
1095:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1096:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1097:../system/include/cmsis/core_cm3.h **** 
1098:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1099:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1100:../system/include/cmsis/core_cm3.h **** 
1101:../system/include/cmsis/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1102:../system/include/cmsis/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1103:../system/include/cmsis/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1104:../system/include/cmsis/core_cm3.h **** 
1105:../system/include/cmsis/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1106:../system/include/cmsis/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1107:../system/include/cmsis/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1108:../system/include/cmsis/core_cm3.h **** 
1109:../system/include/cmsis/core_cm3.h **** /* TPI DEVID Register Definitions */
1110:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1111:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1112:../system/include/cmsis/core_cm3.h **** 
1113:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1114:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1115:../system/include/cmsis/core_cm3.h **** 
1116:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1117:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1118:../system/include/cmsis/core_cm3.h **** 
1119:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1120:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1121:../system/include/cmsis/core_cm3.h **** 
1122:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1123:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1124:../system/include/cmsis/core_cm3.h **** 
1125:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1126:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1127:../system/include/cmsis/core_cm3.h **** 
1128:../system/include/cmsis/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1129:../system/include/cmsis/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1130:../system/include/cmsis/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1131:../system/include/cmsis/core_cm3.h **** 
1132:../system/include/cmsis/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1133:../system/include/cmsis/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1134:../system/include/cmsis/core_cm3.h **** 
1135:../system/include/cmsis/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1136:../system/include/cmsis/core_cm3.h **** 
1137:../system/include/cmsis/core_cm3.h **** 
1138:../system/include/cmsis/core_cm3.h **** #if (__MPU_PRESENT == 1U)
1139:../system/include/cmsis/core_cm3.h **** /**
1140:../system/include/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
1141:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1142:../system/include/cmsis/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1143:../system/include/cmsis/core_cm3.h ****   @{
1144:../system/include/cmsis/core_cm3.h ****  */
1145:../system/include/cmsis/core_cm3.h **** 
1146:../system/include/cmsis/core_cm3.h **** /**
1147:../system/include/cmsis/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1148:../system/include/cmsis/core_cm3.h ****  */
1149:../system/include/cmsis/core_cm3.h **** typedef struct
1150:../system/include/cmsis/core_cm3.h **** {
1151:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1152:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1153:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1154:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1155:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1156:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1157:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1158:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1159:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1160:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1161:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1162:../system/include/cmsis/core_cm3.h **** } MPU_Type;
1163:../system/include/cmsis/core_cm3.h **** 
1164:../system/include/cmsis/core_cm3.h **** /* MPU Type Register Definitions */
1165:../system/include/cmsis/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1166:../system/include/cmsis/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1167:../system/include/cmsis/core_cm3.h **** 
1168:../system/include/cmsis/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1169:../system/include/cmsis/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1170:../system/include/cmsis/core_cm3.h **** 
1171:../system/include/cmsis/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1172:../system/include/cmsis/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1173:../system/include/cmsis/core_cm3.h **** 
1174:../system/include/cmsis/core_cm3.h **** /* MPU Control Register Definitions */
1175:../system/include/cmsis/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1176:../system/include/cmsis/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1177:../system/include/cmsis/core_cm3.h **** 
1178:../system/include/cmsis/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1179:../system/include/cmsis/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1180:../system/include/cmsis/core_cm3.h **** 
1181:../system/include/cmsis/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1182:../system/include/cmsis/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1183:../system/include/cmsis/core_cm3.h **** 
1184:../system/include/cmsis/core_cm3.h **** /* MPU Region Number Register Definitions */
1185:../system/include/cmsis/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1186:../system/include/cmsis/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1187:../system/include/cmsis/core_cm3.h **** 
1188:../system/include/cmsis/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1189:../system/include/cmsis/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1190:../system/include/cmsis/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1191:../system/include/cmsis/core_cm3.h **** 
1192:../system/include/cmsis/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1193:../system/include/cmsis/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1194:../system/include/cmsis/core_cm3.h **** 
1195:../system/include/cmsis/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1196:../system/include/cmsis/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1197:../system/include/cmsis/core_cm3.h **** 
1198:../system/include/cmsis/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1199:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1200:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1201:../system/include/cmsis/core_cm3.h **** 
1202:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1203:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1204:../system/include/cmsis/core_cm3.h **** 
1205:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1206:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1207:../system/include/cmsis/core_cm3.h **** 
1208:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1209:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1210:../system/include/cmsis/core_cm3.h **** 
1211:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1212:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1213:../system/include/cmsis/core_cm3.h **** 
1214:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1215:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1216:../system/include/cmsis/core_cm3.h **** 
1217:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1218:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1219:../system/include/cmsis/core_cm3.h **** 
1220:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1221:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1222:../system/include/cmsis/core_cm3.h **** 
1223:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1224:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1225:../system/include/cmsis/core_cm3.h **** 
1226:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1227:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1228:../system/include/cmsis/core_cm3.h **** 
1229:../system/include/cmsis/core_cm3.h **** /*@} end of group CMSIS_MPU */
1230:../system/include/cmsis/core_cm3.h **** #endif
1231:../system/include/cmsis/core_cm3.h **** 
1232:../system/include/cmsis/core_cm3.h **** 
1233:../system/include/cmsis/core_cm3.h **** /**
1234:../system/include/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
1235:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1236:../system/include/cmsis/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1237:../system/include/cmsis/core_cm3.h ****   @{
1238:../system/include/cmsis/core_cm3.h ****  */
1239:../system/include/cmsis/core_cm3.h **** 
1240:../system/include/cmsis/core_cm3.h **** /**
1241:../system/include/cmsis/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1242:../system/include/cmsis/core_cm3.h ****  */
1243:../system/include/cmsis/core_cm3.h **** typedef struct
1244:../system/include/cmsis/core_cm3.h **** {
1245:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1246:../system/include/cmsis/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1247:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1248:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1249:../system/include/cmsis/core_cm3.h **** } CoreDebug_Type;
1250:../system/include/cmsis/core_cm3.h **** 
1251:../system/include/cmsis/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1252:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1253:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1254:../system/include/cmsis/core_cm3.h **** 
1255:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1256:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1257:../system/include/cmsis/core_cm3.h **** 
1258:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1259:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1260:../system/include/cmsis/core_cm3.h **** 
1261:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1262:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1263:../system/include/cmsis/core_cm3.h **** 
1264:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1265:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1266:../system/include/cmsis/core_cm3.h **** 
1267:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1268:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1269:../system/include/cmsis/core_cm3.h **** 
1270:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1271:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1272:../system/include/cmsis/core_cm3.h **** 
1273:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1274:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1275:../system/include/cmsis/core_cm3.h **** 
1276:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1277:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1278:../system/include/cmsis/core_cm3.h **** 
1279:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1280:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1281:../system/include/cmsis/core_cm3.h **** 
1282:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1283:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1284:../system/include/cmsis/core_cm3.h **** 
1285:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1286:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1287:../system/include/cmsis/core_cm3.h **** 
1288:../system/include/cmsis/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1289:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1290:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1291:../system/include/cmsis/core_cm3.h **** 
1292:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1293:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1294:../system/include/cmsis/core_cm3.h **** 
1295:../system/include/cmsis/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1296:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1297:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1298:../system/include/cmsis/core_cm3.h **** 
1299:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1300:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1301:../system/include/cmsis/core_cm3.h **** 
1302:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1303:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1304:../system/include/cmsis/core_cm3.h **** 
1305:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1306:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1307:../system/include/cmsis/core_cm3.h **** 
1308:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1309:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1310:../system/include/cmsis/core_cm3.h **** 
1311:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1312:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1313:../system/include/cmsis/core_cm3.h **** 
1314:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1315:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1316:../system/include/cmsis/core_cm3.h **** 
1317:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1318:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1319:../system/include/cmsis/core_cm3.h **** 
1320:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1321:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1322:../system/include/cmsis/core_cm3.h **** 
1323:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1324:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1325:../system/include/cmsis/core_cm3.h **** 
1326:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1327:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1328:../system/include/cmsis/core_cm3.h **** 
1329:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1330:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1331:../system/include/cmsis/core_cm3.h **** 
1332:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1333:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1334:../system/include/cmsis/core_cm3.h **** 
1335:../system/include/cmsis/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1336:../system/include/cmsis/core_cm3.h **** 
1337:../system/include/cmsis/core_cm3.h **** 
1338:../system/include/cmsis/core_cm3.h **** /**
1339:../system/include/cmsis/core_cm3.h ****   \ingroup    CMSIS_core_register
1340:../system/include/cmsis/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1341:../system/include/cmsis/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1342:../system/include/cmsis/core_cm3.h ****   @{
1343:../system/include/cmsis/core_cm3.h ****  */
1344:../system/include/cmsis/core_cm3.h **** 
1345:../system/include/cmsis/core_cm3.h **** /**
1346:../system/include/cmsis/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1347:../system/include/cmsis/core_cm3.h ****   \param[in] field  Name of the register bit field.
1348:../system/include/cmsis/core_cm3.h ****   \param[in] value  Value of the bit field.
1349:../system/include/cmsis/core_cm3.h ****   \return           Masked and shifted value.
1350:../system/include/cmsis/core_cm3.h **** */
1351:../system/include/cmsis/core_cm3.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1352:../system/include/cmsis/core_cm3.h **** 
1353:../system/include/cmsis/core_cm3.h **** /**
1354:../system/include/cmsis/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1355:../system/include/cmsis/core_cm3.h ****   \param[in] field  Name of the register bit field.
1356:../system/include/cmsis/core_cm3.h ****   \param[in] value  Value of register.
1357:../system/include/cmsis/core_cm3.h ****   \return           Masked and shifted bit field value.
1358:../system/include/cmsis/core_cm3.h **** */
1359:../system/include/cmsis/core_cm3.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1360:../system/include/cmsis/core_cm3.h **** 
1361:../system/include/cmsis/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1362:../system/include/cmsis/core_cm3.h **** 
1363:../system/include/cmsis/core_cm3.h **** 
1364:../system/include/cmsis/core_cm3.h **** /**
1365:../system/include/cmsis/core_cm3.h ****   \ingroup    CMSIS_core_register
1366:../system/include/cmsis/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1367:../system/include/cmsis/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1368:../system/include/cmsis/core_cm3.h ****   @{
1369:../system/include/cmsis/core_cm3.h ****  */
1370:../system/include/cmsis/core_cm3.h **** 
1371:../system/include/cmsis/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1372:../system/include/cmsis/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1373:../system/include/cmsis/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1374:../system/include/cmsis/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1375:../system/include/cmsis/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1376:../system/include/cmsis/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1377:../system/include/cmsis/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1378:../system/include/cmsis/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1379:../system/include/cmsis/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1380:../system/include/cmsis/core_cm3.h **** 
1381:../system/include/cmsis/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1382:../system/include/cmsis/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1383:../system/include/cmsis/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1384:../system/include/cmsis/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1385:../system/include/cmsis/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1386:../system/include/cmsis/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1387:../system/include/cmsis/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1388:../system/include/cmsis/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1389:../system/include/cmsis/core_cm3.h **** 
1390:../system/include/cmsis/core_cm3.h **** #if (__MPU_PRESENT == 1U)
1391:../system/include/cmsis/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1392:../system/include/cmsis/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1393:../system/include/cmsis/core_cm3.h **** #endif
1394:../system/include/cmsis/core_cm3.h **** 
1395:../system/include/cmsis/core_cm3.h **** /*@} */
1396:../system/include/cmsis/core_cm3.h **** 
1397:../system/include/cmsis/core_cm3.h **** 
1398:../system/include/cmsis/core_cm3.h **** 
1399:../system/include/cmsis/core_cm3.h **** /*******************************************************************************
1400:../system/include/cmsis/core_cm3.h ****  *                Hardware Abstraction Layer
1401:../system/include/cmsis/core_cm3.h ****   Core Function Interface contains:
1402:../system/include/cmsis/core_cm3.h ****   - Core NVIC Functions
1403:../system/include/cmsis/core_cm3.h ****   - Core SysTick Functions
1404:../system/include/cmsis/core_cm3.h ****   - Core Debug Functions
1405:../system/include/cmsis/core_cm3.h ****   - Core Register Access Functions
1406:../system/include/cmsis/core_cm3.h ****  ******************************************************************************/
1407:../system/include/cmsis/core_cm3.h **** /**
1408:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1409:../system/include/cmsis/core_cm3.h **** */
1410:../system/include/cmsis/core_cm3.h **** 
1411:../system/include/cmsis/core_cm3.h **** 
1412:../system/include/cmsis/core_cm3.h **** 
1413:../system/include/cmsis/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1414:../system/include/cmsis/core_cm3.h **** /**
1415:../system/include/cmsis/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1416:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1417:../system/include/cmsis/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1418:../system/include/cmsis/core_cm3.h ****   @{
1419:../system/include/cmsis/core_cm3.h ****  */
1420:../system/include/cmsis/core_cm3.h **** 
1421:../system/include/cmsis/core_cm3.h **** /**
1422:../system/include/cmsis/core_cm3.h ****   \brief   Set Priority Grouping
1423:../system/include/cmsis/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1424:../system/include/cmsis/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1425:../system/include/cmsis/core_cm3.h ****            Only values from 0..7 are used.
1426:../system/include/cmsis/core_cm3.h ****            In case of a conflict between priority grouping and available
1427:../system/include/cmsis/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1428:../system/include/cmsis/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1429:../system/include/cmsis/core_cm3.h ****  */
1430:../system/include/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1431:../system/include/cmsis/core_cm3.h **** {
1432:../system/include/cmsis/core_cm3.h ****   uint32_t reg_value;
1433:../system/include/cmsis/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1434:../system/include/cmsis/core_cm3.h **** 
1435:../system/include/cmsis/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1436:../system/include/cmsis/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1437:../system/include/cmsis/core_cm3.h ****   reg_value  =  (reg_value                                   |
1438:../system/include/cmsis/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1439:../system/include/cmsis/core_cm3.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1440:../system/include/cmsis/core_cm3.h ****   SCB->AIRCR =  reg_value;
1441:../system/include/cmsis/core_cm3.h **** }
1442:../system/include/cmsis/core_cm3.h **** 
1443:../system/include/cmsis/core_cm3.h **** 
1444:../system/include/cmsis/core_cm3.h **** /**
1445:../system/include/cmsis/core_cm3.h ****   \brief   Get Priority Grouping
1446:../system/include/cmsis/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1447:../system/include/cmsis/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1448:../system/include/cmsis/core_cm3.h ****  */
1449:../system/include/cmsis/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1450:../system/include/cmsis/core_cm3.h **** {
1451:../system/include/cmsis/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1452:../system/include/cmsis/core_cm3.h **** }
1453:../system/include/cmsis/core_cm3.h **** 
1454:../system/include/cmsis/core_cm3.h **** 
1455:../system/include/cmsis/core_cm3.h **** /**
1456:../system/include/cmsis/core_cm3.h ****   \brief   Enable External Interrupt
1457:../system/include/cmsis/core_cm3.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1458:../system/include/cmsis/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1459:../system/include/cmsis/core_cm3.h ****  */
1460:../system/include/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1461:../system/include/cmsis/core_cm3.h **** {
1462:../system/include/cmsis/core_cm3.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  46              		.loc 2 1462 0
  47 000e 2F4B     		ldr	r3, .L6+4
  48 0010 4FF00042 		mov	r2, #-2147483648
  49 0014 1A60     		str	r2, [r3]
  50              	.LVL1:
  51              	.LBE17:
  52              	.LBE16:
  53              	.LBB18:
  54              	.LBB19:
  55 0016 0122     		movs	r2, #1
  56 0018 5A60     		str	r2, [r3, #4]
  57              	.LVL2:
  58              	.LBE19:
  59              	.LBE18:
  34:../system/src/drivers/f1/i2c_stm32f1x.c **** 	NVIC_EnableIRQ( I2C1_EV_IRQn );		// w��czenie w kontrolerze przerwan
  35:../system/src/drivers/f1/i2c_stm32f1x.c **** 	NVIC_EnableIRQ( I2C1_ER_IRQn );
  36:../system/src/drivers/f1/i2c_stm32f1x.c **** 	DBGMCU->CR |= DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT; // wy��czanie timeout�w podczas debugowania
  60              		.loc 1 36 0
  61 001a 2D4A     		ldr	r2, .L6+8
  62 001c 5368     		ldr	r3, [r2, #4]
  63 001e 43F40043 		orr	r3, r3, #32768
  64 0022 5360     		str	r3, [r2, #4]
  37:../system/src/drivers/f1/i2c_stm32f1x.c **** 	if (i2cPinRemap == 0) {
  65              		.loc 1 37 0
  66 0024 2B4B     		ldr	r3, .L6+12
  67 0026 1B68     		ldr	r3, [r3]
  68 0028 002B     		cmp	r3, #0
  69 002a 41D0     		beq	.L5
  38:../system/src/drivers/f1/i2c_stm32f1x.c **** 		Configure_GPIO(GPIOB,6,AFOD_OUTPUT_2MHZ);		//SCL
  39:../system/src/drivers/f1/i2c_stm32f1x.c **** 		Configure_GPIO(GPIOB,7,AFOD_OUTPUT_2MHZ);		//SDA
  40:../system/src/drivers/f1/i2c_stm32f1x.c **** 	}
  41:../system/src/drivers/f1/i2c_stm32f1x.c **** 	else {
  42:../system/src/drivers/f1/i2c_stm32f1x.c **** 		AFIO->MAPR |= AFIO_MAPR_I2C1_REMAP;
  70              		.loc 1 42 0
  71 002c 2A4A     		ldr	r2, .L6+16
  72 002e 5368     		ldr	r3, [r2, #4]
  73 0030 43F00203 		orr	r3, r3, #2
  74 0034 5360     		str	r3, [r2, #4]
  43:../system/src/drivers/f1/i2c_stm32f1x.c **** 		Configure_GPIO(GPIOB,8,AFOD_OUTPUT_2MHZ);
  75              		.loc 1 43 0
  76 0036 294C     		ldr	r4, .L6+20
  77 0038 0D22     		movs	r2, #13
  78 003a 0821     		movs	r1, #8
  79 003c 2046     		mov	r0, r4
  80 003e FFF7FEFF 		bl	Configure_GPIO
  81              	.LVL3:
  44:../system/src/drivers/f1/i2c_stm32f1x.c **** 		Configure_GPIO(GPIOB,9,AFOD_OUTPUT_2MHZ);				
  82              		.loc 1 44 0
  83 0042 0D22     		movs	r2, #13
  84 0044 0921     		movs	r1, #9
  85 0046 2046     		mov	r0, r4
  86 0048 FFF7FEFF 		bl	Configure_GPIO
  87              	.LVL4:
  88              	.L3:
  89              	.LBB20:
  90              	.LBB21:
1463:../system/include/cmsis/core_cm3.h **** }
1464:../system/include/cmsis/core_cm3.h **** 
1465:../system/include/cmsis/core_cm3.h **** 
1466:../system/include/cmsis/core_cm3.h **** /**
1467:../system/include/cmsis/core_cm3.h ****   \brief   Disable External Interrupt
1468:../system/include/cmsis/core_cm3.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1469:../system/include/cmsis/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1470:../system/include/cmsis/core_cm3.h ****  */
1471:../system/include/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1472:../system/include/cmsis/core_cm3.h **** {
1473:../system/include/cmsis/core_cm3.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1474:../system/include/cmsis/core_cm3.h **** }
1475:../system/include/cmsis/core_cm3.h **** 
1476:../system/include/cmsis/core_cm3.h **** 
1477:../system/include/cmsis/core_cm3.h **** /**
1478:../system/include/cmsis/core_cm3.h ****   \brief   Get Pending Interrupt
1479:../system/include/cmsis/core_cm3.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1480:../system/include/cmsis/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1481:../system/include/cmsis/core_cm3.h ****   \return             0  Interrupt status is not pending.
1482:../system/include/cmsis/core_cm3.h ****   \return             1  Interrupt status is pending.
1483:../system/include/cmsis/core_cm3.h ****  */
1484:../system/include/cmsis/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1485:../system/include/cmsis/core_cm3.h **** {
1486:../system/include/cmsis/core_cm3.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1487:../system/include/cmsis/core_cm3.h **** }
1488:../system/include/cmsis/core_cm3.h **** 
1489:../system/include/cmsis/core_cm3.h **** 
1490:../system/include/cmsis/core_cm3.h **** /**
1491:../system/include/cmsis/core_cm3.h ****   \brief   Set Pending Interrupt
1492:../system/include/cmsis/core_cm3.h ****   \details Sets the pending bit of an external interrupt.
1493:../system/include/cmsis/core_cm3.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1494:../system/include/cmsis/core_cm3.h ****  */
1495:../system/include/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1496:../system/include/cmsis/core_cm3.h **** {
1497:../system/include/cmsis/core_cm3.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1498:../system/include/cmsis/core_cm3.h **** }
1499:../system/include/cmsis/core_cm3.h **** 
1500:../system/include/cmsis/core_cm3.h **** 
1501:../system/include/cmsis/core_cm3.h **** /**
1502:../system/include/cmsis/core_cm3.h ****   \brief   Clear Pending Interrupt
1503:../system/include/cmsis/core_cm3.h ****   \details Clears the pending bit of an external interrupt.
1504:../system/include/cmsis/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1505:../system/include/cmsis/core_cm3.h ****  */
1506:../system/include/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1507:../system/include/cmsis/core_cm3.h **** {
1508:../system/include/cmsis/core_cm3.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1509:../system/include/cmsis/core_cm3.h **** }
1510:../system/include/cmsis/core_cm3.h **** 
1511:../system/include/cmsis/core_cm3.h **** 
1512:../system/include/cmsis/core_cm3.h **** /**
1513:../system/include/cmsis/core_cm3.h ****   \brief   Get Active Interrupt
1514:../system/include/cmsis/core_cm3.h ****   \details Reads the active register in NVIC and returns the active bit.
1515:../system/include/cmsis/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1516:../system/include/cmsis/core_cm3.h ****   \return             0  Interrupt status is not active.
1517:../system/include/cmsis/core_cm3.h ****   \return             1  Interrupt status is active.
1518:../system/include/cmsis/core_cm3.h ****  */
1519:../system/include/cmsis/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1520:../system/include/cmsis/core_cm3.h **** {
1521:../system/include/cmsis/core_cm3.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1522:../system/include/cmsis/core_cm3.h **** }
1523:../system/include/cmsis/core_cm3.h **** 
1524:../system/include/cmsis/core_cm3.h **** 
1525:../system/include/cmsis/core_cm3.h **** /**
1526:../system/include/cmsis/core_cm3.h ****   \brief   Set Interrupt Priority
1527:../system/include/cmsis/core_cm3.h ****   \details Sets the priority of an interrupt.
1528:../system/include/cmsis/core_cm3.h ****   \note    The priority cannot be set for every core interrupt.
1529:../system/include/cmsis/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1530:../system/include/cmsis/core_cm3.h ****   \param [in]  priority  Priority to set.
1531:../system/include/cmsis/core_cm3.h ****  */
1532:../system/include/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1533:../system/include/cmsis/core_cm3.h **** {
1534:../system/include/cmsis/core_cm3.h ****   if ((int32_t)(IRQn) < 0)
1535:../system/include/cmsis/core_cm3.h ****   {
1536:../system/include/cmsis/core_cm3.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1537:../system/include/cmsis/core_cm3.h ****   }
1538:../system/include/cmsis/core_cm3.h ****   else
1539:../system/include/cmsis/core_cm3.h ****   {
1540:../system/include/cmsis/core_cm3.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
  91              		.loc 2 1540 0
  92 004c 1F4B     		ldr	r3, .L6+4
  93 004e 1022     		movs	r2, #16
  94 0050 83F81F23 		strb	r2, [r3, #799]
  95              	.LVL5:
  96              	.LBE21:
  97              	.LBE20:
  45:../system/src/drivers/f1/i2c_stm32f1x.c **** 	}
  46:../system/src/drivers/f1/i2c_stm32f1x.c **** 	NVIC_SetPriority(I2C1_EV_IRQn, 1);
  47:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  48:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C_StructInit(&I2C_InitStructure);
  98              		.loc 1 48 0
  99 0054 6846     		mov	r0, sp
 100 0056 FFF7FEFF 		bl	I2C_StructInit
 101              	.LVL6:
  49:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  50:../system/src/drivers/f1/i2c_stm32f1x.c **** 	/* Konfiguracja I2C */
  51:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 102              		.loc 1 51 0
 103 005a 0025     		movs	r5, #0
 104 005c ADF80450 		strh	r5, [sp, #4]	@ movhi
  52:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 105              		.loc 1 52 0
 106 0060 4BF6FF73 		movw	r3, #49151
 107 0064 ADF80630 		strh	r3, [sp, #6]	@ movhi
  53:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
 108              		.loc 1 53 0
 109 0068 4FF48063 		mov	r3, #1024
 110 006c ADF80A30 		strh	r3, [sp, #10]	@ movhi
  54:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 111              		.loc 1 54 0
 112 0070 4FF48043 		mov	r3, #16384
 113 0074 ADF80C30 		strh	r3, [sp, #12]	@ movhi
  55:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C_InitStructure.I2C_ClockSpeed = 50000;
 114              		.loc 1 55 0
 115 0078 4CF25033 		movw	r3, #50000
 116 007c 0093     		str	r3, [sp]
  56:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  57:../system/src/drivers/f1/i2c_stm32f1x.c **** 	/* Potwierdzamy konfigurację przed włączeniem I2C */
  58:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C_Init(I2C1, &I2C_InitStructure);
 117              		.loc 1 58 0
 118 007e 184C     		ldr	r4, .L6+24
 119 0080 6946     		mov	r1, sp
 120 0082 2046     		mov	r0, r4
 121 0084 FFF7FEFF 		bl	I2C_Init
 122              	.LVL7:
  59:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  60:../system/src/drivers/f1/i2c_stm32f1x.c **** 	/* Włączenie I2C */
  61:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C_Cmd(I2C1, ENABLE);
 123              		.loc 1 61 0
 124 0088 0121     		movs	r1, #1
 125 008a 2046     		mov	r0, r4
 126 008c FFF7FEFF 		bl	I2C_Cmd
 127              	.LVL8:
  62:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  63:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C1->CR2 |= I2C_CR2_ITEVTEN;		// w��czenie generowanie przerwania od zdarzen i2c
 128              		.loc 1 63 0
 129 0090 A388     		ldrh	r3, [r4, #4]
 130 0092 43F40073 		orr	r3, r3, #512
 131 0096 A380     		strh	r3, [r4, #4]	@ movhi
  64:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C1->CR2 |= I2C_CR2_ITBUFEN;
 132              		.loc 1 64 0
 133 0098 A388     		ldrh	r3, [r4, #4]
 134 009a 43F48063 		orr	r3, r3, #1024
 135 009e A380     		strh	r3, [r4, #4]	@ movhi
  65:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C1->CR2 |= I2C_CR2_ITERREN;
 136              		.loc 1 65 0
 137 00a0 A388     		ldrh	r3, [r4, #4]
 138 00a2 43F48073 		orr	r3, r3, #256
 139 00a6 A380     		strh	r3, [r4, #4]	@ movhi
  66:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  67:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_state = I2C_IDLE;
 140              		.loc 1 67 0
 141 00a8 0E4B     		ldr	r3, .L6+28
 142 00aa 1D70     		strb	r5, [r3]
  68:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  69:../system/src/drivers/f1/i2c_stm32f1x.c **** }
 143              		.loc 1 69 0
 144 00ac 05B0     		add	sp, sp, #20
 145              		.cfi_remember_state
 146              		.cfi_def_cfa_offset 12
 147              		@ sp needed
 148 00ae 30BD     		pop	{r4, r5, pc}
 149              	.L5:
 150              		.cfi_restore_state
  38:../system/src/drivers/f1/i2c_stm32f1x.c **** 		Configure_GPIO(GPIOB,7,AFOD_OUTPUT_2MHZ);		//SDA
 151              		.loc 1 38 0
 152 00b0 0A4C     		ldr	r4, .L6+20
 153 00b2 0D22     		movs	r2, #13
 154 00b4 0621     		movs	r1, #6
 155 00b6 2046     		mov	r0, r4
 156 00b8 FFF7FEFF 		bl	Configure_GPIO
 157              	.LVL9:
  39:../system/src/drivers/f1/i2c_stm32f1x.c **** 	}
 158              		.loc 1 39 0
 159 00bc 0D22     		movs	r2, #13
 160 00be 0721     		movs	r1, #7
 161 00c0 2046     		mov	r0, r4
 162 00c2 FFF7FEFF 		bl	Configure_GPIO
 163              	.LVL10:
 164 00c6 C1E7     		b	.L3
 165              	.L7:
 166              		.align	2
 167              	.L6:
 168 00c8 00100240 		.word	1073876992
 169 00cc 00E100E0 		.word	-536813312
 170 00d0 002004E0 		.word	-536600576
 171 00d4 00000000 		.word	.LANCHOR0
 172 00d8 00000140 		.word	1073807360
 173 00dc 000C0140 		.word	1073810432
 174 00e0 00540040 		.word	1073763328
 175 00e4 00000000 		.word	i2c_state
 176              		.cfi_endproc
 177              	.LFE70:
 179              		.section	.text.i2cReinit,"ax",%progbits
 180              		.align	1
 181              		.global	i2cReinit
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 185              		.fpu softvfp
 187              	i2cReinit:
 188              	.LFB71:
  70:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  71:../system/src/drivers/f1/i2c_stm32f1x.c **** int i2cReinit() {
 189              		.loc 1 71 0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 16
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193 0000 30B5     		push	{r4, r5, lr}
 194              		.cfi_def_cfa_offset 12
 195              		.cfi_offset 4, -12
 196              		.cfi_offset 5, -8
 197              		.cfi_offset 14, -4
 198 0002 85B0     		sub	sp, sp, #20
 199              		.cfi_def_cfa_offset 32
  72:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C_InitTypeDef I2C_InitStructure;
  73:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  74:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C1->CR1 |= I2C_CR1_SWRST;
 200              		.loc 1 74 0
 201 0004 184C     		ldr	r4, .L10
 202 0006 2388     		ldrh	r3, [r4]
 203 0008 43F40043 		orr	r3, r3, #32768
 204 000c 2380     		strh	r3, [r4]	@ movhi
  75:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C1->CR1 &= (0xFFFFFFFF ^ I2C_CR1_SWRST);
 205              		.loc 1 75 0
 206 000e 2388     		ldrh	r3, [r4]
 207 0010 C3F30E03 		ubfx	r3, r3, #0, #15
 208 0014 2380     		strh	r3, [r4]	@ movhi
  76:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  77:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C_StructInit(&I2C_InitStructure);
 209              		.loc 1 77 0
 210 0016 6846     		mov	r0, sp
 211 0018 FFF7FEFF 		bl	I2C_StructInit
 212              	.LVL11:
  78:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  79:../system/src/drivers/f1/i2c_stm32f1x.c **** 	/* Konfiguracja I2C */
  80:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 213              		.loc 1 80 0
 214 001c 0025     		movs	r5, #0
 215 001e ADF80450 		strh	r5, [sp, #4]	@ movhi
  81:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 216              		.loc 1 81 0
 217 0022 4BF6FF73 		movw	r3, #49151
 218 0026 ADF80630 		strh	r3, [sp, #6]	@ movhi
  82:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
 219              		.loc 1 82 0
 220 002a 4FF48063 		mov	r3, #1024
 221 002e ADF80A30 		strh	r3, [sp, #10]	@ movhi
  83:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 222              		.loc 1 83 0
 223 0032 4FF48043 		mov	r3, #16384
 224 0036 ADF80C30 		strh	r3, [sp, #12]	@ movhi
  84:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C_InitStructure.I2C_ClockSpeed = 50000;
 225              		.loc 1 84 0
 226 003a 4CF25033 		movw	r3, #50000
 227 003e 0093     		str	r3, [sp]
  85:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  86:../system/src/drivers/f1/i2c_stm32f1x.c **** 	/* Potwierdzamy konfigurację przed włączeniem I2C */
  87:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C_Init(I2C1, &I2C_InitStructure);
 228              		.loc 1 87 0
 229 0040 6946     		mov	r1, sp
 230 0042 2046     		mov	r0, r4
 231 0044 FFF7FEFF 		bl	I2C_Init
 232              	.LVL12:
  88:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  89:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C1->CR2 |= I2C_CR2_ITEVTEN;		// w��czenie generowanie przerwania od zdarzen i2c
 233              		.loc 1 89 0
 234 0048 A388     		ldrh	r3, [r4, #4]
 235 004a 43F40073 		orr	r3, r3, #512
 236 004e A380     		strh	r3, [r4, #4]	@ movhi
  90:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C1->CR2 |= I2C_CR2_ITBUFEN;
 237              		.loc 1 90 0
 238 0050 A388     		ldrh	r3, [r4, #4]
 239 0052 43F48063 		orr	r3, r3, #1024
 240 0056 A380     		strh	r3, [r4, #4]	@ movhi
  91:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C1->CR2 |= I2C_CR2_ITERREN;
 241              		.loc 1 91 0
 242 0058 A388     		ldrh	r3, [r4, #4]
 243 005a 43F48073 		orr	r3, r3, #256
 244 005e A380     		strh	r3, [r4, #4]	@ movhi
  92:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  93:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  94:../system/src/drivers/f1/i2c_stm32f1x.c **** 	return 0;
  95:../system/src/drivers/f1/i2c_stm32f1x.c **** }
 245              		.loc 1 95 0
 246 0060 2846     		mov	r0, r5
 247 0062 05B0     		add	sp, sp, #20
 248              		.cfi_def_cfa_offset 12
 249              		@ sp needed
 250 0064 30BD     		pop	{r4, r5, pc}
 251              	.L11:
 252 0066 00BF     		.align	2
 253              	.L10:
 254 0068 00540040 		.word	1073763328
 255              		.cfi_endproc
 256              	.LFE71:
 258              		.section	.text.i2cVariableReset,"ax",%progbits
 259              		.align	1
 260              		.global	i2cVariableReset
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 264              		.fpu softvfp
 266              	i2cVariableReset:
 267              	.LFB74:
  96:../system/src/drivers/f1/i2c_stm32f1x.c **** 
  97:../system/src/drivers/f1/i2c_stm32f1x.c **** int i2c_send_data(int addr, uint8_t* data, int null) {
  98:../system/src/drivers/f1/i2c_stm32f1x.c **** 	int i;
  99:../system/src/drivers/f1/i2c_stm32f1x.c **** 	for (i = 0; (i<32 && *(data+i) != '\0'); i++)
 100:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2c_tx_data[i]=data[i];
 101:../system/src/drivers/f1/i2c_stm32f1x.c **** 	if (null == 0x01) {					// je�eli do slave trzeba wys�a� 0x00
 102:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2c_tx_data[0] = 0x00;
 103:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i = 1;
 104:../system/src/drivers/f1/i2c_stm32f1x.c **** 	}
 105:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_tx_queue_len = i;
 106:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_remote_addr = addr;
 107:../system/src/drivers/f1/i2c_stm32f1x.c **** 	
 108:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_txing = 1;
 109:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_error_counter = 0;
 110:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 111:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2cStartTime = master_time;
 112:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 113:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_state = I2C_TXING;
 114:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 115:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2cStart();
 116:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 117:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C1->CR1 |= I2C_CR1_START;			// zadanie warunkow startowych
 118:../system/src/drivers/f1/i2c_stm32f1x.c **** 	return 0;
 119:../system/src/drivers/f1/i2c_stm32f1x.c **** }
 120:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 121:../system/src/drivers/f1/i2c_stm32f1x.c **** int i2c_receive_data(int addr, int num) {
 122:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_rx_bytes_number = num;
 123:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_remote_addr = addr;
 124:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_trx_data_counter = 0;
 125:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_rxing = 1;
 126:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 127:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2cStartTime = master_time;
 128:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 129:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_state = I2C_RXING;
 130:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 131:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2cStart();
 132:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 133:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C1->CR1 |= I2C_CR1_START;			// zadanie warunkow startowych
 134:../system/src/drivers/f1/i2c_stm32f1x.c **** 	return 0;		 
 135:../system/src/drivers/f1/i2c_stm32f1x.c **** }
 136:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 137:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 138:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 139:../system/src/drivers/f1/i2c_stm32f1x.c **** void i2cVariableReset(void) {
 268              		.loc 1 139 0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 272              		@ link register save eliminated.
 140:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C1->DR = 0x00;
 273              		.loc 1 140 0
 274 0000 0023     		movs	r3, #0
 275 0002 044A     		ldr	r2, .L13
 276 0004 1382     		strh	r3, [r2, #16]	@ movhi
 141:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_trx_data_counter = 0;
 277              		.loc 1 141 0
 278 0006 044A     		ldr	r2, .L13+4
 279 0008 1370     		strb	r3, [r2]
 142:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_tx_queue_len = 0;
 280              		.loc 1 142 0
 281 000a 044A     		ldr	r2, .L13+8
 282 000c 1370     		strb	r3, [r2]
 143:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_rx_bytes_number = 0;
 283              		.loc 1 143 0
 284 000e 044A     		ldr	r2, .L13+12
 285 0010 1370     		strb	r3, [r2]
 144:../system/src/drivers/f1/i2c_stm32f1x.c **** }
 286              		.loc 1 144 0
 287 0012 7047     		bx	lr
 288              	.L14:
 289              		.align	2
 290              	.L13:
 291 0014 00540040 		.word	1073763328
 292 0018 00000000 		.word	.LANCHOR1
 293 001c 00000000 		.word	.LANCHOR2
 294 0020 00000000 		.word	.LANCHOR3
 295              		.cfi_endproc
 296              	.LFE74:
 298              		.section	.text.i2cStop,"ax",%progbits
 299              		.align	1
 300              		.global	i2cStop
 301              		.syntax unified
 302              		.thumb
 303              		.thumb_func
 304              		.fpu softvfp
 306              	i2cStop:
 307              	.LFB77:
 145:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 146:../system/src/drivers/f1/i2c_stm32f1x.c **** void i2cIrqHandler(void) {
 147:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 148:../system/src/drivers/f1/i2c_stm32f1x.c **** 		if ((I2C1->SR1 & I2C_SR1_STOPF) == I2C_SR1_STOPF) {
 149:../system/src/drivers/f1/i2c_stm32f1x.c **** 			I2C1->SR1 &= (0xFFFFFFFF ^ I2C_SR1_STOPF);
 150:../system/src/drivers/f1/i2c_stm32f1x.c **** 			i2cStop();
 151:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 152:../system/src/drivers/f1/i2c_stm32f1x.c **** 			i2c_state = I2C_ERROR;
 153:../system/src/drivers/f1/i2c_stm32f1x.c **** 		}
 154:../system/src/drivers/f1/i2c_stm32f1x.c **** 		if ((I2C1->SR1 & I2C_SR1_SB) == I2C_SR1_SB && (i2c_txing == 1 || i2c_rxing == 1)) {
 155:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// After Start conditions have been transmitted.
 156:../system/src/drivers/f1/i2c_stm32f1x.c **** 			I2C1->DR = i2c_remote_addr;				// Loading the slave address into data register
 157:../system/src/drivers/f1/i2c_stm32f1x.c **** 			I2C1->SR1 &= (0xFFFFFFFF ^ I2C_SR1_SB);	// clearing 'SB' flag
 158:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 159:../system/src/drivers/f1/i2c_stm32f1x.c **** 		}
 160:../system/src/drivers/f1/i2c_stm32f1x.c **** 		if ((I2C1->SR1 & I2C_SR1_ADDR) == I2C_SR1_ADDR && (i2c_txing == 1 || i2c_rxing == 1)) {
 161:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// After transmitting the slave address      EV6
 162:../system/src/drivers/f1/i2c_stm32f1x.c **** 			I2C1->SR1 &= (0xFFFFFFFF ^ I2C_SR1_ADDR);
 163:../system/src/drivers/f1/i2c_stm32f1x.c **** 			I2C1->SR2 &= (0xFFFFFFFF ^ I2C_SR2_TRA);
 164:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 165:../system/src/drivers/f1/i2c_stm32f1x.c **** 			if (i2c_rx_bytes_number == 1 && i2c_rxing == 1) {
 166:../system/src/drivers/f1/i2c_stm32f1x.c **** 				/// EV_6_1
 167:../system/src/drivers/f1/i2c_stm32f1x.c **** 				// If i2c is on receive mode an only single byte must be received clear the ACK flag
 168:../system/src/drivers/f1/i2c_stm32f1x.c **** 				// not to set ACK on bus after receiving the byte.
 169:../system/src/drivers/f1/i2c_stm32f1x.c **** 				I2C1->CR1 &= (0xFFFFFFFF ^ I2C_CR1_ACK);
 170:../system/src/drivers/f1/i2c_stm32f1x.c **** 				I2C1->CR1 |= I2C_CR1_STOP;
 171:../system/src/drivers/f1/i2c_stm32f1x.c **** 				}
 172:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 173:../system/src/drivers/f1/i2c_stm32f1x.c **** 			if (i2c_rxing == 1) // TODO: this is a bug??
 174:../system/src/drivers/f1/i2c_stm32f1x.c **** 				I2C1->CR1 |= I2C_CR1_ACK;
 175:../system/src/drivers/f1/i2c_stm32f1x.c **** 		}
 176:../system/src/drivers/f1/i2c_stm32f1x.c **** 		if ((I2C1->SR1 & I2C_SR1_TXE) == I2C_SR1_TXE && i2c_txing == 1) {
 177:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// If I2C is in transmission mode and the data buffer is busy
 178:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// put the next in the data register EV_8_1
 179:../system/src/drivers/f1/i2c_stm32f1x.c **** 			I2C1->DR = i2c_tx_data[i2c_trx_data_counter];
 180:../system/src/drivers/f1/i2c_stm32f1x.c **** 			i2c_trx_data_counter++;
 181:../system/src/drivers/f1/i2c_stm32f1x.c **** 		}
 182:../system/src/drivers/f1/i2c_stm32f1x.c **** 		if (i2c_trx_data_counter == i2c_tx_queue_len && i2c_txing == 1) {
 183:../system/src/drivers/f1/i2c_stm32f1x.c **** 			// If all data have been transmitted to the slave the stop conditions should be
 184:../system/src/drivers/f1/i2c_stm32f1x.c **** 			// transmitte over the i2c bus
 185:../system/src/drivers/f1/i2c_stm32f1x.c **** 			i2c_txing = 0;
 186:../system/src/drivers/f1/i2c_stm32f1x.c **** 			I2C1->CR1 |= I2C_CR1_STOP;
 187:../system/src/drivers/f1/i2c_stm32f1x.c **** 			while ((I2C1->CR1 & I2C_CR1_STOP) == I2C_CR1_STOP);
 188:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 189:../system/src/drivers/f1/i2c_stm32f1x.c **** 			// stop the i2c
 190:../system/src/drivers/f1/i2c_stm32f1x.c **** 			i2cStop();
 191:../system/src/drivers/f1/i2c_stm32f1x.c **** 		}
 192:../system/src/drivers/f1/i2c_stm32f1x.c **** 		if ((I2C1->SR1 & I2C_SR1_BTF) == I2C_SR1_BTF && i2c_txing == 1) {
 193:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// EV_8
 194:../system/src/drivers/f1/i2c_stm32f1x.c **** 			if ((I2C1->SR1 & I2C_SR1_TXE) == I2C_SR1_TXE && i2c_txing == 1 && i2c_trx_data_counter < i2c_tx_
 195:../system/src/drivers/f1/i2c_stm32f1x.c **** 			I2C1->DR = i2c_tx_data[i2c_trx_data_counter];
 196:../system/src/drivers/f1/i2c_stm32f1x.c **** 			i2c_trx_data_counter++;
 197:../system/src/drivers/f1/i2c_stm32f1x.c **** 			I2C1->SR1 &= (0xFFFFFFFF ^ I2C_SR1_BTF);
 198:../system/src/drivers/f1/i2c_stm32f1x.c **** 			}
 199:../system/src/drivers/f1/i2c_stm32f1x.c **** 		}
 200:../system/src/drivers/f1/i2c_stm32f1x.c **** 		if ((I2C1->SR1 & I2C_SR1_RXNE) == I2C_SR1_RXNE && i2c_rxing == 1) {
 201:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// EV_7
 202:../system/src/drivers/f1/i2c_stm32f1x.c **** 			*(i2c_rx_data + i2c_trx_data_counter) = I2C1->DR & I2C_DR_DR;
 203:../system/src/drivers/f1/i2c_stm32f1x.c **** 			i2c_trx_data_counter++;
 204:../system/src/drivers/f1/i2c_stm32f1x.c **** 			if (i2c_rx_bytes_number-i2c_trx_data_counter == 1) {
 205:../system/src/drivers/f1/i2c_stm32f1x.c **** 				I2C1->CR1 &= (0xFFFFFFFF ^ I2C_CR1_ACK);	//jezeli odebrano przedostatni bajt to trzeba
 206:../system/src/drivers/f1/i2c_stm32f1x.c **** 															// zgasic bit ACK zeby nastepnie wyslano NACK na koniec
 207:../system/src/drivers/f1/i2c_stm32f1x.c **** 			}
 208:../system/src/drivers/f1/i2c_stm32f1x.c **** 			if (i2c_rx_bytes_number-i2c_trx_data_counter == 0) {
 209:../system/src/drivers/f1/i2c_stm32f1x.c **** 				I2C1->CR1 |= I2C_CR1_STOP;		// po odczytaniu z rejestru DR ostatniego bajtu w sekwencji
 210:../system/src/drivers/f1/i2c_stm32f1x.c **** 												// nast�puje wys�anie warunk�w STOP na magistrale
 211:../system/src/drivers/f1/i2c_stm32f1x.c **** 				while ((I2C1->CR1 & I2C_CR1_STOP) == I2C_CR1_STOP);
 212:../system/src/drivers/f1/i2c_stm32f1x.c **** 				i2c_rxing = 0;
 213:../system/src/drivers/f1/i2c_stm32f1x.c **** 				//I2C_Cmd(I2C1, DISABLE);
 214:../system/src/drivers/f1/i2c_stm32f1x.c **** 				*(i2c_rx_data + i2c_trx_data_counter) = '\0';
 215:../system/src/drivers/f1/i2c_stm32f1x.c **** 				i2cStop();
 216:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 217:../system/src/drivers/f1/i2c_stm32f1x.c **** 			}
 218:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 219:../system/src/drivers/f1/i2c_stm32f1x.c **** 		}
 220:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 221:../system/src/drivers/f1/i2c_stm32f1x.c **** }
 222:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 223:../system/src/drivers/f1/i2c_stm32f1x.c **** void i2cErrIrqHandler(void) {
 224:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 225:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 226:../system/src/drivers/f1/i2c_stm32f1x.c **** 	if (((I2C1->SR1 & I2C_SR1_AF) == I2C_SR1_AF) && i2c_trx_data_counter == 0 ) {
 227:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// slave nie odpowiedzia� ack na sw�j adres
 228:../system/src/drivers/f1/i2c_stm32f1x.c **** 		I2C1->SR1 &= (0xFFFFFFFF ^ I2C_SR1_AF);
 229:../system/src/drivers/f1/i2c_stm32f1x.c **** 		I2C1->CR1 |= I2C_CR1_STOP;		// zadawanie warunkow STOP i przerywanie komunikacji
 230:../system/src/drivers/f1/i2c_stm32f1x.c **** 		while ((I2C1->CR1 & I2C_CR1_STOP) == I2C_CR1_STOP);
 231:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2c_error_counter++;				// zwieksza wartosc licznika b��d�w transmisji
 232:../system/src/drivers/f1/i2c_stm32f1x.c **** 		I2C1->CR1 |= I2C_CR1_START;		// ponawianie komunikacji
 233:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 234:../system/src/drivers/f1/i2c_stm32f1x.c **** 	}
 235:../system/src/drivers/f1/i2c_stm32f1x.c **** 	if (((I2C1->SR1 & I2C_SR1_AF) == I2C_SR1_AF) && i2c_trx_data_counter != 0 ) {
 236:../system/src/drivers/f1/i2c_stm32f1x.c **** 		//jezeli slave nie odpowiedzia� ack na wys�any do niego bajt danych
 237:../system/src/drivers/f1/i2c_stm32f1x.c **** 		I2C1->SR1 &= (0xFFFFFFFF ^ I2C_SR1_AF);
 238:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2c_error_counter++;
 239:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2c_trx_data_counter--;	// zmniejszanie warto�ci licznika danych aby nadac jeszcze raz to samo
 240:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 241:../system/src/drivers/f1/i2c_stm32f1x.c **** 	}
 242:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 243:../system/src/drivers/f1/i2c_stm32f1x.c **** 	if (((I2C1->SR1 & I2C_SR1_ARLO) == I2C_SR1_ARLO) ) {
 244:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 245:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2c_error_counter = MAX_I2C_ERRORS_PER_COMM + 1;
 246:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 247:../system/src/drivers/f1/i2c_stm32f1x.c **** 	}
 248:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 249:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 250:../system/src/drivers/f1/i2c_stm32f1x.c **** 	if (((I2C1->SR1 & I2C_SR1_TIMEOUT) == I2C_SR1_TIMEOUT) ) {
 251:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 252:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2c_error_counter = MAX_I2C_ERRORS_PER_COMM + 1;
 253:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 254:../system/src/drivers/f1/i2c_stm32f1x.c **** 	}
 255:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 256:../system/src/drivers/f1/i2c_stm32f1x.c **** 	if (((I2C1->SR1 & I2C_SR1_OVR) == I2C_SR1_OVR) ) {
 257:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 258:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2c_error_counter = MAX_I2C_ERRORS_PER_COMM + 1;
 259:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 260:../system/src/drivers/f1/i2c_stm32f1x.c **** 	}
 261:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 262:../system/src/drivers/f1/i2c_stm32f1x.c **** 	if (((I2C1->SR1 & I2C_SR1_BERR) == I2C_SR1_BERR) ) {
 263:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 264:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2c_error_counter = MAX_I2C_ERRORS_PER_COMM + 1;
 265:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 266:../system/src/drivers/f1/i2c_stm32f1x.c **** 	}
 267:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 268:../system/src/drivers/f1/i2c_stm32f1x.c **** 	// if this seems to be some unknow or unhalted error
 269:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_error_counter++;
 270:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 271:../system/src/drivers/f1/i2c_stm32f1x.c **** 	if (i2c_error_counter > MAX_I2C_ERRORS_PER_COMM) {
 272:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2cReinit();
 273:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2cStop();
 274:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 275:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2c_state = I2C_ERROR;
 276:../system/src/drivers/f1/i2c_stm32f1x.c **** 	}
 277:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 278:../system/src/drivers/f1/i2c_stm32f1x.c **** }
 279:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 280:../system/src/drivers/f1/i2c_stm32f1x.c **** void i2cStop(void) {
 308              		.loc 1 280 0
 309              		.cfi_startproc
 310              		@ args = 0, pretend = 0, frame = 0
 311              		@ frame_needed = 0, uses_anonymous_args = 0
 312 0000 10B5     		push	{r4, lr}
 313              		.cfi_def_cfa_offset 8
 314              		.cfi_offset 4, -8
 315              		.cfi_offset 14, -4
 281:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_rxing = 0;
 316              		.loc 1 281 0
 317 0002 0024     		movs	r4, #0
 318 0004 0C4B     		ldr	r3, .L17
 319 0006 1C70     		strb	r4, [r3]
 282:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_txing = 0;
 320              		.loc 1 282 0
 321 0008 0C4B     		ldr	r3, .L17+4
 322 000a 1C70     		strb	r4, [r3]
 283:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_tx_queue_len = 0;
 323              		.loc 1 283 0
 324 000c 0C4B     		ldr	r3, .L17+8
 325 000e 1C70     		strb	r4, [r3]
 284:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_trx_data_counter = 0;
 326              		.loc 1 284 0
 327 0010 0C4B     		ldr	r3, .L17+12
 328 0012 1C70     		strb	r4, [r3]
 285:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_rx_bytes_number = 0;
 329              		.loc 1 285 0
 330 0014 0C4B     		ldr	r3, .L17+16
 331 0016 1C70     		strb	r4, [r3]
 286:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 287:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C_Cmd(I2C1, DISABLE);
 332              		.loc 1 287 0
 333 0018 2146     		mov	r1, r4
 334 001a 0C48     		ldr	r0, .L17+20
 335 001c FFF7FEFF 		bl	I2C_Cmd
 336              	.LVL13:
 288:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 289:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_state = I2C_IDLE;
 337              		.loc 1 289 0
 338 0020 0B4B     		ldr	r3, .L17+24
 339 0022 1C70     		strb	r4, [r3]
 340              	.LVL14:
 341              	.LBB22:
 342              	.LBB23:
1473:../system/include/cmsis/core_cm3.h **** }
 343              		.loc 2 1473 0
 344 0024 0B4B     		ldr	r3, .L17+28
 345 0026 0122     		movs	r2, #1
 346 0028 C3F88420 		str	r2, [r3, #132]
 347              	.LVL15:
 348              	.LBE23:
 349              	.LBE22:
 350              	.LBB24:
 351              	.LBB25:
 352 002c 4FF00042 		mov	r2, #-2147483648
 353 0030 C3F88020 		str	r2, [r3, #128]
 354              	.LVL16:
 355              	.LBE25:
 356              	.LBE24:
 290:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 291:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 292:../system/src/drivers/f1/i2c_stm32f1x.c **** 	NVIC_DisableIRQ( I2C1_ER_IRQn );
 293:../system/src/drivers/f1/i2c_stm32f1x.c **** 	NVIC_DisableIRQ( I2C1_EV_IRQn );
 294:../system/src/drivers/f1/i2c_stm32f1x.c **** }
 357              		.loc 1 294 0
 358 0034 10BD     		pop	{r4, pc}
 359              	.L18:
 360 0036 00BF     		.align	2
 361              	.L17:
 362 0038 00000000 		.word	.LANCHOR4
 363 003c 00000000 		.word	.LANCHOR5
 364 0040 00000000 		.word	.LANCHOR2
 365 0044 00000000 		.word	.LANCHOR1
 366 0048 00000000 		.word	.LANCHOR3
 367 004c 00540040 		.word	1073763328
 368 0050 00000000 		.word	i2c_state
 369 0054 00E100E0 		.word	-536813312
 370              		.cfi_endproc
 371              	.LFE77:
 373              		.section	.text.i2cIrqHandler,"ax",%progbits
 374              		.align	1
 375              		.global	i2cIrqHandler
 376              		.syntax unified
 377              		.thumb
 378              		.thumb_func
 379              		.fpu softvfp
 381              	i2cIrqHandler:
 382              	.LFB75:
 146:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 383              		.loc 1 146 0
 384              		.cfi_startproc
 385              		@ args = 0, pretend = 0, frame = 0
 386              		@ frame_needed = 0, uses_anonymous_args = 0
 387 0000 08B5     		push	{r3, lr}
 388              		.cfi_def_cfa_offset 8
 389              		.cfi_offset 3, -8
 390              		.cfi_offset 14, -4
 148:../system/src/drivers/f1/i2c_stm32f1x.c **** 			I2C1->SR1 &= (0xFFFFFFFF ^ I2C_SR1_STOPF);
 391              		.loc 1 148 0
 392 0002 864B     		ldr	r3, .L41
 393 0004 9B8A     		ldrh	r3, [r3, #20]
 394 0006 13F0100F 		tst	r3, #16
 395 000a 4FD1     		bne	.L34
 396              	.L20:
 154:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// After Start conditions have been transmitted.
 397              		.loc 1 154 0
 398 000c 834B     		ldr	r3, .L41
 399 000e 9B8A     		ldrh	r3, [r3, #20]
 400 0010 13F0010F 		tst	r3, #1
 401 0014 14D0     		beq	.L21
 154:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// After Start conditions have been transmitted.
 402              		.loc 1 154 0 is_stmt 0 discriminator 1
 403 0016 824B     		ldr	r3, .L41+4
 404 0018 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 405 001a DBB2     		uxtb	r3, r3
 406 001c 012B     		cmp	r3, #1
 407 001e 04D0     		beq	.L22
 154:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// After Start conditions have been transmitted.
 408              		.loc 1 154 0 discriminator 2
 409 0020 804B     		ldr	r3, .L41+8
 410 0022 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 411 0024 DBB2     		uxtb	r3, r3
 412 0026 012B     		cmp	r3, #1
 413 0028 0AD1     		bne	.L21
 414              	.L22:
 156:../system/src/drivers/f1/i2c_stm32f1x.c **** 			I2C1->SR1 &= (0xFFFFFFFF ^ I2C_SR1_SB);	// clearing 'SB' flag
 415              		.loc 1 156 0 is_stmt 1
 416 002a 7F4B     		ldr	r3, .L41+12
 417 002c 1B88     		ldrh	r3, [r3]
 418 002e 9BB2     		uxth	r3, r3
 419 0030 7A4A     		ldr	r2, .L41
 420 0032 1382     		strh	r3, [r2, #16]	@ movhi
 157:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 421              		.loc 1 157 0
 422 0034 938A     		ldrh	r3, [r2, #20]
 423 0036 9BB2     		uxth	r3, r3
 424 0038 23F00103 		bic	r3, r3, #1
 425 003c 9BB2     		uxth	r3, r3
 426 003e 9382     		strh	r3, [r2, #20]	@ movhi
 427              	.L21:
 160:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// After transmitting the slave address      EV6
 428              		.loc 1 160 0
 429 0040 764B     		ldr	r3, .L41
 430 0042 9B8A     		ldrh	r3, [r3, #20]
 431 0044 13F0020F 		tst	r3, #2
 432 0048 09D0     		beq	.L23
 160:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// After transmitting the slave address      EV6
 433              		.loc 1 160 0 is_stmt 0 discriminator 1
 434 004a 754B     		ldr	r3, .L41+4
 435 004c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 436 004e DBB2     		uxtb	r3, r3
 437 0050 012B     		cmp	r3, #1
 438 0052 38D0     		beq	.L24
 160:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// After transmitting the slave address      EV6
 439              		.loc 1 160 0 discriminator 2
 440 0054 734B     		ldr	r3, .L41+8
 441 0056 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 442 0058 DBB2     		uxtb	r3, r3
 443 005a 012B     		cmp	r3, #1
 444 005c 33D0     		beq	.L24
 445              	.L23:
 176:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// If I2C is in transmission mode and the data buffer is busy
 446              		.loc 1 176 0 is_stmt 1
 447 005e 6F4B     		ldr	r3, .L41
 448 0060 9B8A     		ldrh	r3, [r3, #20]
 449 0062 13F0800F 		tst	r3, #128
 450 0066 04D0     		beq	.L26
 176:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// If I2C is in transmission mode and the data buffer is busy
 451              		.loc 1 176 0 is_stmt 0 discriminator 1
 452 0068 6D4B     		ldr	r3, .L41+4
 453 006a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 454 006c DBB2     		uxtb	r3, r3
 455 006e 012B     		cmp	r3, #1
 456 0070 56D0     		beq	.L35
 457              	.L26:
 182:../system/src/drivers/f1/i2c_stm32f1x.c **** 			// If all data have been transmitted to the slave the stop conditions should be
 458              		.loc 1 182 0 is_stmt 1
 459 0072 6E4B     		ldr	r3, .L41+16
 460 0074 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 461 0076 D2B2     		uxtb	r2, r2
 462 0078 6D4B     		ldr	r3, .L41+20
 463 007a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 464 007c DBB2     		uxtb	r3, r3
 465 007e 9A42     		cmp	r2, r3
 466 0080 5AD0     		beq	.L36
 467              	.L27:
 192:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// EV_8
 468              		.loc 1 192 0
 469 0082 664B     		ldr	r3, .L41
 470 0084 9B8A     		ldrh	r3, [r3, #20]
 471 0086 13F0040F 		tst	r3, #4
 472 008a 04D0     		beq	.L29
 192:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// EV_8
 473              		.loc 1 192 0 is_stmt 0 discriminator 1
 474 008c 644B     		ldr	r3, .L41+4
 475 008e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 476 0090 DBB2     		uxtb	r3, r3
 477 0092 012B     		cmp	r3, #1
 478 0094 65D0     		beq	.L37
 479              	.L29:
 200:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// EV_7
 480              		.loc 1 200 0 is_stmt 1
 481 0096 614B     		ldr	r3, .L41
 482 0098 9B8A     		ldrh	r3, [r3, #20]
 483 009a 13F0400F 		tst	r3, #64
 484 009e 04D0     		beq	.L19
 200:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// EV_7
 485              		.loc 1 200 0 is_stmt 0 discriminator 1
 486 00a0 604B     		ldr	r3, .L41+8
 487 00a2 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 488 00a4 DBB2     		uxtb	r3, r3
 489 00a6 012B     		cmp	r3, #1
 490 00a8 7FD0     		beq	.L38
 491              	.L19:
 221:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 492              		.loc 1 221 0 is_stmt 1
 493 00aa 08BD     		pop	{r3, pc}
 494              	.L34:
 149:../system/src/drivers/f1/i2c_stm32f1x.c **** 			i2cStop();
 495              		.loc 1 149 0
 496 00ac 5B4A     		ldr	r2, .L41
 497 00ae 938A     		ldrh	r3, [r2, #20]
 498 00b0 9BB2     		uxth	r3, r3
 499 00b2 23F01003 		bic	r3, r3, #16
 500 00b6 9BB2     		uxth	r3, r3
 501 00b8 9382     		strh	r3, [r2, #20]	@ movhi
 150:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 502              		.loc 1 150 0
 503 00ba FFF7FEFF 		bl	i2cStop
 504              	.LVL17:
 152:../system/src/drivers/f1/i2c_stm32f1x.c **** 		}
 505              		.loc 1 152 0
 506 00be 5D4B     		ldr	r3, .L41+24
 507 00c0 0322     		movs	r2, #3
 508 00c2 1A70     		strb	r2, [r3]
 509 00c4 A2E7     		b	.L20
 510              	.L24:
 162:../system/src/drivers/f1/i2c_stm32f1x.c **** 			I2C1->SR2 &= (0xFFFFFFFF ^ I2C_SR2_TRA);
 511              		.loc 1 162 0
 512 00c6 554A     		ldr	r2, .L41
 513 00c8 938A     		ldrh	r3, [r2, #20]
 514 00ca 9BB2     		uxth	r3, r3
 515 00cc 23F00203 		bic	r3, r3, #2
 516 00d0 9BB2     		uxth	r3, r3
 517 00d2 9382     		strh	r3, [r2, #20]	@ movhi
 163:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 518              		.loc 1 163 0
 519 00d4 138B     		ldrh	r3, [r2, #24]
 520 00d6 9BB2     		uxth	r3, r3
 521 00d8 23F00403 		bic	r3, r3, #4
 522 00dc 9BB2     		uxth	r3, r3
 523 00de 1383     		strh	r3, [r2, #24]	@ movhi
 165:../system/src/drivers/f1/i2c_stm32f1x.c **** 				/// EV_6_1
 524              		.loc 1 165 0
 525 00e0 554B     		ldr	r3, .L41+28
 526 00e2 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 527 00e4 DBB2     		uxtb	r3, r3
 528 00e6 012B     		cmp	r3, #1
 529 00e8 0AD0     		beq	.L39
 530              	.L25:
 173:../system/src/drivers/f1/i2c_stm32f1x.c **** 				I2C1->CR1 |= I2C_CR1_ACK;
 531              		.loc 1 173 0
 532 00ea 4E4B     		ldr	r3, .L41+8
 533 00ec 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 534 00ee DBB2     		uxtb	r3, r3
 535 00f0 012B     		cmp	r3, #1
 536 00f2 B4D1     		bne	.L23
 174:../system/src/drivers/f1/i2c_stm32f1x.c **** 		}
 537              		.loc 1 174 0
 538 00f4 494A     		ldr	r2, .L41
 539 00f6 1388     		ldrh	r3, [r2]
 540 00f8 43F48063 		orr	r3, r3, #1024
 541 00fc 1380     		strh	r3, [r2]	@ movhi
 542 00fe AEE7     		b	.L23
 543              	.L39:
 165:../system/src/drivers/f1/i2c_stm32f1x.c **** 				/// EV_6_1
 544              		.loc 1 165 0 discriminator 1
 545 0100 484B     		ldr	r3, .L41+8
 546 0102 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 547 0104 DBB2     		uxtb	r3, r3
 548 0106 012B     		cmp	r3, #1
 549 0108 EFD1     		bne	.L25
 169:../system/src/drivers/f1/i2c_stm32f1x.c **** 				I2C1->CR1 |= I2C_CR1_STOP;
 550              		.loc 1 169 0
 551 010a 1388     		ldrh	r3, [r2]
 552 010c 9BB2     		uxth	r3, r3
 553 010e 23F48063 		bic	r3, r3, #1024
 554 0112 9BB2     		uxth	r3, r3
 555 0114 1380     		strh	r3, [r2]	@ movhi
 170:../system/src/drivers/f1/i2c_stm32f1x.c **** 				}
 556              		.loc 1 170 0
 557 0116 1388     		ldrh	r3, [r2]
 558 0118 43F40073 		orr	r3, r3, #512
 559 011c 1380     		strh	r3, [r2]	@ movhi
 560 011e E4E7     		b	.L25
 561              	.L35:
 179:../system/src/drivers/f1/i2c_stm32f1x.c **** 			i2c_trx_data_counter++;
 562              		.loc 1 179 0
 563 0120 424A     		ldr	r2, .L41+16
 564 0122 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 565 0124 DBB2     		uxtb	r3, r3
 566 0126 4549     		ldr	r1, .L41+32
 567 0128 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 568 012a 3C49     		ldr	r1, .L41
 569 012c 0B82     		strh	r3, [r1, #16]	@ movhi
 180:../system/src/drivers/f1/i2c_stm32f1x.c **** 		}
 570              		.loc 1 180 0
 571 012e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 572 0130 0133     		adds	r3, r3, #1
 573 0132 DBB2     		uxtb	r3, r3
 574 0134 1370     		strb	r3, [r2]
 575 0136 9CE7     		b	.L26
 576              	.L36:
 182:../system/src/drivers/f1/i2c_stm32f1x.c **** 			// If all data have been transmitted to the slave the stop conditions should be
 577              		.loc 1 182 0 discriminator 1
 578 0138 394B     		ldr	r3, .L41+4
 579 013a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 580 013c DBB2     		uxtb	r3, r3
 581 013e 012B     		cmp	r3, #1
 582 0140 9FD1     		bne	.L27
 185:../system/src/drivers/f1/i2c_stm32f1x.c **** 			I2C1->CR1 |= I2C_CR1_STOP;
 583              		.loc 1 185 0
 584 0142 374B     		ldr	r3, .L41+4
 585 0144 0022     		movs	r2, #0
 586 0146 1A70     		strb	r2, [r3]
 186:../system/src/drivers/f1/i2c_stm32f1x.c **** 			while ((I2C1->CR1 & I2C_CR1_STOP) == I2C_CR1_STOP);
 587              		.loc 1 186 0
 588 0148 344A     		ldr	r2, .L41
 589 014a 1388     		ldrh	r3, [r2]
 590 014c 43F40073 		orr	r3, r3, #512
 591 0150 1380     		strh	r3, [r2]	@ movhi
 592              	.L28:
 187:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 593              		.loc 1 187 0 discriminator 1
 594 0152 324B     		ldr	r3, .L41
 595 0154 1B88     		ldrh	r3, [r3]
 596 0156 13F4007F 		tst	r3, #512
 597 015a FAD1     		bne	.L28
 190:../system/src/drivers/f1/i2c_stm32f1x.c **** 		}
 598              		.loc 1 190 0
 599 015c FFF7FEFF 		bl	i2cStop
 600              	.LVL18:
 601 0160 8FE7     		b	.L27
 602              	.L37:
 194:../system/src/drivers/f1/i2c_stm32f1x.c **** 			I2C1->DR = i2c_tx_data[i2c_trx_data_counter];
 603              		.loc 1 194 0
 604 0162 2E4B     		ldr	r3, .L41
 605 0164 9B8A     		ldrh	r3, [r3, #20]
 606 0166 13F0800F 		tst	r3, #128
 607 016a 94D0     		beq	.L29
 194:../system/src/drivers/f1/i2c_stm32f1x.c **** 			I2C1->DR = i2c_tx_data[i2c_trx_data_counter];
 608              		.loc 1 194 0 is_stmt 0 discriminator 1
 609 016c 2C4B     		ldr	r3, .L41+4
 610 016e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 611 0170 DBB2     		uxtb	r3, r3
 612 0172 012B     		cmp	r3, #1
 613 0174 8FD1     		bne	.L29
 194:../system/src/drivers/f1/i2c_stm32f1x.c **** 			I2C1->DR = i2c_tx_data[i2c_trx_data_counter];
 614              		.loc 1 194 0 discriminator 2
 615 0176 2D4B     		ldr	r3, .L41+16
 616 0178 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 617 017a D2B2     		uxtb	r2, r2
 618 017c 2C4B     		ldr	r3, .L41+20
 619 017e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 620 0180 DBB2     		uxtb	r3, r3
 621 0182 9A42     		cmp	r2, r3
 622 0184 87D2     		bcs	.L29
 195:../system/src/drivers/f1/i2c_stm32f1x.c **** 			i2c_trx_data_counter++;
 623              		.loc 1 195 0 is_stmt 1
 624 0186 2949     		ldr	r1, .L41+16
 625 0188 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 626 018a DBB2     		uxtb	r3, r3
 627 018c 2B4A     		ldr	r2, .L41+32
 628 018e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 629 0190 224A     		ldr	r2, .L41
 630 0192 1382     		strh	r3, [r2, #16]	@ movhi
 196:../system/src/drivers/f1/i2c_stm32f1x.c **** 			I2C1->SR1 &= (0xFFFFFFFF ^ I2C_SR1_BTF);
 631              		.loc 1 196 0
 632 0194 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 633 0196 0133     		adds	r3, r3, #1
 634 0198 DBB2     		uxtb	r3, r3
 635 019a 0B70     		strb	r3, [r1]
 197:../system/src/drivers/f1/i2c_stm32f1x.c **** 			}
 636              		.loc 1 197 0
 637 019c 938A     		ldrh	r3, [r2, #20]
 638 019e 9BB2     		uxth	r3, r3
 639 01a0 23F00403 		bic	r3, r3, #4
 640 01a4 9BB2     		uxth	r3, r3
 641 01a6 9382     		strh	r3, [r2, #20]	@ movhi
 642 01a8 75E7     		b	.L29
 643              	.L38:
 202:../system/src/drivers/f1/i2c_stm32f1x.c **** 			i2c_trx_data_counter++;
 644              		.loc 1 202 0
 645 01aa 1C4B     		ldr	r3, .L41
 646 01ac 198A     		ldrh	r1, [r3, #16]
 647 01ae 1F4A     		ldr	r2, .L41+16
 648 01b0 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 649 01b2 DBB2     		uxtb	r3, r3
 650 01b4 C9B2     		uxtb	r1, r1
 651 01b6 2248     		ldr	r0, .L41+36
 652 01b8 C154     		strb	r1, [r0, r3]
 203:../system/src/drivers/f1/i2c_stm32f1x.c **** 			if (i2c_rx_bytes_number-i2c_trx_data_counter == 1) {
 653              		.loc 1 203 0
 654 01ba 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 655 01bc 0133     		adds	r3, r3, #1
 656 01be DBB2     		uxtb	r3, r3
 657 01c0 1370     		strb	r3, [r2]
 204:../system/src/drivers/f1/i2c_stm32f1x.c **** 				I2C1->CR1 &= (0xFFFFFFFF ^ I2C_CR1_ACK);	//jezeli odebrano przedostatni bajt to trzeba
 658              		.loc 1 204 0
 659 01c2 1D4B     		ldr	r3, .L41+28
 660 01c4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 661 01c6 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 662 01c8 9B1A     		subs	r3, r3, r2
 663 01ca 012B     		cmp	r3, #1
 664 01cc 1DD0     		beq	.L40
 665              	.L31:
 208:../system/src/drivers/f1/i2c_stm32f1x.c **** 				I2C1->CR1 |= I2C_CR1_STOP;		// po odczytaniu z rejestru DR ostatniego bajtu w sekwencji
 666              		.loc 1 208 0
 667 01ce 1A4B     		ldr	r3, .L41+28
 668 01d0 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 669 01d2 D2B2     		uxtb	r2, r2
 670 01d4 154B     		ldr	r3, .L41+16
 671 01d6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 672 01d8 DBB2     		uxtb	r3, r3
 673 01da 9A42     		cmp	r2, r3
 674 01dc 7FF465AF 		bne	.L19
 209:../system/src/drivers/f1/i2c_stm32f1x.c **** 												// nast�puje wys�anie warunk�w STOP na magistrale
 675              		.loc 1 209 0
 676 01e0 0E4A     		ldr	r2, .L41
 677 01e2 1388     		ldrh	r3, [r2]
 678 01e4 43F40073 		orr	r3, r3, #512
 679 01e8 1380     		strh	r3, [r2]	@ movhi
 680              	.L32:
 211:../system/src/drivers/f1/i2c_stm32f1x.c **** 				i2c_rxing = 0;
 681              		.loc 1 211 0 discriminator 1
 682 01ea 0C4B     		ldr	r3, .L41
 683 01ec 1B88     		ldrh	r3, [r3]
 684 01ee 13F4007F 		tst	r3, #512
 685 01f2 FAD1     		bne	.L32
 212:../system/src/drivers/f1/i2c_stm32f1x.c **** 				//I2C_Cmd(I2C1, DISABLE);
 686              		.loc 1 212 0
 687 01f4 0022     		movs	r2, #0
 688 01f6 0B4B     		ldr	r3, .L41+8
 689 01f8 1A70     		strb	r2, [r3]
 214:../system/src/drivers/f1/i2c_stm32f1x.c **** 				i2cStop();
 690              		.loc 1 214 0
 691 01fa 0C4B     		ldr	r3, .L41+16
 692 01fc 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 693 01fe DBB2     		uxtb	r3, r3
 694 0200 0F49     		ldr	r1, .L41+36
 695 0202 CA54     		strb	r2, [r1, r3]
 215:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 696              		.loc 1 215 0
 697 0204 FFF7FEFF 		bl	i2cStop
 698              	.LVL19:
 221:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 699              		.loc 1 221 0
 700 0208 4FE7     		b	.L19
 701              	.L40:
 205:../system/src/drivers/f1/i2c_stm32f1x.c **** 															// zgasic bit ACK zeby nastepnie wyslano NACK na koniec
 702              		.loc 1 205 0
 703 020a 044A     		ldr	r2, .L41
 704 020c 1388     		ldrh	r3, [r2]
 705 020e 9BB2     		uxth	r3, r3
 706 0210 23F48063 		bic	r3, r3, #1024
 707 0214 9BB2     		uxth	r3, r3
 708 0216 1380     		strh	r3, [r2]	@ movhi
 709 0218 D9E7     		b	.L31
 710              	.L42:
 711 021a 00BF     		.align	2
 712              	.L41:
 713 021c 00540040 		.word	1073763328
 714 0220 00000000 		.word	.LANCHOR5
 715 0224 00000000 		.word	.LANCHOR4
 716 0228 00000000 		.word	.LANCHOR6
 717 022c 00000000 		.word	.LANCHOR1
 718 0230 00000000 		.word	.LANCHOR2
 719 0234 00000000 		.word	i2c_state
 720 0238 00000000 		.word	.LANCHOR3
 721 023c 00000000 		.word	.LANCHOR7
 722 0240 00000000 		.word	.LANCHOR8
 723              		.cfi_endproc
 724              	.LFE75:
 726              		.section	.text.i2cErrIrqHandler,"ax",%progbits
 727              		.align	1
 728              		.global	i2cErrIrqHandler
 729              		.syntax unified
 730              		.thumb
 731              		.thumb_func
 732              		.fpu softvfp
 734              	i2cErrIrqHandler:
 735              	.LFB76:
 223:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 736              		.loc 1 223 0
 737              		.cfi_startproc
 738              		@ args = 0, pretend = 0, frame = 0
 739              		@ frame_needed = 0, uses_anonymous_args = 0
 740 0000 08B5     		push	{r3, lr}
 741              		.cfi_def_cfa_offset 8
 742              		.cfi_offset 3, -8
 743              		.cfi_offset 14, -4
 226:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// slave nie odpowiedzia� ack na sw�j adres
 744              		.loc 1 226 0
 745 0002 364B     		ldr	r3, .L54
 746 0004 9B8A     		ldrh	r3, [r3, #20]
 747 0006 13F4806F 		tst	r3, #1024
 748 000a 1CD0     		beq	.L44
 226:../system/src/drivers/f1/i2c_stm32f1x.c **** 		// slave nie odpowiedzia� ack na sw�j adres
 749              		.loc 1 226 0 is_stmt 0 discriminator 1
 750 000c 344B     		ldr	r3, .L54+4
 751 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 752 0010 CBB9     		cbnz	r3, .L44
 228:../system/src/drivers/f1/i2c_stm32f1x.c **** 		I2C1->CR1 |= I2C_CR1_STOP;		// zadawanie warunkow STOP i przerywanie komunikacji
 753              		.loc 1 228 0 is_stmt 1
 754 0012 324A     		ldr	r2, .L54
 755 0014 938A     		ldrh	r3, [r2, #20]
 756 0016 9BB2     		uxth	r3, r3
 757 0018 23F48063 		bic	r3, r3, #1024
 758 001c 9BB2     		uxth	r3, r3
 759 001e 9382     		strh	r3, [r2, #20]	@ movhi
 229:../system/src/drivers/f1/i2c_stm32f1x.c **** 		while ((I2C1->CR1 & I2C_CR1_STOP) == I2C_CR1_STOP);
 760              		.loc 1 229 0
 761 0020 1388     		ldrh	r3, [r2]
 762 0022 43F40073 		orr	r3, r3, #512
 763 0026 1380     		strh	r3, [r2]	@ movhi
 764              	.L45:
 230:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2c_error_counter++;				// zwieksza wartosc licznika b��d�w transmisji
 765              		.loc 1 230 0 discriminator 1
 766 0028 2C4B     		ldr	r3, .L54
 767 002a 1B88     		ldrh	r3, [r3]
 768 002c 13F4007F 		tst	r3, #512
 769 0030 FAD1     		bne	.L45
 231:../system/src/drivers/f1/i2c_stm32f1x.c **** 		I2C1->CR1 |= I2C_CR1_START;		// ponawianie komunikacji
 770              		.loc 1 231 0
 771 0032 2C4A     		ldr	r2, .L54+8
 772 0034 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 773 0036 0133     		adds	r3, r3, #1
 774 0038 DBB2     		uxtb	r3, r3
 775 003a 1370     		strb	r3, [r2]
 232:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 776              		.loc 1 232 0
 777 003c 274A     		ldr	r2, .L54
 778 003e 1388     		ldrh	r3, [r2]
 779 0040 43F48073 		orr	r3, r3, #256
 780 0044 1380     		strh	r3, [r2]	@ movhi
 781              	.L44:
 235:../system/src/drivers/f1/i2c_stm32f1x.c **** 		//jezeli slave nie odpowiedzia� ack na wys�any do niego bajt danych
 782              		.loc 1 235 0
 783 0046 254B     		ldr	r3, .L54
 784 0048 9B8A     		ldrh	r3, [r3, #20]
 785 004a 13F4806F 		tst	r3, #1024
 786 004e 13D0     		beq	.L46
 235:../system/src/drivers/f1/i2c_stm32f1x.c **** 		//jezeli slave nie odpowiedzia� ack na wys�any do niego bajt danych
 787              		.loc 1 235 0 is_stmt 0 discriminator 1
 788 0050 234B     		ldr	r3, .L54+4
 789 0052 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 790 0054 83B1     		cbz	r3, .L46
 237:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2c_error_counter++;
 791              		.loc 1 237 0 is_stmt 1
 792 0056 214A     		ldr	r2, .L54
 793 0058 938A     		ldrh	r3, [r2, #20]
 794 005a 9BB2     		uxth	r3, r3
 795 005c 23F48063 		bic	r3, r3, #1024
 796 0060 9BB2     		uxth	r3, r3
 797 0062 9382     		strh	r3, [r2, #20]	@ movhi
 238:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2c_trx_data_counter--;	// zmniejszanie warto�ci licznika danych aby nadac jeszcze raz to samo
 798              		.loc 1 238 0
 799 0064 1F4A     		ldr	r2, .L54+8
 800 0066 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 801 0068 0133     		adds	r3, r3, #1
 802 006a DBB2     		uxtb	r3, r3
 803 006c 1370     		strb	r3, [r2]
 239:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 804              		.loc 1 239 0
 805 006e 1C4A     		ldr	r2, .L54+4
 806 0070 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 807 0072 013B     		subs	r3, r3, #1
 808 0074 DBB2     		uxtb	r3, r3
 809 0076 1370     		strb	r3, [r2]
 810              	.L46:
 243:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 811              		.loc 1 243 0
 812 0078 184B     		ldr	r3, .L54
 813 007a 9B8A     		ldrh	r3, [r3, #20]
 814 007c 13F4007F 		tst	r3, #512
 815 0080 02D0     		beq	.L47
 245:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 816              		.loc 1 245 0
 817 0082 184B     		ldr	r3, .L54+8
 818 0084 0622     		movs	r2, #6
 819 0086 1A70     		strb	r2, [r3]
 820              	.L47:
 250:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 821              		.loc 1 250 0
 822 0088 144B     		ldr	r3, .L54
 823 008a 9B8A     		ldrh	r3, [r3, #20]
 824 008c 13F4804F 		tst	r3, #16384
 825 0090 02D0     		beq	.L48
 252:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 826              		.loc 1 252 0
 827 0092 144B     		ldr	r3, .L54+8
 828 0094 0622     		movs	r2, #6
 829 0096 1A70     		strb	r2, [r3]
 830              	.L48:
 256:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 831              		.loc 1 256 0
 832 0098 104B     		ldr	r3, .L54
 833 009a 9B8A     		ldrh	r3, [r3, #20]
 834 009c 13F4006F 		tst	r3, #2048
 835 00a0 02D0     		beq	.L49
 258:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 836              		.loc 1 258 0
 837 00a2 104B     		ldr	r3, .L54+8
 838 00a4 0622     		movs	r2, #6
 839 00a6 1A70     		strb	r2, [r3]
 840              	.L49:
 262:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 841              		.loc 1 262 0
 842 00a8 0C4B     		ldr	r3, .L54
 843 00aa 9B8A     		ldrh	r3, [r3, #20]
 844 00ac 13F4807F 		tst	r3, #256
 845 00b0 02D0     		beq	.L50
 264:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 846              		.loc 1 264 0
 847 00b2 0C4B     		ldr	r3, .L54+8
 848 00b4 0622     		movs	r2, #6
 849 00b6 1A70     		strb	r2, [r3]
 850              	.L50:
 269:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 851              		.loc 1 269 0
 852 00b8 0A4A     		ldr	r2, .L54+8
 853 00ba 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 854 00bc 0133     		adds	r3, r3, #1
 855 00be DBB2     		uxtb	r3, r3
 856 00c0 1370     		strb	r3, [r2]
 271:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2cReinit();
 857              		.loc 1 271 0
 858 00c2 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 859 00c4 DBB2     		uxtb	r3, r3
 860 00c6 052B     		cmp	r3, #5
 861 00c8 00D8     		bhi	.L53
 862              	.L43:
 278:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 863              		.loc 1 278 0
 864 00ca 08BD     		pop	{r3, pc}
 865              	.L53:
 272:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2cStop();
 866              		.loc 1 272 0
 867 00cc FFF7FEFF 		bl	i2cReinit
 868              	.LVL20:
 273:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 869              		.loc 1 273 0
 870 00d0 FFF7FEFF 		bl	i2cStop
 871              	.LVL21:
 275:../system/src/drivers/f1/i2c_stm32f1x.c **** 	}
 872              		.loc 1 275 0
 873 00d4 044B     		ldr	r3, .L54+12
 874 00d6 0322     		movs	r2, #3
 875 00d8 1A70     		strb	r2, [r3]
 278:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 876              		.loc 1 278 0
 877 00da F6E7     		b	.L43
 878              	.L55:
 879              		.align	2
 880              	.L54:
 881 00dc 00540040 		.word	1073763328
 882 00e0 00000000 		.word	.LANCHOR1
 883 00e4 00000000 		.word	.LANCHOR9
 884 00e8 00000000 		.word	i2c_state
 885              		.cfi_endproc
 886              	.LFE76:
 888              		.section	.text.i2cStart,"ax",%progbits
 889              		.align	1
 890              		.global	i2cStart
 891              		.syntax unified
 892              		.thumb
 893              		.thumb_func
 894              		.fpu softvfp
 896              	i2cStart:
 897              	.LFB78:
 295:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 296:../system/src/drivers/f1/i2c_stm32f1x.c **** void i2cStart(void) {
 898              		.loc 1 296 0
 899              		.cfi_startproc
 900              		@ args = 0, pretend = 0, frame = 0
 901              		@ frame_needed = 0, uses_anonymous_args = 0
 902 0000 08B5     		push	{r3, lr}
 903              		.cfi_def_cfa_offset 8
 904              		.cfi_offset 3, -8
 905              		.cfi_offset 14, -4
 297:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 298:../system/src/drivers/f1/i2c_stm32f1x.c **** 	I2C_Cmd(I2C1, ENABLE);
 906              		.loc 1 298 0
 907 0002 0121     		movs	r1, #1
 908 0004 0448     		ldr	r0, .L58
 909 0006 FFF7FEFF 		bl	I2C_Cmd
 910              	.LVL22:
 911              	.LBB26:
 912              	.LBB27:
1462:../system/include/cmsis/core_cm3.h **** }
 913              		.loc 2 1462 0
 914 000a 044B     		ldr	r3, .L58+4
 915 000c 0122     		movs	r2, #1
 916 000e 5A60     		str	r2, [r3, #4]
 917              	.LVL23:
 918              	.LBE27:
 919              	.LBE26:
 920              	.LBB28:
 921              	.LBB29:
 922 0010 4FF00042 		mov	r2, #-2147483648
 923 0014 1A60     		str	r2, [r3]
 924              	.LVL24:
 925              	.LBE29:
 926              	.LBE28:
 299:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 300:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 301:../system/src/drivers/f1/i2c_stm32f1x.c **** 	NVIC_EnableIRQ( I2C1_ER_IRQn );
 302:../system/src/drivers/f1/i2c_stm32f1x.c **** 	NVIC_EnableIRQ( I2C1_EV_IRQn );
 303:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 304:../system/src/drivers/f1/i2c_stm32f1x.c **** }
 927              		.loc 1 304 0
 928 0016 08BD     		pop	{r3, pc}
 929              	.L59:
 930              		.align	2
 931              	.L58:
 932 0018 00540040 		.word	1073763328
 933 001c 00E100E0 		.word	-536813312
 934              		.cfi_endproc
 935              	.LFE78:
 937              		.section	.text.i2c_send_data,"ax",%progbits
 938              		.align	1
 939              		.global	i2c_send_data
 940              		.syntax unified
 941              		.thumb
 942              		.thumb_func
 943              		.fpu softvfp
 945              	i2c_send_data:
 946              	.LFB72:
  97:../system/src/drivers/f1/i2c_stm32f1x.c **** 	int i;
 947              		.loc 1 97 0
 948              		.cfi_startproc
 949              		@ args = 0, pretend = 0, frame = 0
 950              		@ frame_needed = 0, uses_anonymous_args = 0
 951              	.LVL25:
 952 0000 38B5     		push	{r3, r4, r5, lr}
 953              		.cfi_def_cfa_offset 16
 954              		.cfi_offset 3, -16
 955              		.cfi_offset 4, -12
 956              		.cfi_offset 5, -8
 957              		.cfi_offset 14, -4
 958              	.LVL26:
  99:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2c_tx_data[i]=data[i];
 959              		.loc 1 99 0
 960 0002 0023     		movs	r3, #0
 961 0004 02E0     		b	.L61
 962              	.LVL27:
 963              	.L63:
 100:../system/src/drivers/f1/i2c_stm32f1x.c **** 	if (null == 0x01) {					// je�eli do slave trzeba wys�a� 0x00
 964              		.loc 1 100 0 discriminator 4
 965 0006 154D     		ldr	r5, .L67
 966 0008 EC54     		strb	r4, [r5, r3]
  99:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2c_tx_data[i]=data[i];
 967              		.loc 1 99 0 discriminator 4
 968 000a 0133     		adds	r3, r3, #1
 969              	.LVL28:
 970              	.L61:
  99:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2c_tx_data[i]=data[i];
 971              		.loc 1 99 0 is_stmt 0 discriminator 1
 972 000c 1F2B     		cmp	r3, #31
 973 000e 02DC     		bgt	.L62
  99:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2c_tx_data[i]=data[i];
 974              		.loc 1 99 0 discriminator 3
 975 0010 CC5C     		ldrb	r4, [r1, r3]	@ zero_extendqisi2
 976 0012 002C     		cmp	r4, #0
 977 0014 F7D1     		bne	.L63
 978              	.L62:
 101:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i2c_tx_data[0] = 0x00;
 979              		.loc 1 101 0 is_stmt 1
 980 0016 012A     		cmp	r2, #1
 981 0018 1BD0     		beq	.L66
 982              	.LVL29:
 983              	.L64:
 105:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_remote_addr = addr;
 984              		.loc 1 105 0
 985 001a DBB2     		uxtb	r3, r3
 986              	.LVL30:
 987 001c 104A     		ldr	r2, .L67+4
 988              	.LVL31:
 989 001e 1370     		strb	r3, [r2]
 106:../system/src/drivers/f1/i2c_stm32f1x.c **** 	
 990              		.loc 1 106 0
 991 0020 80B2     		uxth	r0, r0
 992              	.LVL32:
 993 0022 104B     		ldr	r3, .L67+8
 994 0024 1880     		strh	r0, [r3]	@ movhi
 108:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_error_counter = 0;
 995              		.loc 1 108 0
 996 0026 104B     		ldr	r3, .L67+12
 997 0028 0122     		movs	r2, #1
 998 002a 1A70     		strb	r2, [r3]
 109:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 999              		.loc 1 109 0
 1000 002c 0024     		movs	r4, #0
 1001 002e 0F4B     		ldr	r3, .L67+16
 1002 0030 1C70     		strb	r4, [r3]
 111:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 1003              		.loc 1 111 0
 1004 0032 0F4B     		ldr	r3, .L67+20
 1005 0034 1A68     		ldr	r2, [r3]
 1006 0036 0F4B     		ldr	r3, .L67+24
 1007 0038 1A60     		str	r2, [r3]
 113:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 1008              		.loc 1 113 0
 1009 003a 0F4B     		ldr	r3, .L67+28
 1010 003c 0222     		movs	r2, #2
 1011 003e 1A70     		strb	r2, [r3]
 115:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 1012              		.loc 1 115 0
 1013 0040 FFF7FEFF 		bl	i2cStart
 1014              	.LVL33:
 117:../system/src/drivers/f1/i2c_stm32f1x.c **** 	return 0;
 1015              		.loc 1 117 0
 1016 0044 0D4A     		ldr	r2, .L67+32
 1017 0046 1388     		ldrh	r3, [r2]
 1018 0048 43F48073 		orr	r3, r3, #256
 1019 004c 1380     		strh	r3, [r2]	@ movhi
 119:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 1020              		.loc 1 119 0
 1021 004e 2046     		mov	r0, r4
 1022 0050 38BD     		pop	{r3, r4, r5, pc}
 1023              	.LVL34:
 1024              	.L66:
 102:../system/src/drivers/f1/i2c_stm32f1x.c **** 		i = 1;
 1025              		.loc 1 102 0
 1026 0052 024B     		ldr	r3, .L67
 1027              	.LVL35:
 1028 0054 0021     		movs	r1, #0
 1029              	.LVL36:
 1030 0056 1970     		strb	r1, [r3]
 1031              	.LVL37:
 103:../system/src/drivers/f1/i2c_stm32f1x.c **** 	}
 1032              		.loc 1 103 0
 1033 0058 1346     		mov	r3, r2
 1034 005a DEE7     		b	.L64
 1035              	.L68:
 1036              		.align	2
 1037              	.L67:
 1038 005c 00000000 		.word	.LANCHOR7
 1039 0060 00000000 		.word	.LANCHOR2
 1040 0064 00000000 		.word	.LANCHOR6
 1041 0068 00000000 		.word	.LANCHOR5
 1042 006c 00000000 		.word	.LANCHOR9
 1043 0070 00000000 		.word	master_time
 1044 0074 00000000 		.word	i2cStartTime
 1045 0078 00000000 		.word	i2c_state
 1046 007c 00540040 		.word	1073763328
 1047              		.cfi_endproc
 1048              	.LFE72:
 1050              		.section	.text.i2c_receive_data,"ax",%progbits
 1051              		.align	1
 1052              		.global	i2c_receive_data
 1053              		.syntax unified
 1054              		.thumb
 1055              		.thumb_func
 1056              		.fpu softvfp
 1058              	i2c_receive_data:
 1059              	.LFB73:
 121:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_rx_bytes_number = num;
 1060              		.loc 1 121 0
 1061              		.cfi_startproc
 1062              		@ args = 0, pretend = 0, frame = 0
 1063              		@ frame_needed = 0, uses_anonymous_args = 0
 1064              	.LVL38:
 1065 0000 10B5     		push	{r4, lr}
 1066              		.cfi_def_cfa_offset 8
 1067              		.cfi_offset 4, -8
 1068              		.cfi_offset 14, -4
 122:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_remote_addr = addr;
 1069              		.loc 1 122 0
 1070 0002 C9B2     		uxtb	r1, r1
 1071              	.LVL39:
 1072 0004 0C4B     		ldr	r3, .L71
 1073 0006 1970     		strb	r1, [r3]
 123:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_trx_data_counter = 0;
 1074              		.loc 1 123 0
 1075 0008 80B2     		uxth	r0, r0
 1076              	.LVL40:
 1077 000a 0C4B     		ldr	r3, .L71+4
 1078 000c 1880     		strh	r0, [r3]	@ movhi
 124:../system/src/drivers/f1/i2c_stm32f1x.c **** 	i2c_rxing = 1;
 1079              		.loc 1 124 0
 1080 000e 0024     		movs	r4, #0
 1081 0010 0B4B     		ldr	r3, .L71+8
 1082 0012 1C70     		strb	r4, [r3]
 125:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 1083              		.loc 1 125 0
 1084 0014 0123     		movs	r3, #1
 1085 0016 0B4A     		ldr	r2, .L71+12
 1086 0018 1370     		strb	r3, [r2]
 127:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 1087              		.loc 1 127 0
 1088 001a 0B4A     		ldr	r2, .L71+16
 1089 001c 1168     		ldr	r1, [r2]
 1090 001e 0B4A     		ldr	r2, .L71+20
 1091 0020 1160     		str	r1, [r2]
 129:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 1092              		.loc 1 129 0
 1093 0022 0B4A     		ldr	r2, .L71+24
 1094 0024 1370     		strb	r3, [r2]
 131:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 1095              		.loc 1 131 0
 1096 0026 FFF7FEFF 		bl	i2cStart
 1097              	.LVL41:
 133:../system/src/drivers/f1/i2c_stm32f1x.c **** 	return 0;		 
 1098              		.loc 1 133 0
 1099 002a 0A4A     		ldr	r2, .L71+28
 1100 002c 1388     		ldrh	r3, [r2]
 1101 002e 43F48073 		orr	r3, r3, #256
 1102 0032 1380     		strh	r3, [r2]	@ movhi
 135:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 1103              		.loc 1 135 0
 1104 0034 2046     		mov	r0, r4
 1105 0036 10BD     		pop	{r4, pc}
 1106              	.L72:
 1107              		.align	2
 1108              	.L71:
 1109 0038 00000000 		.word	.LANCHOR3
 1110 003c 00000000 		.word	.LANCHOR6
 1111 0040 00000000 		.word	.LANCHOR1
 1112 0044 00000000 		.word	.LANCHOR4
 1113 0048 00000000 		.word	master_time
 1114 004c 00000000 		.word	i2cStartTime
 1115 0050 00000000 		.word	i2c_state
 1116 0054 00540040 		.word	1073763328
 1117              		.cfi_endproc
 1118              	.LFE73:
 1120              		.section	.text.i2cKeepTimeout,"ax",%progbits
 1121              		.align	1
 1122              		.global	i2cKeepTimeout
 1123              		.syntax unified
 1124              		.thumb
 1125              		.thumb_func
 1126              		.fpu softvfp
 1128              	i2cKeepTimeout:
 1129              	.LFB79:
 305:../system/src/drivers/f1/i2c_stm32f1x.c **** 
 306:../system/src/drivers/f1/i2c_stm32f1x.c **** void i2cKeepTimeout(void) {
 1130              		.loc 1 306 0
 1131              		.cfi_startproc
 1132              		@ args = 0, pretend = 0, frame = 0
 1133              		@ frame_needed = 0, uses_anonymous_args = 0
 1134 0000 08B5     		push	{r3, lr}
 1135              		.cfi_def_cfa_offset 8
 1136              		.cfi_offset 3, -8
 1137              		.cfi_offset 14, -4
 307:../system/src/drivers/f1/i2c_stm32f1x.c **** 	if (i2c_state == I2C_RXING || i2c_state == I2C_TXING) {
 1138              		.loc 1 307 0
 1139 0002 0D4B     		ldr	r3, .L77
 1140 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1141 0006 DBB2     		uxtb	r3, r3
 1142 0008 012B     		cmp	r3, #1
 1143 000a 05D0     		beq	.L74
 1144              		.loc 1 307 0 is_stmt 0 discriminator 1
 1145 000c 0A4B     		ldr	r3, .L77
 1146 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1147 0010 DBB2     		uxtb	r3, r3
 1148 0012 022B     		cmp	r3, #2
 1149 0014 00D0     		beq	.L74
 1150              	.L73:
 308:../system/src/drivers/f1/i2c_stm32f1x.c **** 		if (master_time - i2cStartTime > I2C_TIMEOUT) {
 309:../system/src/drivers/f1/i2c_stm32f1x.c **** 			i2cReinit();
 310:../system/src/drivers/f1/i2c_stm32f1x.c **** 			i2cStop();
 311:../system/src/drivers/f1/i2c_stm32f1x.c **** 			i2c_state = I2C_ERROR;
 312:../system/src/drivers/f1/i2c_stm32f1x.c **** 		}
 313:../system/src/drivers/f1/i2c_stm32f1x.c **** 	}
 314:../system/src/drivers/f1/i2c_stm32f1x.c **** }
 1151              		.loc 1 314 0 is_stmt 1
 1152 0016 08BD     		pop	{r3, pc}
 1153              	.L74:
 308:../system/src/drivers/f1/i2c_stm32f1x.c **** 		if (master_time - i2cStartTime > I2C_TIMEOUT) {
 1154              		.loc 1 308 0
 1155 0018 084B     		ldr	r3, .L77+4
 1156 001a 1A68     		ldr	r2, [r3]
 1157 001c 084B     		ldr	r3, .L77+8
 1158 001e 1B68     		ldr	r3, [r3]
 1159 0020 9B1A     		subs	r3, r3, r2
 1160 0022 642B     		cmp	r3, #100
 1161 0024 F7D9     		bls	.L73
 309:../system/src/drivers/f1/i2c_stm32f1x.c **** 			i2cStop();
 1162              		.loc 1 309 0
 1163 0026 FFF7FEFF 		bl	i2cReinit
 1164              	.LVL42:
 310:../system/src/drivers/f1/i2c_stm32f1x.c **** 			i2c_state = I2C_ERROR;
 1165              		.loc 1 310 0
 1166 002a FFF7FEFF 		bl	i2cStop
 1167              	.LVL43:
 311:../system/src/drivers/f1/i2c_stm32f1x.c **** 		}
 1168              		.loc 1 311 0
 1169 002e 024B     		ldr	r3, .L77
 1170 0030 0322     		movs	r2, #3
 1171 0032 1A70     		strb	r2, [r3]
 1172              		.loc 1 314 0
 1173 0034 EFE7     		b	.L73
 1174              	.L78:
 1175 0036 00BF     		.align	2
 1176              	.L77:
 1177 0038 00000000 		.word	i2c_state
 1178 003c 00000000 		.word	i2cStartTime
 1179 0040 00000000 		.word	master_time
 1180              		.cfi_endproc
 1181              	.LFE79:
 1183              		.comm	i2cStartTime,4,4
 1184              		.comm	i2c_state,1,1
 1185              		.global	i2c_error_counter
 1186              		.global	i2c_rx_bytes_number
 1187              		.global	i2c_trx_data_counter
 1188              		.global	i2c_tx_queue_len
 1189              		.global	i2c_done
 1190              		.global	i2c_txing
 1191              		.global	i2c_rxing
 1192              		.global	i2c_rx_data
 1193              		.global	i2c_tx_data
 1194              		.global	i2c_remote_addr
 1195              		.global	i2cRiseRegisterValue
 1196              		.global	i2cCCRegisterValue
 1197              		.global	i2cClockSpeed
 1198              		.global	i2cPinRemap
 1199              		.section	.bss.i2cPinRemap,"aw",%nobits
 1200              		.align	2
 1201              		.set	.LANCHOR0,. + 0
 1204              	i2cPinRemap:
 1205 0000 00000000 		.space	4
 1206              		.section	.bss.i2c_done,"aw",%nobits
 1209              	i2c_done:
 1210 0000 00       		.space	1
 1211              		.section	.bss.i2c_error_counter,"aw",%nobits
 1212              		.set	.LANCHOR9,. + 0
 1215              	i2c_error_counter:
 1216 0000 00       		.space	1
 1217              		.section	.bss.i2c_remote_addr,"aw",%nobits
 1218              		.align	1
 1219              		.set	.LANCHOR6,. + 0
 1222              	i2c_remote_addr:
 1223 0000 0000     		.space	2
 1224              		.section	.bss.i2c_rx_bytes_number,"aw",%nobits
 1225              		.set	.LANCHOR3,. + 0
 1228              	i2c_rx_bytes_number:
 1229 0000 00       		.space	1
 1230              		.section	.bss.i2c_rx_data,"aw",%nobits
 1231              		.align	2
 1232              		.set	.LANCHOR8,. + 0
 1235              	i2c_rx_data:
 1236 0000 00000000 		.space	32
 1236      00000000 
 1236      00000000 
 1236      00000000 
 1236      00000000 
 1237              		.section	.bss.i2c_rxing,"aw",%nobits
 1238              		.set	.LANCHOR4,. + 0
 1241              	i2c_rxing:
 1242 0000 00       		.space	1
 1243              		.section	.bss.i2c_trx_data_counter,"aw",%nobits
 1244              		.set	.LANCHOR1,. + 0
 1247              	i2c_trx_data_counter:
 1248 0000 00       		.space	1
 1249              		.section	.bss.i2c_tx_data,"aw",%nobits
 1250              		.align	2
 1251              		.set	.LANCHOR7,. + 0
 1254              	i2c_tx_data:
 1255 0000 00000000 		.space	32
 1255      00000000 
 1255      00000000 
 1255      00000000 
 1255      00000000 
 1256              		.section	.bss.i2c_tx_queue_len,"aw",%nobits
 1257              		.set	.LANCHOR2,. + 0
 1260              	i2c_tx_queue_len:
 1261 0000 00       		.space	1
 1262              		.section	.bss.i2c_txing,"aw",%nobits
 1263              		.set	.LANCHOR5,. + 0
 1266              	i2c_txing:
 1267 0000 00       		.space	1
 1268              		.section	.data.i2cCCRegisterValue,"aw",%progbits
 1269              		.align	2
 1272              	i2cCCRegisterValue:
 1273 0000 78000000 		.word	120
 1274              		.section	.data.i2cClockSpeed,"aw",%progbits
 1275              		.align	2
 1278              	i2cClockSpeed:
 1279 0000 05000000 		.word	5
 1280              		.section	.data.i2cRiseRegisterValue,"aw",%progbits
 1281              		.align	2
 1284              	i2cRiseRegisterValue:
 1285 0000 06000000 		.word	6
 1286              		.text
 1287              	.Letext0:
 1288              		.file 3 "../system/include/cmsis/stm32f10x.h"
 1289              		.file 4 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/std
 1290              		.file 5 "../system/include/cmsis/system_stm32f10x.h"
 1291              		.file 6 "../system/include/stm32f1-stdperiph/stm32f10x_i2c.h"
 1292              		.file 7 "../system/include/drivers/i2c.h"
 1293              		.file 8 "../system/include/aprs/cfifo.h"
 1294              		.file 9 "../system/include/aprs/afsk.h"
 1295              		.file 10 "../system/include/aprs/ax25.h"
 1296              		.file 11 "../system/include/drivers/serial.h"
 1297              		.file 12 "../include/config_data.h"
 1298              		.file 13 "../include/main.h"
 1299              		.file 14 "../system/include/drivers/f1/gpio_conf_stm32f1x.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 i2c_stm32f1x.c
     /tmp/cc61y7Vu.s:16     .text.i2cConfigure:0000000000000000 $t
     /tmp/cc61y7Vu.s:23     .text.i2cConfigure:0000000000000000 i2cConfigure
     /tmp/cc61y7Vu.s:168    .text.i2cConfigure:00000000000000c8 $d
                            *COM*:0000000000000001 i2c_state
     /tmp/cc61y7Vu.s:180    .text.i2cReinit:0000000000000000 $t
     /tmp/cc61y7Vu.s:187    .text.i2cReinit:0000000000000000 i2cReinit
     /tmp/cc61y7Vu.s:254    .text.i2cReinit:0000000000000068 $d
     /tmp/cc61y7Vu.s:259    .text.i2cVariableReset:0000000000000000 $t
     /tmp/cc61y7Vu.s:266    .text.i2cVariableReset:0000000000000000 i2cVariableReset
     /tmp/cc61y7Vu.s:291    .text.i2cVariableReset:0000000000000014 $d
     /tmp/cc61y7Vu.s:299    .text.i2cStop:0000000000000000 $t
     /tmp/cc61y7Vu.s:306    .text.i2cStop:0000000000000000 i2cStop
     /tmp/cc61y7Vu.s:362    .text.i2cStop:0000000000000038 $d
     /tmp/cc61y7Vu.s:374    .text.i2cIrqHandler:0000000000000000 $t
     /tmp/cc61y7Vu.s:381    .text.i2cIrqHandler:0000000000000000 i2cIrqHandler
     /tmp/cc61y7Vu.s:713    .text.i2cIrqHandler:000000000000021c $d
     /tmp/cc61y7Vu.s:727    .text.i2cErrIrqHandler:0000000000000000 $t
     /tmp/cc61y7Vu.s:734    .text.i2cErrIrqHandler:0000000000000000 i2cErrIrqHandler
     /tmp/cc61y7Vu.s:881    .text.i2cErrIrqHandler:00000000000000dc $d
     /tmp/cc61y7Vu.s:889    .text.i2cStart:0000000000000000 $t
     /tmp/cc61y7Vu.s:896    .text.i2cStart:0000000000000000 i2cStart
     /tmp/cc61y7Vu.s:932    .text.i2cStart:0000000000000018 $d
     /tmp/cc61y7Vu.s:938    .text.i2c_send_data:0000000000000000 $t
     /tmp/cc61y7Vu.s:945    .text.i2c_send_data:0000000000000000 i2c_send_data
     /tmp/cc61y7Vu.s:1038   .text.i2c_send_data:000000000000005c $d
                            *COM*:0000000000000004 i2cStartTime
     /tmp/cc61y7Vu.s:1051   .text.i2c_receive_data:0000000000000000 $t
     /tmp/cc61y7Vu.s:1058   .text.i2c_receive_data:0000000000000000 i2c_receive_data
     /tmp/cc61y7Vu.s:1109   .text.i2c_receive_data:0000000000000038 $d
     /tmp/cc61y7Vu.s:1121   .text.i2cKeepTimeout:0000000000000000 $t
     /tmp/cc61y7Vu.s:1128   .text.i2cKeepTimeout:0000000000000000 i2cKeepTimeout
     /tmp/cc61y7Vu.s:1177   .text.i2cKeepTimeout:0000000000000038 $d
     /tmp/cc61y7Vu.s:1215   .bss.i2c_error_counter:0000000000000000 i2c_error_counter
     /tmp/cc61y7Vu.s:1228   .bss.i2c_rx_bytes_number:0000000000000000 i2c_rx_bytes_number
     /tmp/cc61y7Vu.s:1247   .bss.i2c_trx_data_counter:0000000000000000 i2c_trx_data_counter
     /tmp/cc61y7Vu.s:1260   .bss.i2c_tx_queue_len:0000000000000000 i2c_tx_queue_len
     /tmp/cc61y7Vu.s:1209   .bss.i2c_done:0000000000000000 i2c_done
     /tmp/cc61y7Vu.s:1266   .bss.i2c_txing:0000000000000000 i2c_txing
     /tmp/cc61y7Vu.s:1241   .bss.i2c_rxing:0000000000000000 i2c_rxing
     /tmp/cc61y7Vu.s:1235   .bss.i2c_rx_data:0000000000000000 i2c_rx_data
     /tmp/cc61y7Vu.s:1254   .bss.i2c_tx_data:0000000000000000 i2c_tx_data
     /tmp/cc61y7Vu.s:1222   .bss.i2c_remote_addr:0000000000000000 i2c_remote_addr
     /tmp/cc61y7Vu.s:1284   .data.i2cRiseRegisterValue:0000000000000000 i2cRiseRegisterValue
     /tmp/cc61y7Vu.s:1272   .data.i2cCCRegisterValue:0000000000000000 i2cCCRegisterValue
     /tmp/cc61y7Vu.s:1278   .data.i2cClockSpeed:0000000000000000 i2cClockSpeed
     /tmp/cc61y7Vu.s:1204   .bss.i2cPinRemap:0000000000000000 i2cPinRemap
     /tmp/cc61y7Vu.s:1200   .bss.i2cPinRemap:0000000000000000 $d
     /tmp/cc61y7Vu.s:1210   .bss.i2c_done:0000000000000000 $d
     /tmp/cc61y7Vu.s:1216   .bss.i2c_error_counter:0000000000000000 $d
     /tmp/cc61y7Vu.s:1218   .bss.i2c_remote_addr:0000000000000000 $d
     /tmp/cc61y7Vu.s:1229   .bss.i2c_rx_bytes_number:0000000000000000 $d
     /tmp/cc61y7Vu.s:1231   .bss.i2c_rx_data:0000000000000000 $d
     /tmp/cc61y7Vu.s:1242   .bss.i2c_rxing:0000000000000000 $d
     /tmp/cc61y7Vu.s:1248   .bss.i2c_trx_data_counter:0000000000000000 $d
     /tmp/cc61y7Vu.s:1250   .bss.i2c_tx_data:0000000000000000 $d
     /tmp/cc61y7Vu.s:1261   .bss.i2c_tx_queue_len:0000000000000000 $d
     /tmp/cc61y7Vu.s:1267   .bss.i2c_txing:0000000000000000 $d
     /tmp/cc61y7Vu.s:1269   .data.i2cCCRegisterValue:0000000000000000 $d
     /tmp/cc61y7Vu.s:1275   .data.i2cClockSpeed:0000000000000000 $d
     /tmp/cc61y7Vu.s:1281   .data.i2cRiseRegisterValue:0000000000000000 $d
                           .group:0000000000000000 wm4.0.879aed89c359f5856fe69c61b3590d34
                           .group:0000000000000000 wm4.stm32f10x.h.51.c58ea26c5150470d52680f0bbaa7049c
                           .group:0000000000000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:0000000000000000 wm4.core_cm3.h.82.57a0f9dd004efa579f86574376281d2f
                           .group:0000000000000000 wm4.cmsis_gcc.h.36.67d2dcde6a14ff518eedc1d545d89a76
                           .group:0000000000000000 wm4.core_cm3.h.183.ecfd9c316d6f10b73648f6e579b02c8b
                           .group:0000000000000000 wm4.stm32f10x.h.522.a925aafc848b1f088438cf0e9b167b78
                           .group:0000000000000000 wm4.stm32f10x_adc.h.89.9f2b285fa0070185d48a05b61a05798c
                           .group:0000000000000000 wm4.stm32f10x_bkp.h.25.4622919f1e30efdad5eb44e12edd5513
                           .group:0000000000000000 wm4.stm32f10x_can.h.25.e5e43f6bbc8fc7c8aa30ef2bc5610ced
                           .group:0000000000000000 wm4.stm32f10x_cec.h.25.8f03450e7bbb704d96e7bc73ec0f66a7
                           .group:0000000000000000 wm4.stm32f10x_dac.h.25.d946244edf026333094657d55ea894b8
                           .group:0000000000000000 wm4.stm32f10x_dbgmcu.h.25.d3351200fc7f9c8615d1ae81d40db08a
                           .group:0000000000000000 wm4.stm32f10x_dma.h.25.94e36204daa98cae5dcc70a10a9694d5
                           .group:0000000000000000 wm4.stm32f10x_exti.h.25.f52c69aad7d1994be5b2c4e2b8f4c595
                           .group:0000000000000000 wm4.stm32f10x_flash.h.25.4be61fcb02863962a1e006449d310650
                           .group:0000000000000000 wm4.stm32f10x_fsmc.h.25.bca154da2699cdb6024c0c6c4fc5aa89
                           .group:0000000000000000 wm4.stm32f10x_gpio.h.25.80c981af0e637567395034c576cfb3ce
                           .group:0000000000000000 wm4.stm32f10x_i2c.h.25.b124ac2c620f8ebddd92b6d95ca62176
                           .group:0000000000000000 wm4.stm32f10x_iwdg.h.25.da9374ab9856795610487f312ccf3122
                           .group:0000000000000000 wm4.stm32f10x_pwr.h.25.37ef75009f751ef5fe27910e0bf00a62
                           .group:0000000000000000 wm4.stm32f10x_rcc.h.25.fe8897e7491f2eb0cff54551d08eb765
                           .group:0000000000000000 wm4.stm32f10x_rtc.h.25.361142606ba98ddcd10369f321f6e636
                           .group:0000000000000000 wm4.stm32f10x_sdio.h.25.fb0db079f5c1412c40f359319f7c40b0
                           .group:0000000000000000 wm4.stm32f10x_spi.h.25.3f6dfa4abe177efb3c6f5a717c06b323
                           .group:0000000000000000 wm4.stm32f10x_tim.h.25.f709106ba77b314e6b070693f89f3c56
                           .group:0000000000000000 wm4.stm32f10x_usart.h.25.2e65e396239d0cc41fd0bf6faa2a32cb
                           .group:0000000000000000 wm4.stm32f10x_wwdg.h.25.dde12201d86b5aa9ecaafb5eccdc6549
                           .group:0000000000000000 wm4.misc.h.25.068e106f368fa5369a681ef57c106f4b
                           .group:0000000000000000 wm4.stm32f10x.h.8317.9a8e476d96d33bb2df9a9ad0775bd4a7
                           .group:0000000000000000 wm4.gpio_conf_stm32f1x.h.8.5b4892fe7325115d0e690443be01192e
                           .group:0000000000000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:0000000000000000 wm4.macros.h.2.7a7a5ac48d4160b7481c806e80b68442
                           .group:0000000000000000 wm4.config.h.2.f5e96167cb26b0ce97c5e7513a95bc8b
                           .group:0000000000000000 wm4.afsk.h.17.cf8f922069680e152e1eddb76cd4cc82
                           .group:0000000000000000 wm4.ax25.h.18.077e42a4af9016476e34900472a8fe18
                           .group:0000000000000000 wm4.serial.h.2.a574250aaf0d4f0a93b2db72031afff6
                           .group:0000000000000000 wm4.config_data.h.9.cbb5077079a900a357fa92ca07074f04
                           .group:0000000000000000 wm4.main.h.8.55d65ee492038dbe94ebf355bcb87510

UNDEFINED SYMBOLS
Configure_GPIO
I2C_StructInit
I2C_Init
I2C_Cmd
master_time
