<stg><name>dut</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !113

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !117

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="64">
<![CDATA[
:5  %input_0 = alloca [256 x i1], align 1

]]></Node>
<StgValue><ssdm name="input_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.loopexit:0  %bitcount_0 = phi i9 [ 0, %0 ], [ %bitcount, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="bitcount_0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:1  %i_0 = phi i4 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:2  %icmp_ln26 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:4  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln26, label %4, label %1

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %bitcount = add i9 %bitcount_0, 32

]]></Node>
<StgValue><ssdm name="bitcount"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="4" op_3_bw="1" op_4_bw="5" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:0  %output_V1 = call fastcc i4 @bnn_xcel([256 x i1]* %input_0)

]]></Node>
<StgValue><ssdm name="output_V1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %bitcount_1 = phi i9 [ %bitcount_0, %1 ], [ %add_ln30, %3 ]

]]></Node>
<StgValue><ssdm name="bitcount_1"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %Hi_assign = phi i6 [ 0, %1 ], [ %j, %3 ]

]]></Node>
<StgValue><ssdm name="Hi_assign"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="6">
<![CDATA[
:2  %zext_ln28 = zext i6 %Hi_assign to i32

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %icmp_ln28 = icmp eq i6 %Hi_assign, -32

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %j = add i6 %Hi_assign, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln28, label %.loopexit.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_2, i32 %zext_ln28)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="9">
<![CDATA[
:1  %trunc_ln29 = trunc i9 %bitcount_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="8">
<![CDATA[
:2  %zext_ln29 = zext i8 %trunc_ln29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_0_addr = getelementptr [256 x i1]* %input_0, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="8">
<![CDATA[
:4  store i1 %tmp, i1* %input_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln30 = add i9 1, %bitcount_1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %2

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="4" op_3_bw="1" op_4_bw="5" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:0  %output_V1 = call fastcc i4 @bnn_xcel([256 x i1]* %input_0)

]]></Node>
<StgValue><ssdm name="output_V1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="4">
<![CDATA[
:1  %tmp_V = zext i4 %output_V1 to i32

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln37"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
:3  ret void

]]></Node>
<StgValue><ssdm name="ret_ln38"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="47" name="strm_in_V_V" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_in_V_V"/></StgValue>
</port>
<port id="48" name="strm_out_V_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_out_V_V"/></StgValue>
</port>
<port id="49" name="threshold_conv1_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="threshold_conv1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="w_conv1_0" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="threshold_conv2_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="threshold_conv2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="w_conv2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="w_fc1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="w_fc2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="56" from="_ssdm_op_SpecInterface" to="empty" fromId="55" toId="5">
</dataflow>
<dataflow id="57" from="strm_out_V_V" to="empty" fromId="48" toId="5">
</dataflow>
<dataflow id="59" from="ap_fifo_str" to="empty" fromId="58" toId="5">
</dataflow>
<dataflow id="61" from="StgValue_60" to="empty" fromId="60" toId="5">
</dataflow>
<dataflow id="62" from="StgValue_60" to="empty" fromId="60" toId="5">
</dataflow>
<dataflow id="64" from="p_str" to="empty" fromId="63" toId="5">
</dataflow>
<dataflow id="65" from="StgValue_60" to="empty" fromId="60" toId="5">
</dataflow>
<dataflow id="66" from="StgValue_60" to="empty" fromId="60" toId="5">
</dataflow>
<dataflow id="67" from="p_str" to="empty" fromId="63" toId="5">
</dataflow>
<dataflow id="68" from="p_str" to="empty" fromId="63" toId="5">
</dataflow>
<dataflow id="69" from="p_str" to="empty" fromId="63" toId="5">
</dataflow>
<dataflow id="71" from="StgValue_70" to="empty" fromId="70" toId="5">
</dataflow>
<dataflow id="72" from="StgValue_70" to="empty" fromId="70" toId="5">
</dataflow>
<dataflow id="74" from="StgValue_73" to="empty" fromId="73" toId="5">
</dataflow>
<dataflow id="75" from="StgValue_73" to="empty" fromId="73" toId="5">
</dataflow>
<dataflow id="76" from="p_str" to="empty" fromId="63" toId="5">
</dataflow>
<dataflow id="77" from="p_str" to="empty" fromId="63" toId="5">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecInterface" to="empty_18" fromId="55" toId="6">
</dataflow>
<dataflow id="79" from="strm_in_V_V" to="empty_18" fromId="47" toId="6">
</dataflow>
<dataflow id="80" from="ap_fifo_str" to="empty_18" fromId="58" toId="6">
</dataflow>
<dataflow id="81" from="StgValue_60" to="empty_18" fromId="60" toId="6">
</dataflow>
<dataflow id="82" from="StgValue_60" to="empty_18" fromId="60" toId="6">
</dataflow>
<dataflow id="83" from="p_str" to="empty_18" fromId="63" toId="6">
</dataflow>
<dataflow id="84" from="StgValue_60" to="empty_18" fromId="60" toId="6">
</dataflow>
<dataflow id="85" from="StgValue_60" to="empty_18" fromId="60" toId="6">
</dataflow>
<dataflow id="86" from="p_str" to="empty_18" fromId="63" toId="6">
</dataflow>
<dataflow id="87" from="p_str" to="empty_18" fromId="63" toId="6">
</dataflow>
<dataflow id="88" from="p_str" to="empty_18" fromId="63" toId="6">
</dataflow>
<dataflow id="89" from="StgValue_70" to="empty_18" fromId="70" toId="6">
</dataflow>
<dataflow id="90" from="StgValue_70" to="empty_18" fromId="70" toId="6">
</dataflow>
<dataflow id="91" from="StgValue_73" to="empty_18" fromId="73" toId="6">
</dataflow>
<dataflow id="92" from="StgValue_73" to="empty_18" fromId="73" toId="6">
</dataflow>
<dataflow id="93" from="p_str" to="empty_18" fromId="63" toId="6">
</dataflow>
<dataflow id="94" from="p_str" to="empty_18" fromId="63" toId="6">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="95" toId="7">
</dataflow>
<dataflow id="97" from="strm_in_V_V" to="specbitsmap_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="95" toId="8">
</dataflow>
<dataflow id="99" from="strm_out_V_V" to="specbitsmap_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="100" toId="9">
</dataflow>
<dataflow id="103" from="dut_str" to="spectopmodule_ln0" fromId="102" toId="9">
</dataflow>
<dataflow id="105" from="StgValue_104" to="input_0" fromId="104" toId="10">
</dataflow>
<dataflow id="107" from="StgValue_106" to="bitcount_0" fromId="106" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="108" from="br_ln26" to="bitcount_0" fromId="11" toId="12">
</dataflow>
<dataflow id="109" from="bitcount" to="bitcount_0" fromId="19" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="110" from="br_ln0" to="bitcount_0" fromId="36" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="112" from="StgValue_111" to="i_0" fromId="111" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="113" from="br_ln26" to="i_0" fromId="11" toId="13">
</dataflow>
<dataflow id="114" from="i" to="i_0" fromId="16" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="br_ln0" to="i_0" fromId="36" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="116" from="i_0" to="icmp_ln26" fromId="13" toId="14">
</dataflow>
<dataflow id="118" from="StgValue_117" to="icmp_ln26" fromId="117" toId="14">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="119" toId="15">
</dataflow>
<dataflow id="122" from="StgValue_121" to="empty_19" fromId="121" toId="15">
</dataflow>
<dataflow id="123" from="StgValue_121" to="empty_19" fromId="121" toId="15">
</dataflow>
<dataflow id="124" from="StgValue_121" to="empty_19" fromId="121" toId="15">
</dataflow>
<dataflow id="125" from="i_0" to="i" fromId="13" toId="16">
</dataflow>
<dataflow id="127" from="StgValue_126" to="i" fromId="126" toId="16">
</dataflow>
<dataflow id="128" from="icmp_ln26" to="br_ln26" fromId="14" toId="17">
</dataflow>
<dataflow id="130" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp_V_2" fromId="129" toId="18">
</dataflow>
<dataflow id="131" from="strm_in_V_V" to="tmp_V_2" fromId="47" toId="18">
</dataflow>
<dataflow id="132" from="bitcount_0" to="bitcount" fromId="12" toId="19">
</dataflow>
<dataflow id="134" from="StgValue_133" to="bitcount" fromId="133" toId="19">
</dataflow>
<dataflow id="136" from="bnn_xcel" to="output_V1" fromId="135" toId="21">
</dataflow>
<dataflow id="137" from="input_0" to="output_V1" fromId="10" toId="21">
</dataflow>
<dataflow id="138" from="threshold_conv1_V" to="output_V1" fromId="49" toId="21">
</dataflow>
<dataflow id="139" from="w_conv1_0" to="output_V1" fromId="50" toId="21">
</dataflow>
<dataflow id="140" from="threshold_conv2_V" to="output_V1" fromId="51" toId="21">
</dataflow>
<dataflow id="141" from="w_conv2" to="output_V1" fromId="52" toId="21">
</dataflow>
<dataflow id="142" from="w_fc1" to="output_V1" fromId="53" toId="21">
</dataflow>
<dataflow id="143" from="w_fc2" to="output_V1" fromId="54" toId="21">
</dataflow>
<dataflow id="144" from="bitcount_0" to="bitcount_1" fromId="12" toId="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="145" from="br_ln28" to="bitcount_1" fromId="20" toId="22">
</dataflow>
<dataflow id="146" from="add_ln30" to="bitcount_1" fromId="34" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="147" from="br_ln28" to="bitcount_1" fromId="35" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="149" from="StgValue_148" to="Hi_assign" fromId="148" toId="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="150" from="br_ln28" to="Hi_assign" fromId="20" toId="23">
</dataflow>
<dataflow id="151" from="j" to="Hi_assign" fromId="27" toId="23">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="152" from="br_ln28" to="Hi_assign" fromId="35" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="153" from="Hi_assign" to="zext_ln28" fromId="23" toId="24">
</dataflow>
<dataflow id="154" from="Hi_assign" to="icmp_ln28" fromId="23" toId="25">
</dataflow>
<dataflow id="156" from="StgValue_155" to="icmp_ln28" fromId="155" toId="25">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecLoopTripCount" to="empty_20" fromId="119" toId="26">
</dataflow>
<dataflow id="159" from="StgValue_158" to="empty_20" fromId="158" toId="26">
</dataflow>
<dataflow id="160" from="StgValue_158" to="empty_20" fromId="158" toId="26">
</dataflow>
<dataflow id="161" from="StgValue_158" to="empty_20" fromId="158" toId="26">
</dataflow>
<dataflow id="162" from="Hi_assign" to="j" fromId="23" toId="27">
</dataflow>
<dataflow id="164" from="StgValue_163" to="j" fromId="163" toId="27">
</dataflow>
<dataflow id="165" from="icmp_ln28" to="br_ln28" fromId="25" toId="28">
</dataflow>
<dataflow id="167" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp" fromId="166" toId="29">
</dataflow>
<dataflow id="168" from="tmp_V_2" to="tmp" fromId="18" toId="29">
</dataflow>
<dataflow id="169" from="zext_ln28" to="tmp" fromId="24" toId="29">
</dataflow>
<dataflow id="170" from="bitcount_1" to="trunc_ln29" fromId="22" toId="30">
</dataflow>
<dataflow id="171" from="trunc_ln29" to="zext_ln29" fromId="30" toId="31">
</dataflow>
<dataflow id="172" from="input_0" to="input_0_addr" fromId="10" toId="32">
</dataflow>
<dataflow id="174" from="StgValue_173" to="input_0_addr" fromId="173" toId="32">
</dataflow>
<dataflow id="175" from="zext_ln29" to="input_0_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="176" from="tmp" to="store_ln29" fromId="29" toId="33">
</dataflow>
<dataflow id="177" from="input_0_addr" to="store_ln29" fromId="32" toId="33">
</dataflow>
<dataflow id="179" from="StgValue_178" to="add_ln30" fromId="178" toId="34">
</dataflow>
<dataflow id="180" from="bitcount_1" to="add_ln30" fromId="22" toId="34">
</dataflow>
<dataflow id="181" from="bnn_xcel" to="output_V1" fromId="135" toId="37">
</dataflow>
<dataflow id="182" from="input_0" to="output_V1" fromId="10" toId="37">
</dataflow>
<dataflow id="183" from="threshold_conv1_V" to="output_V1" fromId="49" toId="37">
</dataflow>
<dataflow id="184" from="w_conv1_0" to="output_V1" fromId="50" toId="37">
</dataflow>
<dataflow id="185" from="threshold_conv2_V" to="output_V1" fromId="51" toId="37">
</dataflow>
<dataflow id="186" from="w_conv2" to="output_V1" fromId="52" toId="37">
</dataflow>
<dataflow id="187" from="w_fc1" to="output_V1" fromId="53" toId="37">
</dataflow>
<dataflow id="188" from="w_fc2" to="output_V1" fromId="54" toId="37">
</dataflow>
<dataflow id="189" from="output_V1" to="tmp_V" fromId="37" toId="38">
</dataflow>
<dataflow id="191" from="_ssdm_op_Write.ap_fifo.volatile.i32P" to="write_ln37" fromId="190" toId="39">
</dataflow>
<dataflow id="192" from="strm_out_V_V" to="write_ln37" fromId="48" toId="39">
</dataflow>
<dataflow id="193" from="tmp_V" to="write_ln37" fromId="38" toId="39">
</dataflow>
<dataflow id="194" from="icmp_ln26" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="195" from="icmp_ln28" to="StgValue_3" fromId="25" toId="3">
</dataflow>
</dataflows>


</stg>
