Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9e309ee496cc4929b5da1201b0d6cad1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circuit_tr_signal_behav xil_defaultlib.circuit_tr_signal -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=56,clki...]
Compiling architecture plle2_base_v of entity unisim.PLLE2_BASE [\PLLE2_BASE(clkfbout_mult=56,clk...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral of entity xil_defaultlib.strb_gen [strb_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.synchro_zybo_v1 [\synchro_zybo_v1(const_clk_syst_...]
Compiling architecture behavioral of entity xil_defaultlib.gen_clk_codec [gen_clk_codec_default]
Compiling architecture behavioral of entity xil_defaultlib.synchro_codec_v1 [\synchro_codec_v1(cst_clk_syst_h...]
Compiling architecture logic of entity xil_defaultlib.i2c_master [\i2c_master(bus_clk=100000)\]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_i2c_V4_ssm2603 [ctrl_i2c_v4_ssm2603_default]
Compiling architecture behavioral of entity xil_defaultlib.init_codec_v2 [init_codec_v2_default]
Compiling architecture behavioral of entity xil_defaultlib.conditionne_btn_v7 [conditionne_btn_v7_default]
Compiling architecture behavioral of entity xil_defaultlib.MEF_btn [mef_btn_default]
Compiling architecture behavior of entity xil_defaultlib.module_commande [module_commande_default]
Compiling architecture behavioral of entity xil_defaultlib.affhexPmodSSD_v3 [\affhexPmodSSD_v3(const_clk_hz=5...]
Compiling architecture behavioral of entity xil_defaultlib.sig_fct_1 [sig_fct_1_default]
Compiling architecture behavioral of entity xil_defaultlib.sig_fct_2 [sig_fct_2_default]
Compiling architecture behavioral of entity xil_defaultlib.sig_fct_3 [sig_fct_3_default]
Compiling architecture behavioral of entity xil_defaultlib.calcul_param_1 [calcul_param_1_default]
Compiling architecture behavioral of entity xil_defaultlib.calcul_param_2 [calcul_param_2_default]
Compiling architecture behavioral of entity xil_defaultlib.calcul_param_3 [calcul_param_3_default]
Compiling architecture behavioral of entity xil_defaultlib.mef_decod_i2s_v1b [mef_decod_i2s_v1b_default]
Compiling architecture behavioral of entity xil_defaultlib.compteur_nbits [\compteur_nbits(nbits=7)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_dec_24b [reg_dec_24b_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_24b [reg_24b_default]
Compiling architecture behavioral of entity xil_defaultlib.decodeur_i2s_v1b [decodeur_i2s_v1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mef_cod_i2s_vsb [mef_cod_i2s_vsb_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_dec_24b_fd [reg_dec_24b_fd_default]
Compiling architecture behavioral of entity xil_defaultlib.codeur_i2s_vsb [codeur_i2s_vsb_default]
Compiling architecture behavioral of entity xil_defaultlib.module_sig [module_sig_default]
Compiling architecture behavioral of entity xil_defaultlib.attenuateur_pwm [\attenuateur_pwm(c_val_seuil="00...]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.circuit_tr_signal
Built simulation snapshot circuit_tr_signal_behav
