# Reading pref.tcl
# do {E:/DESKTOP/hardware_project/Project/gcd/gcd_sim/gcd_sim.mdo}
# Loading project gcd_sim
# vsim -L work -L pmi_work -L ovi_machxo2 tb 
# Start time: 22:32:45 on Nov 20,2024
# //  ModelSim - Lattice FPGA Edition 2023.3 Jul 18 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb(arch)
# Loading work.gcd(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# End time: 22:32:59 on Nov 20,2024, Elapsed time: 0:00:14
# Errors: 0, Warnings: 2
