178|203|Public
25|$|Apart {{from the}} {{different}} pantographs, electrical systems for DC operation, the F140MS types are identical to the contemporary <b>dual</b> <b>voltage</b> versions. However, under 1.5kV DC, the maximum available power is limited to 4.0MW, although this {{does not affect the}} maximum tractive effort, which is limited by other factors. As a consequence of the additional equipment required, the locomotives weigh approximately 1 tonne more than their <b>dual</b> <b>voltage</b> relatives.|$|E
25|$|The Tyne and Wear Metro is {{electrified}} with {{overhead lines}} at 1,500 V DC, {{it is now}} the only rail network in Britain to use this system. Nexus have stated that their long term ambition is to convert the electrification of the Sunderland line, which is shared with main line trains, to the Network Rail standard of 25kv AC, which would require a new fleet of <b>dual</b> <b>voltage</b> trains.|$|E
25|$|Nexus {{have made}} {{replacing}} the ageing fleet of trains, {{which have been}} in constant service since 1980, and suffer reliability problems, a priority. In 2016 plans were unveiled to secure funding for a new £550 million replacement fleet, with a target {{for them to be}} in service by the early 2020s. The proposed new fleet is planned to have <b>dual</b> <b>voltage</b> capability, able to operate on the Metro's existing 1.5 kV DC electrification system and also the 25 kV AC used on the national rail network, to allow greater flexibility. battery technology is also being considered.|$|E
40|$|The {{subthreshold}} {{leakage current}} characteristics of domino logic circuits is evaluated in this paper. The strong {{dependence of the}} subthreshold leakage current on the node voltages is discussed. In a standard low threshold voltage domino logic circuit with stacked pull-down devices, a charged state rather than a discharge state of the dynamic node is preferred for lower leakage current. Alternatively, the subthreshold leakage current of a <b>dual</b> threshold <b>voltage</b> domino logic circuit is significantly reduced provided that the dynamic node is discharged. A <b>dual</b> threshold <b>voltage</b> circuit has degraded noise immunity characteristics as compared to a standard low threshold voltage circuit. Both keeper and output inverter sizing are necessary to compensate for this degradation in noise immunity. An alternative <b>dual</b> threshold <b>voltage</b> domino circuit technique employing a low threshold voltage keeper for enhanced noise immunity is also considered in this paper. Under similar noise immunity conditions as compared to a standard low threshold voltage domino logic circuit, the savings in subthreshold leakage current offered by a <b>dual</b> threshold <b>voltage</b> circuit technique with a high threshold voltage keeper is {{significantly higher than the}} savings offered by a <b>dual</b> threshold <b>voltage</b> circuit technique with a low threshold voltage keeper...|$|R
40|$|Abstract—A circuit {{technique}} is presented {{for reducing the}} subthreshold leakage energy consumption of domino logic circuits. Sleep switch transistors are proposed to place an idle <b>dual</b> threshold <b>voltage</b> domino logic circuit into a low leakage state. The circuit technique enhances {{the effectiveness of a}} <b>dual</b> threshold <b>voltage</b> CMOS technology to reduce the subthreshold leakage current by strongly turning off all of the high threshold voltage transistors. The sleep switch circuit technique significantly reduces the subthreshold leakage energy as compared to both standard low-threshold <b>voltage</b> and <b>dual</b> threshold <b>voltage</b> domino logic circuits. A domino adder enters and leaves a low leakage sleep mode within a single clock cycle. The energy overhead of the circuit {{technique is}} low, justifying the activation of the proposed sleep scheme by providing a net savings in total power consumption during short idle periods. Index Terms—Domino carry lookahead adder, domino logic, <b>dual</b> threshold <b>voltage</b> CMOS technologies, dynamic circuits, high speed, idle mode, longer battery life, low power, multiple threshold voltage CMOS, reduced standby leakage energy, sleep mode, sleep switch, subthreshold leakage current. I...|$|R
5000|$|In February 2012, NXP {{announced}} the LPC1100LV series with <b>dual</b> supply <b>voltage</b> to allow interfacing to both 1.8 V and 3.3 V peripherals.|$|R
25|$|Bombardier TRAXX is a {{modular product}} {{platform}} of electric and Diesel-electric mainline locomotives built by Bombardier Transportation, built in both {{freight and passenger}} variants. The first version was a <b>dual</b> <b>voltage</b> AC locomotive built from 2000 for German railways; later versions include DC versions, as well as quadruple voltage machines, able to operate on most European electrification schemes: 1.5/3.0 kV DC and 15/25 kV AC. The family was expanded to include diesel powered versions in 2006. Elements common to all variants include the steel bodyshells, the two bogies with two powered axles each, the three-phase asynchronous induction motors, the cooling exhausts on the roof edges, and the wheel disc brakes.|$|E
25|$|Based on the Mark 1 {{bodyshell}} design, the Class 303 units utilised electrical gear made by Metropolitan-Vickers (Metrovick). The Class 303s {{were originally}} <b>dual</b> <b>voltage</b> - {{parts of the}} North Clyde Line and Cathcart Circle electrification was limited to 6.25 kV (rather than the standard 25 kV arrangement) due to limitations in insulation technology, although this feature was rendered redundant as 25 kV was eventually standardised across the entire line. Following a series of transformer explosions, caused by damage to the transformer windings from backfires in the mercury arc rectifiers, the entire stock of Class 303s had to be hastily withdrawn from service {{after only a few}} weeks' service. The old steam-operated service was temporarily reinstated whilst urgent modifications were made. This also delayed the handing over of the Cathcart Circle service to electric operation.|$|E
2500|$|... dBu or dBv: RMS voltage {{relative}} to [...] Originally dBv, it {{was changed to}} dBu to avoid confusion with dBV. [...] The [...] "v" [...] comes from [...] "volt", while [...] "u" [...] comes from the volume unit used in the VU meter. dBu {{can be used as}} a measure of voltage, regardless of impedance, but is derived from a 600Ω load dissipating 0dBm (1mW). The reference voltage comes from the computation [...] In professional audio, equipment may be calibrated to indicate a [...] "0" [...] on the VU meters some finite time after a signal has been applied at an amplitude of [...] Consumer equipment typically uses a [...] lower [...] "nominal" [...] signal level of [...] Therefore, many devices offer <b>dual</b> <b>voltage</b> operation (with different gain or [...] "trim" [...] settings) for interoperability reasons. [...] A switch or adjustment that covers at least the range between [...] and [...] is common in professional equipment.|$|E
40|$|A circuit {{technique}} is presented {{for reducing the}} subthreshold leakage energy consumption of domino logic circuits. Sleep switch transistors are proposed to place an idle <b>dual</b> threshold <b>voltage</b> domino logic circuit into a low leakage state. The circuit technique enhances {{the effectiveness of a}} <b>dual</b> threshold <b>voltage</b> CMOS technology to reduce the subthreshold leakage current by strongly turning off all of the high threshold voltage transistors. The sleep switch circuit technique significantly reduces the subthreshold leakage energy as compared to both standard low-threshold <b>voltage</b> and <b>dual</b> threshold <b>voltage</b> domino logic circuits. A domino adder enters and leaves a low leakage sleep mode within a single clock cycle. The energy overhead of the circuit {{technique is}} low, justifying the activation of the proposed sleep scheme by providing a net savings in total power consumption during short idle periods...|$|R
40|$|In this paper, {{we present}} a new VLSI {{architecture}} that can insert invisible or visible watermarks in images in the DCT domain. Several low power design techniques such as <b>dual</b> <b>voltages,</b> <b>dual</b> frequency and clock gating have been incorporated in the architecture to reduce the power consumption. The supply voltage levels and the operating frequencies are chosen such {{that there is a}} throughput and bandwidth match between low and high operating frequency modules. The proposed architecture exploits pipelining and parallelism extensively in order to achieve high performance. A prototype VLSI chip has been designed and verified using various Cadence and Synopsys tools based on TSMC 0. 25 technology with 1. 4 M transistors and 0. 3 mW of average dynamic power...|$|R
40|$|A new method, called DVDV, for {{low-power}} {{design of}} highperformance CMOS logic circuits is presented. DVDV utilizes {{a library of}} gates with <b>dual</b> supply <b>voltages</b> (V dd) and <b>dual</b> threshold <b>voltages</b> (V th) to achieve high-performance with minimum dynamic and leakage power. A Depth-First-Search (DFS) based heuristic for DVDV node assignment is described. Exercising the techniques {{on a set of}} benchmarks shows significant power savings over the dual-V dd (with a single V th) scheme, and faster speeds than those possible with the dual-V th (and a single V dd) approach...|$|R
50|$|All 30 {{locomotives}} {{owned by}} ČD Cargo were rebuilt to class 363.5 (<b>dual</b> <b>voltage)</b> by Škoda. ZSSK announced tender for rebuilding 15 locomotives class 163/162 to class 361, which was won by ŽOS Vrútky. As of January, 2014, 5 locomotives of class 361 (<b>dual</b> <b>voltage,</b> max. speed 140 km/h) and 4 locomotives of class 361.1 (<b>dual</b> <b>voltage,</b> max. speed 160 km/h) were built.|$|E
5000|$|... 2557 changed identities with 2504 {{following}} an accident in 1979. 2504 (ex-125.004) received the <b>dual</b> <b>voltage</b> equipment, third headlight and Dutch safety equipment from 2557 (ex-2521, ex 125.105, ex-140.005) {{to keep the}} number of <b>dual</b> <b>voltage</b> locos in passenger service the same.|$|E
5000|$|... #Caption: <b>Dual</b> <b>voltage</b> GT 8-100D/2S-M for the Karlsruhe Stadtbahn ...|$|E
40|$|A sleep switch <b>dual</b> {{threshold}} <b>voltage</b> domino {{logic circuit}} technique for placing idle domino circuits into a low leakage state is proposed in this paper. The circuit technique reduces the leakage energy {{by up to}} 830 times as compared to a standard low threshold voltage domino logic circuit in a 0. 18 μm CMOS technology. The sleep switch circuit technique significantly enhances {{the effectiveness of a}} <b>dual</b> threshold <b>voltage</b> CMOS technology to reduce subthreshold leakage current by strongly turning off all of the high threshold voltage transistors. The circuit technique reduces leakage energy by up to 714 times as compared to a standard <b>dual</b> threshold <b>voltage</b> domino logic circuit. A domino adder enters and leaves the low leakage sleep mode within a single clock cycle. The energy overhead of the circuit technique is low, justifying the activation of the proposed sleep scheme by producing a net savings in total power consumption during idle periods as short as 57 clock cycles...|$|R
40|$|Abstract—In this brief, a low-overhead circuit {{technique}} is proposed to simultaneously reduce subthreshold and gate-oxide leakage currents in domino logic circuits. pMOS sleep transistors and a <b>dual</b> threshold <b>voltage</b> CMOS technology are utilized {{to place an}} idle domino logic circuit into a low leakage state. A sleep transistor added to the dynamic node strongly turns off all of the high threshold voltage transistors. Similarly, a sleep switch added to the output inverter exploits the initially high subthreshold and gate-oxide leakage currents for placing a circuit into an ultimately low leakage state. The proposed circuit technique lowers the total leakage power by 56. 1 % to 97. 6 % as compared to standard <b>dual</b> threshold <b>voltage</b> domino logic circuits. Similarly, a 4. 6 % to 50. 6 % reduction in total leakage power is observed as compared to a previously published sleep switch scheme in a 45 -nm CMOS technology. Index Terms—Domino logic, <b>dual</b> threshold <b>voltage,</b> gate-oxide tunneling, sleep mode, subthreshold leakage current. I...|$|R
40|$|In this paper, a low leakage circuit {{technique}} is proposed for simultaneously reducing the subthreshold and gate oxide leakage power in domino logic circuits. NMOS sleep transistors and <b>dual</b> threshold <b>voltages,</b> <b>dual</b> gate oxide thickness CMOS technologies are utilized {{to place an}} idle domino circuit into a low leakage state. The proposed circuit technique lowers the total leakage power by up to 65. 7 % at a temperature of 110 degrees C and 94. 1 % at the room temperature {{as compared to the}} standard <b>dual</b> threshold <b>voltage</b> domino logic circuits. Similarly, a 12. 3 % to 61. 5 % reduction in total leakage power is observed as compare to a previously published sleep switch scheme in a 45 nm CMOS technology. Chinese Inst Elect, IEEE Beijing Sect, IEEE SSCS Shanghai Chapter, IET Beijing Branch, Fudan Uni...|$|R
5000|$|... #Caption: A pair {{of the new}} <b>dual</b> <b>voltage</b> {{units in}} Uetliberg station ...|$|E
5000|$|West London Line (South Croydon-Milton Keynes Central) (Using <b>Dual</b> <b>Voltage</b> Class 377/7) ...|$|E
50|$|The {{locomotive}} {{design was}} proposed {{as the base}} {{for a number of}} design variants: a single unit <b>dual</b> <b>voltage</b> freight variant E20, and dual unit <b>dual</b> <b>voltage</b> freight variant 2ES20, as well as single voltage DC and AC machines. Additional variants with a design derived from the EP20 are freight and passenger 4 axle Bo'Bo' based machines.|$|E
40|$|A new circuit {{technique}} is proposed {{in this paper}} for simultaneously reducing the subthreshold and gate oxide leakage power in domino logic circuits. PMOS-only sleep transistors are utilized along with a <b>dual</b> threshold <b>voltage</b> CMOS technology to place an idle domino circuit into a low leakage state. The effectiveness of the circuit {{technique is}} evaluated for a widetemperature spectrum, considering both long and short idle periods. Assuming a short idle period at a temperature of 110 °C, up to 95. 6 % reduction in leakage power is observed as compared to standard <b>dual</b> threshold <b>voltage</b> domino circuits. Alternatively, assuming a long idle period at the room temperature, the circuit technique reduces the leakage power by up to 96. 9 % {{as compared to the}} standard <b>dual</b> threshold <b>voltage</b> domino logic circuits. Furthermore, by employing PMOS-only sleep transistors, the presented circuit technique reduces the total leakage power by up to 43. 8 % as compared to a previously published sleep scheme based on NMOS sleep transistors in a 45 nm CMOS technology. © 2006 IEEE...|$|R
40|$|Abstract- A low {{overhead}} circuit {{technique is}} proposed {{in this paper}} for simultaneously reducing subthreshold and gate oxide leakage currents in domino logic circuits. PMOS sleep transistors and a <b>dual</b> threshold <b>voltage</b> CMOS technology are utilized to place an idle domino logic circuit into a low leakage state. A sleep transistor added to the dynamic node strongly turns off all of the high threshold voltage transistors. Similarly, a sleep switch added to the output inverter exploits the initially high subthreshold and gate-oxide leakage currents for placing a circuit into an ultimately low leakage state. The proposed circuit technique lowers the total leakage power by 56. 1 % to 97. 6 % as compared to standard <b>dual</b> threshold <b>voltage</b> domino logic circuits. Similarly, a 4. 6 % to 50. 6 % reduction in total leakage power is observed as compared to a previously published sleep switch scheme in a 45 nm CMOS technology. Index Terms- Domino logic, <b>dual</b> threshold <b>voltage,</b> gate oxide tunneling, sleep mode, subthreshold leakage current. I...|$|R
40|$|We {{introduce}} a new <b>dual</b> threshold <b>voltage</b> technique for domino logic. Since domino logic is much more sensitive to noise, noise margins {{have to be taken}} into account when applying <b>dual</b> threshold <b>voltages</b> to domino logic. To guarantee the signal integrity in domino logic, we carefully consider the effect of transistor sizing and threshold voltage selection. For optimal design, tradeoffs need to be made among noise margin, power, and performance. Based on the characteristics of each logic gate, we propose noise and power constrained domino logic synthesis for high performance. ISCAS 85 benchmark results show that performance can be improved up to with active power increase, while maintaining noise margin...|$|R
5000|$|Rebuilt as <b>dual</b> <b>voltage</b> railcar 1000/2200 V =, to 1997 also {{suitable}} for Chur-Arosa-Railway.|$|E
50|$|In 1990, Spoornet took {{delivery}} of three prototype Class 14E <b>dual</b> <b>voltage</b> electric mainline locomotives with a Bo-Bo wheel arrangement. They {{were the first}} <b>dual</b> <b>voltage</b> 3 kV DC and 25 kV AC locomotives to see service on South African rails when they were placed in service in 1991 and were followed in 1994 by ten locally manufactured Class 14E1 locomotives.|$|E
5000|$|L-9202 is an {{experimental}} high speed Bo-Bo <b>dual</b> <b>voltage</b> (3 kV DC/25 kV AC) VGA locomotive.|$|E
40|$|High-speed domino {{logic is}} now {{prevailing}} in performance critical blockofachip. LowVoltage Swing Clock(LVSC) domino logic family is developed for substantial dynamic power saving. To boost up the transition speed in proposed circuitry, a well-established <b>dual</b> threshold <b>voltage</b> technique is exploited. <b>Dual</b> supply <b>voltage</b> technique in the LVSC domino logic is geared to reduce power consumption in clock tree and logic gates effectively. Delay Constrained Power Optimization (DCPO) algorithm allocates low {{supply voltage to}} logic gates such that dynamic power consumed by logic gates is minimized. Delay time variations due to gate-to-source voltage change and and input signal arrival time difference are considered for accurate timing analysis in DCPO...|$|R
40|$|The {{mathematical}} {{model of the}} five-phase squirrel-cage induction motor and {{the system of the}} <b>dual</b> five-phase <b>voltage</b> source inverter have been presented. The control methods and control systems of the field-oriented control of the five-phase induction motor with an open-end stator winding are described. The structures of the direct fieldoriented control system (DFOC) and the Indirect Field-oriented control system (IFOC) with PI controllers in outer and inner control loops are analyzed. A method of space vector modulation used to control the system of the <b>dual</b> five-phase <b>voltage</b> source inverter has been discussed. The results of simulation studies of the field-oriented control methods are presented. Comparative analysis of the simulation results was carried out...|$|R
40|$|We {{describe}} an optimization strategy for minimizing total power consumption using <b>dual</b> threshold <b>voltage</b> (Vth) technology. Significant power savings are possible by simultaneous assignment of Vth with gate sizing. We propose an efficient algorithm based on linear programming that jointly performs Vth assignment and gate sizing to minimize total power under delay constraints. First, linear programming assigns the optimal amounts of slack to gates based on power-delay sensitivity. Then, an optimal gate configuration, {{in terms of}} Vth and transistor sizes, is selected by an exhaustive local search. Benchmark results for the algorithm show 32 % reduction in power consumption on average, compared to sizing only power minimization. There is up to a 57 % reduction for some circuits. The flow can be extended to <b>dual</b> supply <b>voltage</b> libraries to yield further power savings...|$|R
5000|$|... #Caption: Kassel RegioTram <b>dual</b> <b>voltage</b> DC/AC Alstom RegioCitadis {{next to a}} KVG Bombardier Flexity Classic tram at Königsplatz ...|$|E
50|$|Apart {{from the}} {{different}} pantographs, electrical systems for DC operation, the F140 MS types are identical to the contemporary <b>dual</b> <b>voltage</b> versions. However, under 1.5 kV DC, the maximum available power is limited to 4.0 MW, although this {{does not affect the}} maximum tractive effort, which is limited by other factors. As a consequence of the additional equipment required, the locomotives weigh approximately 1 tonne more than their <b>dual</b> <b>voltage</b> relatives.|$|E
50|$|This is {{supplemented}} by services to Luton via London Blackfriars {{in the morning}} peak, operated by Thameslink <b>dual</b> <b>voltage</b> Class 319s.|$|E
40|$|Abstract – A 1 -Mbps, 315 MHz OOK {{transceiver}} in 40 -nm CMOS {{for body}} area networks is developed. Both a 38 -pJ/bit carrier-frequency-free intermittent sampling receiver with- 55 dBm sensitivity and a 36 -pJ/bit transmitter applied <b>dual</b> supply <b>voltage</b> scheme with- 20 dBm output power achieve the lowest {{energy in the}} published transceivers for wireless sensor networks. ...|$|R
40|$|A low {{overhead}} circuit {{technique is}} proposed {{in this paper}} for simultaneously reducing subthreshold and gate oxide leakage currents in domino logic circuits. PMOS sleep transistors and a <b>dual</b> threshold <b>voltage</b> CMOS technology are utilized to place an idle domino logic circuit into a low leakage state. A sleep transistor added to the dynamic node strongly turns off all. of the high threshold voltage transistors. Similarly, a sleep switch added to the output inverter exploits the initially high subthreshold and gate-oxide leakage currents for placing a circuit into an ultimately low leakage state. The proposed circuit technique lowers the total leakage power by 56. 1 % to 97. 6 % as compared to standard <b>dual</b> threshold <b>voltage</b> domino logic circuits. Similarly, a 4. 6 % to 50. 6 % reduction in total leakage power is observed as compared to a previously published sleep switch scheme in a 45 nm CMOS technology...|$|R
40|$|Abstract — A {{high speed}} and low power 8 -bit carry-lookahead adder (CLA) using {{two-phase}} modified <b>dual</b> threshold <b>voltage</b> (dual-) domino logic blocks which {{are arranged in}} a PLA-like design style with pipelining is presented. The modified domino logic circuits employ dual- transistors and reversed bulk-source biases for reducing subthreshold leakage current when advanced deep submicron process is used. Moreover, an NMOS transistor is inserted in the discharging path of the output inverter such that the modified domino logic can be properly applied in a pipeline structure to reduce the power consumption. The addition of two 8 -bit binary operands is executed in 2 cycles. Not only is {{it proved to be}} also suitable for long adders, the dynamic power consumption is also drastically reduced by more than 10 % by the measurement results on silicon. Index Terms — CLA, domino logic, <b>dual</b> threshold <b>voltage</b> CMOS, pipeline, PLA-like. I...|$|R
