<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>no-OS: projects/fmcdaq3/src/devices/adi_hal/parameters.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">no-OS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a9ec1ef424966475f993eb98877e3088.html">projects</a></li><li class="navelem"><a class="el" href="dir_589f4e7baad3ed172c781fa2fec2338c.html">fmcdaq3</a></li><li class="navelem"><a class="el" href="dir_f0952f99ef4fd45d1657a5b63eec6290.html">src</a></li><li class="navelem"><a class="el" href="dir_3f03a5aa8090c9d421c27b418a0a71db.html">devices</a></li><li class="navelem"><a class="el" href="dir_bca6f234c59bfb9187d1a9fde025efa1.html">adi_hal</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">parameters.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/***************************************************************************/</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef _PARAMETERS_H_</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define _PARAMETERS_H_</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;app_config.h&quot;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifdef ALTERA_PLATFORM</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;system.h&quot;</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;xparameters.h&quot;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#ifndef ALTERA_PLATFORM</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#ifdef PLATFORM_MB</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define SPI_DEVICE_ID               XPAR_SPI_0_DEVICE_ID</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define GPIO_DEVICE_ID              XPAR_GPIO_0_DEVICE_ID</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define UART_DEVICE_ID              XPAR_AXI_UART_DEVICE_ID</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define GPIO_OFFSET             0</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define ADC_DDR_BASEADDR            (XPAR_AXI_DDR_CNTRL_BASEADDR + 0x800000)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define DAC_DDR_BASEADDR            (XPAR_AXI_DDR_CNTRL_BASEADDR + 0x900000)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a2264889066fc41987d29395b4772bd17">   61</a></span>&#160;<span class="preprocessor">#define SPI_DEVICE_ID               XPAR_XSPIPS_0_DEVICE_ID</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a1556d56c40da47e192e6767b8b15003b">   62</a></span>&#160;<span class="preprocessor">#define GPIO_DEVICE_ID              XPAR_XGPIOPS_0_DEVICE_ID</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a0f4ff52ed3a5a46691f6a4d03988923d">   63</a></span>&#160;<span class="preprocessor">#define UART_DEVICE_ID              XPAR_XUARTPS_0_DEVICE_ID</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#adff4ff00d8f3375e4fb198270ae24597">   64</a></span>&#160;<span class="preprocessor">#define UART_IRQ_ID             XPAR_XUARTPS_1_INTR</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a90bc74590962865fc1ab7ee1be0f4b64">   66</a></span>&#160;<span class="preprocessor">#define INTC_DEVICE_ID              XPAR_SCUGIC_SINGLE_DEVICE_ID</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#ifdef PLATFORM_ZYNQMP</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define GPIO_OFFSET             78</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">   71</a></span>&#160;<span class="preprocessor">#define GPIO_OFFSET             54</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#af38f65401ed83788961ed1d07e286bcb">   74</a></span>&#160;<span class="preprocessor">#define ADC_DDR_BASEADDR            (XPAR_DDR_MEM_BASEADDR + 0x800000)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a5fdb65524a6fc7d8bc45142c78d1a331">   75</a></span>&#160;<span class="preprocessor">#define DAC_DDR_BASEADDR            (XPAR_DDR_MEM_BASEADDR + 0x900000)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a777337a1c0c734fb5639ec1eb08969e2">   78</a></span>&#160;<span class="preprocessor">#define RX_CORE_BASEADDR            XPAR_AXI_AD9680_TPL_CORE_ADC_TPL_CORE_BASEADDR</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#aacd7e0490914f162ac96c7ea2aae0eb7">   79</a></span>&#160;<span class="preprocessor">#define TX_CORE_BASEADDR            XPAR_AXI_AD9152_TPL_CORE_DAC_TPL_CORE_BASEADDR</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#aa8e637d40ba7a43cdbf5aab51ca92230">   81</a></span>&#160;<span class="preprocessor">#define RX_DMA_BASEADDR             XPAR_AXI_AD9680_DMA_BASEADDR</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a8bfea819eaf9caccf924b9bc7acba072">   82</a></span>&#160;<span class="preprocessor">#define TX_DMA_BASEADDR             XPAR_AXI_AD9152_DMA_BASEADDR</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a61fc4360c8c3b7eae2e8553b2ffc6c6c">   84</a></span>&#160;<span class="preprocessor">#define RX_JESD_BASEADDR            XPAR_AXI_AD9680_JESD_RX_AXI_BASEADDR</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#ab20835451de6be180938cbb49211a630">   85</a></span>&#160;<span class="preprocessor">#define TX_JESD_BASEADDR            XPAR_AXI_AD9152_JESD_TX_AXI_BASEADDR</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a7839c7dc2a77a9e484739c2a3aa5e0e6">   87</a></span>&#160;<span class="preprocessor">#define RX_XCVR_BASEADDR            XPAR_AXI_AD9680_XCVR_BASEADDR</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a6ebe0d3fd51fcb433cdb604cbff0dea6">   88</a></span>&#160;<span class="preprocessor">#define TX_XCVR_BASEADDR            XPAR_AXI_AD9152_XCVR_BASEADDR</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define SPI_DEVICE_ID               0</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define GPIO_DEVICE_ID              0</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define GPIO_OFFSET             0</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define SPI_BASEADDR                SYS_SPI_BASE</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define GPIO_BASEADDR               SYS_GPIO_OUT_BASE</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define ADC_DDR_BASEADDR            (SYS_DDR3_CNTRL_ARCH_BASE + 0x800000)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define DAC_DDR_BASEADDR            (SYS_DDR3_CNTRL_ARCH_BASE + 0x900000)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define RX_CORE_BASEADDR            AXI_AD9680_CORE_BASE</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define TX_CORE_BASEADDR            AXI_AD9152_CORE_BASE</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define RX_DMA_BASEADDR             AXI_AD9680_DMA_BASE</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define TX_DMA_BASEADDR             AXI_AD9152_DMA_BASE</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define RX_JESD_BASEADDR            AD9680_JESD204_LINK_RECONFIG_BASE</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define TX_JESD_BASEADDR            AD9152_JESD204_LINK_RECONFIG_BASE</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define RX_XCVR_BASEADDR            AD9680_JESD204_LINK_MANAGEMENT_BASE</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define TX_XCVR_BASEADDR            AD9152_JESD204_LINK_MANAGEMENT_BASE</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define RX_A10_FPLL_BASEADDR            AD9680_JESD204_LINK_PLL_RECONFIG_BASE</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define TX_A10_FPLL_BASEADDR            AD9152_JESD204_LINK_PLL_RECONFIG_BASE</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define TX_PLL_BASEADDR             AD9152_JESD204_LANE_PLL_RECONFIG_BASE</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define RX_PLL_BASEADDR             AD9680_JESD204_LINK_PLL_RECONFIG_BASE</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define RX_ADXCFG_0_BASEADDR            AVL_ADXCFG_0_RCFG_S1_BASE</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define RX_ADXCFG_1_BASEADDR            AVL_ADXCFG_1_RCFG_S1_BASE</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define RX_ADXCFG_2_BASEADDR            AVL_ADXCFG_2_RCFG_S1_BASE</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define RX_ADXCFG_3_BASEADDR            AVL_ADXCFG_3_RCFG_S1_BASE</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define TX_ADXCFG_0_BASEADDR            AVL_ADXCFG_0_RCFG_S0_BASE</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define TX_ADXCFG_1_BASEADDR            AVL_ADXCFG_1_RCFG_S0_BASE</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define TX_ADXCFG_2_BASEADDR            AVL_ADXCFG_2_RCFG_S0_BASE</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define TX_ADXCFG_3_BASEADDR            AVL_ADXCFG_3_RCFG_S0_BASE</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3658c9c9a9739394922f8ee01546a334">  129</a></span>&#160;<span class="preprocessor">#define GPIO_CLKD_STATUS_0      (GPIO_OFFSET + 32)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a2e2110e5e82adf07d2f10318e906a7d9">  130</a></span>&#160;<span class="preprocessor">#define GPIO_CLKD_STATUS_1      (GPIO_OFFSET + 33)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a543326c61b8cff7c7dc55e159af3f1fa">  131</a></span>&#160;<span class="preprocessor">#define GPIO_DAC_IRQ            (GPIO_OFFSET + 34)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#ad9da59fe24f938410328c196f0227e7f">  132</a></span>&#160;<span class="preprocessor">#define GPIO_ADC_FDA            (GPIO_OFFSET + 35)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#ad38fa0fb07909ff452506b5abe29b37c">  133</a></span>&#160;<span class="preprocessor">#define GPIO_ADC_FDB            (GPIO_OFFSET + 36)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#aaf1f6ef92bdc0db69e0bf1623181e201">  134</a></span>&#160;<span class="preprocessor">#define GPIO_DAC_TXEN           (GPIO_OFFSET + 37)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a2f108cbdeb0f2b8f0aed8336d023f1d2">  135</a></span>&#160;<span class="preprocessor">#define GPIO_ADC_PD             (GPIO_OFFSET + 38)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#adea5063c9261492225a7f94a803efb0a">  136</a></span>&#160;<span class="preprocessor">#define GPIO_TRIG               (GPIO_OFFSET + 39)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707">  138</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="fmcdaq2_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707">ad9523_channels</a> {</div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707abfdde7ac05ce36cdb913c2da44a4210e">  139</a></span>&#160;    <a class="code" href="fmcdaq2_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707abfdde7ac05ce36cdb913c2da44a4210e">DAC_DEVICE_CLK</a>,</div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707ab0d58a94fed45c86d8441262ad0ca5fa">  140</a></span>&#160;    <a class="code" href="fmcdaq2_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707ab0d58a94fed45c86d8441262ad0ca5fa">DAC_DEVICE_SYSREF</a>,</div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707a1f888f00fa7b8fb31cad0e43ff6d43b5">  141</a></span>&#160;    <a class="code" href="fmcdaq2_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707a1f888f00fa7b8fb31cad0e43ff6d43b5">DAC_FPGA_CLK</a>,</div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707a0bfb8168ef5b786374e410a30b8aea4d">  142</a></span>&#160;    <a class="code" href="fmcdaq2_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707a0bfb8168ef5b786374e410a30b8aea4d">DAC_FPGA_SYSREF</a>,</div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707a40b1a5060aa2c198272d2e666c966ece">  143</a></span>&#160;    <a class="code" href="fmcdaq2_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707a40b1a5060aa2c198272d2e666c966ece">ADC_DEVICE_CLK</a>,</div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707ad7efb7d35b5ccfe6a06be5f13420c7cd">  144</a></span>&#160;    <a class="code" href="fmcdaq2_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707ad7efb7d35b5ccfe6a06be5f13420c7cd">ADC_DEVICE_SYSREF</a>,</div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707a8bedbadf5326f4416be468c66263fcab">  145</a></span>&#160;    <a class="code" href="fmcdaq2_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707a8bedbadf5326f4416be468c66263fcab">ADC_FPGA_CLK</a>,</div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707a62a10226ae5fb74f8646d692db9479e7">  146</a></span>&#160;    <a class="code" href="fmcdaq2_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707a62a10226ae5fb74f8646d692db9479e7">ADC_FPGA_SYSREF</a>,</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;};</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _PARAMETERS_H_ */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="afmcdaq2_2src_2devices_2adi__hal_2parameters_8h_html_af16c526273c25916b42e322341e04707"><div class="ttname"><a href="fmcdaq2_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707">ad9523_channels</a></div><div class="ttdeci">ad9523_channels</div><div class="ttdef"><b>Definition:</b> parameters.h:140</div></div>
<div class="ttc" id="afmcdaq2_2src_2devices_2adi__hal_2parameters_8h_html_af16c526273c25916b42e322341e04707a40b1a5060aa2c198272d2e666c966ece"><div class="ttname"><a href="fmcdaq2_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707a40b1a5060aa2c198272d2e666c966ece">ADC_DEVICE_CLK</a></div><div class="ttdeci">@ ADC_DEVICE_CLK</div><div class="ttdef"><b>Definition:</b> parameters.h:145</div></div>
<div class="ttc" id="afmcdaq2_2src_2devices_2adi__hal_2parameters_8h_html_af16c526273c25916b42e322341e04707ab0d58a94fed45c86d8441262ad0ca5fa"><div class="ttname"><a href="fmcdaq2_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707ab0d58a94fed45c86d8441262ad0ca5fa">DAC_DEVICE_SYSREF</a></div><div class="ttdeci">@ DAC_DEVICE_SYSREF</div><div class="ttdef"><b>Definition:</b> parameters.h:142</div></div>
<div class="ttc" id="afmcdaq2_2src_2devices_2adi__hal_2parameters_8h_html_af16c526273c25916b42e322341e04707a8bedbadf5326f4416be468c66263fcab"><div class="ttname"><a href="fmcdaq2_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707a8bedbadf5326f4416be468c66263fcab">ADC_FPGA_CLK</a></div><div class="ttdeci">@ ADC_FPGA_CLK</div><div class="ttdef"><b>Definition:</b> parameters.h:147</div></div>
<div class="ttc" id="afmcdaq2_2src_2devices_2adi__hal_2parameters_8h_html_af16c526273c25916b42e322341e04707ad7efb7d35b5ccfe6a06be5f13420c7cd"><div class="ttname"><a href="fmcdaq2_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707ad7efb7d35b5ccfe6a06be5f13420c7cd">ADC_DEVICE_SYSREF</a></div><div class="ttdeci">@ ADC_DEVICE_SYSREF</div><div class="ttdef"><b>Definition:</b> parameters.h:146</div></div>
<div class="ttc" id="afmcdaq2_2src_2devices_2adi__hal_2parameters_8h_html_af16c526273c25916b42e322341e04707abfdde7ac05ce36cdb913c2da44a4210e"><div class="ttname"><a href="fmcdaq2_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707abfdde7ac05ce36cdb913c2da44a4210e">DAC_DEVICE_CLK</a></div><div class="ttdeci">@ DAC_DEVICE_CLK</div><div class="ttdef"><b>Definition:</b> parameters.h:141</div></div>
<div class="ttc" id="afmcdaq2_2src_2devices_2adi__hal_2parameters_8h_html_af16c526273c25916b42e322341e04707a62a10226ae5fb74f8646d692db9479e7"><div class="ttname"><a href="fmcdaq2_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707a62a10226ae5fb74f8646d692db9479e7">ADC_FPGA_SYSREF</a></div><div class="ttdeci">@ ADC_FPGA_SYSREF</div><div class="ttdef"><b>Definition:</b> parameters.h:148</div></div>
<div class="ttc" id="afmcdaq2_2src_2devices_2adi__hal_2parameters_8h_html_af16c526273c25916b42e322341e04707a0bfb8168ef5b786374e410a30b8aea4d"><div class="ttname"><a href="fmcdaq2_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707a0bfb8168ef5b786374e410a30b8aea4d">DAC_FPGA_SYSREF</a></div><div class="ttdeci">@ DAC_FPGA_SYSREF</div><div class="ttdef"><b>Definition:</b> parameters.h:144</div></div>
<div class="ttc" id="afmcdaq2_2src_2devices_2adi__hal_2parameters_8h_html_af16c526273c25916b42e322341e04707a1f888f00fa7b8fb31cad0e43ff6d43b5"><div class="ttname"><a href="fmcdaq2_2src_2devices_2adi__hal_2parameters_8h.html#af16c526273c25916b42e322341e04707a1f888f00fa7b8fb31cad0e43ff6d43b5">DAC_FPGA_CLK</a></div><div class="ttdeci">@ DAC_FPGA_CLK</div><div class="ttdef"><b>Definition:</b> parameters.h:143</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
