{
  "eb1a1d7d": {
    "file_id": "eb1a1d7d",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754197159/artifacts/designs/adder_16bit.v",
    "file_type": "verilog",
    "content_hash": "8640612576573301048",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T13:01:10.134316",
    "description": "由enhanced_real_verilog_agent创建的verilog文件",
    "metadata": {}
  },
  "37983698": {
    "file_id": "37983698",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754197159/artifacts/testbenches/adder_16bit_tb.v",
    "file_type": "testbench",
    "content_hash": "8608152778084497032",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T13:01:10.127144",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  },
  "5fd23251": {
    "file_id": "5fd23251",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754197159/artifacts/testbenches/tb_adder_16bit.v",
    "file_type": "testbench",
    "content_hash": "-2221998512958411023",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T13:01:10.141547",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  }
}