vendor_name = ModelSim
source_file = 1, C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/enASdFF.vhd
source_file = 1, C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/enARdFF_2.vhd
source_file = 1, C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/oneBitSubtractor.vhd
source_file = 1, C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/shiftLeft2Unit.vhd
source_file = 1, C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/signExtendUnit.vhd
source_file = 1, C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitRegister.vhd
source_file = 1, C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/registerFile.vhd
source_file = 1, C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitSubtractor.vhd
source_file = 1, C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitAdder.vhd
source_file = 1, C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/mux2x1.vhd
source_file = 1, C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/pcAdder8Bit.vhd
source_file = 1, C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/aluControlUnit.vhd
source_file = 1, C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/dFF_2.vhd
source_file = 1, C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/onebitadder.vhd
source_file = 1, C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/threeToEightDecoder.vhd
source_file = 1, C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/mux8x1EightBit.vhd
source_file = 1, C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/controlLogicUnit.vhd
source_file = 1, C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/db/CEG3156Lab2.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = controlLogicUnit
instance = comp, \regDst~output\, regDst~output, controlLogicUnit, 1
instance = comp, \aluSrc~output\, aluSrc~output, controlLogicUnit, 1
instance = comp, \memToReg~output\, memToReg~output, controlLogicUnit, 1
instance = comp, \regWrite~output\, regWrite~output, controlLogicUnit, 1
instance = comp, \memRead~output\, memRead~output, controlLogicUnit, 1
instance = comp, \memWrite~output\, memWrite~output, controlLogicUnit, 1
instance = comp, \branch~output\, branch~output, controlLogicUnit, 1
instance = comp, \jump~output\, jump~output, controlLogicUnit, 1
instance = comp, \aluOp1~output\, aluOp1~output, controlLogicUnit, 1
instance = comp, \aluOp0~output\, aluOp0~output, controlLogicUnit, 1
instance = comp, \op[1]~input\, op[1]~input, controlLogicUnit, 1
instance = comp, \op[2]~input\, op[2]~input, controlLogicUnit, 1
instance = comp, \op[0]~input\, op[0]~input, controlLogicUnit, 1
instance = comp, \op[3]~input\, op[3]~input, controlLogicUnit, 1
instance = comp, \op[5]~input\, op[5]~input, controlLogicUnit, 1
instance = comp, \op[4]~input\, op[4]~input, controlLogicUnit, 1
instance = comp, \beq~0\, beq~0, controlLogicUnit, 1
instance = comp, \rFormat~0\, rFormat~0, controlLogicUnit, 1
instance = comp, \sw~0\, sw~0, controlLogicUnit, 1
instance = comp, \sw~1\, sw~1, controlLogicUnit, 1
instance = comp, \int_regWrite~0\, int_regWrite~0, controlLogicUnit, 1
instance = comp, \sw~2\, sw~2, controlLogicUnit, 1
instance = comp, \beq~1\, beq~1, controlLogicUnit, 1
instance = comp, \jmp~0\, jmp~0, controlLogicUnit, 1
