Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Thu Feb  5 05:05:35 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/top_kernel_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                   Instance                                  |                                      Module                                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| bd_0_wrapper                                                                |                                                                           (top) |      18266 |      17527 |      96 |  643 | 14772 |     20 |     26 |    0 |          1 |
|   bd_0_i                                                                    |                                                                            bd_0 |      18266 |      17527 |      96 |  643 | 14772 |     20 |     26 |    0 |          1 |
|     hls_inst                                                                |                                                                 bd_0_hls_inst_0 |      18266 |      17527 |      96 |  643 | 14772 |     20 |     26 |    0 |          1 |
|       inst                                                                  |                                                      bd_0_hls_inst_0_top_kernel |      18266 |      17527 |      96 |  643 | 14772 |     20 |     26 |    0 |          1 |
|         (inst)                                                              |                                                      bd_0_hls_inst_0_top_kernel |          1 |          0 |       0 |    1 |   153 |      0 |      0 |    0 |          0 |
|         A_m_axi_U                                                           |                                              bd_0_hls_inst_0_top_kernel_A_m_axi |        524 |        491 |       0 |   33 |   741 |      0 |      1 |    0 |          0 |
|           bus_read                                                          |                                         bd_0_hls_inst_0_top_kernel_A_m_axi_read |        389 |        389 |       0 |    0 |   561 |      0 |      0 |    0 |          0 |
|             rreq_burst_conv                                                 |                              bd_0_hls_inst_0_top_kernel_A_m_axi_burst_converter |        312 |        312 |       0 |    0 |   459 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                        |                    bd_0_hls_inst_0_top_kernel_A_m_axi_reg_slice__parameterized0 |         39 |         39 |       0 |    0 |    71 |      0 |      0 |    0 |          0 |
|           load_unit_0                                                       |                                         bd_0_hls_inst_0_top_kernel_A_m_axi_load |        136 |        103 |       0 |   33 |   180 |      0 |      1 |    0 |          0 |
|             (load_unit_0)                                                   |                                         bd_0_hls_inst_0_top_kernel_A_m_axi_load |          1 |          1 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                      |                         bd_0_hls_inst_0_top_kernel_A_m_axi_fifo__parameterized0 |         50 |         50 |       0 |    0 |    37 |      0 |      1 |    0 |          0 |
|             fifo_rreq                                                       |                                         bd_0_hls_inst_0_top_kernel_A_m_axi_fifo |         86 |         53 |       0 |   33 |    77 |      0 |      0 |    0 |          0 |
|         C_m_axi_U                                                           |                                              bd_0_hls_inst_0_top_kernel_C_m_axi |        698 |        599 |       0 |   99 |   998 |      0 |      0 |    0 |          0 |
|           bus_write                                                         |                                        bd_0_hls_inst_0_top_kernel_C_m_axi_write |        489 |        456 |       0 |   33 |   750 |      0 |      0 |    0 |          0 |
|             wreq_burst_conv                                                 |                              bd_0_hls_inst_0_top_kernel_C_m_axi_burst_converter |        311 |        311 |       0 |    0 |   459 |      0 |      0 |    0 |          0 |
|             wreq_throttle                                                   |                                     bd_0_hls_inst_0_top_kernel_C_m_axi_throttle |        152 |        120 |       0 |   32 |   268 |      0 |      0 |    0 |          0 |
|           store_unit_0                                                      |                                        bd_0_hls_inst_0_top_kernel_C_m_axi_store |        211 |        145 |       0 |   66 |   248 |      0 |      0 |    0 |          0 |
|             (store_unit_0)                                                  |                                        bd_0_hls_inst_0_top_kernel_C_m_axi_store |          2 |          2 |       0 |    0 |    78 |      0 |      0 |    0 |          0 |
|             buff_wdata                                                      |                         bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized1 |         53 |         25 |       0 |   28 |    48 |      0 |      0 |    0 |          0 |
|             fifo_wreq                                                       |                         bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized0 |         80 |         47 |       0 |   33 |    74 |      0 |      0 |    0 |          0 |
|         col_sum_4_U                                                         |                              bd_0_hls_inst_0_top_kernel_col_sum_4_RAM_AUTO_1R1W |         67 |         43 |      24 |    0 |    48 |      0 |      0 |    0 |          0 |
|         col_sum_5_U                                                         |                            bd_0_hls_inst_0_top_kernel_col_sum_4_RAM_AUTO_1R1W_2 |         67 |         43 |      24 |    0 |    48 |      0 |      0 |    0 |          0 |
|         col_sum_6_U                                                         |                            bd_0_hls_inst_0_top_kernel_col_sum_4_RAM_AUTO_1R1W_3 |         67 |         43 |      24 |    0 |    48 |      0 |      0 |    0 |          0 |
|         col_sum_7_U                                                         |                            bd_0_hls_inst_0_top_kernel_col_sum_4_RAM_AUTO_1R1W_4 |         67 |         43 |      24 |    0 |    48 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                     |                                        bd_0_hls_inst_0_top_kernel_control_s_axi |        162 |        162 |       0 |    0 |   181 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215      |  bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3 |        143 |        143 |       0 |    0 |    84 |      0 |      0 |    0 |          0 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215)  |  bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3 |        120 |        120 |       0 |    0 |    82 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240      |  bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5 |      15990 |      15482 |       0 |  508 | 12293 |      0 |      0 |    0 |          0 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240)  |  bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5 |         82 |         70 |       0 |   12 |   247 |      0 |      0 |    0 |          0 |
|           udiv_37ns_23ns_37_41_1_U20                                        |                               bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1 |       1946 |       1884 |       0 |   62 |  1287 |      0 |      0 |    0 |          0 |
|             (udiv_37ns_23ns_37_41_1_U20)                                    |                               bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1 |        876 |        876 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_udiv_37ns_23ns_37_41_1_divider_u                     |                    bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_divider_43 |       1070 |       1008 |       0 |   62 |  1249 |      0 |      0 |    0 |          0 |
|           udiv_37ns_23ns_37_41_1_U21                                        |                            bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_30 |       1946 |       1884 |       0 |   62 |  1287 |      0 |      0 |    0 |          0 |
|             (udiv_37ns_23ns_37_41_1_U21)                                    |                            bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_30 |        876 |        876 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_udiv_37ns_23ns_37_41_1_divider_u                     |                    bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_divider_42 |       1070 |       1008 |       0 |   62 |  1249 |      0 |      0 |    0 |          0 |
|           udiv_37ns_23ns_37_41_1_U22                                        |                            bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_31 |       1946 |       1884 |       0 |   62 |  1287 |      0 |      0 |    0 |          0 |
|             (udiv_37ns_23ns_37_41_1_U22)                                    |                            bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_31 |        876 |        876 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_udiv_37ns_23ns_37_41_1_divider_u                     |                    bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_divider_41 |       1070 |       1008 |       0 |   62 |  1249 |      0 |      0 |    0 |          0 |
|           udiv_37ns_23ns_37_41_1_U23                                        |                            bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_32 |       2048 |       1986 |       0 |   62 |  2161 |      0 |      0 |    0 |          0 |
|             (udiv_37ns_23ns_37_41_1_U23)                                    |                            bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_32 |        876 |        876 |       0 |    0 |    61 |      0 |      0 |    0 |          0 |
|             top_kernel_udiv_37ns_23ns_37_41_1_divider_u                     |                    bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_divider_40 |       1172 |       1110 |       0 |   62 |  2100 |      0 |      0 |    0 |          0 |
|           udiv_37ns_23ns_37_41_1_U24                                        |                            bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_33 |       1972 |       1910 |       0 |   62 |  1287 |      0 |      0 |    0 |          0 |
|             (udiv_37ns_23ns_37_41_1_U24)                                    |                            bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_33 |        902 |        902 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_udiv_37ns_23ns_37_41_1_divider_u                     |                    bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_divider_39 |       1070 |       1008 |       0 |   62 |  1249 |      0 |      0 |    0 |          0 |
|           udiv_37ns_23ns_37_41_1_U25                                        |                            bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_34 |       1972 |       1910 |       0 |   62 |  1287 |      0 |      0 |    0 |          0 |
|             (udiv_37ns_23ns_37_41_1_U25)                                    |                            bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_34 |        902 |        902 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_udiv_37ns_23ns_37_41_1_divider_u                     |                    bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_divider_38 |       1070 |       1008 |       0 |   62 |  1249 |      0 |      0 |    0 |          0 |
|           udiv_37ns_23ns_37_41_1_U26                                        |                            bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_35 |       2074 |       2012 |       0 |   62 |  2161 |      0 |      0 |    0 |          0 |
|             (udiv_37ns_23ns_37_41_1_U26)                                    |                            bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_35 |        902 |        902 |       0 |    0 |    61 |      0 |      0 |    0 |          0 |
|             top_kernel_udiv_37ns_23ns_37_41_1_divider_u                     |                    bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_divider_37 |       1172 |       1110 |       0 |   62 |  2100 |      0 |      0 |    0 |          0 |
|           udiv_37ns_23ns_37_41_1_U27                                        |                            bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_36 |       1972 |       1910 |       0 |   62 |  1287 |      0 |      0 |    0 |          0 |
|             (udiv_37ns_23ns_37_41_1_U27)                                    |                            bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_36 |        902 |        902 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_udiv_37ns_23ns_37_41_1_divider_u                     |                       bd_0_hls_inst_0_top_kernel_udiv_37ns_23ns_37_41_1_divider |       1070 |       1008 |       0 |   62 |  1249 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314     | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10 |        205 |        203 |       0 |    2 |   111 |      0 |      0 |    0 |          1 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314) | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10 |        108 |        106 |       0 |    2 |   109 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                          |               bd_0_hls_inst_0_top_kernel_flow_control_loop_pipe_sequential_init |         60 |         60 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


