
---------- Begin Simulation Statistics ----------
final_tick                                 5155653000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 290783                       # Simulator instruction rate (inst/s)
host_mem_usage                                 166288                       # Number of bytes of host memory used
host_op_rate                                   290782                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    30.27                       # Real time elapsed on the host
host_tick_rate                              170296266                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8803289                       # Number of instructions simulated
sim_ops                                       8803289                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005156                       # Number of seconds simulated
sim_ticks                                  5155653000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.751673                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1033381                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1820882                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            231794                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1453963                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              21235                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           33850                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            12615                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2002626                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  142674                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          121                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            171296                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1156154                       # Number of branches committed
system.cpu.commit.bw_lim_events                 68752                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           15366                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1069749                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8954001                       # Number of instructions committed
system.cpu.commit.committedOps                8954001                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      8040380                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.113629                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.507971                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3765453     46.83%     46.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1889974     23.51%     70.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1417326     17.63%     87.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       351004      4.37%     92.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       291595      3.63%     95.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       127559      1.59%     97.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        78847      0.98%     98.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        49870      0.62%     99.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        68752      0.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8040380                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      88003                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                90995                       # Number of function calls committed.
system.cpu.commit.int_insts                   8635073                       # Number of committed integer instructions.
system.cpu.commit.loads                       1220514                       # Number of loads committed
system.cpu.commit.membars                        4946                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       150724      1.68%      1.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6693471     74.75%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           65686      0.73%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          30796      0.34%     77.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           3936      0.04%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           8300      0.09%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult          8560      0.10%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           1468      0.02%     77.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt           248      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1208991     13.50%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         747126      8.34%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        16469      0.18%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        18226      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8954001                       # Class of committed instruction
system.cpu.commit.refs                        1985865                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8803289                       # Number of Instructions Simulated
system.cpu.committedOps                       8803289                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.171302                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.171302                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               3850742                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 65060                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               920634                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11014592                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2327053                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1039758                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 171432                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 37974                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                882642                       # Number of cycles decode is unblocking
system.cpu.dtb.data_accesses                  2199583                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                      2199491                       # DTB hits
system.cpu.dtb.data_misses                         92                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  1393761                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                      1393679                       # DTB read hits
system.cpu.dtb.read_misses                         82                       # DTB read misses
system.cpu.dtb.write_accesses                  805822                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                      805812                       # DTB write hits
system.cpu.dtb.write_misses                        10                       # DTB write misses
system.cpu.fetch.Branches                     2002626                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3021066                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3839298                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                111068                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       14319486                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 1713                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         56498                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  466594                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.194216                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4140805                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1197290                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.388717                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            8271627                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.731157                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.712442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5214915     63.05%     63.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   336773      4.07%     67.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   410367      4.96%     72.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   439084      5.31%     77.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   334590      4.05%     81.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   387191      4.68%     86.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   227335      2.75%     88.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   164574      1.99%     90.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   756798      9.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8271627                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    114343                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    61668                       # number of floating regfile writes
system.cpu.idleCycles                         2039681                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               174834                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1240915                       # Number of branches executed
system.cpu.iew.exec_nop                        179487                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.914836                       # Inst execution rate
system.cpu.iew.exec_refs                      2199591                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     805822                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   59824                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1445877                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              10948                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            144732                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               849667                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10023859                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1393769                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            188378                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9433156                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   156                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 171432                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   158                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            46570                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         1655                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1018                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         5988                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       225363                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        84316                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1018                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       109202                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          65632                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   7283345                       # num instructions consuming a value
system.cpu.iew.wb_count                       9344538                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.742543                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5408194                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.906242                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9346847                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13896031                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7355256                       # number of integer regfile writes
system.cpu.ipc                               0.853751                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.853751                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1402      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7243228     75.28%     75.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                68867      0.72%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               32987      0.34%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                4470      0.05%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                8787      0.09%     76.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               8585      0.09%     76.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                1468      0.02%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                252      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1414660     14.70%     91.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              801346      8.33%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           17256      0.18%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          18226      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9621534                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   94385                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              186416                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        90794                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              97961                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       80591                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008376                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   44494     55.21%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   5801      7.20%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     62.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  12893     16.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 15049     18.67%     97.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               480      0.60%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1874      2.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9606338                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           27411615                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9253744                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10787584                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9828475                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9621534                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               15897                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1041082                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2745                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            531                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       488791                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8271627                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.163197                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.278857                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3485314     42.14%     42.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1884626     22.78%     64.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1574668     19.04%     83.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              850944     10.29%     94.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              378614      4.58%     98.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               74221      0.90%     99.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               14199      0.17%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                8343      0.10%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 698      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8271627                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.933105                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 3024948                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                     3021066                       # ITB hits
system.cpu.itb.fetch_misses                      3882                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             47879                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11543                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1445877                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              849667                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   46772                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   9896                       # number of misc regfile writes
system.cpu.numCycles                         10311308                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1821801                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6967298                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                  2586769                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents               1586795                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              15107206                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10421282                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             8076884                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1304875                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    479                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 171432                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1962416                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1109586                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            117977                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         14973243                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         424334                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              37164                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   5675936                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          11012                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     17994572                       # The number of ROB reads
system.cpu.rob.rob_writes                    20278748                       # The number of ROB writes
system.cpu.timesIdled                           26809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                  5473                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        40399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         82039                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   5155653000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              41381                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           54                       # Transaction distribution
system.membus.trans_dist::WritebackClean        40180                       # Transaction distribution
system.membus.trans_dist::CleanEvict              164                       # Transaction distribution
system.membus.trans_dist::ReadExReq               258                       # Transaction distribution
system.membus.trans_dist::ReadExResp              258                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          40682                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           701                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       121543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 123678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5175104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        64768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5239872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             41641                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000024                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004900                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   41640    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               41641                       # Request fanout histogram
system.membus.reqLayer0.occupancy           249096000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          211057500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5175250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5155653000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2603584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2664896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2603584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2603584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           40681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               41639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           54                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 54                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         504995972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          11892189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             516888161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    504995972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        504995972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         670332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               670332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         670332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        504995972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         11892189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            517558494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     32477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     26309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001624270500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1964                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1964                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               92628                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30529                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       41641                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40234                       # Number of write requests accepted
system.mem_ctrls.readBursts                     41641                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    40234                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  14381                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7757                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              831                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    414549000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  136300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               925674000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15207.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33957.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    20941                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27846                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 41641                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                40234                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   22037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10918                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    349.889723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   251.346112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.510804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1731     15.85%     15.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3233     29.61%     45.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1574     14.42%     59.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1336     12.24%     72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1097     10.05%     82.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          673      6.16%     88.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          463      4.24%     92.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          347      3.18%     95.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          464      4.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10918                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.873727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.187059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.147227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1350     68.74%     68.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           604     30.75%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             5      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             3      0.15%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1964                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.522403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.485514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.158814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1570     79.94%     79.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      2.09%     82.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              194      9.88%     91.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               78      3.97%     95.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               45      2.29%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               33      1.68%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1964                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1744640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  920384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2076800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2665024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2574976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       338.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       402.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    516.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    499.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5155636000                       # Total gap between requests
system.mem_ctrls.avgGap                      62969.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1683776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        60864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2076800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 326588309.958020865917                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 11805294.111143633723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 402819972.562156558037                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        40682                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          959                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        40234                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    887952750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     37721250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 134397104250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     21826.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39333.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3340386.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             10652880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5654550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            16157820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           15774840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     406891680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        987167610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1148472000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2590771380                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        502.510813                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2975437750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    172120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2008095250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             67337340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             35779260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           178471440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          153614160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     406891680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1240615830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        935041920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3017751630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        585.328693                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2419927500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    172120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2563605500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      5155653000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5155653000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2969757                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2969757                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2969757                       # number of overall hits
system.cpu.icache.overall_hits::total         2969757                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        51308                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          51308                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        51308                       # number of overall misses
system.cpu.icache.overall_misses::total         51308                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2527497500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2527497500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2527497500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2527497500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3021065                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3021065                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3021065                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3021065                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016983                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016983                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016983                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016983                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49261.275045                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49261.275045                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49261.275045                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49261.275045                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          686                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    76.222222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        40180                       # number of writebacks
system.cpu.icache.writebacks::total             40180                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        10626                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10626                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        10626                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10626                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        40682                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        40682                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        40682                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        40682                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2041006000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2041006000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2041006000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2041006000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013466                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013466                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013466                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013466                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50169.755666                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50169.755666                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50169.755666                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50169.755666                       # average overall mshr miss latency
system.cpu.icache.replacements                  40180                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2969757                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2969757                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        51308                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         51308                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2527497500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2527497500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3021065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3021065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016983                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016983                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49261.275045                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49261.275045                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        10626                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10626                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        40682                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        40682                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2041006000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2041006000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013466                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013466                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50169.755666                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50169.755666                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5155653000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           488.639563                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              980763                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             40180                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.409233                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   488.639563                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954374                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.954374                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6082811                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6082811                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5155653000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2094366                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2094366                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2094366                       # number of overall hits
system.cpu.dcache.overall_hits::total         2094366                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2214                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2214                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2214                       # number of overall misses
system.cpu.dcache.overall_misses::total          2214                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    141632481                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    141632481                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    141632481                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    141632481                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2096580                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2096580                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2096580                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2096580                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001056                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001056                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001056                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001056                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63971.310298                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63971.310298                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63971.310298                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63971.310298                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1034                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.466667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           54                       # number of writebacks
system.cpu.dcache.writebacks::total                54                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1257                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1257                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          957                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          957                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          957                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          957                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     68098500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     68098500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     68098500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     68098500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000456                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000456                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000456                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000456                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71158.307210                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71158.307210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71158.307210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71158.307210                       # average overall mshr miss latency
system.cpu.dcache.replacements                    218                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1334949                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1334949                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1226                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1226                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     80411000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     80411000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1336175                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1336175                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000918                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000918                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65588.091354                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65588.091354                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          527                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          527                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          699                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          699                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50450000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50450000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000523                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000523                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72174.535050                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72174.535050                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       759417                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         759417                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          988                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          988                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     61221481                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     61221481                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       760405                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       760405                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001299                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001299                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61965.061741                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61965.061741                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          730                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          730                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          258                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          258                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     17648500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17648500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68405.038760                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68405.038760                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4944                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4944                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       102500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       102500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000404                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000404                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        51250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        51250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       100500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       100500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000404                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000404                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        50250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        50250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4946                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4946                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4946                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4946                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5155653000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           622.103681                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               21792                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               218                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.963303                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            159000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   622.103681                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.607523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.607523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          740                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          728                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4213902                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4213902                       # Number of data accesses

---------- End Simulation Statistics   ----------
