Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr  9 22:26:34 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    240         
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (658)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (681)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (658)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There are 134 register/latch pins with no clock driven by root clock pin: B0/BALLE_CLK_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: R0/RAQUETTE_CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (681)
--------------------------------------------------
 There are 681 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.297        0.000                      0                   30        0.217        0.000                      0                   30        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.524        0.000                      0                   16        0.217        0.000                      0                   16        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.297        0.000                      0                   14        0.489        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.524ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.580ns (24.570%)  route 1.781ns (75.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.554     5.075    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         1.781     7.311    B0/reset_g
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     7.435 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     7.435    B0/BALLE_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.445    14.786    B0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.960    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                  7.524    

Slack (MET) :             7.647ns  (required time - arrival time)
  Source:                 S0/score_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RE0/G_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.704ns (30.479%)  route 1.606ns (69.521%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.552     5.073    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  S0/score_2_reg[2]/Q
                         net (fo=6, routed)           0.998     6.527    S0/score_2[2]
    SLICE_X35Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.651 f  S0/G_RESET_i_2/O
                         net (fo=1, routed)           0.608     7.259    S0/G_RESET_i_2_n_0
    SLICE_X28Y56         LUT3 (Prop_lut3_I1_O)        0.124     7.383 r  S0/G_RESET_i_1/O
                         net (fo=1, routed)           0.000     7.383    RE0/G_RESET_reg_0
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.437    14.778    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X28Y56         FDRE (Setup_fdre_C_D)        0.029    15.030    RE0/G_RESET_reg
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  7.647    

Slack (MET) :             7.764ns  (required time - arrival time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.704ns (31.936%)  route 1.500ns (68.064%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.552     5.073    S0/CLK_IBUF_BUFG
    SLICE_X33Y57         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           0.835     6.364    B2/prev_j1_win
    SLICE_X31Y57         LUT2 (Prop_lut2_I1_O)        0.124     6.488 r  B2/score_2[2]_i_2/O
                         net (fo=1, routed)           0.665     7.153    S0/score_10
    SLICE_X31Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.277 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     7.277    S0/score_2[2]_i_1_n_0
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.434    14.775    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[2]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X31Y57         FDCE (Setup_fdce_C_D)        0.029    15.042    S0/score_2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -7.277    
  -------------------------------------------------------------------
                         slack                                  7.764    

Slack (MET) :             7.812ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.580ns (27.953%)  route 1.495ns (72.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.554     5.075    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         1.495     7.026    R0/reset_g
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     7.150 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     7.150    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.445    14.786    R0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  R0/RAQUETTE_CLK_reg/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    14.962    R0/RAQUETTE_CLK_reg
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                          -7.150    
  -------------------------------------------------------------------
                         slack                                  7.812    

Slack (MET) :             8.212ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.580ns (32.440%)  route 1.208ns (67.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.554     5.075    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         1.208     6.739    A0/reset_g
    SLICE_X30Y57         LUT3 (Prop_lut3_I1_O)        0.124     6.863 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.863    A0/PIXEL_CLK_i_1_n_0
    SLICE_X30Y57         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.434    14.775    A0/CLK_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X30Y57         FDRE (Setup_fdre_C_D)        0.077    15.075    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  8.212    

Slack (MET) :             8.244ns  (required time - arrival time)
  Source:                 B0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.746ns (41.551%)  route 1.049ns (58.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.565     5.086    B0/CLK_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  B0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  B0/cnt_reg[1]/Q
                         net (fo=2, routed)           1.049     6.555    B0/cnt_reg_n_0_[1]
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.327     6.882 r  B0/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.882    B0/cnt[1]_i_1__1_n_0
    SLICE_X36Y45         FDCE                                         r  B0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.445    14.786    B0/CLK_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.075    15.126    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  8.244    

Slack (MET) :             8.269ns  (required time - arrival time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.580ns (34.470%)  route 1.103ns (65.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.552     5.073    S0/CLK_IBUF_BUFG
    SLICE_X33Y57         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           1.103     6.631    S0/prev_j1_win
    SLICE_X35Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.755 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     6.755    S0/score_1[1]_i_1_n_0
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.432    14.773    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X35Y59         FDCE (Setup_fdce_C_D)        0.029    15.025    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                  8.269    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.608ns (35.543%)  route 1.103ns (64.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.552     5.073    S0/CLK_IBUF_BUFG
    SLICE_X33Y57         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           1.103     6.631    S0/prev_j1_win
    SLICE_X35Y59         LUT5 (Prop_lut5_I3_O)        0.152     6.783 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     6.783    S0/score_1[2]_i_1_n_0
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.432    14.773    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X35Y59         FDCE (Setup_fdce_C_D)        0.075    15.071    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.396ns  (required time - arrival time)
  Source:                 B0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.580ns (36.314%)  route 1.017ns (63.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.565     5.086    B0/CLK_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  B0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  B0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.017     6.559    B0/cnt_reg_n_0_[0]
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.683 r  B0/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.683    B0/cnt[0]_i_1__0_n_0
    SLICE_X36Y45         FDCE                                         r  B0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.445    14.786    B0/CLK_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  B0/cnt_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.029    15.080    B0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                  8.396    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.746ns (46.325%)  route 0.864ns (53.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.553     5.074    A0/CLK_IBUF_BUFG
    SLICE_X29Y57         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.864     6.357    A0/p_1_in
    SLICE_X29Y57         LUT2 (Prop_lut2_I0_O)        0.327     6.684 r  A0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.684    A0/cnt[1]_i_1_n_0
    SLICE_X29Y57         FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.436    14.777    A0/CLK_IBUF_BUFG
    SLICE_X29Y57         FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism              0.297    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X29Y57         FDCE (Setup_fdce_C_D)        0.075    15.114    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                  8.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 S0/prev_j2_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.409%)  route 0.082ns (26.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.560     1.443    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/prev_j2_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  S0/prev_j2_win_reg/Q
                         net (fo=3, routed)           0.082     1.653    S0/prev_j2_win
    SLICE_X31Y57         LUT5 (Prop_lut5_I3_O)        0.099     1.752 r  S0/score_2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.752    S0/score_2[0]_i_1_n_0
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.828     1.956    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[0]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X31Y57         FDCE (Hold_fdce_C_D)         0.092     1.535    S0/score_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 S0/prev_j2_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.172%)  route 0.083ns (26.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.560     1.443    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/prev_j2_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  S0/prev_j2_win_reg/Q
                         net (fo=3, routed)           0.083     1.654    S0/prev_j2_win
    SLICE_X31Y57         LUT6 (Prop_lut6_I2_O)        0.099     1.753 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.753    S0/score_2[2]_i_1_n_0
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.828     1.956    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[2]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X31Y57         FDCE (Hold_fdce_C_D)         0.091     1.534    S0/score_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 B0/BALLE_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.563     1.446    B0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  B0/BALLE_CLK_reg/Q
                         net (fo=2, routed)           0.185     1.772    B0/balle_clk_s
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.817 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.817    B0/BALLE_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.832     1.959    B0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.189ns (48.625%)  route 0.200ns (51.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.559     1.442    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  S0/score_1_reg[0]/Q
                         net (fo=7, routed)           0.200     1.783    S0/score_1[0]
    SLICE_X35Y59         LUT5 (Prop_lut5_I0_O)        0.048     1.831 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.831    S0/score_1[2]_i_1_n_0
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.827     1.955    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X35Y59         FDCE (Hold_fdce_C_D)         0.107     1.549    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.227ns (51.379%)  route 0.215ns (48.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.560     1.443    A0/CLK_IBUF_BUFG
    SLICE_X29Y57         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.215     1.786    A0/p_1_in
    SLICE_X30Y57         LUT3 (Prop_lut3_I0_O)        0.099     1.885 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.885    A0/PIXEL_CLK_i_1_n_0
    SLICE_X30Y57         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.828     1.956    A0/CLK_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism             -0.478     1.478    
    SLICE_X30Y57         FDRE (Hold_fdre_C_D)         0.120     1.598    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RE0/G_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.197     1.782    S0/reset_g
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.045     1.827 r  S0/G_RESET_i_1/O
                         net (fo=1, routed)           0.000     1.827    RE0/G_RESET_reg_0
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.831     1.958    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
                         clock pessimism             -0.514     1.444    
    SLICE_X28Y56         FDRE (Hold_fdre_C_D)         0.091     1.535    RE0/G_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.226%)  route 0.200ns (51.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.559     1.442    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  S0/score_1_reg[0]/Q
                         net (fo=7, routed)           0.200     1.783    S0/score_1[0]
    SLICE_X35Y59         LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.828    S0/score_1[1]_i_1_n_0
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.827     1.955    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X35Y59         FDCE (Hold_fdce_C_D)         0.091     1.533    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 R0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.184ns (45.030%)  route 0.225ns (54.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.563     1.446    R0/CLK_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  R0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  R0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.225     1.812    R0/cnt_reg_n_0_[0]
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.043     1.855 r  R0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.855    R0/cnt[1]_i_1__0_n_0
    SLICE_X36Y45         FDCE                                         r  R0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.832     1.959    R0/CLK_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  R0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.107     1.553    R0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 S0/prev_j2_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.227ns (57.435%)  route 0.168ns (42.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.560     1.443    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/prev_j2_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  S0/prev_j2_win_reg/Q
                         net (fo=3, routed)           0.168     1.739    S0/prev_j2_win
    SLICE_X31Y57         LUT6 (Prop_lut6_I1_O)        0.099     1.838 r  S0/score_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    S0/score_2[1]_i_1_n_0
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.828     1.956    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[1]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X31Y57         FDCE (Hold_fdce_C_D)         0.092     1.535    S0/score_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 R0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.297%)  route 0.225ns (54.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.563     1.446    R0/CLK_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  R0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  R0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.225     1.812    R0/cnt_reg_n_0_[0]
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.857 r  R0/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.857    R0/cnt[0]_i_1__1_n_0
    SLICE_X36Y45         FDCE                                         r  R0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.832     1.959    R0/CLK_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  R0/cnt_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.092     1.538    R0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y57   A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y57   A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y57   A0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   B0/BALLE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   B0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   B0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   R0/RAQUETTE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   R0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   R0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y57   A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y57   A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y57   A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y57   A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y57   A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y57   A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B0/BALLE_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B0/BALLE_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   B0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   B0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y57   A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y57   A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y57   A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y57   A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y57   A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y57   A0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B0/BALLE_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B0/BALLE_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   B0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   B0/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.456ns (21.168%)  route 1.698ns (78.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.554     5.075    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         1.698     7.229    B0/reset_g
    SLICE_X36Y45         FDCE                                         f  B0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.445    14.786    B0/CLK_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  B0/cnt_reg[0]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X36Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    B0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.456ns (21.168%)  route 1.698ns (78.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.554     5.075    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         1.698     7.229    B0/reset_g
    SLICE_X36Y45         FDCE                                         f  B0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.445    14.786    B0/CLK_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X36Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.456ns (21.168%)  route 1.698ns (78.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.554     5.075    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         1.698     7.229    R0/reset_g
    SLICE_X36Y45         FDCE                                         f  R0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.445    14.786    R0/CLK_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  R0/cnt_reg[0]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X36Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    R0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.456ns (21.168%)  route 1.698ns (78.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.554     5.075    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         1.698     7.229    R0/reset_g
    SLICE_X36Y45         FDCE                                         f  R0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.445    14.786    R0/CLK_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  R0/cnt_reg[1]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X36Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    R0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             8.051ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.456ns (31.132%)  route 1.009ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.554     5.075    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         1.009     6.540    S0/reset_g
    SLICE_X35Y59         FDCE                                         f  S0/score_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.432    14.773    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X35Y59         FDCE (Recov_fdce_C_CLR)     -0.405    14.591    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -6.540    
  -------------------------------------------------------------------
                         slack                                  8.051    

Slack (MET) :             8.051ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.456ns (31.132%)  route 1.009ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.554     5.075    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         1.009     6.540    S0/reset_g
    SLICE_X35Y59         FDCE                                         f  S0/score_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.432    14.773    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X35Y59         FDCE (Recov_fdce_C_CLR)     -0.405    14.591    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -6.540    
  -------------------------------------------------------------------
                         slack                                  8.051    

Slack (MET) :             8.051ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.456ns (31.132%)  route 1.009ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.554     5.075    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         1.009     6.540    S0/reset_g
    SLICE_X35Y59         FDCE                                         f  S0/score_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.432    14.773    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X35Y59         FDCE (Recov_fdce_C_CLR)     -0.405    14.591    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -6.540    
  -------------------------------------------------------------------
                         slack                                  8.051    

Slack (MET) :             8.315ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/prev_j2_win_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.456ns (37.908%)  route 0.747ns (62.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.554     5.075    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.747     6.278    S0/reset_g
    SLICE_X31Y57         FDCE                                         f  S0/prev_j2_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.434    14.775    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/prev_j2_win_reg/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X31Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.593    S0/prev_j2_win_reg
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                  8.315    

Slack (MET) :             8.315ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.456ns (37.908%)  route 0.747ns (62.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.554     5.075    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.747     6.278    S0/reset_g
    SLICE_X31Y57         FDCE                                         f  S0/score_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.434    14.775    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[0]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X31Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.593    S0/score_2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                  8.315    

Slack (MET) :             8.315ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.456ns (37.908%)  route 0.747ns (62.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.554     5.075    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.747     6.278    S0/reset_g
    SLICE_X31Y57         FDCE                                         f  S0/score_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.434    14.775    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[1]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X31Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.593    S0/score_2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                  8.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/prev_j1_win_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.746%)  route 0.290ns (67.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.290     1.875    S0/reset_g
    SLICE_X33Y57         FDCE                                         f  S0/prev_j1_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.828     1.956    S0/CLK_IBUF_BUFG
    SLICE_X33Y57         FDCE                                         r  S0/prev_j1_win_reg/C
                         clock pessimism             -0.478     1.478    
    SLICE_X33Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    S0/prev_j1_win_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/prev_j2_win_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.646%)  route 0.291ns (67.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.291     1.876    S0/reset_g
    SLICE_X31Y57         FDCE                                         f  S0/prev_j2_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.828     1.956    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/prev_j2_win_reg/C
                         clock pessimism             -0.478     1.478    
    SLICE_X31Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    S0/prev_j2_win_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.646%)  route 0.291ns (67.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.291     1.876    S0/reset_g
    SLICE_X31Y57         FDCE                                         f  S0/score_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.828     1.956    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[0]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X31Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    S0/score_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.646%)  route 0.291ns (67.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.291     1.876    S0/reset_g
    SLICE_X31Y57         FDCE                                         f  S0/score_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.828     1.956    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[1]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X31Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    S0/score_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.646%)  route 0.291ns (67.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.291     1.876    S0/reset_g
    SLICE_X31Y57         FDCE                                         f  S0/score_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.828     1.956    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[2]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X31Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    S0/score_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.817%)  route 0.276ns (66.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.276     1.861    A0/reset_g
    SLICE_X29Y57         FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.830     1.957    A0/CLK_IBUF_BUFG
    SLICE_X29Y57         FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X29Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.817%)  route 0.276ns (66.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.276     1.861    A0/reset_g
    SLICE_X29Y57         FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.830     1.957    A0/CLK_IBUF_BUFG
    SLICE_X29Y57         FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X29Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.102%)  route 0.421ns (74.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.421     2.006    S0/reset_g
    SLICE_X35Y59         FDCE                                         f  S0/score_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.827     1.955    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X35Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.102%)  route 0.421ns (74.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.421     2.006    S0/reset_g
    SLICE_X35Y59         FDCE                                         f  S0/score_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.827     1.955    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X35Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.102%)  route 0.421ns (74.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.421     2.006    S0/reset_g
    SLICE_X35Y59         FDCE                                         f  S0/score_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.827     1.955    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X35Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.621    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           456 Endpoints
Min Delay           456 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B2/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.789ns  (logic 6.304ns (39.927%)  route 9.485ns (60.073%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE                         0.000     0.000 r  B2/yBalle_reg[1]/C
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B2/yBalle_reg[1]/Q
                         net (fo=31, routed)          3.223     3.679    B2/yBalle_reg[31]_0[1]
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.335 r  B2/RED_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.335    B2/RED_OBUF[3]_inst_i_126_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.449 r  B2/RED_OBUF[3]_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.449    B2/RED_OBUF[3]_inst_i_67_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.671 r  B2/RED_OBUF[3]_inst_i_66/O[0]
                         net (fo=1, routed)           0.691     5.362    A1/O[0]
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.299     5.661 r  A1/RED_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     5.661    A1/RED_OBUF[3]_inst_i_23_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.211 f  A1/RED_OBUF[3]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.709     6.920    A1/RED_OBUF[3]_inst_i_7_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124     7.044 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           1.329     8.373    A1/is_balle
    SLICE_X36Y58         LUT5 (Prop_lut5_I2_O)        0.152     8.525 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.532    12.058    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.731    15.789 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.789    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.498ns  (logic 6.296ns (40.625%)  route 9.202ns (59.375%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE                         0.000     0.000 r  B2/yBalle_reg[1]/C
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B2/yBalle_reg[1]/Q
                         net (fo=31, routed)          3.223     3.679    B2/yBalle_reg[31]_0[1]
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.335 r  B2/RED_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.335    B2/RED_OBUF[3]_inst_i_126_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.449 r  B2/RED_OBUF[3]_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.449    B2/RED_OBUF[3]_inst_i_67_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.671 r  B2/RED_OBUF[3]_inst_i_66/O[0]
                         net (fo=1, routed)           0.691     5.362    A1/O[0]
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.299     5.661 r  A1/RED_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     5.661    A1/RED_OBUF[3]_inst_i_23_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.211 f  A1/RED_OBUF[3]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.709     6.920    A1/RED_OBUF[3]_inst_i_7_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124     7.044 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           1.329     8.373    A1/is_balle
    SLICE_X36Y58         LUT5 (Prop_lut5_I2_O)        0.152     8.525 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.249    11.775    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.723    15.498 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.498    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.277ns  (logic 6.047ns (39.586%)  route 9.229ns (60.414%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE                         0.000     0.000 r  B2/yBalle_reg[1]/C
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B2/yBalle_reg[1]/Q
                         net (fo=31, routed)          3.223     3.679    B2/yBalle_reg[31]_0[1]
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.335 r  B2/RED_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.335    B2/RED_OBUF[3]_inst_i_126_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.449 r  B2/RED_OBUF[3]_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.449    B2/RED_OBUF[3]_inst_i_67_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.671 r  B2/RED_OBUF[3]_inst_i_66/O[0]
                         net (fo=1, routed)           0.691     5.362    A1/O[0]
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.299     5.661 r  A1/RED_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     5.661    A1/RED_OBUF[3]_inst_i_23_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.211 f  A1/RED_OBUF[3]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.709     6.920    A1/RED_OBUF[3]_inst_i_7_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124     7.044 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.898     7.942    A1/is_balle
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124     8.066 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.708    11.774    RED_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    15.277 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.277    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.147ns  (logic 6.048ns (39.932%)  route 9.098ns (60.068%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE                         0.000     0.000 r  B2/yBalle_reg[1]/C
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B2/yBalle_reg[1]/Q
                         net (fo=31, routed)          3.223     3.679    B2/yBalle_reg[31]_0[1]
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.335 r  B2/RED_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.335    B2/RED_OBUF[3]_inst_i_126_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.449 r  B2/RED_OBUF[3]_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.449    B2/RED_OBUF[3]_inst_i_67_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.671 r  B2/RED_OBUF[3]_inst_i_66/O[0]
                         net (fo=1, routed)           0.691     5.362    A1/O[0]
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.299     5.661 r  A1/RED_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     5.661    A1/RED_OBUF[3]_inst_i_23_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.211 r  A1/RED_OBUF[3]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.709     6.920    A1/RED_OBUF[3]_inst_i_7_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124     7.044 f  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           1.268     8.312    A1/is_balle
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124     8.436 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.207    11.643    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    15.147 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.147    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.127ns  (logic 6.050ns (39.998%)  route 9.077ns (60.002%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE                         0.000     0.000 r  B2/yBalle_reg[1]/C
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B2/yBalle_reg[1]/Q
                         net (fo=31, routed)          3.223     3.679    B2/yBalle_reg[31]_0[1]
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.335 r  B2/RED_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.335    B2/RED_OBUF[3]_inst_i_126_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.449 r  B2/RED_OBUF[3]_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.449    B2/RED_OBUF[3]_inst_i_67_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.671 r  B2/RED_OBUF[3]_inst_i_66/O[0]
                         net (fo=1, routed)           0.691     5.362    A1/O[0]
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.299     5.661 r  A1/RED_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     5.661    A1/RED_OBUF[3]_inst_i_23_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.211 f  A1/RED_OBUF[3]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.709     6.920    A1/RED_OBUF[3]_inst_i_7_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124     7.044 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.987     8.031    A1/is_balle
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.155 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.467    11.622    GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    15.127 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.127    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.082ns  (logic 6.070ns (40.245%)  route 9.012ns (59.755%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE                         0.000     0.000 r  B2/yBalle_reg[1]/C
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B2/yBalle_reg[1]/Q
                         net (fo=31, routed)          3.223     3.679    B2/yBalle_reg[31]_0[1]
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.335 r  B2/RED_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.335    B2/RED_OBUF[3]_inst_i_126_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.449 r  B2/RED_OBUF[3]_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.449    B2/RED_OBUF[3]_inst_i_67_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.671 r  B2/RED_OBUF[3]_inst_i_66/O[0]
                         net (fo=1, routed)           0.691     5.362    A1/O[0]
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.299     5.661 r  A1/RED_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     5.661    A1/RED_OBUF[3]_inst_i_23_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.211 r  A1/RED_OBUF[3]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.709     6.920    A1/RED_OBUF[3]_inst_i_7_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124     7.044 f  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           1.329     8.373    A1/is_balle
    SLICE_X36Y58         LUT5 (Prop_lut5_I3_O)        0.124     8.497 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.060    11.557    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    15.082 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.082    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.005ns  (logic 6.069ns (40.444%)  route 8.936ns (59.556%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE                         0.000     0.000 r  B2/yBalle_reg[1]/C
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B2/yBalle_reg[1]/Q
                         net (fo=31, routed)          3.223     3.679    B2/yBalle_reg[31]_0[1]
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.335 r  B2/RED_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.335    B2/RED_OBUF[3]_inst_i_126_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.449 r  B2/RED_OBUF[3]_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.449    B2/RED_OBUF[3]_inst_i_67_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.671 r  B2/RED_OBUF[3]_inst_i_66/O[0]
                         net (fo=1, routed)           0.691     5.362    A1/O[0]
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.299     5.661 r  A1/RED_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     5.661    A1/RED_OBUF[3]_inst_i_23_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.211 f  A1/RED_OBUF[3]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.709     6.920    A1/RED_OBUF[3]_inst_i_7_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124     7.044 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.987     8.031    A1/is_balle
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.155 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.327    11.481    GREEN_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         3.524    15.005 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.005    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.851ns  (logic 6.064ns (40.835%)  route 8.787ns (59.165%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE                         0.000     0.000 r  B2/yBalle_reg[1]/C
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B2/yBalle_reg[1]/Q
                         net (fo=31, routed)          3.223     3.679    B2/yBalle_reg[31]_0[1]
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.335 r  B2/RED_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.335    B2/RED_OBUF[3]_inst_i_126_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.449 r  B2/RED_OBUF[3]_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.449    B2/RED_OBUF[3]_inst_i_67_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.671 r  B2/RED_OBUF[3]_inst_i_66/O[0]
                         net (fo=1, routed)           0.691     5.362    A1/O[0]
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.299     5.661 r  A1/RED_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     5.661    A1/RED_OBUF[3]_inst_i_23_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.211 f  A1/RED_OBUF[3]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.709     6.920    A1/RED_OBUF[3]_inst_i_7_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124     7.044 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.987     8.031    A1/is_balle
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.155 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.177    11.332    GREEN_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    14.851 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.851    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.804ns  (logic 6.069ns (40.995%)  route 8.735ns (59.005%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE                         0.000     0.000 r  B2/yBalle_reg[1]/C
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B2/yBalle_reg[1]/Q
                         net (fo=31, routed)          3.223     3.679    B2/yBalle_reg[31]_0[1]
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.335 r  B2/RED_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.335    B2/RED_OBUF[3]_inst_i_126_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.449 r  B2/RED_OBUF[3]_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.449    B2/RED_OBUF[3]_inst_i_67_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.671 r  B2/RED_OBUF[3]_inst_i_66/O[0]
                         net (fo=1, routed)           0.691     5.362    A1/O[0]
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.299     5.661 r  A1/RED_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     5.661    A1/RED_OBUF[3]_inst_i_23_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.211 f  A1/RED_OBUF[3]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.709     6.920    A1/RED_OBUF[3]_inst_i_7_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124     7.044 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.898     7.942    A1/is_balle
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124     8.066 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.214    11.280    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    14.804 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.804    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.769ns  (logic 6.274ns (42.482%)  route 8.495ns (57.518%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE                         0.000     0.000 r  B2/yBalle_reg[1]/C
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B2/yBalle_reg[1]/Q
                         net (fo=31, routed)          3.223     3.679    B2/yBalle_reg[31]_0[1]
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.335 r  B2/RED_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.335    B2/RED_OBUF[3]_inst_i_126_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.449 r  B2/RED_OBUF[3]_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.449    B2/RED_OBUF[3]_inst_i_67_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.671 r  B2/RED_OBUF[3]_inst_i_66/O[0]
                         net (fo=1, routed)           0.691     5.362    A1/O[0]
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.299     5.661 r  A1/RED_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     5.661    A1/RED_OBUF[3]_inst_i_23_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.211 r  A1/RED_OBUF[3]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.709     6.920    A1/RED_OBUF[3]_inst_i_7_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124     7.044 f  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.898     7.942    A1/is_balle
    SLICE_X36Y58         LUT5 (Prop_lut5_I2_O)        0.150     8.092 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.974    11.066    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.703    14.769 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.769    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B2/jwin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/xBalle_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.306%)  route 0.163ns (46.694%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[1]/C
    SLICE_X33Y73         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B2/jwin_reg[1]/Q
                         net (fo=187, routed)         0.163     0.304    B2/j_win[1]
    SLICE_X30Y74         LUT4 (Prop_lut4_I1_O)        0.045     0.349 r  B2/xBalle[28]_i_1/O
                         net (fo=1, routed)           0.000     0.349    B2/xBalle[28]_i_1_n_0
    SLICE_X30Y74         FDCE                                         r  B2/xBalle_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/jwin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/xBalle_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.189ns (53.704%)  route 0.163ns (46.296%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[1]/C
    SLICE_X33Y73         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B2/jwin_reg[1]/Q
                         net (fo=187, routed)         0.163     0.304    B2/j_win[1]
    SLICE_X30Y74         LUT4 (Prop_lut4_I1_O)        0.048     0.352 r  B2/xBalle[29]_i_1/O
                         net (fo=1, routed)           0.000     0.352    B2/xBalle[29]_i_1_n_0
    SLICE_X30Y74         FDCE                                         r  B2/xBalle_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/jwin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/xBalle_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.701%)  route 0.167ns (47.299%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[1]/C
    SLICE_X33Y73         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B2/jwin_reg[1]/Q
                         net (fo=187, routed)         0.167     0.308    B2/j_win[1]
    SLICE_X30Y74         LUT4 (Prop_lut4_I1_O)        0.045     0.353 r  B2/xBalle[30]_i_1/O
                         net (fo=1, routed)           0.000     0.353    B2/xBalle[30]_i_1_n_0
    SLICE_X30Y74         FDCE                                         r  B2/xBalle_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/jwin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/xBalle_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.189ns (53.100%)  route 0.167ns (46.900%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[1]/C
    SLICE_X33Y73         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B2/jwin_reg[1]/Q
                         net (fo=187, routed)         0.167     0.308    B2/j_win[1]
    SLICE_X30Y74         LUT4 (Prop_lut4_I1_O)        0.048     0.356 r  B2/xBalle[31]_i_2/O
                         net (fo=1, routed)           0.000     0.356    B2/xBalle[31]_i_2_n_0
    SLICE_X30Y74         FDCE                                         r  B2/xBalle_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/jwin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/jwin_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[0]/C
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B2/jwin_reg[0]/Q
                         net (fo=67, routed)          0.161     0.325    B2/j_win[0]
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.045     0.370 r  B2/jwin[0]_i_1/O
                         net (fo=1, routed)           0.000     0.370    B2/jwin[0]_i_1_n_0
    SLICE_X34Y73         FDCE                                         r  B2/jwin_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDCE                         0.000     0.000 r  B1/cnt_reg[0]/C
    SLICE_X50Y67         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/cnt_reg[0]/Q
                         net (fo=4, routed)           0.079     0.243    B1/cnt_reg[0]
    SLICE_X50Y67         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.372 r  B1/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.372    B1/cnt_reg[0]_i_1_n_6
    SLICE_X50Y67         FDCE                                         r  B1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.113%)  route 0.163ns (43.887%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDCE                         0.000     0.000 r  A1/countY_reg[7]/C
    SLICE_X46Y53         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  A1/countY_reg[7]/Q
                         net (fo=20, routed)          0.163     0.327    A1/countY_reg[9]_0[7]
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.372 r  A1/countY[7]_i_1/O
                         net (fo=1, routed)           0.000     0.372    A1/countY[7]_i_1_n_0
    SLICE_X46Y53         FDCE                                         r  A1/countY_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/jwin_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/jwin_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.209ns (55.921%)  route 0.165ns (44.079%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[0]_rep/C
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  B2/jwin_reg[0]_rep/Q
                         net (fo=98, routed)          0.165     0.329    B2/jwin_reg[0]_rep_11
    SLICE_X33Y73         LUT6 (Prop_lut6_I0_O)        0.045     0.374 r  B2/jwin[1]_i_1/O
                         net (fo=1, routed)           0.000     0.374    B2/jwin[1]_i_1_n_0
    SLICE_X33Y73         FDCE                                         r  B2/jwin_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDCE                         0.000     0.000 r  A1/countY_reg[9]/C
    SLICE_X44Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countY_reg[9]/Q
                         net (fo=20, routed)          0.197     0.338    A1/countY_reg[9]_0[9]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.045     0.383 r  A1/countY[9]_i_2/O
                         net (fo=1, routed)           0.000     0.383    A1/p_0_in__0[9]
    SLICE_X44Y52         FDCE                                         r  A1/countY_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/VyBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/VyBalle_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDCE                         0.000     0.000 r  B2/VyBalle_reg[0]/C
    SLICE_X40Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/VyBalle_reg[0]/Q
                         net (fo=6, routed)           0.197     0.338    B2/VyBalle_reg_n_0_[0]
    SLICE_X40Y64         LUT4 (Prop_lut4_I0_O)        0.045     0.383 r  B2/VyBalle[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    B2/VyBalle[0]_i_1_n_0
    SLICE_X40Y64         FDCE                                         r  B2/VyBalle_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           252 Endpoints
Min Delay           252 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.713ns  (logic 4.944ns (38.893%)  route 7.769ns (61.107%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.550     5.071    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  S0/score_1_reg[2]/Q
                         net (fo=6, routed)           0.755     6.245    A1/score_1[2]
    SLICE_X34Y59         LUT4 (Prop_lut4_I2_O)        0.323     6.568 f  A1/RED_OBUF[3]_inst_i_101/O
                         net (fo=1, routed)           0.436     7.004    A1/RED_OBUF[3]_inst_i_101_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.328     7.332 f  A1/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           1.097     8.428    A1/RED_OBUF[3]_inst_i_44_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.552 r  A1/RED_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.782     9.334    A1/RED_OBUF[3]_inst_i_11_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.458 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.991    10.449    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.124    10.573 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.708    14.281    RED_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    17.784 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.784    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.566ns  (logic 5.199ns (41.374%)  route 7.367ns (58.626%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.550     5.071    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  S0/score_1_reg[2]/Q
                         net (fo=6, routed)           0.755     6.245    A1/score_1[2]
    SLICE_X34Y59         LUT4 (Prop_lut4_I2_O)        0.323     6.568 f  A1/RED_OBUF[3]_inst_i_101/O
                         net (fo=1, routed)           0.436     7.004    A1/RED_OBUF[3]_inst_i_101_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.328     7.332 f  A1/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           1.097     8.428    A1/RED_OBUF[3]_inst_i_44_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.552 r  A1/RED_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.782     9.334    A1/RED_OBUF[3]_inst_i_11_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.458 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.765    10.224    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I3_O)        0.150    10.374 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.532    13.906    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.731    17.637 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.637    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.275ns  (logic 5.191ns (42.289%)  route 7.084ns (57.711%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.550     5.071    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  S0/score_1_reg[2]/Q
                         net (fo=6, routed)           0.755     6.245    A1/score_1[2]
    SLICE_X34Y59         LUT4 (Prop_lut4_I2_O)        0.323     6.568 f  A1/RED_OBUF[3]_inst_i_101/O
                         net (fo=1, routed)           0.436     7.004    A1/RED_OBUF[3]_inst_i_101_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.328     7.332 f  A1/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           1.097     8.428    A1/RED_OBUF[3]_inst_i_44_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.552 r  A1/RED_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.782     9.334    A1/RED_OBUF[3]_inst_i_11_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.458 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.765    10.224    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I3_O)        0.150    10.374 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.249    13.623    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.723    17.346 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.346    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.248ns  (logic 4.961ns (40.502%)  route 7.287ns (59.498%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.550     5.071    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  S0/score_1_reg[2]/Q
                         net (fo=6, routed)           0.755     6.245    A1/score_1[2]
    SLICE_X34Y59         LUT4 (Prop_lut4_I2_O)        0.323     6.568 f  A1/RED_OBUF[3]_inst_i_101/O
                         net (fo=1, routed)           0.436     7.004    A1/RED_OBUF[3]_inst_i_101_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.328     7.332 f  A1/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           1.097     8.428    A1/RED_OBUF[3]_inst_i_44_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.552 r  A1/RED_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.782     9.334    A1/RED_OBUF[3]_inst_i_11_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.458 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.959    10.418    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.124    10.542 r  A1/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.259    13.800    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    17.319 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.319    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.240ns  (logic 4.966ns (40.571%)  route 7.274ns (59.429%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.550     5.071    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  S0/score_1_reg[2]/Q
                         net (fo=6, routed)           0.755     6.245    A1/score_1[2]
    SLICE_X34Y59         LUT4 (Prop_lut4_I2_O)        0.323     6.568 f  A1/RED_OBUF[3]_inst_i_101/O
                         net (fo=1, routed)           0.436     7.004    A1/RED_OBUF[3]_inst_i_101_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.328     7.332 f  A1/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           1.097     8.428    A1/RED_OBUF[3]_inst_i_44_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.552 r  A1/RED_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.782     9.334    A1/RED_OBUF[3]_inst_i_11_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.458 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.991    10.449    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.124    10.573 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.214    13.787    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    17.311 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.311    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.174ns  (logic 5.140ns (42.222%)  route 7.034ns (57.778%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.550     5.071    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  S0/score_1_reg[2]/Q
                         net (fo=6, routed)           0.755     6.245    A1/score_1[2]
    SLICE_X34Y59         LUT4 (Prop_lut4_I2_O)        0.323     6.568 f  A1/RED_OBUF[3]_inst_i_101/O
                         net (fo=1, routed)           0.436     7.004    A1/RED_OBUF[3]_inst_i_101_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.328     7.332 f  A1/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           1.097     8.428    A1/RED_OBUF[3]_inst_i_44_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.552 r  A1/RED_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.782     9.334    A1/RED_OBUF[3]_inst_i_11_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.458 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.991    10.449    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.119    10.568 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.974    13.542    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.703    17.245 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.245    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.972ns  (logic 4.945ns (41.308%)  route 7.027ns (58.692%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.550     5.071    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  S0/score_1_reg[2]/Q
                         net (fo=6, routed)           0.755     6.245    A1/score_1[2]
    SLICE_X34Y59         LUT4 (Prop_lut4_I2_O)        0.323     6.568 f  A1/RED_OBUF[3]_inst_i_101/O
                         net (fo=1, routed)           0.436     7.004    A1/RED_OBUF[3]_inst_i_101_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.328     7.332 f  A1/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           1.097     8.428    A1/RED_OBUF[3]_inst_i_44_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.552 r  A1/RED_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.782     9.334    A1/RED_OBUF[3]_inst_i_11_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.458 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.750    10.208    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124    10.332 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.207    13.539    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    17.043 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.043    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.951ns  (logic 4.947ns (41.398%)  route 7.004ns (58.602%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.550     5.071    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  S0/score_1_reg[2]/Q
                         net (fo=6, routed)           0.755     6.245    A1/score_1[2]
    SLICE_X34Y59         LUT4 (Prop_lut4_I2_O)        0.323     6.568 f  A1/RED_OBUF[3]_inst_i_101/O
                         net (fo=1, routed)           0.436     7.004    A1/RED_OBUF[3]_inst_i_101_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.328     7.332 f  A1/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           1.097     8.428    A1/RED_OBUF[3]_inst_i_44_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.552 r  A1/RED_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.782     9.334    A1/RED_OBUF[3]_inst_i_11_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.458 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.468     9.926    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.050 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.467    13.516    GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    17.022 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.022    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.861ns  (logic 4.967ns (41.873%)  route 6.895ns (58.127%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.550     5.071    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  S0/score_1_reg[2]/Q
                         net (fo=6, routed)           0.755     6.245    A1/score_1[2]
    SLICE_X34Y59         LUT4 (Prop_lut4_I2_O)        0.323     6.568 f  A1/RED_OBUF[3]_inst_i_101/O
                         net (fo=1, routed)           0.436     7.004    A1/RED_OBUF[3]_inst_i_101_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.328     7.332 f  A1/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           1.097     8.428    A1/RED_OBUF[3]_inst_i_44_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.552 r  A1/RED_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.782     9.334    A1/RED_OBUF[3]_inst_i_11_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.458 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.765    10.224    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124    10.348 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.060    13.407    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    16.932 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.932    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.829ns  (logic 4.966ns (41.978%)  route 6.864ns (58.022%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.550     5.071    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  S0/score_1_reg[2]/Q
                         net (fo=6, routed)           0.755     6.245    A1/score_1[2]
    SLICE_X34Y59         LUT4 (Prop_lut4_I2_O)        0.323     6.568 f  A1/RED_OBUF[3]_inst_i_101/O
                         net (fo=1, routed)           0.436     7.004    A1/RED_OBUF[3]_inst_i_101_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.328     7.332 f  A1/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           1.097     8.428    A1/RED_OBUF[3]_inst_i_44_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.552 r  A1/RED_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.782     9.334    A1/RED_OBUF[3]_inst_i_11_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.458 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.468     9.926    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.050 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.327    13.376    GREEN_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         3.524    16.900 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.900    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countX_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.141ns (29.578%)  route 0.336ns (70.422%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.336     1.921    A1/reset_g
    SLICE_X31Y59         FDCE                                         f  A1/countX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countX_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.141ns (29.578%)  route 0.336ns (70.422%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.336     1.921    A1/reset_g
    SLICE_X30Y59         FDCE                                         f  A1/countX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countX_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.141ns (29.578%)  route 0.336ns (70.422%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.336     1.921    A1/reset_g
    SLICE_X30Y59         FDCE                                         f  A1/countX_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countY_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.141ns (29.146%)  route 0.343ns (70.854%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.343     1.928    A1/reset_g
    SLICE_X34Y53         FDCE                                         f  A1/countY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countY_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.141ns (29.146%)  route 0.343ns (70.854%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.343     1.928    A1/reset_g
    SLICE_X34Y53         FDCE                                         f  A1/countY_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countY_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.141ns (26.769%)  route 0.386ns (73.231%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.386     1.971    A1/reset_g
    SLICE_X34Y52         FDCE                                         f  A1/countY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countY_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.141ns (26.769%)  route 0.386ns (73.231%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.386     1.971    A1/reset_g
    SLICE_X34Y52         FDCE                                         f  A1/countY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countY_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.141ns (26.769%)  route 0.386ns (73.231%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.386     1.971    A1/reset_g
    SLICE_X34Y52         FDCE                                         f  A1/countY_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countY_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.141ns (26.769%)  route 0.386ns (73.231%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.386     1.971    A1/reset_g
    SLICE_X34Y52         FDCE                                         f  A1/countY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countX_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.141ns (26.762%)  route 0.386ns (73.238%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  RE0/G_RESET_reg/Q
                         net (fo=260, routed)         0.386     1.971    A1/reset_g
    SLICE_X30Y58         FDCE                                         f  A1/countX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RE0/G_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.431ns  (logic 1.565ns (35.328%)  route 2.865ns (64.672%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=1, routed)           2.865     4.307    S0/RST_IBUF
    SLICE_X28Y56         LUT3 (Prop_lut3_I0_O)        0.124     4.431 r  S0/G_RESET_i_1/O
                         net (fo=1, routed)           0.000     4.431    RE0/G_RESET_reg_0
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.437     4.778    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C

Slack:                    inf
  Source:                 B2/jwin_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.263ns  (logic 0.766ns (17.968%)  route 3.497ns (82.032%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[0]_rep/C
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  B2/jwin_reg[0]_rep/Q
                         net (fo=98, routed)          2.832     3.350    B2/jwin_reg[0]_rep_11
    SLICE_X31Y57         LUT2 (Prop_lut2_I0_O)        0.124     3.474 r  B2/score_2[2]_i_2/O
                         net (fo=1, routed)           0.665     4.139    S0/score_10
    SLICE_X31Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.263 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     4.263    S0/score_2[2]_i_1_n_0
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.434     4.775    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[2]/C

Slack:                    inf
  Source:                 B2/jwin_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.388ns  (logic 0.670ns (19.776%)  route 2.718ns (80.224%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[0]_rep/C
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  B2/jwin_reg[0]_rep/Q
                         net (fo=98, routed)          2.718     3.236    S0/prev_j1_win_reg_0
    SLICE_X35Y59         LUT5 (Prop_lut5_I2_O)        0.152     3.388 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.388    S0/score_1[2]_i_1_n_0
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.432     4.773    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[2]/C

Slack:                    inf
  Source:                 B2/jwin_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.360ns  (logic 0.642ns (19.107%)  route 2.718ns (80.893%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[0]_rep/C
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  B2/jwin_reg[0]_rep/Q
                         net (fo=98, routed)          2.718     3.236    S0/prev_j1_win_reg_0
    SLICE_X35Y59         LUT4 (Prop_lut4_I1_O)        0.124     3.360 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     3.360    S0/score_1[1]_i_1_n_0
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.432     4.773    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[1]/C

Slack:                    inf
  Source:                 B2/jwin_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.079ns  (logic 0.642ns (20.849%)  route 2.437ns (79.151%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[0]_rep/C
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  B2/jwin_reg[0]_rep/Q
                         net (fo=98, routed)          2.437     2.955    S0/prev_j1_win_reg_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  S0/score_2[1]_i_1/O
                         net (fo=1, routed)           0.000     3.079    S0/score_2[1]_i_1_n_0
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.434     4.775    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[1]/C

Slack:                    inf
  Source:                 B2/jwin_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.046ns  (logic 0.642ns (21.075%)  route 2.404ns (78.925%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[0]_rep/C
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  B2/jwin_reg[0]_rep/Q
                         net (fo=98, routed)          2.404     2.922    S0/prev_j1_win_reg_0
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.124     3.046 r  S0/score_2[0]_i_1/O
                         net (fo=1, routed)           0.000     3.046    S0/score_2[0]_i_1_n_0
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.434     4.775    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[0]/C

Slack:                    inf
  Source:                 B2/jwin_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/prev_j1_win_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.015ns  (logic 0.518ns (17.179%)  route 2.497ns (82.821%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[0]_rep/C
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  B2/jwin_reg[0]_rep/Q
                         net (fo=98, routed)          2.497     3.015    S0/prev_j1_win_reg_0
    SLICE_X33Y57         FDCE                                         r  S0/prev_j1_win_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.434     4.775    S0/CLK_IBUF_BUFG
    SLICE_X33Y57         FDCE                                         r  S0/prev_j1_win_reg/C

Slack:                    inf
  Source:                 B2/jwin_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.656ns  (logic 0.642ns (24.167%)  route 2.014ns (75.833%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[0]_rep/C
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  B2/jwin_reg[0]_rep/Q
                         net (fo=98, routed)          2.014     2.532    S0/prev_j1_win_reg_0
    SLICE_X35Y59         LUT3 (Prop_lut3_I1_O)        0.124     2.656 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.000     2.656    S0/score_1[0]_i_1_n_0
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.432     4.773    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[0]/C

Slack:                    inf
  Source:                 B2/jwin_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/prev_j2_win_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.116ns  (logic 0.518ns (24.476%)  route 1.598ns (75.524%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[1]_rep__0/C
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  B2/jwin_reg[1]_rep__0/Q
                         net (fo=10, routed)          1.598     2.116    S0/prev_j2_win_reg_0
    SLICE_X31Y57         FDCE                                         r  S0/prev_j2_win_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.434     4.775    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/prev_j2_win_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B2/jwin_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.209ns (26.401%)  route 0.583ns (73.599%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[1]_rep__0/C
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B2/jwin_reg[1]_rep__0/Q
                         net (fo=10, routed)          0.583     0.747    S0/prev_j2_win_reg_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.792 r  S0/score_2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.792    S0/score_2[1]_i_1_n_0
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.828     1.956    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[1]/C

Slack:                    inf
  Source:                 B2/jwin_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.345%)  route 0.616ns (74.655%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[1]_rep__0/C
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B2/jwin_reg[1]_rep__0/Q
                         net (fo=10, routed)          0.616     0.780    S0/prev_j2_win_reg_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I3_O)        0.045     0.825 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.825    S0/score_2[2]_i_1_n_0
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.828     1.956    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[2]/C

Slack:                    inf
  Source:                 B2/jwin_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/prev_j2_win_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.164ns (19.870%)  route 0.661ns (80.130%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[1]_rep__0/C
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B2/jwin_reg[1]_rep__0/Q
                         net (fo=10, routed)          0.661     0.825    S0/prev_j2_win_reg_0
    SLICE_X31Y57         FDCE                                         r  S0/prev_j2_win_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.828     1.956    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/prev_j2_win_reg/C

Slack:                    inf
  Source:                 B2/jwin_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.494%)  route 0.763ns (78.506%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[1]_rep__0/C
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B2/jwin_reg[1]_rep__0/Q
                         net (fo=10, routed)          0.763     0.927    S0/prev_j2_win_reg_0
    SLICE_X31Y57         LUT5 (Prop_lut5_I2_O)        0.045     0.972 r  S0/score_2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.972    S0/score_2[0]_i_1_n_0
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.828     1.956    S0/CLK_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  S0/score_2_reg[0]/C

Slack:                    inf
  Source:                 B2/jwin_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.209ns (18.342%)  route 0.930ns (81.658%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[0]_rep/C
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B2/jwin_reg[0]_rep/Q
                         net (fo=98, routed)          0.930     1.094    S0/prev_j1_win_reg_0
    SLICE_X35Y59         LUT3 (Prop_lut3_I1_O)        0.045     1.139 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.139    S0/score_1[0]_i_1_n_0
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.827     1.955    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[0]/C

Slack:                    inf
  Source:                 B2/jwin_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/prev_j1_win_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.164ns (13.022%)  route 1.095ns (86.978%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[0]_rep/C
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B2/jwin_reg[0]_rep/Q
                         net (fo=98, routed)          1.095     1.259    S0/prev_j1_win_reg_0
    SLICE_X33Y57         FDCE                                         r  S0/prev_j1_win_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.828     1.956    S0/CLK_IBUF_BUFG
    SLICE_X33Y57         FDCE                                         r  S0/prev_j1_win_reg/C

Slack:                    inf
  Source:                 B2/jwin_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.208ns (15.183%)  route 1.162ns (84.817%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[0]_rep/C
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B2/jwin_reg[0]_rep/Q
                         net (fo=98, routed)          1.162     1.326    S0/prev_j1_win_reg_0
    SLICE_X35Y59         LUT5 (Prop_lut5_I2_O)        0.044     1.370 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.370    S0/score_1[2]_i_1_n_0
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.827     1.955    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[2]/C

Slack:                    inf
  Source:                 B2/jwin_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.209ns (15.245%)  route 1.162ns (84.755%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE                         0.000     0.000 r  B2/jwin_reg[0]_rep/C
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B2/jwin_reg[0]_rep/Q
                         net (fo=98, routed)          1.162     1.326    S0/prev_j1_win_reg_0
    SLICE_X35Y59         LUT4 (Prop_lut4_I1_O)        0.045     1.371 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.371    S0/score_1[1]_i_1_n_0
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.827     1.955    S0/CLK_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  S0/score_1_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RE0/G_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.580ns  (logic 0.255ns (16.110%)  route 1.325ns (83.890%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  RST_IBUF_inst/O
                         net (fo=1, routed)           1.325     1.535    S0/RST_IBUF
    SLICE_X28Y56         LUT3 (Prop_lut3_I0_O)        0.045     1.580 r  S0/G_RESET_i_1/O
                         net (fo=1, routed)           0.000     1.580    RE0/G_RESET_reg_0
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.831     1.958    RE0/CLK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  RE0/G_RESET_reg/C





