V3 149
FL C:/MyProject/DDR2interface_test/DDR2interface7/mem_interface_top.vhd 2007/01/26.16:16:06 I.27
EN work/mem_interface_top 1179926672 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/mem_interface_top.vhd \
      PB ieee/std_logic_1164 1140839709
AR work/mem_interface_top/arc_mem_interface_top 1179926673 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/mem_interface_top.vhd \
      EN work/mem_interface_top 1179926672 CP ddr2_top_16bit_00 \
      CP infrastructure_top
FL C:/MyProject/DDR2interface_test/DDR2interface5/hispdclks_pkg_2vp20.vhd 2003/10/30.16:45:56 I.27
PH work/HISPDCLKS_PKG_2vp20 1172480397 \
      FL C:/MyProject/DDR2interface_test/DDR2interface5/hispdclks_pkg_2vp20.vhd \
      PB ieee/std_logic_1164 1140839709 CD dcmx0y0_2vp20 CD dcmx1y0_2vp20 \
      CD dcmx2y0_2vp20  CD dcmx3y0_2vp20  CD dcmx0y1_2vp20  CD dcmx1y1_2vp20 \
      CD dcmx2y1_2vp20  CD dcmx3y1_2vp20
FL C:/MyProject/DDR2interface_test/DDR2interface7/RAM_8D.vhd 2007/01/26.16:08:20 I.27
EN work/RAM_8D 1179926632          FL C:/MyProject/DDR2interface_test/DDR2interface7/RAM_8D.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/RAM_8D/arc_RAM_8D 1179926633 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/RAM_8D.vhd EN work/RAM_8D 1179926632 \
      CP RAM16X1D
FL C:/MyProject/DDR2interface_test/DDR2interface7/cal_div2f.vhd 2007/01/26.16:08:20 I.27
EN work/cal_div2f 1179926638       FL C:/MyProject/DDR2interface_test/DDR2interface7/cal_div2f.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/cal_div2f/arc_cal_div2f 1179926639 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/cal_div2f.vhd \
      EN work/cal_div2f 1179926638
FL C:/MyProject/DDR2interface_test/DDR2interface7/cal_div2.vhd 2007/01/26.16:08:20 I.27
EN work/cal_div2 1179926636        FL C:/MyProject/DDR2interface_test/DDR2interface7/cal_div2.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/cal_div2/arc_cal_div2 1179926637 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/cal_div2.vhd \
      EN work/cal_div2 1179926636
FL C:/MyProject/DDR2interface_test/DDR2interface7/cal_top.vhd 2007/01/26.16:08:20 I.27
EN work/cal_top 1179926658         FL C:/MyProject/DDR2interface_test/DDR2interface7/cal_top.vhd \
      PB ieee/std_logic_1164 1140839709
AR work/cal_top/arc_cal_top 1179926659 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/cal_top.vhd \
      EN work/cal_top 1179926658 CP DCM    CP BUFG           CP cal_ctl \
      CP cal_div2       CP cal_div2f      CP cal_reg        CP dqs_delay
FL C:/MyProject/DDR2interface_test/DDR2interface7/infrastructure_iobs_16bit.vhd 2007/01/26.16:08:21 I.27
EN work/infrastructure_iobs_16bit 1179926642 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/infrastructure_iobs_16bit.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/infrastructure_iobs_16bit/arc_infrastructure_iobs_16bit 1179926643 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/infrastructure_iobs_16bit.vhd \
      EN work/infrastructure_iobs_16bit 1179926642 CP FDDRRSE CP OBUF
FL C:/MyProject/DDR2interface_test/DDR2interface7/cal_reg.vhd 2007/01/26.16:08:20 I.27
EN work/cal_reg 1179926640         FL C:/MyProject/DDR2interface_test/DDR2interface7/cal_reg.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/cal_reg/arc_cal_reg 1179926641 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/cal_reg.vhd \
      EN work/cal_reg 1179926640 CP FD
FL C:/MyProject/DDR2interface_test/DDR2interface7/data_path_rst.vhd 2007/01/26.16:08:20 I.27
EN work/data_path_rst 1179926654 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/data_path_rst.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/data_path_rst/arc_data_path_rst 1179926655 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/data_path_rst.vhd \
      EN work/data_path_rst 1179926654 CP FD
FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr2_dqs_div.vhd 2007/01/26.16:08:20 I.27
EN work/ddr2_dqs_div 1179926626 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr2_dqs_div.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/ddr2_dqs_div/ddr2_dqs_div_arch 1179926627 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr2_dqs_div.vhd \
      EN work/ddr2_dqs_div 1179926626 CP FDC
FL C:/MyProject/DDR2interface_test/DDR2interface7/dqs_delay.vhd 2007/01/26.16:08:20 I.27
EN work/dqs_delay 1179926624       FL C:/MyProject/DDR2interface_test/DDR2interface7/dqs_delay.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/dqs_delay/arc_dqs_delay 1179926625 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/dqs_delay.vhd \
      EN work/dqs_delay 1179926624 CP LUT4
FL C:/MyProject/DDR2interface_test/DDR2interface7/controller_16bit_00.vhd 2007/01/26.16:08:21 I.27
EN work/controller_16bit_00 1179926660 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/controller_16bit_00.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715 \
      PH work/parameter_16bit_00 1179926617
AR work/controller_16bit_00/arc_controller_16bit_00 1179926661 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/controller_16bit_00.vhd \
      EN work/controller_16bit_00 1179926660 CP FD
FL C:/MyProject/DDR2interface_test/DDR2interface7/data_read_controller_16bit_rl.vhd 2007/01/26.16:08:21 I.27
EN work/data_read_controller_16bit_rl 1179926650 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/data_read_controller_16bit_rl.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/data_read_controller_16bit_rl/arc_data_read_controller_16bit_rl 1179926651 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/data_read_controller_16bit_rl.vhd \
      EN work/data_read_controller_16bit_rl 1179926650 CP dqs_delay \
      CP ddr2_dqs_div   CP ddr2_transfer_done
FL C:/MyProject/DDR2interface_test/DDR2interface7/controller_iobs_16bit_00.vhd 2007/01/26.16:08:21 I.27
EN work/controller_iobs_16bit_00 1179926644 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/controller_iobs_16bit_00.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715 \
      PH work/parameter_16bit_00 1179926617
AR work/controller_iobs_16bit_00/arc_controller_iobs_16bit_00 1179926645 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/controller_iobs_16bit_00.vhd \
      EN work/controller_iobs_16bit_00 1179926644 CP FD CP OBUF CP IBUF
FL C:/MyProject/DDR2interface_test/DDR2interface7/data_read_16bit_rl.vhd 2007/01/26.16:08:21 I.27
EN work/data_read_16bit_rl 1179926648 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/data_read_16bit_rl.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/data_read_16bit_rl/arc_data_read_16bit_rl 1179926649 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/data_read_16bit_rl.vhd \
      EN work/data_read_16bit_rl 1179926648 CP ddr2_dqbit CP RAM_8D
FL C:/MyProject/DDR2interface_test/DDR2interface7/iobs_16bit_00.vhd 2007/01/26.16:08:21 I.27
EN work/iobs_16bit_00 1179926666 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/iobs_16bit_00.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715 \
      PH work/parameter_16bit_00 1179926617
AR work/iobs_16bit_00/arc_iobs_16bit_00 1179926667 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/iobs_16bit_00.vhd \
      EN work/iobs_16bit_00 1179926666 CP infrastructure_iobs_16bit \
      CP controller_iobs_16bit_00 CP data_path_iobs_16bit
FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr2_dqbit.vhd 2007/01/26.16:08:20 I.27
EN work/ddr2_dqbit 1179926630 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr2_dqbit.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/ddr2_dqbit/ddr2_dqbit_arch 1179926631 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr2_dqbit.vhd \
      EN work/ddr2_dqbit 1179926630 CP FDCE
FL C:/MyProject/DDR2interface_test/DDR2interface7/system_controller.vhd 2007/02/27.17:09:24 I.27
EN work/system_controller 1179926674 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/system_controller.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/std_logic_arith 1140839711 \
      PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/system_controller/arc_controller 1179926675 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/system_controller.vhd \
      EN work/system_controller 1179926674
FL C:/MyProject/DDR2interface_test/DDR2interface7/data_path_16bit_rl.vhd 2007/01/26.16:08:21 I.27
EN work/data_path_16bit_rl 1179926662 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/data_path_16bit_rl.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715 \
      PH work/parameter_16bit_00 1179926617
AR work/data_path_16bit_rl/arc_data_path_16bit_rl 1179926663 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/data_path_16bit_rl.vhd \
      EN work/data_path_16bit_rl 1179926662 CP data_read_16bit_rl \
      CP data_read_controller_16bit_rl CP data_write_16bit CP data_path_rst
FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr_dq_iob.vhd 2007/01/26.16:08:20 I.27
EN work/ddr_dq_iob 1179926620 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr_dq_iob.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/ddr_dq_iob/arc_ddr_dq_iob 1179926621 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr_dq_iob.vhd \
      EN work/ddr_dq_iob 1179926620 CP FDDRRSE CP FDCE       CP OBUFT          CP IBUF
FL C:/MyProject/DDR2interface_test/DDR2interface7/infrastructure_top.vhd 2007/01/26.16:08:21 I.27
EN work/infrastructure_top 1179926670 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/infrastructure_top.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/infrastructure_top/arc_infrastructure_top 1179926671 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/infrastructure_top.vhd \
      EN work/infrastructure_top 1179926670 CP clk_dcm CP cal_top
FL C:/MyProject/DDR2interface_test/DDR2interface7/parameter_16bit_00.vhd 2007/01/26.16:16:56 I.27
PH work/parameter_16bit_00 1179926617 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/parameter_16bit_00.vhd \
      PB ieee/std_logic_1164 1140839709
FL C:/MyProject/DDR2interface_test/DDR2interface7/infrastructure.vhd 2007/01/26.16:08:21 I.27
EN work/infrastructure 1179926664 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/infrastructure.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/infrastructure/arc_infrastructure 1179926665 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/infrastructure.vhd \
      EN work/infrastructure 1179926664
FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr_dqs_iob.vhd 2007/01/26.16:08:20 I.27
EN work/ddr_dqs_iob 1179926618 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr_dqs_iob.vhd \
      PB ieee/std_logic_1164 1140839709
AR work/ddr_dqs_iob/arc_ddr_dqs_iob 1179926619 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr_dqs_iob.vhd \
      EN work/ddr_dqs_iob 1179926618 CP FD CP FDDRRSE        CP IOBUFDS_BLVDS_25
FL C:/MyProject/DDR2interface_test/DDR2interface7/data_path_iobs_16bit.vhd 2007/01/26.16:08:21 I.27
EN work/data_path_iobs_16bit 1179926646 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/data_path_iobs_16bit.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715 \
      PH work/parameter_16bit_00 1179926617
AR work/data_path_iobs_16bit/arc_data_path_iobs_16bit 1179926647 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/data_path_iobs_16bit.vhd \
      EN work/data_path_iobs_16bit 1179926646 CP ddr_dqs_iob CP ddr_dq_iob \
      CP ddr2_dm_16bit
FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr2_top_16bit_00.vhd 2007/01/26.16:08:21 I.27
EN work/ddr2_top_16bit_00 1179926668 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr2_top_16bit_00.vhd \
      PB ieee/std_logic_1164 1140839709 PH work/parameter_16bit_00 1179926617
AR work/ddr2_top_16bit_00/arc_ddr2_top_16bit_00 1179926669 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr2_top_16bit_00.vhd \
      EN work/ddr2_top_16bit_00 1179926668 CP controller_16bit_00 \
      CP data_path_16bit_rl CP infrastructure CP iobs_16bit_00
FL C:/MyProject/DDR2interface_test/DDR2interface7/data_write_16bit.vhd 2007/01/26.16:08:21 I.27
EN work/data_write_16bit 1179926652 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/data_write_16bit.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/data_write_16bit/arc_data_write_16bit 1179926653 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/data_write_16bit.vhd \
      EN work/data_write_16bit 1179926652 CP FD
FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr2_dm_16bit.vhd 2007/01/26.16:08:21 I.27
EN work/ddr2_dm_16bit 1179926622 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr2_dm_16bit.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/ddr2_dm_16bit/arc_ddr2_dm_16bit 1179926623 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr2_dm_16bit.vhd \
      EN work/ddr2_dm_16bit 1179926622 CP FDDRRSE CP OBUF
FL C:/MyProject/DDR2interface_test/DDR2interface7/clk_dcm.vhd 2007/03/01.11:47:17 I.27
EN work/clk_dcm 1179926656         FL C:/MyProject/DDR2interface_test/DDR2interface7/clk_dcm.vhd \
      PB ieee/std_logic_1164 1140839709 PH ieee/NUMERIC_STD 1140839720
AR work/clk_dcm/arc_clk_dcm 1179926657 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/clk_dcm.vhd \
      EN work/clk_dcm 1179926656 CP DCM    CP dcmx3y0_2vp20  CP BUFG
FL C:/MyProject/DDR2interface_test/DDR2interface7/cal_ctl.vhd 2007/01/26.16:08:20 I.27
EN work/cal_ctl 1179926634         FL C:/MyProject/DDR2interface_test/DDR2interface7/cal_ctl.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/cal_ctl/arc_cal_ctl 1179926635 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/cal_ctl.vhd \
      EN work/cal_ctl 1179926634
FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr2_transfer_done.vhd 2007/01/26.16:08:20 I.27
EN work/ddr2_transfer_done 1179926628 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr2_transfer_done.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/ddr2_transfer_done/ddr2_transfer_done_arch 1179926629 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/ddr2_transfer_done.vhd \
      EN work/ddr2_transfer_done 1179926628 CP LUT2 CP FDR   CP LUT3           CP FD
FL C:/MyProject/DDR2interface_test/DDR2interface7/top.vhd 2007/03/22.16:17:06 I.27
EN work/HD_Gen_Module 1179926676   FL C:/MyProject/DDR2interface_test/DDR2interface7/top.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/std_logic_arith 1140839711 \
      PB ieee/STD_LOGIC_UNSIGNED 1140839715 LB UNISIM PH unisim/VCOMPONENTS 1142233852
AR work/HD_Gen_Module/Behavioral 1179926677 \
      FL C:/MyProject/DDR2interface_test/DDR2interface7/top.vhd \
      EN work/HD_Gen_Module 1179926676 CP IBUFGDS CP BUFG    CP mem_interface_top \
      CP system_controller
