// Define
//../hdl/FPU_define.v

// testbench
top_tb.v

../syn/netlist/controller_syn.v

# Logic Gate models
-v /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/verilog/slow_vdd1v2_basicCells.v

+define+GATESIM
+maxdelays
+neg_tchk