$date
	Sun Dec 22 01:39:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module top_proc_tb $end
$var wire 32 ! instr [31:0] $end
$var wire 32 " dWriteData [31:0] $end
$var wire 32 # dReadData [31:0] $end
$var wire 32 $ dAddress [31:0] $end
$var wire 32 % WriteBackData [31:0] $end
$var wire 32 & PC [31:0] $end
$var wire 1 ' MemWrite $end
$var wire 1 ( MemRead $end
$var reg 1 ) clk $end
$var reg 1 * rst $end
$scope module ram_inst $end
$var wire 9 + addr [8:0] $end
$var wire 1 ) clk $end
$var wire 1 ' we $end
$var wire 32 , din [31:0] $end
$var reg 32 - dout [31:0] $end
$upscope $end
$scope module rom_inst $end
$var wire 9 . addr [8:0] $end
$var wire 1 ) clk $end
$var reg 32 / dout [31:0] $end
$upscope $end
$scope module uut $end
$var wire 1 ) clk $end
$var wire 32 0 dReadData [31:0] $end
$var wire 32 1 instr [31:0] $end
$var wire 1 * rst $end
$var wire 32 2 dWriteData [31:0] $end
$var wire 32 3 dAddress [31:0] $end
$var wire 1 4 Zero $end
$var wire 32 5 WriteBackData [31:0] $end
$var wire 32 6 PC [31:0] $end
$var parameter 7 7 BTYPE $end
$var parameter 3 8 DECODE $end
$var parameter 3 9 EXECUTE $end
$var parameter 3 : FETCH $end
$var parameter 32 ; INITIAL_PC $end
$var parameter 7 < ITYPE $end
$var parameter 7 = LOAD $end
$var parameter 3 > MEMORY $end
$var parameter 3 ? NONE $end
$var parameter 7 @ RTYPE $end
$var parameter 7 A STYPE $end
$var parameter 3 B WRITE_BACK $end
$var reg 4 C ALUCtrl [3:0] $end
$var reg 1 D ALUSrc $end
$var reg 1 ( MemRead $end
$var reg 1 E MemToReg $end
$var reg 1 ' MemWrite $end
$var reg 1 F PCSrc $end
$var reg 1 G RegWrite $end
$var reg 1 H loadPC $end
$var reg 3 I state [2:0] $end
$scope module dp $end
$var wire 4 J ALUCtrl [3:0] $end
$var wire 1 D ALUSrc $end
$var wire 1 E MemToReg $end
$var wire 1 F PCSrc $end
$var wire 1 G RegWrite $end
$var wire 32 K alu_op1 [31:0] $end
$var wire 1 ) clk $end
$var wire 32 L dAddress [31:0] $end
$var wire 32 M dReadData [31:0] $end
$var wire 32 N dWriteData [31:0] $end
$var wire 32 O instr [31:0] $end
$var wire 1 H loadPC $end
$var wire 1 * rst $end
$var wire 5 P writeReg [4:0] $end
$var wire 5 Q readReg2 [4:0] $end
$var wire 5 R readReg1 [4:0] $end
$var wire 32 S readData2 [31:0] $end
$var wire 32 T readData1 [31:0] $end
$var wire 32 U imm_S [31:0] $end
$var wire 32 V imm_I_L [31:0] $end
$var wire 32 W imm_B [31:0] $end
$var wire 32 X imm [31:0] $end
$var wire 32 Y alu_result [31:0] $end
$var wire 32 Z alu_op2 [31:0] $end
$var wire 1 4 Zero $end
$var wire 32 [ WriteBackData [31:0] $end
$var wire 32 \ PC [31:0] $end
$var parameter 7 ] BTYPE $end
$var parameter 32 ^ INITIAL_PC $end
$var parameter 7 _ ITYPE $end
$var parameter 7 ` LOAD $end
$var parameter 7 a RTYPE $end
$var parameter 7 b STYPE $end
$var reg 32 c currentPC [31:0] $end
$scope module alu_unit $end
$var wire 4 d alu_op [3:0] $end
$var wire 32 e op1 [31:0] $end
$var wire 32 f op2 [31:0] $end
$var parameter 4 g ALUOP_ADD $end
$var parameter 4 h ALUOP_AND $end
$var parameter 4 i ALUOP_LESS $end
$var parameter 4 j ALUOP_LSHIFT $end
$var parameter 4 k ALUOP_NRSHIFT $end
$var parameter 4 l ALUOP_OR $end
$var parameter 4 m ALUOP_RSHIFT $end
$var parameter 4 n ALUOP_SUB $end
$var parameter 4 o ALUOP_XOR $end
$var reg 32 p result [31:0] $end
$var reg 1 4 zero $end
$upscope $end
$scope module register_file $end
$var wire 1 ) clk $end
$var wire 5 q readReg1 [4:0] $end
$var wire 5 r readReg2 [4:0] $end
$var wire 1 G write $end
$var wire 32 s writeData [31:0] $end
$var wire 5 t writeReg [4:0] $end
$var parameter 32 u DATAWIDTH $end
$var reg 32 v readData1 [31:0] $end
$var reg 32 w readData2 [31:0] $end
$var reg 1 x registers [31:31] $end
$var integer 32 y i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 u
b101 o
b110 n
b1000 m
b1 l
b1010 k
b1001 j
b100 i
b0 h
b10 g
b100011 b
b110011 a
b11 `
b10011 _
b10000000000000000000000 ^
b1100011 ]
b100 B
b100011 A
b110011 @
b111 ?
b11 >
b11 =
b10011 <
b10000000000000000000000 ;
b0 :
b10 9
b1 8
b1100011 7
$end
#0
$dumpvars
b100000 y
0x
bx w
bx v
bx t
bx s
bx r
bx q
bx p
bx f
bx e
b0 d
b10000000000000000000000 c
b10000000000000000000000 \
bx [
bx Z
bx Y
bx X
bx0 W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
b0 J
b1 I
0H
0G
0F
0E
0D
b0 C
b10000000000000000000000 6
bx 5
04
bx 3
bx 2
bx 1
bx 0
bx /
b0 .
bx -
bx ,
bx +
1*
0)
0(
0'
b10000000000000000000000 &
bx %
bx $
bx #
bx "
bx !
$end
#2
0*
#5
b111 X
b0 R
b0 q
b111 Q
b111 r
b10 P
b10 t
b111 V
b10 U
b10 W
b10 C
b10 J
b10 d
1D
b11100000000000100010011 !
b11100000000000100010011 /
b11100000000000100010011 1
b11100000000000100010011 O
b10 I
bx %
bx 5
bx [
bx s
bx +
b111 Z
b111 f
bx $
bx 3
bx L
bx Y
bx p
b0x "
b0x ,
b0x 2
b0x N
b0x S
b0x w
b0x K
b0x e
b0x T
b0x v
1)
#10
0)
#15
b0x %
b0x 5
b0x [
b0x s
b0x +
b0x $
b0x 3
b0x L
b0x Y
b0x p
b0x Z
b0x f
b0 C
b0 J
b0 d
0D
b11 I
1)
#20
0)
#25
1G
b100 I
1)
#30
0)
#35
1H
0G
b0 I
1)
#40
0)
#45
0H
b100 .
b1 I
b10000000000000000000100 &
b10000000000000000000100 6
b10000000000000000000100 \
b10000000000000000000100 c
1)
#50
0)
#55
bx X
bx R
bx q
bx Q
bx r
bx P
bx t
bx V
bx U
bx0 W
bx !
bx /
bx 1
bx O
b10 I
1)
#60
0)
#65
b11 I
1)
#70
0)
#75
b100 I
1)
#80
0)
#85
1H
b0 I
1)
#90
0)
#95
b1000 .
0H
b10000000000000000001000 &
b10000000000000000001000 6
b10000000000000000001000 \
b10000000000000000001000 c
b1 I
1)
#100
0)
#105
b10 I
1)
#110
0)
#115
b11 I
1)
#120
0)
#125
b100 I
1)
#130
0)
#135
1H
b0 I
1)
#140
0)
#145
0H
b1100 .
b1 I
b10000000000000000001100 &
b10000000000000000001100 6
b10000000000000000001100 \
b10000000000000000001100 c
1)
#150
0)
#155
b10 I
1)
#160
0)
#165
b11 I
1)
#170
0)
#175
b100 I
1)
#180
0)
#185
1H
b0 I
1)
#190
0)
#195
b10000 .
0H
b10000000000000000010000 &
b10000000000000000010000 6
b10000000000000000010000 \
b10000000000000000010000 c
b1 I
1)
#200
0)
#205
b10 I
1)
#210
0)
#215
b11 I
1)
#220
0)
#225
b100 I
1)
#230
0)
#235
1H
b0 I
1)
#240
0)
#245
0H
b10100 .
b1 I
b10000000000000000010100 &
b10000000000000000010100 6
b10000000000000000010100 \
b10000000000000000010100 c
1)
#250
0)
#255
b10 I
1)
#260
0)
#265
b11 I
1)
#270
0)
#275
b100 I
1)
#280
0)
#285
1H
b0 I
1)
#290
0)
#295
b11000 .
0H
b10000000000000000011000 &
b10000000000000000011000 6
b10000000000000000011000 \
b10000000000000000011000 c
b1 I
1)
#300
0)
#305
b10 I
1)
#310
0)
#315
b11 I
1)
#320
0)
#325
b100 I
1)
#330
0)
#335
1H
b0 I
1)
#340
0)
#345
0H
b11100 .
b1 I
b10000000000000000011100 &
b10000000000000000011100 6
b10000000000000000011100 \
b10000000000000000011100 c
1)
#350
0)
#355
b10 I
1)
#360
0)
#365
b11 I
1)
#370
0)
#375
b100 I
1)
#380
0)
#385
1H
b0 I
1)
#390
0)
#395
b100000 .
0H
b10000000000000000100000 &
b10000000000000000100000 6
b10000000000000000100000 \
b10000000000000000100000 c
b1 I
1)
#400
0)
#405
b10 I
1)
#410
0)
#415
b11 I
1)
#420
0)
#425
b100 I
1)
#430
0)
#435
1H
b0 I
1)
#440
0)
#445
0H
b100100 .
b1 I
b10000000000000000100100 &
b10000000000000000100100 6
b10000000000000000100100 \
b10000000000000000100100 c
1)
#450
0)
#455
b10 I
1)
#460
0)
#465
b11 I
1)
#470
0)
#475
b100 I
1)
#480
0)
#485
1H
b0 I
1)
#490
0)
#495
b101000 .
0H
b10000000000000000101000 &
b10000000000000000101000 6
b10000000000000000101000 \
b10000000000000000101000 c
b1 I
1)
#500
0)
#505
b10 I
1)
#510
0)
#515
b11 I
1)
#520
0)
#525
b100 I
1)
#530
0)
#535
1H
b0 I
1)
#540
0)
#545
0H
b101100 .
b1 I
b10000000000000000101100 &
b10000000000000000101100 6
b10000000000000000101100 \
b10000000000000000101100 c
1)
#550
0)
#555
b10 I
1)
#560
0)
#565
b11 I
1)
#570
0)
#575
b100 I
1)
#580
0)
#585
1H
b0 I
1)
#590
0)
#595
b110000 .
0H
b10000000000000000110000 &
b10000000000000000110000 6
b10000000000000000110000 \
b10000000000000000110000 c
b1 I
1)
#600
0)
#605
b10 I
1)
#610
0)
#615
b11 I
1)
#620
0)
#625
b100 I
1)
#630
0)
#635
1H
b0 I
1)
#640
0)
#645
0H
b110100 .
b1 I
b10000000000000000110100 &
b10000000000000000110100 6
b10000000000000000110100 \
b10000000000000000110100 c
1)
#650
0)
#655
b10 I
1)
#660
0)
#665
b11 I
1)
#670
0)
#675
b100 I
1)
#680
0)
#685
1H
b0 I
1)
#690
0)
#695
b111000 .
0H
b10000000000000000111000 &
b10000000000000000111000 6
b10000000000000000111000 \
b10000000000000000111000 c
b1 I
1)
#700
0)
#705
b10 I
1)
#710
0)
#715
b11 I
1)
#720
0)
#725
b100 I
1)
#730
0)
#735
1H
b0 I
1)
#740
0)
#745
0H
b111100 .
b1 I
b10000000000000000111100 &
b10000000000000000111100 6
b10000000000000000111100 \
b10000000000000000111100 c
1)
#750
0)
#755
b10 I
1)
#760
0)
#765
b11 I
1)
#770
0)
#775
b100 I
1)
#780
0)
#785
1H
b0 I
1)
#790
0)
#795
b1000000 .
0H
b10000000000000001000000 &
b10000000000000001000000 6
b10000000000000001000000 \
b10000000000000001000000 c
b1 I
1)
#800
0)
#805
b10 I
1)
#810
0)
#815
b11 I
1)
#820
0)
#825
b100 I
1)
#830
0)
#835
1H
b0 I
1)
#840
0)
#845
0H
b1000100 .
b1 I
b10000000000000001000100 &
b10000000000000001000100 6
b10000000000000001000100 \
b10000000000000001000100 c
1)
#850
0)
#855
b10 I
1)
#860
0)
#865
b11 I
1)
#870
0)
#875
b100 I
1)
#880
0)
#885
1H
b0 I
1)
#890
0)
#895
b1001000 .
0H
b10000000000000001001000 &
b10000000000000001001000 6
b10000000000000001001000 \
b10000000000000001001000 c
b1 I
1)
#900
0)
#905
b10 I
1)
#910
0)
#915
b11 I
1)
#920
0)
#925
b100 I
1)
#930
0)
#935
1H
b0 I
1)
#940
0)
#945
0H
b1001100 .
b1 I
b10000000000000001001100 &
b10000000000000001001100 6
b10000000000000001001100 \
b10000000000000001001100 c
1)
#950
0)
#955
b10 I
1)
#960
0)
#965
b11 I
1)
#970
0)
#975
b100 I
1)
#980
0)
#985
1H
b0 I
1)
#990
0)
#995
b1010000 .
0H
b10000000000000001010000 &
b10000000000000001010000 6
b10000000000000001010000 \
b10000000000000001010000 c
b1 I
1)
#1000
0)
#1002
