{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597577281967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597577281997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 16 16:58:01 2020 " "Processing started: Sun Aug 16 16:58:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597577281997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597577281997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597577281998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597577284355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597577284356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/shifter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577314925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597577314925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 4 4 " "Found 4 design units, including 4 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577314946 ""} { "Info" "ISGN_ENTITY_NAME" "2 Dec " "Found entity 2: Dec" {  } { { "regfile.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/regfile.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577314946 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFFE " "Found entity 3: vDFFE" {  } { { "regfile.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/regfile.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577314946 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux8 " "Found entity 4: Mux8" {  } { { "regfile.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/regfile.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577314946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597577314946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_top.v 4 4 " "Found 4 design units, including 4 entities, in source file lab6_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_top " "Found entity 1: lab6_top" {  } { { "lab6_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577314966 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_iface " "Found entity 2: input_iface" {  } { { "lab6_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577314966 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFF " "Found entity 3: vDFF" {  } { { "lab6_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577314966 ""} { "Info" "ISGN_ENTITY_NAME" "4 sseg " "Found entity 4: sseg" {  } { { "lab6_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577314966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597577314966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_autograder_check.v 1 1 " "Found 1 design units, including 1 entities, in source file lab6_autograder_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_check " "Found entity 1: lab6_check" {  } { { "lab6_autograder_check.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_autograder_check.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577314982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597577314982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecoder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder_tb " "Found entity 1: InstructionDecoder_tb" {  } { { "instructionDecoder_tb.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/instructionDecoder_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577314997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597577314997 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instructionDecoder.v(87) " "Verilog HDL warning at instructionDecoder.v(87): extended using \"x\" or \"z\"" {  } { { "instructionDecoder.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/instructionDecoder.v" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597577315009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.v 2 2 " "Found 2 design units, including 2 entities, in source file instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "instructionDecoder.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/instructionDecoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577315017 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux3H " "Found entity 2: Mux3H" {  } { { "instructionDecoder.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/instructionDecoder.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577315017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597577315017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_tb " "Found entity 1: control_tb" {  } { { "fsm_tb.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm_tb.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577315034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597577315034 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sWait fsm_tb.v 4 fsm.v(78) " "Verilog HDL macro warning at fsm.v(78): overriding existing definition for macro \"sWait\", which was defined in \"fsm_tb.v\", line 4" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v" 78 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1597577315050 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sDecode fsm_tb.v 5 fsm.v(79) " "Verilog HDL macro warning at fsm.v(79): overriding existing definition for macro \"sDecode\", which was defined in \"fsm_tb.v\", line 5" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v" 79 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1597577315051 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sGetB fsm_tb.v 6 fsm.v(80) " "Verilog HDL macro warning at fsm.v(80): overriding existing definition for macro \"sGetB\", which was defined in \"fsm_tb.v\", line 6" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v" 80 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1597577315051 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sGetA fsm_tb.v 7 fsm.v(81) " "Verilog HDL macro warning at fsm.v(81): overriding existing definition for macro \"sGetA\", which was defined in \"fsm_tb.v\", line 7" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v" 81 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1597577315052 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sAND_ADD fsm_tb.v 8 fsm.v(82) " "Verilog HDL macro warning at fsm.v(82): overriding existing definition for macro \"sAND_ADD\", which was defined in \"fsm_tb.v\", line 8" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v" 82 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1597577315052 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sMVN_MOV fsm_tb.v 9 fsm.v(83) " "Verilog HDL macro warning at fsm.v(83): overriding existing definition for macro \"sMVN_MOV\", which was defined in \"fsm_tb.v\", line 9" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v" 83 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1597577315052 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sGetStatus fsm_tb.v 10 fsm.v(84) " "Verilog HDL macro warning at fsm.v(84): overriding existing definition for macro \"sGetStatus\", which was defined in \"fsm_tb.v\", line 10" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v" 84 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1597577315052 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sResultToRd fsm_tb.v 11 fsm.v(85) " "Verilog HDL macro warning at fsm.v(85): overriding existing definition for macro \"sResultToRd\", which was defined in \"fsm_tb.v\", line 11" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v" 85 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1597577315053 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sMovImToRn fsm_tb.v 12 fsm.v(86) " "Verilog HDL macro warning at fsm.v(86): overriding existing definition for macro \"sMovImToRn\", which was defined in \"fsm_tb.v\", line 12" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v" 86 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1597577315053 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(109) " "Verilog HDL warning at fsm.v(109): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597577315053 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(110) " "Verilog HDL warning at fsm.v(110): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597577315054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(127) " "Verilog HDL warning at fsm.v(127): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597577315054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(174) " "Verilog HDL warning at fsm.v(174): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v" 174 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597577315054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(183) " "Verilog HDL warning at fsm.v(183): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v" 183 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597577315054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(201) " "Verilog HDL warning at fsm.v(201): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v" 201 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597577315055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577315059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597577315059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath_tb.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577315074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597577315074 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.v(189) " "Verilog HDL warning at datapath.v(189): extended using \"x\" or \"z\"" {  } { { "datapath.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v" 189 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597577315089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 3 3 " "Found 3 design units, including 3 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577315099 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux2a " "Found entity 2: Mux2a" {  } { { "datapath.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577315099 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mux4b " "Found entity 3: Mux4b" {  } { { "datapath.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577315099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597577315099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/cpu_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577315118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597577315118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/cpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577315138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597577315138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "alu_tb.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577315157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597577315157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 3 3 " "Found 3 design units, including 3 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/alu.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577315183 ""} { "Info" "ISGN_ENTITY_NAME" "2 AddSub " "Found entity 2: AddSub" {  } { { "alu.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/alu.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577315183 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder1 " "Found entity 3: Adder1" {  } { { "alu.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/alu.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597577315183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597577315183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_top " "Elaborating entity \"lab6_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597577315379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_iface input_iface:IN " "Elaborating entity \"input_iface\" for hierarchy \"input_iface:IN\"" {  } { { "lab6_top.v" "IN" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577315521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF input_iface:IN\|vDFF:REG " "Elaborating entity \"vDFF\" for hierarchy \"input_iface:IN\|vDFF:REG\"" {  } { { "lab6_top.v" "REG" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577315599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:U " "Elaborating entity \"cpu\" for hierarchy \"cpu:U\"" {  } { { "lab6_top.v" "U" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577315665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:U\|vDFFE:InstructionReg " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:U\|vDFFE:InstructionReg\"" {  } { { "cpu.v" "InstructionReg" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577315771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder cpu:U\|InstructionDecoder:InstrDec " "Elaborating entity \"InstructionDecoder\" for hierarchy \"cpu:U\|InstructionDecoder:InstrDec\"" {  } { { "cpu.v" "InstrDec" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/cpu.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577315855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3H cpu:U\|InstructionDecoder:InstrDec\|Mux3H:MuxToReadnumWritenum " "Elaborating entity \"Mux3H\" for hierarchy \"cpu:U\|InstructionDecoder:InstrDec\|Mux3H:MuxToReadnumWritenum\"" {  } { { "instructionDecoder.v" "MuxToReadnumWritenum" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/instructionDecoder.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577315921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 instructionDecoder.v(87) " "Verilog HDL assignment warning at instructionDecoder.v(87): truncated value with size 16 to match size of target (3)" {  } { { "instructionDecoder.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/instructionDecoder.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597577315922 "|lab6_top|cpu:U|InstructionDecoder:InstrDec|Mux3H:MuxToReadnumWritenum"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "instructionDecoder.v(83) " "Verilog HDL Case Statement information at instructionDecoder.v(83): all case item expressions in this case statement are onehot" {  } { { "instructionDecoder.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/instructionDecoder.v" 83 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1597577315923 "|lab6_top|cpu:U|InstructionDecoder:InstrDec|Mux3H:MuxToReadnumWritenum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu:U\|control:FSM " "Elaborating entity \"control\" for hierarchy \"cpu:U\|control:FSM\"" {  } { { "cpu.v" "FSM" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/cpu.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577316004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF cpu:U\|control:FSM\|vDFF:STATE " "Elaborating entity \"vDFF\" for hierarchy \"cpu:U\|control:FSM\|vDFF:STATE\"" {  } { { "fsm.v" "STATE" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577316090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:U\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:U\|datapath:DP\"" {  } { { "cpu.v" "DP" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/cpu.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577316153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:U\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:U\|datapath:DP\|regfile:REGFILE\"" {  } { { "datapath.v" "REGFILE" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577316260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec cpu:U\|datapath:DP\|regfile:REGFILE\|Dec:DecIn " "Elaborating entity \"Dec\" for hierarchy \"cpu:U\|datapath:DP\|regfile:REGFILE\|Dec:DecIn\"" {  } { { "regfile.v" "DecIn" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/regfile.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577316342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 regfile.v(68) " "Verilog HDL assignment warning at regfile.v(68): truncated value with size 32 to match size of target (8)" {  } { { "regfile.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/regfile.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597577316343 "|lab6_top|cpu:U|datapath:DP|regfile:REGFILE|Dec:DecIn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8 cpu:U\|datapath:DP\|regfile:REGFILE\|Mux8:MuxOut " "Elaborating entity \"Mux8\" for hierarchy \"cpu:U\|datapath:DP\|regfile:REGFILE\|Mux8:MuxOut\"" {  } { { "regfile.v" "MuxOut" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/regfile.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577316436 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "regfile.v(98) " "Verilog HDL Case Statement information at regfile.v(98): all case item expressions in this case statement are onehot" {  } { { "regfile.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/regfile.v" 98 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1597577316440 "|lab6_top|cpu:U|datapath:DP|regfile:REGFILE|Mux8:MuxOut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:U\|datapath:DP\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"cpu:U\|datapath:DP\|ALU:alu\"" {  } { { "datapath.v" "alu" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577316664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub cpu:U\|datapath:DP\|ALU:alu\|AddSub:OvFlow " "Elaborating entity \"AddSub\" for hierarchy \"cpu:U\|datapath:DP\|ALU:alu\|AddSub:OvFlow\"" {  } { { "alu.v" "OvFlow" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/alu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577316746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1 cpu:U\|datapath:DP\|ALU:alu\|AddSub:OvFlow\|Adder1:ai " "Elaborating entity \"Adder1\" for hierarchy \"cpu:U\|datapath:DP\|ALU:alu\|AddSub:OvFlow\|Adder1:ai\"" {  } { { "alu.v" "ai" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/alu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577316823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1 cpu:U\|datapath:DP\|ALU:alu\|AddSub:OvFlow\|Adder1:as " "Elaborating entity \"Adder1\" for hierarchy \"cpu:U\|datapath:DP\|ALU:alu\|AddSub:OvFlow\|Adder1:as\"" {  } { { "alu.v" "as" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/alu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577316906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:U\|datapath:DP\|shifter:SHIFTER " "Elaborating entity \"shifter\" for hierarchy \"cpu:U\|datapath:DP\|shifter:SHIFTER\"" {  } { { "datapath.v" "SHIFTER" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577317033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:U\|datapath:DP\|vDFFE:RegStatus " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:U\|datapath:DP\|vDFFE:RegStatus\"" {  } { { "datapath.v" "RegStatus" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577317165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4b cpu:U\|datapath:DP\|Mux4b:BeforeRegfile " "Elaborating entity \"Mux4b\" for hierarchy \"cpu:U\|datapath:DP\|Mux4b:BeforeRegfile\"" {  } { { "datapath.v" "BeforeRegfile" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577317273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2a cpu:U\|datapath:DP\|Mux2a:toAin " "Elaborating entity \"Mux2a\" for hierarchy \"cpu:U\|datapath:DP\|Mux2a:toAin\"" {  } { { "datapath.v" "toAin" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577317392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:H0 " "Elaborating entity \"sseg\" for hierarchy \"sseg:H0\"" {  } { { "lab6_top.v" "H0" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577317537 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab6_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597577320999 "|lab6_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597577320999 "|lab6_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597577320999 "|lab6_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597577320999 "|lab6_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597577320999 "|lab6_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597577320999 "|lab6_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597577320999 "|lab6_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597577320999 "|lab6_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597577320999 "|lab6_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597577320999 "|lab6_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597577320999 "|lab6_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597577320999 "|lab6_top|HEX5[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1597577320999 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1597577321256 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/output_files/lab6_top.map.smsg " "Generated suppressed messages file C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/output_files/lab6_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597577322676 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1597577323430 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597577323430 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab6_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597577324358 "|lab6_top|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1597577324358 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "484 " "Implemented 484 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1597577324365 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1597577324365 ""} { "Info" "ICUT_CUT_TM_LCELLS" "417 " "Implemented 417 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1597577324365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1597577324365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597577324736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 16 16:58:44 2020 " "Processing ended: Sun Aug 16 16:58:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597577324736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597577324736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597577324736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597577324736 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1597577328751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597577328765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 16 16:58:46 2020 " "Processing started: Sun Aug 16 16:58:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597577328765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1597577328765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c lab6_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c lab6_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1597577328766 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1597577332121 ""}
{ "Info" "0" "" "Project  = lab6" {  } {  } 0 0 "Project  = lab6" 0 0 "Fitter" 0 0 1597577332124 ""}
{ "Info" "0" "" "Revision = lab6_top" {  } {  } 0 0 "Revision = lab6_top" 0 0 "Fitter" 0 0 1597577332126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1597577332691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1597577332693 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab6_top 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"lab6_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1597577332732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1597577332930 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1597577332930 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1597577334255 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1597577334476 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1597577335999 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "No exact pin location assignment(s) for 67 pins of 67 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1597577336823 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1597577370897 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 199 global CLKCTRL_G10 " "KEY\[0\]~inputCLKENA0 with 199 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1597577372156 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 16 global CLKCTRL_G8 " "CLOCK_50~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1597577372156 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1597577372156 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597577372157 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1597577372224 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1597577372228 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1597577372236 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1597577372242 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1597577372244 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1597577372248 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab6_top.sdc " "Synopsys Design Constraints File file not found: 'lab6_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1597577374771 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1597577374774 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1597577374789 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1597577374790 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1597577374791 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1597577374882 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1597577374886 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1597577374886 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:40 " "Fitter preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597577375291 ""}
