

================================================================
== Vitis HLS Report for 'k3mm_Pipeline_lp1_lp2_lp3'
================================================================
* Date:           Mon Dec  2 12:52:49 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1048583|  1048583|  10.486 ms|  10.486 ms|  1048583|  1048583|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- lp1_lp2_lp3  |  1048581|  1048581|        22|         16|          1|  65536|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 16, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [src/k3mm.c:10]   --->   Operation 25 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/k3mm.c:10]   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/k3mm.c:10]   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten21 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 30 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten21"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln10 = store i7 0, i7 %i" [src/k3mm.c:10]   --->   Operation 32 'store' 'store_ln10' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten7"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln10 = store i7 0, i7 %j" [src/k3mm.c:10]   --->   Operation 34 'store' 'store_ln10' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln10 = store i7 0, i7 %k" [src/k3mm.c:10]   --->   Operation 35 'store' 'store_ln10' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc70"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.34>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%first_iter_1 = phi i1 0, void %new.latch.for.inc70.split, i1 1, void %newFuncRoot"   --->   Operation 37 'phi' 'first_iter_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i12 %indvar_flatten7" [src/k3mm.c:33]   --->   Operation 38 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten21_load = load i17 %indvar_flatten21" [src/k3mm.c:32]   --->   Operation 39 'load' 'indvar_flatten21_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.86ns)   --->   "%icmp_ln32 = icmp_eq  i17 %indvar_flatten21_load, i17 65536" [src/k3mm.c:32]   --->   Operation 40 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.86ns)   --->   "%add_ln32_1 = add i17 %indvar_flatten21_load, i17 1" [src/k3mm.c:32]   --->   Operation 41 'add' 'add_ln32_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc76, void %lp6.preheader.exitStub" [src/k3mm.c:32]   --->   Operation 42 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%k_load = load i7 %k" [src/k3mm.c:34]   --->   Operation 43 'load' 'k_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [src/k3mm.c:10]   --->   Operation 44 'load' 'j_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/k3mm.c:32]   --->   Operation 45 'load' 'i_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.77ns)   --->   "%add_ln32 = add i7 %i_load, i7 1" [src/k3mm.c:32]   --->   Operation 46 'add' 'add_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp1_lp2_lp3_str"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.80ns)   --->   "%icmp_ln33 = icmp_eq  i12 %indvar_flatten7_load, i12 1024" [src/k3mm.c:33]   --->   Operation 49 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.36ns)   --->   "%select_ln10 = select i1 %icmp_ln33, i7 0, i7 %j_load" [src/k3mm.c:10]   --->   Operation 50 'select' 'select_ln10' <Predicate = (!icmp_ln32)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln10_2)   --->   "%or_ln10 = or i1 %icmp_ln33, i1 %first_iter_1" [src/k3mm.c:10]   --->   Operation 51 'or' 'or_ln10' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln10_2)   --->   "%select_ln10_1 = select i1 %icmp_ln33, i7 0, i7 %k_load" [src/k3mm.c:10]   --->   Operation 52 'select' 'select_ln10_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %k_load, i32 6" [src/k3mm.c:34]   --->   Operation 53 'bitselect' 'tmp' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln10_1)   --->   "%xor_ln34 = xor i1 %tmp, i1 1" [src/k3mm.c:34]   --->   Operation 54 'xor' 'xor_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln10_1 = or i1 %icmp_ln33, i1 %xor_ln34" [src/k3mm.c:10]   --->   Operation 55 'or' 'or_ln10_1' <Predicate = (!icmp_ln32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.36ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i7 %add_ln32, i7 %i_load" [src/k3mm.c:32]   --->   Operation 56 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i7 %select_ln32" [src/k3mm.c:33]   --->   Operation 57 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.77ns)   --->   "%add_ln33 = add i7 %select_ln10, i7 1" [src/k3mm.c:33]   --->   Operation 58 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln10_2)   --->   "%xor_ln10_1 = xor i1 %icmp_ln33, i1 1" [src/k3mm.c:10]   --->   Operation 59 'xor' 'xor_ln10_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln10_2)   --->   "%and_ln10 = and i1 %tmp, i1 %xor_ln10_1" [src/k3mm.c:10]   --->   Operation 60 'and' 'and_ln10' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln10_2 = or i1 %or_ln10, i1 %and_ln10" [src/k3mm.c:10]   --->   Operation 61 'or' 'or_ln10_2' <Predicate = (!icmp_ln32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln10_2 = select i1 %or_ln10_1, i7 %select_ln10_1, i7 0" [src/k3mm.c:10]   --->   Operation 62 'select' 'select_ln10_2' <Predicate = (!icmp_ln32)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.36ns)   --->   "%select_ln33 = select i1 %or_ln10_1, i7 %select_ln10, i7 %add_ln33" [src/k3mm.c:33]   --->   Operation 63 'select' 'select_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln33, i6 0" [src/k3mm.c:33]   --->   Operation 64 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%select_ln33_cast1 = zext i7 %select_ln33" [src/k3mm.c:33]   --->   Operation 65 'zext' 'select_ln33_cast1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%select_ln33_cast = zext i7 %select_ln33" [src/k3mm.c:33]   --->   Operation 66 'zext' 'select_ln33_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.80ns)   --->   "%empty_72 = add i12 %tmp_s, i12 %select_ln33_cast" [src/k3mm.c:33]   --->   Operation 67 'add' 'empty_72' <Predicate = (!icmp_ln32)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_72" [src/k3mm.c:33]   --->   Operation 68 'zext' 'p_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %p_cast" [src/k3mm.c:33]   --->   Operation 69 'getelementptr' 'tmp1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %or_ln10_2, void %for.inc70.split, void %new.body.lp3" [src/k3mm.c:34]   --->   Operation 70 'br' 'br_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (1.23ns)   --->   "%arrayidx6911_promoted = load i12 %tmp1_addr" [src/k3mm.c:35]   --->   Operation 71 'load' 'arrayidx6911_promoted' <Predicate = (!icmp_ln32 & or_ln10_2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln10_4 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln10_2, i32 1, i32 5" [src/k3mm.c:10]   --->   Operation 72 'partselect' 'lshr_ln10_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln33, i5 %lshr_ln10_4" [src/k3mm.c:35]   --->   Operation 73 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i11 %tmp_64" [src/k3mm.c:35]   --->   Operation 74 'zext' 'zext_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln35" [src/k3mm.c:35]   --->   Operation 75 'getelementptr' 'buff_A_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln35" [src/k3mm.c:35]   --->   Operation 76 'getelementptr' 'buff_A_1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %lshr_ln10_4, i6 0" [src/k3mm.c:35]   --->   Operation 77 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.79ns)   --->   "%add_ln35 = add i11 %tmp_65, i11 %select_ln33_cast1" [src/k3mm.c:35]   --->   Operation 78 'add' 'add_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i11 %add_ln35" [src/k3mm.c:35]   --->   Operation 79 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%buff_B_addr = getelementptr i32 %buff_B, i64 0, i64 %zext_ln35_1" [src/k3mm.c:35]   --->   Operation 80 'getelementptr' 'buff_B_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%buff_B_1_addr = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln35_1" [src/k3mm.c:35]   --->   Operation 81 'getelementptr' 'buff_B_1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/k3mm.c:35]   --->   Operation 82 'load' 'buff_A_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 83 [2/2] (1.23ns)   --->   "%buff_B_load = load i11 %buff_B_addr" [src/k3mm.c:35]   --->   Operation 83 'load' 'buff_B_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 84 [2/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/k3mm.c:35]   --->   Operation 84 'load' 'buff_A_1_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 85 [2/2] (1.23ns)   --->   "%buff_B_1_load = load i11 %buff_B_1_addr" [src/k3mm.c:35]   --->   Operation 85 'load' 'buff_B_1_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln35 = or i5 %lshr_ln10_4, i5 1" [src/k3mm.c:35]   --->   Operation 86 'or' 'or_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln33, i5 %or_ln35" [src/k3mm.c:35]   --->   Operation 87 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i11 %tmp_66" [src/k3mm.c:35]   --->   Operation 88 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%buff_A_addr_1 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln35_2" [src/k3mm.c:35]   --->   Operation 89 'getelementptr' 'buff_A_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%buff_A_1_addr_1 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln35_2" [src/k3mm.c:35]   --->   Operation 90 'getelementptr' 'buff_A_1_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %or_ln35, i6 0" [src/k3mm.c:35]   --->   Operation 91 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.79ns)   --->   "%add_ln35_1 = add i11 %tmp_67, i11 %select_ln33_cast1" [src/k3mm.c:35]   --->   Operation 92 'add' 'add_ln35_1' <Predicate = (!icmp_ln32)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i11 %add_ln35_1" [src/k3mm.c:35]   --->   Operation 93 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%buff_B_addr_1 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln35_3" [src/k3mm.c:35]   --->   Operation 94 'getelementptr' 'buff_B_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%buff_B_1_addr_1 = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln35_3" [src/k3mm.c:35]   --->   Operation 95 'getelementptr' 'buff_B_1_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/k3mm.c:35]   --->   Operation 96 'load' 'buff_A_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 97 [2/2] (1.23ns)   --->   "%buff_B_load_1 = load i11 %buff_B_addr_1" [src/k3mm.c:35]   --->   Operation 97 'load' 'buff_B_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 98 [2/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/k3mm.c:35]   --->   Operation 98 'load' 'buff_A_1_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 99 [2/2] (1.23ns)   --->   "%buff_B_1_load_1 = load i11 %buff_B_1_addr_1" [src/k3mm.c:35]   --->   Operation 99 'load' 'buff_B_1_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 100 [1/1] (0.80ns)   --->   "%add_ln33_1 = add i12 %indvar_flatten7_load, i12 1" [src/k3mm.c:33]   --->   Operation 100 'add' 'add_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.37ns)   --->   "%select_ln33_1 = select i1 %icmp_ln33, i12 1, i12 %add_ln33_1" [src/k3mm.c:33]   --->   Operation 101 'select' 'select_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln32 = store i17 %add_ln32_1, i17 %indvar_flatten21" [src/k3mm.c:32]   --->   Operation 102 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln10 = store i7 %select_ln32, i7 %i" [src/k3mm.c:10]   --->   Operation 103 'store' 'store_ln10' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln33 = store i12 %select_ln33_1, i12 %indvar_flatten7" [src/k3mm.c:33]   --->   Operation 104 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln10 = store i7 %select_ln33, i7 %j" [src/k3mm.c:10]   --->   Operation 105 'store' 'store_ln10' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc70" [src/k3mm.c:34]   --->   Operation 106 'br' 'br_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 107 [1/2] (1.23ns)   --->   "%arrayidx6911_promoted = load i12 %tmp1_addr" [src/k3mm.c:35]   --->   Operation 107 'load' 'arrayidx6911_promoted' <Predicate = (!icmp_ln32 & or_ln10_2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 108 [1/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/k3mm.c:35]   --->   Operation 108 'load' 'buff_A_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 109 [1/2] (1.23ns)   --->   "%buff_B_load = load i11 %buff_B_addr" [src/k3mm.c:35]   --->   Operation 109 'load' 'buff_B_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 110 [1/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/k3mm.c:35]   --->   Operation 110 'load' 'buff_A_1_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 111 [1/2] (1.23ns)   --->   "%buff_B_1_load = load i11 %buff_B_1_addr" [src/k3mm.c:35]   --->   Operation 111 'load' 'buff_B_1_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 112 [1/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/k3mm.c:35]   --->   Operation 112 'load' 'buff_A_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 113 [1/2] (1.23ns)   --->   "%buff_B_load_1 = load i11 %buff_B_addr_1" [src/k3mm.c:35]   --->   Operation 113 'load' 'buff_B_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 114 [1/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/k3mm.c:35]   --->   Operation 114 'load' 'buff_A_1_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 115 [1/2] (1.23ns)   --->   "%buff_B_1_load_1 = load i11 %buff_B_1_addr_1" [src/k3mm.c:35]   --->   Operation 115 'load' 'buff_B_1_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 116 [3/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %buff_B_load" [src/k3mm.c:35]   --->   Operation 116 'fmul' 'mul' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 117 [2/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %buff_B_load" [src/k3mm.c:35]   --->   Operation 117 'fmul' 'mul' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %buff_B_1_load" [src/k3mm.c:35]   --->   Operation 118 'fmul' 'mul_1' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln35 = store i32 %arrayidx6911_promoted, i32 %empty" [src/k3mm.c:35]   --->   Operation 119 'store' 'store_ln35' <Predicate = (!icmp_ln32 & or_ln10_2)> <Delay = 0.42>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc70.split" [src/k3mm.c:34]   --->   Operation 120 'br' 'br_ln34' <Predicate = (!icmp_ln32 & or_ln10_2)> <Delay = 0.00>
ST_6 : Operation 121 [1/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %buff_B_load" [src/k3mm.c:35]   --->   Operation 121 'fmul' 'mul' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %buff_B_1_load" [src/k3mm.c:35]   --->   Operation 122 'fmul' 'mul_1' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [3/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %buff_B_load_1" [src/k3mm.c:35]   --->   Operation 123 'fmul' 'mul_2' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [src/k3mm.c:35]   --->   Operation 124 'load' 'p_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 125 [4/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/k3mm.c:35]   --->   Operation 125 'fadd' 'add' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %buff_B_1_load" [src/k3mm.c:35]   --->   Operation 126 'fmul' 'mul_1' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %buff_B_load_1" [src/k3mm.c:35]   --->   Operation 127 'fmul' 'mul_2' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [3/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %buff_B_1_load_1" [src/k3mm.c:35]   --->   Operation 128 'fmul' 'mul_3' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 155 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 129 [3/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/k3mm.c:35]   --->   Operation 129 'fadd' 'add' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %buff_B_load_1" [src/k3mm.c:35]   --->   Operation 130 'fmul' 'mul_2' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %buff_B_1_load_1" [src/k3mm.c:35]   --->   Operation 131 'fmul' 'mul_3' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 132 [2/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/k3mm.c:35]   --->   Operation 132 'fadd' 'add' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %buff_B_1_load_1" [src/k3mm.c:35]   --->   Operation 133 'fmul' 'mul_3' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 134 [1/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/k3mm.c:35]   --->   Operation 134 'fadd' 'add' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 135 [4/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/k3mm.c:35]   --->   Operation 135 'fadd' 'add_1' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 136 [3/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/k3mm.c:35]   --->   Operation 136 'fadd' 'add_1' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 137 [2/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/k3mm.c:35]   --->   Operation 137 'fadd' 'add_1' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 138 [1/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/k3mm.c:35]   --->   Operation 138 'fadd' 'add_1' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 139 [4/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [src/k3mm.c:35]   --->   Operation 139 'fadd' 'add_2' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 140 [3/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [src/k3mm.c:35]   --->   Operation 140 'fadd' 'add_2' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 141 [2/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [src/k3mm.c:35]   --->   Operation 141 'fadd' 'add_2' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [1/1] (0.77ns)   --->   "%add_ln34 = add i7 %select_ln10_2, i7 4" [src/k3mm.c:34]   --->   Operation 142 'add' 'add_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln34, i32 6" [src/k3mm.c:34]   --->   Operation 143 'bitselect' 'tmp_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %tmp_1, void %new.latch.for.inc70.split, void %last.iter.for.inc70.split" [src/k3mm.c:34]   --->   Operation 144 'br' 'br_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln10 = store i7 %add_ln34, i7 %k" [src/k3mm.c:10]   --->   Operation 145 'store' 'store_ln10' <Predicate = (!icmp_ln32)> <Delay = 0.42>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 146 [1/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [src/k3mm.c:35]   --->   Operation 146 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 147 [4/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [src/k3mm.c:35]   --->   Operation 147 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 148 [3/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [src/k3mm.c:35]   --->   Operation 148 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 149 [2/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [src/k3mm.c:35]   --->   Operation 149 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.86>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/opt.tcl:10]   --->   Operation 150 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [src/k3mm.c:35]   --->   Operation 151 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 152 [1/1] (0.42ns)   --->   "%store_ln35 = store i32 %add_3, i32 %empty" [src/k3mm.c:35]   --->   Operation 152 'store' 'store_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.42>

State 23 <SV = 22> <Delay = 1.23>
ST_23 : Operation 153 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %add_3, i12 %tmp1_addr" [src/k3mm.c:35]   --->   Operation 153 'store' 'store_ln35' <Predicate = (tmp_1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln34 = br void %new.latch.for.inc70.split" [src/k3mm.c:34]   --->   Operation 154 'br' 'br_ln34' <Predicate = (tmp_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten21') [10]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten21' [12]  (0.427 ns)

 <State 2>: 4.348ns
The critical path consists of the following:
	'load' operation 12 bit ('indvar_flatten7_load', src/k3mm.c:33) on local variable 'indvar_flatten7' [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln33', src/k3mm.c:33) [32]  (0.809 ns)
	'select' operation 7 bit ('select_ln10', src/k3mm.c:10) [33]  (0.360 ns)
	'add' operation 7 bit ('add_ln33', src/k3mm.c:33) [41]  (0.773 ns)
	'select' operation 7 bit ('select_ln33', src/k3mm.c:33) [46]  (0.360 ns)
	'add' operation 12 bit ('empty_72', src/k3mm.c:33) [50]  (0.809 ns)
	'getelementptr' operation 12 bit ('tmp1_addr', src/k3mm.c:33) [52]  (0.000 ns)
	'load' operation 32 bit ('arrayidx6911_promoted', src/k3mm.c:35) on array 'tmp1' [55]  (1.237 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('arrayidx6911_promoted', src/k3mm.c:35) on array 'tmp1' [55]  (1.237 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', src/k3mm.c:35) [73]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', src/k3mm.c:35) [73]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', src/k3mm.c:35) [73]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_1', src/k3mm.c:35) [77]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_2', src/k3mm.c:35) [91]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_3', src/k3mm.c:35) [95]  (7.016 ns)

 <State 10>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', src/k3mm.c:35) [74]  (6.437 ns)

 <State 11>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_1', src/k3mm.c:35) [78]  (6.437 ns)

 <State 12>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_1', src/k3mm.c:35) [78]  (6.437 ns)

 <State 13>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_1', src/k3mm.c:35) [78]  (6.437 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_1', src/k3mm.c:35) [78]  (6.437 ns)

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_2', src/k3mm.c:35) [92]  (6.437 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_2', src/k3mm.c:35) [92]  (6.437 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_2', src/k3mm.c:35) [92]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_2', src/k3mm.c:35) [92]  (6.437 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_3', src/k3mm.c:35) [96]  (6.437 ns)

 <State 20>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_3', src/k3mm.c:35) [96]  (6.437 ns)

 <State 21>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_3', src/k3mm.c:35) [96]  (6.437 ns)

 <State 22>: 6.864ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_3', src/k3mm.c:35) [96]  (6.437 ns)
	'store' operation 0 bit ('store_ln35', src/k3mm.c:35) of variable 'add_3', src/k3mm.c:35 on local variable 'empty' [106]  (0.427 ns)

 <State 23>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln35', src/k3mm.c:35) of variable 'add_3', src/k3mm.c:35 on array 'tmp1' [101]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
