/// Auto-generated bit field definitions for EMAC
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::emac {

using namespace alloy::hal::bitfields;

// ============================================================================
// EMAC Bit Field Definitions
// ============================================================================

/// NCR - Network Control Register
namespace ncr {
    /// LoopBack
    /// Position: 0, Width: 1
    /// Access: read-write
    using LB = BitField<0, 1>;
    constexpr uint32_t LB_Pos = 0;
    constexpr uint32_t LB_Msk = LB::mask;

    /// Loopback local
    /// Position: 1, Width: 1
    /// Access: read-write
    using LLB = BitField<1, 1>;
    constexpr uint32_t LLB_Pos = 1;
    constexpr uint32_t LLB_Msk = LLB::mask;

    /// Receive enable
    /// Position: 2, Width: 1
    /// Access: read-write
    using RE = BitField<2, 1>;
    constexpr uint32_t RE_Pos = 2;
    constexpr uint32_t RE_Msk = RE::mask;

    /// Transmit enable
    /// Position: 3, Width: 1
    /// Access: read-write
    using TE = BitField<3, 1>;
    constexpr uint32_t TE_Pos = 3;
    constexpr uint32_t TE_Msk = TE::mask;

    /// Management port enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using MPE = BitField<4, 1>;
    constexpr uint32_t MPE_Pos = 4;
    constexpr uint32_t MPE_Msk = MPE::mask;

    /// Clear statistics registers
    /// Position: 5, Width: 1
    /// Access: read-write
    using CLRSTAT = BitField<5, 1>;
    constexpr uint32_t CLRSTAT_Pos = 5;
    constexpr uint32_t CLRSTAT_Msk = CLRSTAT::mask;

    /// Increment statistics registers
    /// Position: 6, Width: 1
    /// Access: read-write
    using INCSTAT = BitField<6, 1>;
    constexpr uint32_t INCSTAT_Pos = 6;
    constexpr uint32_t INCSTAT_Msk = INCSTAT::mask;

    /// Write enable for statistics registers
    /// Position: 7, Width: 1
    /// Access: read-write
    using WESTAT = BitField<7, 1>;
    constexpr uint32_t WESTAT_Pos = 7;
    constexpr uint32_t WESTAT_Msk = WESTAT::mask;

    /// Back pressure
    /// Position: 8, Width: 1
    /// Access: read-write
    using BP = BitField<8, 1>;
    constexpr uint32_t BP_Pos = 8;
    constexpr uint32_t BP_Msk = BP::mask;

    /// Start transmission
    /// Position: 9, Width: 1
    /// Access: read-write
    using TSTART = BitField<9, 1>;
    constexpr uint32_t TSTART_Pos = 9;
    constexpr uint32_t TSTART_Msk = TSTART::mask;

    /// Transmit halt
    /// Position: 10, Width: 1
    /// Access: read-write
    using THALT = BitField<10, 1>;
    constexpr uint32_t THALT_Pos = 10;
    constexpr uint32_t THALT_Msk = THALT::mask;

}  // namespace ncr

/// NCFGR - Network Configuration Register
namespace ncfgr {
    /// Speed
    /// Position: 0, Width: 1
    /// Access: read-write
    using SPD = BitField<0, 1>;
    constexpr uint32_t SPD_Pos = 0;
    constexpr uint32_t SPD_Msk = SPD::mask;

    /// Full Duplex
    /// Position: 1, Width: 1
    /// Access: read-write
    using FD = BitField<1, 1>;
    constexpr uint32_t FD_Pos = 1;
    constexpr uint32_t FD_Msk = FD::mask;

    /// Jumbo Frames
    /// Position: 3, Width: 1
    /// Access: read-write
    using JFRAME = BitField<3, 1>;
    constexpr uint32_t JFRAME_Pos = 3;
    constexpr uint32_t JFRAME_Msk = JFRAME::mask;

    /// Copy All Frames
    /// Position: 4, Width: 1
    /// Access: read-write
    using CAF = BitField<4, 1>;
    constexpr uint32_t CAF_Pos = 4;
    constexpr uint32_t CAF_Msk = CAF::mask;

    /// No Broadcast
    /// Position: 5, Width: 1
    /// Access: read-write
    using NBC = BitField<5, 1>;
    constexpr uint32_t NBC_Pos = 5;
    constexpr uint32_t NBC_Msk = NBC::mask;

    /// Multicast Hash Enable
    /// Position: 6, Width: 1
    /// Access: read-write
    using MTI = BitField<6, 1>;
    constexpr uint32_t MTI_Pos = 6;
    constexpr uint32_t MTI_Msk = MTI::mask;

    /// Unicast Hash Enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using UNI = BitField<7, 1>;
    constexpr uint32_t UNI_Pos = 7;
    constexpr uint32_t UNI_Msk = UNI::mask;

    /// Receive 1536 bytes frames
    /// Position: 8, Width: 1
    /// Access: read-write
    using BIG = BitField<8, 1>;
    constexpr uint32_t BIG_Pos = 8;
    constexpr uint32_t BIG_Msk = BIG::mask;

    /// MDC clock divider
    /// Position: 10, Width: 2
    /// Access: read-write
    using CLK = BitField<10, 2>;
    constexpr uint32_t CLK_Pos = 10;
    constexpr uint32_t CLK_Msk = CLK::mask;
    /// Enumerated values for CLK
    namespace clk {
        constexpr uint32_t MCK_8 = 0;
        constexpr uint32_t MCK_16 = 1;
        constexpr uint32_t MCK_32 = 2;
        constexpr uint32_t MCK_64 = 3;
    }

    /// Retry test
    /// Position: 12, Width: 1
    /// Access: read-write
    using RTY = BitField<12, 1>;
    constexpr uint32_t RTY_Pos = 12;
    constexpr uint32_t RTY_Msk = RTY::mask;

    /// Pause Enable
    /// Position: 13, Width: 1
    /// Access: read-write
    using PAE = BitField<13, 1>;
    constexpr uint32_t PAE_Pos = 13;
    constexpr uint32_t PAE_Msk = PAE::mask;

    /// Receive Buffer Offset
    /// Position: 14, Width: 2
    /// Access: read-write
    using RBOF = BitField<14, 2>;
    constexpr uint32_t RBOF_Pos = 14;
    constexpr uint32_t RBOF_Msk = RBOF::mask;
    /// Enumerated values for RBOF
    namespace rbof {
        constexpr uint32_t OFFSET_0 = 0;
        constexpr uint32_t OFFSET_1 = 1;
        constexpr uint32_t OFFSET_2 = 2;
        constexpr uint32_t OFFSET_3 = 3;
    }

    /// Receive Length field Checking Enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using RLCE = BitField<16, 1>;
    constexpr uint32_t RLCE_Pos = 16;
    constexpr uint32_t RLCE_Msk = RLCE::mask;

    /// Discard Receive FCS
    /// Position: 17, Width: 1
    /// Access: read-write
    using DRFCS = BitField<17, 1>;
    constexpr uint32_t DRFCS_Pos = 17;
    constexpr uint32_t DRFCS_Msk = DRFCS::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using EFRHD = BitField<18, 1>;
    constexpr uint32_t EFRHD_Pos = 18;
    constexpr uint32_t EFRHD_Msk = EFRHD::mask;

    /// Ignore RX FCS
    /// Position: 19, Width: 1
    /// Access: read-write
    using IRXFCS = BitField<19, 1>;
    constexpr uint32_t IRXFCS_Pos = 19;
    constexpr uint32_t IRXFCS_Msk = IRXFCS::mask;

}  // namespace ncfgr

/// NSR - Network Status Register
namespace nsr {
    /// Position: 1, Width: 1
    /// Access: read-only
    using MDIO = BitField<1, 1>;
    constexpr uint32_t MDIO_Pos = 1;
    constexpr uint32_t MDIO_Msk = MDIO::mask;

    /// Position: 2, Width: 1
    /// Access: read-only
    using IDLE = BitField<2, 1>;
    constexpr uint32_t IDLE_Pos = 2;
    constexpr uint32_t IDLE_Msk = IDLE::mask;

}  // namespace nsr

/// TSR - Transmit Status Register
namespace tsr {
    /// Used Bit Read
    /// Position: 0, Width: 1
    /// Access: read-write
    using UBR = BitField<0, 1>;
    constexpr uint32_t UBR_Pos = 0;
    constexpr uint32_t UBR_Msk = UBR::mask;

    /// Collision Occurred
    /// Position: 1, Width: 1
    /// Access: read-write
    using COL = BitField<1, 1>;
    constexpr uint32_t COL_Pos = 1;
    constexpr uint32_t COL_Msk = COL::mask;

    /// Retry Limit exceeded
    /// Position: 2, Width: 1
    /// Access: read-write
    using RLES = BitField<2, 1>;
    constexpr uint32_t RLES_Pos = 2;
    constexpr uint32_t RLES_Msk = RLES::mask;

    /// Transmit Go
    /// Position: 3, Width: 1
    /// Access: read-write
    using TGO = BitField<3, 1>;
    constexpr uint32_t TGO_Pos = 3;
    constexpr uint32_t TGO_Msk = TGO::mask;

    /// Buffers exhausted mid frame
    /// Position: 4, Width: 1
    /// Access: read-write
    using BEX = BitField<4, 1>;
    constexpr uint32_t BEX_Pos = 4;
    constexpr uint32_t BEX_Msk = BEX::mask;

    /// Transmit Complete
    /// Position: 5, Width: 1
    /// Access: read-write
    using COMP = BitField<5, 1>;
    constexpr uint32_t COMP_Pos = 5;
    constexpr uint32_t COMP_Msk = COMP::mask;

    /// Transmit Underrun
    /// Position: 6, Width: 1
    /// Access: read-write
    using UND = BitField<6, 1>;
    constexpr uint32_t UND_Pos = 6;
    constexpr uint32_t UND_Msk = UND::mask;

}  // namespace tsr

/// RBQP - Receive Buffer Queue Pointer Register
namespace rbqp {
    /// Receive buffer queue pointer address
    /// Position: 2, Width: 30
    /// Access: read-write
    using ADDR = BitField<2, 30>;
    constexpr uint32_t ADDR_Pos = 2;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace rbqp

/// TBQP - Transmit Buffer Queue Pointer Register
namespace tbqp {
    /// Transmit buffer queue pointer address
    /// Position: 2, Width: 30
    /// Access: read-write
    using ADDR = BitField<2, 30>;
    constexpr uint32_t ADDR_Pos = 2;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace tbqp

/// RSR - Receive Status Register
namespace rsr {
    /// Buffer Not Available
    /// Position: 0, Width: 1
    /// Access: read-write
    using BNA = BitField<0, 1>;
    constexpr uint32_t BNA_Pos = 0;
    constexpr uint32_t BNA_Msk = BNA::mask;

    /// Frame Received
    /// Position: 1, Width: 1
    /// Access: read-write
    using REC = BitField<1, 1>;
    constexpr uint32_t REC_Pos = 1;
    constexpr uint32_t REC_Msk = REC::mask;

    /// Receive Overrun
    /// Position: 2, Width: 1
    /// Access: read-write
    using OVR = BitField<2, 1>;
    constexpr uint32_t OVR_Pos = 2;
    constexpr uint32_t OVR_Msk = OVR::mask;

}  // namespace rsr

/// ISR - Interrupt Status Register
namespace isr {
    /// Management Frame Done
    /// Position: 0, Width: 1
    /// Access: read-write
    using MFD = BitField<0, 1>;
    constexpr uint32_t MFD_Pos = 0;
    constexpr uint32_t MFD_Msk = MFD::mask;

    /// Receive Complete
    /// Position: 1, Width: 1
    /// Access: read-write
    using RCOMP = BitField<1, 1>;
    constexpr uint32_t RCOMP_Pos = 1;
    constexpr uint32_t RCOMP_Msk = RCOMP::mask;

    /// Receive Used Bit Read
    /// Position: 2, Width: 1
    /// Access: read-write
    using RXUBR = BitField<2, 1>;
    constexpr uint32_t RXUBR_Pos = 2;
    constexpr uint32_t RXUBR_Msk = RXUBR::mask;

    /// Transmit Used Bit Read
    /// Position: 3, Width: 1
    /// Access: read-write
    using TXUBR = BitField<3, 1>;
    constexpr uint32_t TXUBR_Pos = 3;
    constexpr uint32_t TXUBR_Msk = TXUBR::mask;

    /// Ethernet Transmit Buffer Underrun
    /// Position: 4, Width: 1
    /// Access: read-write
    using TUND = BitField<4, 1>;
    constexpr uint32_t TUND_Pos = 4;
    constexpr uint32_t TUND_Msk = TUND::mask;

    /// Retry Limit Exceeded
    /// Position: 5, Width: 1
    /// Access: read-write
    using RLEX = BitField<5, 1>;
    constexpr uint32_t RLEX_Pos = 5;
    constexpr uint32_t RLEX_Msk = RLEX::mask;

    /// Transmit Error
    /// Position: 6, Width: 1
    /// Access: read-write
    using TXERR = BitField<6, 1>;
    constexpr uint32_t TXERR_Pos = 6;
    constexpr uint32_t TXERR_Msk = TXERR::mask;

    /// Transmit Complete
    /// Position: 7, Width: 1
    /// Access: read-write
    using TCOMP = BitField<7, 1>;
    constexpr uint32_t TCOMP_Pos = 7;
    constexpr uint32_t TCOMP_Msk = TCOMP::mask;

    /// Receive Overrun
    /// Position: 10, Width: 1
    /// Access: read-write
    using ROVR = BitField<10, 1>;
    constexpr uint32_t ROVR_Pos = 10;
    constexpr uint32_t ROVR_Msk = ROVR::mask;

    /// Hresp not OK
    /// Position: 11, Width: 1
    /// Access: read-write
    using HRESP = BitField<11, 1>;
    constexpr uint32_t HRESP_Pos = 11;
    constexpr uint32_t HRESP_Msk = HRESP::mask;

    /// Pause Frame Received
    /// Position: 12, Width: 1
    /// Access: read-write
    using PFRE = BitField<12, 1>;
    constexpr uint32_t PFRE_Pos = 12;
    constexpr uint32_t PFRE_Msk = PFRE::mask;

    /// Pause Time Zero
    /// Position: 13, Width: 1
    /// Access: read-write
    using PTZ = BitField<13, 1>;
    constexpr uint32_t PTZ_Pos = 13;
    constexpr uint32_t PTZ_Msk = PTZ::mask;

}  // namespace isr

/// IER - Interrupt Enable Register
namespace ier {
    /// Management Frame sent
    /// Position: 0, Width: 1
    /// Access: write-only
    using MFD = BitField<0, 1>;
    constexpr uint32_t MFD_Pos = 0;
    constexpr uint32_t MFD_Msk = MFD::mask;

    /// Receive Complete
    /// Position: 1, Width: 1
    /// Access: write-only
    using RCOMP = BitField<1, 1>;
    constexpr uint32_t RCOMP_Pos = 1;
    constexpr uint32_t RCOMP_Msk = RCOMP::mask;

    /// Receive Used Bit Read
    /// Position: 2, Width: 1
    /// Access: write-only
    using RXUBR = BitField<2, 1>;
    constexpr uint32_t RXUBR_Pos = 2;
    constexpr uint32_t RXUBR_Msk = RXUBR::mask;

    /// Transmit Used Bit Read
    /// Position: 3, Width: 1
    /// Access: write-only
    using TXUBR = BitField<3, 1>;
    constexpr uint32_t TXUBR_Pos = 3;
    constexpr uint32_t TXUBR_Msk = TXUBR::mask;

    /// Ethernet Transmit Buffer Underrun
    /// Position: 4, Width: 1
    /// Access: write-only
    using TUND = BitField<4, 1>;
    constexpr uint32_t TUND_Pos = 4;
    constexpr uint32_t TUND_Msk = TUND::mask;

    /// Retry Limit Exceeded
    /// Position: 5, Width: 1
    /// Access: write-only
    using RLE = BitField<5, 1>;
    constexpr uint32_t RLE_Pos = 5;
    constexpr uint32_t RLE_Msk = RLE::mask;

    /// Position: 6, Width: 1
    /// Access: write-only
    using TXERR = BitField<6, 1>;
    constexpr uint32_t TXERR_Pos = 6;
    constexpr uint32_t TXERR_Msk = TXERR::mask;

    /// Transmit Complete
    /// Position: 7, Width: 1
    /// Access: write-only
    using TCOMP = BitField<7, 1>;
    constexpr uint32_t TCOMP_Pos = 7;
    constexpr uint32_t TCOMP_Msk = TCOMP::mask;

    /// Receive Overrun
    /// Position: 10, Width: 1
    /// Access: write-only
    using ROVR = BitField<10, 1>;
    constexpr uint32_t ROVR_Pos = 10;
    constexpr uint32_t ROVR_Msk = ROVR::mask;

    /// Hresp not OK
    /// Position: 11, Width: 1
    /// Access: write-only
    using HRESP = BitField<11, 1>;
    constexpr uint32_t HRESP_Pos = 11;
    constexpr uint32_t HRESP_Msk = HRESP::mask;

    /// Pause Frame Received
    /// Position: 12, Width: 1
    /// Access: write-only
    using PFR = BitField<12, 1>;
    constexpr uint32_t PFR_Pos = 12;
    constexpr uint32_t PFR_Msk = PFR::mask;

    /// Pause Time Zero
    /// Position: 13, Width: 1
    /// Access: write-only
    using PTZ = BitField<13, 1>;
    constexpr uint32_t PTZ_Pos = 13;
    constexpr uint32_t PTZ_Msk = PTZ::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
    /// Management Frame sent
    /// Position: 0, Width: 1
    /// Access: write-only
    using MFD = BitField<0, 1>;
    constexpr uint32_t MFD_Pos = 0;
    constexpr uint32_t MFD_Msk = MFD::mask;

    /// Receive Complete
    /// Position: 1, Width: 1
    /// Access: write-only
    using RCOMP = BitField<1, 1>;
    constexpr uint32_t RCOMP_Pos = 1;
    constexpr uint32_t RCOMP_Msk = RCOMP::mask;

    /// Receive Used Bit Read
    /// Position: 2, Width: 1
    /// Access: write-only
    using RXUBR = BitField<2, 1>;
    constexpr uint32_t RXUBR_Pos = 2;
    constexpr uint32_t RXUBR_Msk = RXUBR::mask;

    /// Transmit Used Bit Read
    /// Position: 3, Width: 1
    /// Access: write-only
    using TXUBR = BitField<3, 1>;
    constexpr uint32_t TXUBR_Pos = 3;
    constexpr uint32_t TXUBR_Msk = TXUBR::mask;

    /// Ethernet Transmit Buffer Underrun
    /// Position: 4, Width: 1
    /// Access: write-only
    using TUND = BitField<4, 1>;
    constexpr uint32_t TUND_Pos = 4;
    constexpr uint32_t TUND_Msk = TUND::mask;

    /// Retry Limit Exceeded
    /// Position: 5, Width: 1
    /// Access: write-only
    using RLE = BitField<5, 1>;
    constexpr uint32_t RLE_Pos = 5;
    constexpr uint32_t RLE_Msk = RLE::mask;

    /// Position: 6, Width: 1
    /// Access: write-only
    using TXERR = BitField<6, 1>;
    constexpr uint32_t TXERR_Pos = 6;
    constexpr uint32_t TXERR_Msk = TXERR::mask;

    /// Transmit Complete
    /// Position: 7, Width: 1
    /// Access: write-only
    using TCOMP = BitField<7, 1>;
    constexpr uint32_t TCOMP_Pos = 7;
    constexpr uint32_t TCOMP_Msk = TCOMP::mask;

    /// Receive Overrun
    /// Position: 10, Width: 1
    /// Access: write-only
    using ROVR = BitField<10, 1>;
    constexpr uint32_t ROVR_Pos = 10;
    constexpr uint32_t ROVR_Msk = ROVR::mask;

    /// Hresp not OK
    /// Position: 11, Width: 1
    /// Access: write-only
    using HRESP = BitField<11, 1>;
    constexpr uint32_t HRESP_Pos = 11;
    constexpr uint32_t HRESP_Msk = HRESP::mask;

    /// Pause Frame Received
    /// Position: 12, Width: 1
    /// Access: write-only
    using PFR = BitField<12, 1>;
    constexpr uint32_t PFR_Pos = 12;
    constexpr uint32_t PFR_Msk = PFR::mask;

    /// Pause Time Zero
    /// Position: 13, Width: 1
    /// Access: write-only
    using PTZ = BitField<13, 1>;
    constexpr uint32_t PTZ_Pos = 13;
    constexpr uint32_t PTZ_Msk = PTZ::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register
namespace imr {
    /// Management Frame sent
    /// Position: 0, Width: 1
    /// Access: read-only
    using MFD = BitField<0, 1>;
    constexpr uint32_t MFD_Pos = 0;
    constexpr uint32_t MFD_Msk = MFD::mask;

    /// Receive Complete
    /// Position: 1, Width: 1
    /// Access: read-only
    using RCOMP = BitField<1, 1>;
    constexpr uint32_t RCOMP_Pos = 1;
    constexpr uint32_t RCOMP_Msk = RCOMP::mask;

    /// Receive Used Bit Read
    /// Position: 2, Width: 1
    /// Access: read-only
    using RXUBR = BitField<2, 1>;
    constexpr uint32_t RXUBR_Pos = 2;
    constexpr uint32_t RXUBR_Msk = RXUBR::mask;

    /// Transmit Used Bit Read
    /// Position: 3, Width: 1
    /// Access: read-only
    using TXUBR = BitField<3, 1>;
    constexpr uint32_t TXUBR_Pos = 3;
    constexpr uint32_t TXUBR_Msk = TXUBR::mask;

    /// Ethernet Transmit Buffer Underrun
    /// Position: 4, Width: 1
    /// Access: read-only
    using TUND = BitField<4, 1>;
    constexpr uint32_t TUND_Pos = 4;
    constexpr uint32_t TUND_Msk = TUND::mask;

    /// Retry Limit Exceeded
    /// Position: 5, Width: 1
    /// Access: read-only
    using RLE = BitField<5, 1>;
    constexpr uint32_t RLE_Pos = 5;
    constexpr uint32_t RLE_Msk = RLE::mask;

    /// Position: 6, Width: 1
    /// Access: read-only
    using TXERR = BitField<6, 1>;
    constexpr uint32_t TXERR_Pos = 6;
    constexpr uint32_t TXERR_Msk = TXERR::mask;

    /// Transmit Complete
    /// Position: 7, Width: 1
    /// Access: read-only
    using TCOMP = BitField<7, 1>;
    constexpr uint32_t TCOMP_Pos = 7;
    constexpr uint32_t TCOMP_Msk = TCOMP::mask;

    /// Receive Overrun
    /// Position: 10, Width: 1
    /// Access: read-only
    using ROVR = BitField<10, 1>;
    constexpr uint32_t ROVR_Pos = 10;
    constexpr uint32_t ROVR_Msk = ROVR::mask;

    /// Hresp not OK
    /// Position: 11, Width: 1
    /// Access: read-only
    using HRESP = BitField<11, 1>;
    constexpr uint32_t HRESP_Pos = 11;
    constexpr uint32_t HRESP_Msk = HRESP::mask;

    /// Pause Frame Received
    /// Position: 12, Width: 1
    /// Access: read-only
    using PFR = BitField<12, 1>;
    constexpr uint32_t PFR_Pos = 12;
    constexpr uint32_t PFR_Msk = PFR::mask;

    /// Pause Time Zero
    /// Position: 13, Width: 1
    /// Access: read-only
    using PTZ = BitField<13, 1>;
    constexpr uint32_t PTZ_Pos = 13;
    constexpr uint32_t PTZ_Msk = PTZ::mask;

}  // namespace imr

/// MAN - Phy Maintenance Register
namespace man {
    /// Position: 0, Width: 16
    /// Access: read-write
    using DATA = BitField<0, 16>;
    constexpr uint32_t DATA_Pos = 0;
    constexpr uint32_t DATA_Msk = DATA::mask;

    /// Position: 16, Width: 2
    /// Access: read-write
    using CODE = BitField<16, 2>;
    constexpr uint32_t CODE_Pos = 16;
    constexpr uint32_t CODE_Msk = CODE::mask;

    /// Register Address
    /// Position: 18, Width: 5
    /// Access: read-write
    using REGA = BitField<18, 5>;
    constexpr uint32_t REGA_Pos = 18;
    constexpr uint32_t REGA_Msk = REGA::mask;

    /// PHY Address
    /// Position: 23, Width: 5
    /// Access: read-write
    using PHYA = BitField<23, 5>;
    constexpr uint32_t PHYA_Pos = 23;
    constexpr uint32_t PHYA_Msk = PHYA::mask;

    /// Read-write
    /// Position: 28, Width: 2
    /// Access: read-write
    using RW = BitField<28, 2>;
    constexpr uint32_t RW_Pos = 28;
    constexpr uint32_t RW_Msk = RW::mask;

    /// Start of frame
    /// Position: 30, Width: 2
    /// Access: read-write
    using SOF = BitField<30, 2>;
    constexpr uint32_t SOF_Pos = 30;
    constexpr uint32_t SOF_Msk = SOF::mask;

}  // namespace man

/// PTR - Pause Time Register
namespace ptr {
    /// Pause Time
    /// Position: 0, Width: 16
    /// Access: read-write
    using PTIME = BitField<0, 16>;
    constexpr uint32_t PTIME_Pos = 0;
    constexpr uint32_t PTIME_Msk = PTIME::mask;

}  // namespace ptr

/// PFR - Pause Frames Received Register
namespace pfr {
    /// Pause Frames received OK
    /// Position: 0, Width: 16
    /// Access: read-write
    using FROK = BitField<0, 16>;
    constexpr uint32_t FROK_Pos = 0;
    constexpr uint32_t FROK_Msk = FROK::mask;

}  // namespace pfr

/// FTO - Frames Transmitted Ok Register
namespace fto {
    /// Frames Transmitted OK
    /// Position: 0, Width: 24
    /// Access: read-write
    using FTOK = BitField<0, 24>;
    constexpr uint32_t FTOK_Pos = 0;
    constexpr uint32_t FTOK_Msk = FTOK::mask;

}  // namespace fto

/// SCF - Single Collision Frames Register
namespace scf {
    /// Single Collision Frames
    /// Position: 0, Width: 16
    /// Access: read-write
    using SCF = BitField<0, 16>;
    constexpr uint32_t SCF_Pos = 0;
    constexpr uint32_t SCF_Msk = SCF::mask;

}  // namespace scf

/// MCF - Multiple Collision Frames Register
namespace mcf {
    /// Multicollision Frames
    /// Position: 0, Width: 16
    /// Access: read-write
    using MCF = BitField<0, 16>;
    constexpr uint32_t MCF_Pos = 0;
    constexpr uint32_t MCF_Msk = MCF::mask;

}  // namespace mcf

/// FRO - Frames Received Ok Register
namespace fro {
    /// Frames Received OK
    /// Position: 0, Width: 24
    /// Access: read-write
    using FROK = BitField<0, 24>;
    constexpr uint32_t FROK_Pos = 0;
    constexpr uint32_t FROK_Msk = FROK::mask;

}  // namespace fro

/// FCSE - Frame Check Sequence Errors Register
namespace fcse {
    /// Frame Check Sequence Errors
    /// Position: 0, Width: 8
    /// Access: read-write
    using FCSE = BitField<0, 8>;
    constexpr uint32_t FCSE_Pos = 0;
    constexpr uint32_t FCSE_Msk = FCSE::mask;

}  // namespace fcse

/// ALE - Alignment Errors Register
namespace ale {
    /// Alignment Errors
    /// Position: 0, Width: 8
    /// Access: read-write
    using ALE = BitField<0, 8>;
    constexpr uint32_t ALE_Pos = 0;
    constexpr uint32_t ALE_Msk = ALE::mask;

}  // namespace ale

/// DTF - Deferred Transmission Frames Register
namespace dtf {
    /// Deferred Transmission Frames
    /// Position: 0, Width: 16
    /// Access: read-write
    using DTF = BitField<0, 16>;
    constexpr uint32_t DTF_Pos = 0;
    constexpr uint32_t DTF_Msk = DTF::mask;

}  // namespace dtf

/// LCOL - Late Collisions Register
namespace lcol {
    /// Late Collisions
    /// Position: 0, Width: 8
    /// Access: read-write
    using LCOL = BitField<0, 8>;
    constexpr uint32_t LCOL_Pos = 0;
    constexpr uint32_t LCOL_Msk = LCOL::mask;

}  // namespace lcol

/// ECOL - Excessive Collisions Register
namespace ecol {
    /// Excessive Collisions
    /// Position: 0, Width: 8
    /// Access: read-write
    using EXCOL = BitField<0, 8>;
    constexpr uint32_t EXCOL_Pos = 0;
    constexpr uint32_t EXCOL_Msk = EXCOL::mask;

}  // namespace ecol

/// TUND - Transmit Underrun Errors Register
namespace tund {
    /// Transmit Underruns
    /// Position: 0, Width: 8
    /// Access: read-write
    using TUND = BitField<0, 8>;
    constexpr uint32_t TUND_Pos = 0;
    constexpr uint32_t TUND_Msk = TUND::mask;

}  // namespace tund

/// CSE - Carrier Sense Errors Register
namespace cse {
    /// Carrier Sense Errors
    /// Position: 0, Width: 8
    /// Access: read-write
    using CSE = BitField<0, 8>;
    constexpr uint32_t CSE_Pos = 0;
    constexpr uint32_t CSE_Msk = CSE::mask;

}  // namespace cse

/// RRE - Receive Resource Errors Register
namespace rre {
    /// Receive Resource Errors
    /// Position: 0, Width: 16
    /// Access: read-write
    using RRE = BitField<0, 16>;
    constexpr uint32_t RRE_Pos = 0;
    constexpr uint32_t RRE_Msk = RRE::mask;

}  // namespace rre

/// ROV - Receive Overrun Errors Register
namespace rov {
    /// Receive Overrun
    /// Position: 0, Width: 8
    /// Access: read-write
    using ROVR = BitField<0, 8>;
    constexpr uint32_t ROVR_Pos = 0;
    constexpr uint32_t ROVR_Msk = ROVR::mask;

}  // namespace rov

/// RSE - Receive Symbol Errors Register
namespace rse {
    /// Receive Symbol Errors
    /// Position: 0, Width: 8
    /// Access: read-write
    using RSE = BitField<0, 8>;
    constexpr uint32_t RSE_Pos = 0;
    constexpr uint32_t RSE_Msk = RSE::mask;

}  // namespace rse

/// ELE - Excessive Length Errors Register
namespace ele {
    /// Excessive Length Errors
    /// Position: 0, Width: 8
    /// Access: read-write
    using EXL = BitField<0, 8>;
    constexpr uint32_t EXL_Pos = 0;
    constexpr uint32_t EXL_Msk = EXL::mask;

}  // namespace ele

/// RJA - Receive Jabbers Register
namespace rja {
    /// Receive Jabbers
    /// Position: 0, Width: 8
    /// Access: read-write
    using RJB = BitField<0, 8>;
    constexpr uint32_t RJB_Pos = 0;
    constexpr uint32_t RJB_Msk = RJB::mask;

}  // namespace rja

/// USF - Undersize Frames Register
namespace usf {
    /// Undersize frames
    /// Position: 0, Width: 8
    /// Access: read-write
    using USF = BitField<0, 8>;
    constexpr uint32_t USF_Pos = 0;
    constexpr uint32_t USF_Msk = USF::mask;

}  // namespace usf

/// STE - SQE Test Errors Register
namespace ste {
    /// SQE test errors
    /// Position: 0, Width: 8
    /// Access: read-write
    using SQER = BitField<0, 8>;
    constexpr uint32_t SQER_Pos = 0;
    constexpr uint32_t SQER_Msk = SQER::mask;

}  // namespace ste

/// RLE - Received Length Field Mismatch Register
namespace rle {
    /// Receive Length Field Mismatch
    /// Position: 0, Width: 8
    /// Access: read-write
    using RLFM = BitField<0, 8>;
    constexpr uint32_t RLFM_Pos = 0;
    constexpr uint32_t RLFM_Msk = RLFM::mask;

}  // namespace rle

/// HRB - Hash Register Bottom [31:0] Register
namespace hrb {
    /// Position: 0, Width: 32
    /// Access: read-write
    using ADDR = BitField<0, 32>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace hrb

/// HRT - Hash Register Top [63:32] Register
namespace hrt {
    /// Position: 0, Width: 32
    /// Access: read-write
    using ADDR = BitField<0, 32>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace hrt

/// SA1B - Specific Address 1 Bottom Register
namespace sa1b {
    /// Position: 0, Width: 32
    /// Access: read-write
    using ADDR = BitField<0, 32>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace sa1b

/// SA1T - Specific Address 1 Top Register
namespace sa1t {
    /// Position: 0, Width: 16
    /// Access: read-write
    using ADDR = BitField<0, 16>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace sa1t

/// SA2B - Specific Address 2 Bottom Register
namespace sa2b {
    /// Position: 0, Width: 32
    /// Access: read-write
    using ADDR = BitField<0, 32>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace sa2b

/// SA2T - Specific Address 2 Top Register
namespace sa2t {
    /// Position: 0, Width: 16
    /// Access: read-write
    using ADDR = BitField<0, 16>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace sa2t

/// SA3B - Specific Address 3 Bottom Register
namespace sa3b {
    /// Position: 0, Width: 32
    /// Access: read-write
    using ADDR = BitField<0, 32>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace sa3b

/// SA3T - Specific Address 3 Top Register
namespace sa3t {
    /// Position: 0, Width: 16
    /// Access: read-write
    using ADDR = BitField<0, 16>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace sa3t

/// SA4B - Specific Address 4 Bottom Register
namespace sa4b {
    /// Position: 0, Width: 32
    /// Access: read-write
    using ADDR = BitField<0, 32>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace sa4b

/// SA4T - Specific Address 4 Top Register
namespace sa4t {
    /// Position: 0, Width: 16
    /// Access: read-write
    using ADDR = BitField<0, 16>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace sa4t

/// TID - Type ID Checking Register
namespace tid {
    /// Type ID checking
    /// Position: 0, Width: 16
    /// Access: read-write
    using TID = BitField<0, 16>;
    constexpr uint32_t TID_Pos = 0;
    constexpr uint32_t TID_Msk = TID::mask;

}  // namespace tid

/// USRIO - User Input/Output Register
namespace usrio {
    /// Reduce MII
    /// Position: 0, Width: 1
    /// Access: read-write
    using RMII = BitField<0, 1>;
    constexpr uint32_t RMII_Pos = 0;
    constexpr uint32_t RMII_Msk = RMII::mask;

    /// Clock Enable
    /// Position: 1, Width: 1
    /// Access: read-write
    using CLKEN = BitField<1, 1>;
    constexpr uint32_t CLKEN_Pos = 1;
    constexpr uint32_t CLKEN_Msk = CLKEN::mask;

}  // namespace usrio

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::emac
