#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 11 12:54:28 2019
# Process ID: 8716
# Current directory: C:/Users/Jade/Downloads/lab05_12/lab05
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9236 C:\Users\Jade\Downloads\lab05_12\lab05\lab05.xpr
# Log file: C:/Users/Jade/Downloads/lab05_12/lab05/vivado.log
# Journal file: C:/Users/Jade/Downloads/lab05_12/lab05\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Jade/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
0 Beta devices matching pattern found, 0 enabled.
start_gui
open_project C:/Users/Jade/Downloads/lab05_12/lab05/lab05.xpr
INFO: [Project 1-313] Project file moved from 'D:/CP/CP 3-2/HWLab/lab05' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/vivado-boards-master/new/board_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 12:55:43 2019...
compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/data.list'
INFO: [SIM-utils-43] Exported 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/prog1.list'
INFO: [SIM-utils-43] Exported 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/prog3.list'
INFO: [SIM-utils-43] Exported 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/prog.list'
INFO: [SIM-utils-43] Exported 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/prog2.list'
INFO: [SIM-utils-43] Exported 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/prog_test.list'
INFO: [SIM-utils-43] Exported 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/sys3.list'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sim_1/new/alu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a2207137e97a43a193784b0c1fe75dbd --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/xsim.dir/alu_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 11 12:56:58 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 773.523 ; gain = 15.352
set_property top pc_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/alu_test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/xelab.pb
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pc_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/data.list'
INFO: [SIM-utils-43] Exported 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/prog1.list'
INFO: [SIM-utils-43] Exported 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/prog3.list'
INFO: [SIM-utils-43] Exported 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/prog.list'
INFO: [SIM-utils-43] Exported 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/prog2.list'
INFO: [SIM-utils-43] Exported 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/prog_test.list'
INFO: [SIM-utils-43] Exported 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/sys3.list'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --relax -prj pc_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/nano_sc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nano_sc_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sim_1/new/pc_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a2207137e97a43a193784b0c1fe75dbd --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_test_behav xil_defaultlib.pc_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=16)
Compiling module xil_defaultlib.mux2_1(WIDTH=16)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.nano_sc_system
Compiling module xil_defaultlib.pc_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pc_test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/xsim.dir/pc_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 11 13:12:09 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 810.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pc_test_behav -key {Behavioral:sim_1:Functional:pc_test} -tclbatch {pc_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source pc_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
mem[0] - 00000001

mem[1] - 00000002

mem[2] - 00000003

mem[3] - 00000004

mem[4] - 00000005

mem[8] - 00000000

         2 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - mem[0004] -  xxxxxxxx

         6 - A(REG[ 6]) -  00000000, B(REG[ 6]) -  00000000

         6 - REG[ 6] <- 00000004
        60 - mem[0007] -  00000005

        10 - A(REG[ 7]) -  00000000, B(REG[ 7]) -  00000000

        10 - REG[ 7] <- 00000007
       100 - mem[000b] -  00000000

        14 - A(REG[ 6]) -  00000004, B(REG[ 7]) -  00000007

        14 - REG[ 1] <- 0000000b
       140 - mem[0003] -  00000000

        18 - A(REG[ 7]) -  00000007, B(REG[ 6]) -  00000004

        18 - REG[ 1] <- 00000003
       180 - mem[fffd] -  00000004

       180 - mem[0007] -  xxxxxxxx

        22 - A(REG[ 6]) -  00000004, B(REG[ 7]) -  00000007

        22 - REG[ 1] <- 00000007
       220 - mem[0004] -  00000000

        26 - A(REG[ 6]) -  00000004, B(REG[ 7]) -  00000007

        26 - REG[ 1] <- 00000004
       260 - mem[0003] -  00000005

        30 - A(REG[ 6]) -  00000004, B(REG[ 7]) -  00000007

        30 - REG[ 1] <- 00000003
       300 - mem[0007] -  00000004

       300 - mem[fffc] -  00000000

        34 - A(REG[ 6]) -  00000004, B(REG[ 1]) -  00000003

        34 - REG[ 1] <- fffffffc
       340 - mem[fffb] -  xxxxxxxx

        38 - A(REG[ 6]) -  00000004, B(REG[ 1]) -  fffffffc

        38 - REG[ 1] <- fffffffb
       380 - mem[xxxx] -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'pc_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 818.203 ; gain = 9.918
open_hw
