///Register `CR` reader
pub struct R(crate::R<CR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<CR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<CR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<CR_SPEC>) -> Self {
        R(reader)
    }
}
///Register `CR` writer
pub struct W(crate::W<CR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<CR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<CR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<CR_SPEC>) -> Self {
        W(writer)
    }
}
///Field `EN` reader - channel enable
pub type EN_R = crate::BitReader<bool>;
///Field `EN` writer - channel enable
pub type EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CR_SPEC, bool, O>;
///Field `TEIE` reader - Transfer error interrupt enable This bit is set and cleared by software.
pub type TEIE_R = crate::BitReader<bool>;
///Field `TEIE` writer - Transfer error interrupt enable This bit is set and cleared by software.
pub type TEIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CR_SPEC, bool, O>;
///Field `CTCIE` reader - Channel Transfer Complete interrupt enable This bit is set and cleared by software.
pub type CTCIE_R = crate::BitReader<bool>;
///Field `CTCIE` writer - Channel Transfer Complete interrupt enable This bit is set and cleared by software.
pub type CTCIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CR_SPEC, bool, O>;
///Field `BRTIE` reader - Block Repeat transfer interrupt enable This bit is set and cleared by software.
pub type BRTIE_R = crate::BitReader<bool>;
///Field `BRTIE` writer - Block Repeat transfer interrupt enable This bit is set and cleared by software.
pub type BRTIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CR_SPEC, bool, O>;
///Field `BTIE` reader - Block Transfer interrupt enable This bit is set and cleared by software.
pub type BTIE_R = crate::BitReader<bool>;
///Field `BTIE` writer - Block Transfer interrupt enable This bit is set and cleared by software.
pub type BTIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CR_SPEC, bool, O>;
///Field `TCIE` reader - buffer Transfer Complete interrupt enable This bit is set and cleared by software.
pub type TCIE_R = crate::BitReader<bool>;
///Field `TCIE` writer - buffer Transfer Complete interrupt enable This bit is set and cleared by software.
pub type TCIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CR_SPEC, bool, O>;
///Field `PL` reader - Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0.
pub type PL_R = crate::FieldReader<u8, u8>;
///Field `PL` writer - Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0.
pub type PL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CR_SPEC, u8, u8, 2, O>;
///Field `BEX` reader - byte Endianness exchange
pub type BEX_R = crate::BitReader<bool>;
///Field `BEX` writer - byte Endianness exchange
pub type BEX_W<'a, const O: u8> = crate::BitWriter<'a, u32, CR_SPEC, bool, O>;
///Field `HEX` reader - Half word Endianes exchange
pub type HEX_R = crate::BitReader<bool>;
///Field `HEX` writer - Half word Endianes exchange
pub type HEX_W<'a, const O: u8> = crate::BitWriter<'a, u32, CR_SPEC, bool, O>;
///Field `WEX` reader - Word Endianness exchange
pub type WEX_R = crate::BitReader<bool>;
///Field `WEX` writer - Word Endianness exchange
pub type WEX_W<'a, const O: u8> = crate::BitWriter<'a, u32, CR_SPEC, bool, O>;
///Field `SWRQ` writer - SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access).
pub type SWRQ_W<'a, const O: u8> = crate::BitWriter<'a, u32, CR_SPEC, bool, O>;
impl R {
    ///Bit 0 - channel enable
    #[inline(always)]
    pub fn en(&self) -> EN_R {
        EN_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - Transfer error interrupt enable This bit is set and cleared by software.
    #[inline(always)]
    pub fn teie(&self) -> TEIE_R {
        TEIE_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - Channel Transfer Complete interrupt enable This bit is set and cleared by software.
    #[inline(always)]
    pub fn ctcie(&self) -> CTCIE_R {
        CTCIE_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - Block Repeat transfer interrupt enable This bit is set and cleared by software.
    #[inline(always)]
    pub fn brtie(&self) -> BRTIE_R {
        BRTIE_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - Block Transfer interrupt enable This bit is set and cleared by software.
    #[inline(always)]
    pub fn btie(&self) -> BTIE_R {
        BTIE_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - buffer Transfer Complete interrupt enable This bit is set and cleared by software.
    #[inline(always)]
    pub fn tcie(&self) -> TCIE_R {
        TCIE_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bits 6:7 - Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0.
    #[inline(always)]
    pub fn pl(&self) -> PL_R {
        PL_R::new(((self.bits >> 6) & 3) as u8)
    }
    ///Bit 12 - byte Endianness exchange
    #[inline(always)]
    pub fn bex(&self) -> BEX_R {
        BEX_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - Half word Endianes exchange
    #[inline(always)]
    pub fn hex(&self) -> HEX_R {
        HEX_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - Word Endianness exchange
    #[inline(always)]
    pub fn wex(&self) -> WEX_R {
        WEX_R::new(((self.bits >> 14) & 1) != 0)
    }
}
impl W {
    ///Bit 0 - channel enable
    #[inline(always)]
    #[must_use]
    pub fn en(&mut self) -> EN_W<0> {
        EN_W::new(self)
    }
    ///Bit 1 - Transfer error interrupt enable This bit is set and cleared by software.
    #[inline(always)]
    #[must_use]
    pub fn teie(&mut self) -> TEIE_W<1> {
        TEIE_W::new(self)
    }
    ///Bit 2 - Channel Transfer Complete interrupt enable This bit is set and cleared by software.
    #[inline(always)]
    #[must_use]
    pub fn ctcie(&mut self) -> CTCIE_W<2> {
        CTCIE_W::new(self)
    }
    ///Bit 3 - Block Repeat transfer interrupt enable This bit is set and cleared by software.
    #[inline(always)]
    #[must_use]
    pub fn brtie(&mut self) -> BRTIE_W<3> {
        BRTIE_W::new(self)
    }
    ///Bit 4 - Block Transfer interrupt enable This bit is set and cleared by software.
    #[inline(always)]
    #[must_use]
    pub fn btie(&mut self) -> BTIE_W<4> {
        BTIE_W::new(self)
    }
    ///Bit 5 - buffer Transfer Complete interrupt enable This bit is set and cleared by software.
    #[inline(always)]
    #[must_use]
    pub fn tcie(&mut self) -> TCIE_W<5> {
        TCIE_W::new(self)
    }
    ///Bits 6:7 - Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0.
    #[inline(always)]
    #[must_use]
    pub fn pl(&mut self) -> PL_W<6> {
        PL_W::new(self)
    }
    ///Bit 12 - byte Endianness exchange
    #[inline(always)]
    #[must_use]
    pub fn bex(&mut self) -> BEX_W<12> {
        BEX_W::new(self)
    }
    ///Bit 13 - Half word Endianes exchange
    #[inline(always)]
    #[must_use]
    pub fn hex(&mut self) -> HEX_W<13> {
        HEX_W::new(self)
    }
    ///Bit 14 - Word Endianness exchange
    #[inline(always)]
    #[must_use]
    pub fn wex(&mut self) -> WEX_W<14> {
        WEX_W::new(self)
    }
    ///Bit 16 - SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access).
    #[inline(always)]
    #[must_use]
    pub fn swrq(&mut self) -> SWRQ_W<16> {
        SWRQ_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///This register is used to control the concerned channel.
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [cr](index.html) module
pub struct CR_SPEC;
impl crate::RegisterSpec for CR_SPEC {
    type Ux = u32;
}
///`read()` method returns [cr::R](R) reader structure
impl crate::Readable for CR_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [cr::W](W) writer structure
impl crate::Writable for CR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets CR to value 0
impl crate::Resettable for CR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
