$date
	Fri Dec 19 13:06:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module moore_fsm_tb $end
$var wire 1 ! detected $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ rst $end
$scope module morfsm $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 $ rst $end
$var wire 1 ! detected $end
$var parameter 3 % s0 $end
$var parameter 3 & s1 $end
$var parameter 3 ' s2 $end
$var parameter 3 ( s3 $end
$var parameter 3 ) s4 $end
$var reg 3 * next [2:0] $end
$var reg 3 + state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx +
b0 *
1$
0#
0"
x!
$end
#5
0!
b0 +
1"
#10
0"
0$
#15
1"
#20
b1 *
0"
1#
#25
b1 +
1"
#30
b10 *
0"
0#
#35
b0 *
b10 +
1"
#40
b11 *
0"
1#
#45
b1 *
b11 +
1"
#50
b100 *
0"
0#
#55
b0 *
1!
b100 +
1"
#60
b1 *
0"
1#
#65
0!
b1 +
1"
#70
b10 *
0"
0#
#75
b0 *
b10 +
1"
#80
b11 *
0"
1#
#85
b1 *
b11 +
1"
#90
b100 *
0"
0#
#95
b0 *
1!
b100 +
1"
#100
b1 *
0"
1#
#105
0!
b1 +
1"
#110
b10 *
0"
0#
#115
b0 *
b10 +
1"
#120
b11 *
0"
1#
#125
b1 *
b11 +
1"
#130
b100 *
0"
0#
#135
b0 *
1!
b100 +
1"
#140
b1 *
0"
1#
#145
0!
b1 +
1"
#150
b10 *
0"
0#
#155
b0 *
b10 +
1"
#160
0"
#165
b0 +
1"
#170
0"
#172
