// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_assign( in, out );

// Design a module that computes the output as the sum of two inputs
module add( input a, input b, output out );
// computes out as a+b
add( a, b, out );

// Design a module that computes the output as the product of two inputs
module mult( input a, input b, output out );
// computes out as a*b
mult( a, b, out );

// Design a module that computes the output as the difference of two inputs
module sub( input a, input b, output out );
// computes out as a-b
sub( a, b, out );

// Design a module that computes the output as the quotient of two inputs
module div( input a, input b, output out );
// computes out as a/b
div( a, b,endmodule
