<stg><name>process_word</name>


<trans_list>

<trans id="3870" from="1" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3871" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3874" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3876" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3878" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3880" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3888" from="6" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3889" from="6" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3884" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3885" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3886" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3887" from="10" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3892" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3894" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3896" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3898" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3906" from="15" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3907" from="15" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3902" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3903" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3904" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3905" from="19" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3910" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3912" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3914" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3916" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3924" from="24" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3925" from="24" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3920" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3921" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3922" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3923" from="28" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3928" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3930" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3932" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3934" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3942" from="33" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3943" from="33" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3938" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3939" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3940" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3941" from="37" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3946" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3948" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3950" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3952" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3960" from="42" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3961" from="42" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3956" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3957" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3958" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3959" from="46" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3964" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3966" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3968" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3970" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3978" from="51" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3979" from="51" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3974" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3975" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3976" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3977" from="55" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3982" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3984" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3986" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3988" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3996" from="60" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3997" from="60" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3992" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3993" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3994" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3995" from="64" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4000" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4002" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4004" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4006" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4009" from="69" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4011" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4012" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4013" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4014" from="73" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4017" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4018" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4025" from="75" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4020" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4021" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4022" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4023" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4024" from="80" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4028" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4030" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4032" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4034" from="84" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4039" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4040" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4041" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4042" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4043" from="89" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4050" from="89" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4045" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4046" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4047" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4048" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4049" from="94" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4052" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4054" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4056" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4058" from="98" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4063" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4064" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4065" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4066" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4067" from="103" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4074" from="103" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4069" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4070" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4071" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4072" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4073" from="108" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4076" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4078" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4080" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4082" from="112" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4087" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4088" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4089" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4090" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4091" from="117" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4098" from="117" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4093" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4094" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4095" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4096" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4097" from="122" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4100" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4102" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4104" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4106" from="126" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4111" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4112" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4113" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4114" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4115" from="131" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4122" from="131" to="137">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4117" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4118" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4119" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4120" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4121" from="136" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4124" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4126" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4128" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4130" from="140" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4135" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4136" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4137" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4138" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4139" from="145" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4146" from="145" to="151">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4141" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4142" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4143" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4144" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4145" from="150" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4148" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4150" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4152" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4154" from="154" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4159" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4160" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4161" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4162" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4163" from="159" to="160">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4170" from="159" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4165" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4166" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4167" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4168" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4169" from="164" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4172" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4174" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4176" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4178" from="168" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4183" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4184" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4185" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4186" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4187" from="173" to="174">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4194" from="173" to="179">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4189" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4190" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4191" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4192" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4193" from="178" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4196" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4198" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4200" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4202" from="182" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4207" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4208" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4209" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4210" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %wrd_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %wrd_V)

]]></Node>
<StgValue><ssdm name="wrd_V_read"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %words_per_image_V_re = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %words_per_image_V)

]]></Node>
<StgValue><ssdm name="words_per_image_V_re"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %log_width_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %log_width_V)

]]></Node>
<StgValue><ssdm name="log_width_V_read"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %conv_out_buffer_m_V_s = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_out_buffer_m_V_offset)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_V_s"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %conv_out_buffer_m_63_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_63_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_63_3"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %conv_out_buffer_m_63_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_63)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_63_4"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %conv_out_buffer_m_62_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_62_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_62_3"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7  %conv_out_buffer_m_62_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_62)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_62_4"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %conv_out_buffer_m_61_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_61_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_61_3"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %conv_out_buffer_m_61_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_61)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_61_4"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %conv_out_buffer_m_60_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_60_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_60_3"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:11  %conv_out_buffer_m_60_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_60)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_60_4"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %conv_out_buffer_m_59_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_59_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_59_3"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:13  %conv_out_buffer_m_59_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_59)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_59_4"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:14  %conv_out_buffer_m_58_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_58_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_58_3"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:15  %conv_out_buffer_m_58_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_58)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_58_4"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:16  %conv_out_buffer_m_57_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_57_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_57_3"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17  %conv_out_buffer_m_57_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_57)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_57_4"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:18  %conv_out_buffer_m_56_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_56_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_56_3"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %conv_out_buffer_m_56_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_56)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_56_4"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:20  %conv_out_buffer_m_55_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_55_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_55_3"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:21  %conv_out_buffer_m_55_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_55)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_55_4"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:22  %conv_out_buffer_m_54_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_54_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_54_3"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:23  %conv_out_buffer_m_54_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_54)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_54_4"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %conv_out_buffer_m_53_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_53_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_53_3"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:25  %conv_out_buffer_m_53_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_53)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_53_4"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:26  %conv_out_buffer_m_52_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_52_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_52_3"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:27  %conv_out_buffer_m_52_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_52)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_52_4"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:28  %conv_out_buffer_m_51_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_51_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_51_3"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:29  %conv_out_buffer_m_51_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_51)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_51_4"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:30  %conv_out_buffer_m_50_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_50_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_50_3"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:31  %conv_out_buffer_m_50_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_50)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_50_4"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:32  %conv_out_buffer_m_49_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_49_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_49_3"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:33  %conv_out_buffer_m_49_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_49)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_49_4"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:34  %conv_out_buffer_m_48_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_48_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_48_3"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:35  %conv_out_buffer_m_48_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_48)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_48_4"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:36  %conv_out_buffer_m_47_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_47_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_47_3"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:37  %conv_out_buffer_m_47_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_47)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_47_4"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:38  %conv_out_buffer_m_46_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_46_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_46_3"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:39  %conv_out_buffer_m_46_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_46)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_46_4"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:40  %conv_out_buffer_m_45_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_45_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_45_3"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:41  %conv_out_buffer_m_45_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_45)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_45_4"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:42  %conv_out_buffer_m_44_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_44_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_44_3"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:43  %conv_out_buffer_m_44_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_44)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_44_4"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:44  %conv_out_buffer_m_43_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_43_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_43_3"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:45  %conv_out_buffer_m_43_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_43)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_43_4"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:46  %conv_out_buffer_m_42_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_42_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_42_3"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:47  %conv_out_buffer_m_42_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_42)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_42_4"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:48  %conv_out_buffer_m_41_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_41_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_41_3"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:49  %conv_out_buffer_m_41_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_41)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_41_4"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:50  %conv_out_buffer_m_40_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_40_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_40_3"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:51  %conv_out_buffer_m_40_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_40)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_40_4"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:52  %conv_out_buffer_m_39_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_39_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_39_3"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:53  %conv_out_buffer_m_39_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_39)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_39_4"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:54  %conv_out_buffer_m_38_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_38_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_38_3"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:55  %conv_out_buffer_m_38_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_38)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_38_4"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:56  %conv_out_buffer_m_37_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_37_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_37_3"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:57  %conv_out_buffer_m_37_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_37)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_37_4"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:58  %conv_out_buffer_m_36_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_36_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_36_3"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:59  %conv_out_buffer_m_36_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_36)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_36_4"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:60  %conv_out_buffer_m_35_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_35_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_35_3"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:61  %conv_out_buffer_m_35_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_35)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_35_4"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:62  %conv_out_buffer_m_34_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_34_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_34_3"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:63  %conv_out_buffer_m_34_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_34)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_34_4"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:64  %conv_out_buffer_m_33_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_33_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_33_3"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:65  %conv_out_buffer_m_33_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_33)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_33_4"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:66  %conv_out_buffer_m_32_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_32_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_32_3"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:67  %conv_out_buffer_m_32_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_32)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_32_4"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:68  %conv_out_buffer_m_31_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_31_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_31_3"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:69  %conv_out_buffer_m_31_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_31)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_31_4"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:70  %conv_out_buffer_m_30_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_30_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_30_3"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:71  %conv_out_buffer_m_30_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_30)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_30_4"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:72  %conv_out_buffer_m_29_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_29_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_29_3"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:73  %conv_out_buffer_m_29_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_29)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_29_4"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:74  %conv_out_buffer_m_28_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_28_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_28_3"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:75  %conv_out_buffer_m_28_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_28)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_28_4"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:76  %conv_out_buffer_m_27_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_27_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_27_3"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:77  %conv_out_buffer_m_27_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_27)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_27_4"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:78  %conv_out_buffer_m_26_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_26_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_26_3"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:79  %conv_out_buffer_m_26_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_26)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_26_4"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:80  %conv_out_buffer_m_25_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_25_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_25_3"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:81  %conv_out_buffer_m_25_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_25)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_25_4"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:82  %conv_out_buffer_m_24_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_24_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_24_3"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:83  %conv_out_buffer_m_24_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_24)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_24_4"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:84  %conv_out_buffer_m_23_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_23_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_23_3"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:85  %conv_out_buffer_m_23_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_23)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_23_4"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:86  %conv_out_buffer_m_22_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_22_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_22_3"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:87  %conv_out_buffer_m_22_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_22)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_22_4"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:88  %conv_out_buffer_m_21_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_21_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_21_3"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:89  %conv_out_buffer_m_21_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_21)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_21_4"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:90  %conv_out_buffer_m_20_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_20_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_20_3"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:91  %conv_out_buffer_m_20_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_20)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_20_4"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:92  %conv_out_buffer_m_19_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_19_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_19_3"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:93  %conv_out_buffer_m_19_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_19)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_19_4"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:94  %conv_out_buffer_m_18_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_18_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_18_3"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:95  %conv_out_buffer_m_18_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_18)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_18_4"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:96  %conv_out_buffer_m_17_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_17_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_17_3"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:97  %conv_out_buffer_m_17_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_17)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_17_4"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:98  %conv_out_buffer_m_16_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_16_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_16_3"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:99  %conv_out_buffer_m_16_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_16)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_16_4"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:100  %conv_out_buffer_m_15_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_15_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_15_3"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:101  %conv_out_buffer_m_15_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_15)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_15_4"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:102  %conv_out_buffer_m_14_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_14_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_14_3"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:103  %conv_out_buffer_m_14_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_14)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_14_4"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:104  %conv_out_buffer_m_13_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_13_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_13_3"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:105  %conv_out_buffer_m_13_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_13)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_13_4"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:106  %conv_out_buffer_m_12_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_12_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_12_3"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:107  %conv_out_buffer_m_12_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_12)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_12_4"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:108  %conv_out_buffer_m_11_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_11_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_11_3"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:109  %conv_out_buffer_m_11_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_11)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_11_4"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:110  %conv_out_buffer_m_10_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_10_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_10_3"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:111  %conv_out_buffer_m_10_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_10)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_10_4"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:112  %conv_out_buffer_m_9_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_9_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_9_3"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:113  %conv_out_buffer_m_9_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_9)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_9_4"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:114  %conv_out_buffer_m_8_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_8_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_8_3"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:115  %conv_out_buffer_m_8_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_8)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_8_4"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:116  %conv_out_buffer_m_7_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_7_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_7_3"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:117  %conv_out_buffer_m_7_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_7)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_7_4"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:118  %conv_out_buffer_m_6_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_6_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_6_3"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:119  %conv_out_buffer_m_6_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_6)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_6_4"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:120  %conv_out_buffer_m_5_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_5_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_5_3"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:121  %conv_out_buffer_m_5_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_5)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_5_4"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:122  %conv_out_buffer_m_4_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_4_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_4_3"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:123  %conv_out_buffer_m_4_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_4)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_4_4"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:124  %conv_out_buffer_m_3_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_3_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_3_3"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:125  %conv_out_buffer_m_3_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_3)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_3_4"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:126  %conv_out_buffer_m_2_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_2_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_2_3"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:127  %conv_out_buffer_m_2_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_2_4"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:128  %conv_out_buffer_m_1_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_1_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_1_3"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:129  %conv_out_buffer_m_1_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_1)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_1_4"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:130  %conv_out_buffer_m_0_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_0_2)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_0_3"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:131  %conv_out_buffer_m_0_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %conv_out_buffer_m_0)

]]></Node>
<StgValue><ssdm name="conv_out_buffer_m_0_4"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:132  %conv_params_m_V_offs = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_V_offset)

]]></Node>
<StgValue><ssdm name="conv_params_m_V_offs"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:133  %conv_params_m_2_2_3 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_2_2)

]]></Node>
<StgValue><ssdm name="conv_params_m_2_2_3"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:134  %conv_params_m_2_2_4 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_2_s)

]]></Node>
<StgValue><ssdm name="conv_params_m_2_2_4"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:135  %conv_params_m_2_1_3 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_1_2)

]]></Node>
<StgValue><ssdm name="conv_params_m_2_1_3"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:136  %conv_params_m_2_1_4 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_1_s)

]]></Node>
<StgValue><ssdm name="conv_params_m_2_1_4"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:137  %conv_params_m_2_0_3 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_0_2)

]]></Node>
<StgValue><ssdm name="conv_params_m_2_0_3"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:138  %conv_params_m_2_0_4 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_2_0_s)

]]></Node>
<StgValue><ssdm name="conv_params_m_2_0_4"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:139  %conv_params_m_1_2_3 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_2_2)

]]></Node>
<StgValue><ssdm name="conv_params_m_1_2_3"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:140  %conv_params_m_1_2_4 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_2_s)

]]></Node>
<StgValue><ssdm name="conv_params_m_1_2_4"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:141  %conv_params_m_1_1_3 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_1_2)

]]></Node>
<StgValue><ssdm name="conv_params_m_1_1_3"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:142  %conv_params_m_1_1_4 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_1_s)

]]></Node>
<StgValue><ssdm name="conv_params_m_1_1_4"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:143  %conv_params_m_1_0_3 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_0_2)

]]></Node>
<StgValue><ssdm name="conv_params_m_1_0_3"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:144  %conv_params_m_1_0_4 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_1_0_s)

]]></Node>
<StgValue><ssdm name="conv_params_m_1_0_4"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:145  %conv_params_m_0_2_3 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_2_2)

]]></Node>
<StgValue><ssdm name="conv_params_m_0_2_3"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:146  %conv_params_m_0_2_4 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_2_s)

]]></Node>
<StgValue><ssdm name="conv_params_m_0_2_4"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:147  %conv_params_m_0_1_3 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_1_2)

]]></Node>
<StgValue><ssdm name="conv_params_m_0_1_3"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:148  %conv_params_m_0_1_4 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_1_s)

]]></Node>
<StgValue><ssdm name="conv_params_m_0_1_4"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:149  %conv_params_m_0_0_3 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_0_2)

]]></Node>
<StgValue><ssdm name="conv_params_m_0_0_3"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:150  %conv_params_m_0_0_4 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %conv_params_m_0_0_s)

]]></Node>
<StgValue><ssdm name="conv_params_m_0_0_4"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:151  %line_buffer_m_V_offs = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %line_buffer_m_V_offset)

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_offs"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:152  %rb_7_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %rb_7_read)

]]></Node>
<StgValue><ssdm name="rb_7_read_1"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:153  %rb_6_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %rb_6_read)

]]></Node>
<StgValue><ssdm name="rb_6_read_1"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:154  %rb_5_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %rb_5_read)

]]></Node>
<StgValue><ssdm name="rb_5_read_1"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:155  %rb_4_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %rb_4_read)

]]></Node>
<StgValue><ssdm name="rb_4_read_1"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:156  %rb_3_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %rb_3_read)

]]></Node>
<StgValue><ssdm name="rb_3_read_1"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:157  %rb_2_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %rb_2_read)

]]></Node>
<StgValue><ssdm name="rb_2_read_1"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:158  %rb_1_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %rb_1_read)

]]></Node>
<StgValue><ssdm name="rb_1_read_1"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:159  %rb_0_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %rb_0_read)

]]></Node>
<StgValue><ssdm name="rb_0_read_1"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:160  %lb_7_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %lb_7_read)

]]></Node>
<StgValue><ssdm name="lb_7_read_1"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:161  %lb_6_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %lb_6_read)

]]></Node>
<StgValue><ssdm name="lb_6_read_1"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:162  %lb_5_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %lb_5_read)

]]></Node>
<StgValue><ssdm name="lb_5_read_1"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:163  %lb_4_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %lb_4_read)

]]></Node>
<StgValue><ssdm name="lb_4_read_1"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:164  %lb_3_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %lb_3_read)

]]></Node>
<StgValue><ssdm name="lb_3_read_1"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:165  %lb_2_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %lb_2_read)

]]></Node>
<StgValue><ssdm name="lb_2_read_1"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:166  %lb_1_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %lb_1_read)

]]></Node>
<StgValue><ssdm name="lb_1_read_1"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:167  %old_word_buffer_m_V_s = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %old_word_buffer_m_V_offset)

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_s"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:168  %word_buffer_m_V_offs = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %word_buffer_m_V_offset)

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_offs"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:169  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %line_buffer_m_V_offs, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:170  %select_ln180 = select i1 %line_buffer_m_V_offs, i5 -6, i5 2

]]></Node>
<StgValue><ssdm name="select_ln180"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:171  %tmp_8 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln180, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="8">
<![CDATA[
:172  %zext_ln180 = zext i8 %tmp_8 to i10

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:173  %tmp_11 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln180, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="6">
<![CDATA[
:174  %zext_ln180_7 = zext i6 %tmp_11 to i10

]]></Node>
<StgValue><ssdm name="zext_ln180_7"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:175  %add_ln180 = add i10 %zext_ln180, %zext_ln180_7

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="10">
<![CDATA[
:176  %zext_ln180_8 = zext i10 %add_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_8"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:177  %or_ln180 = or i10 %add_ln180, 1

]]></Node>
<StgValue><ssdm name="or_ln180"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="10">
<![CDATA[
:178  %zext_ln180_9 = zext i10 %or_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_9"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179  %line_buffer_m_V_addr = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_9

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:180  %or_ln180_1 = or i10 %add_ln180, 2

]]></Node>
<StgValue><ssdm name="or_ln180_1"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="10">
<![CDATA[
:181  %zext_ln180_10 = zext i10 %or_ln180_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_10"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %line_buffer_m_V_addr_1 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_10

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_1"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:183  %or_ln180_2 = or i10 %add_ln180, 3

]]></Node>
<StgValue><ssdm name="or_ln180_2"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="10">
<![CDATA[
:184  %zext_ln180_11 = zext i10 %or_ln180_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_11"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185  %line_buffer_m_V_addr_2 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_11

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_2"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:186  %add_ln180_2 = add i10 %add_ln180, 4

]]></Node>
<StgValue><ssdm name="add_ln180_2"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="10">
<![CDATA[
:187  %zext_ln180_12 = zext i10 %add_ln180_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_12"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %line_buffer_m_V_addr_3 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_12

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_3"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:189  %add_ln180_3 = add i10 %add_ln180, 5

]]></Node>
<StgValue><ssdm name="add_ln180_3"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="10">
<![CDATA[
:190  %zext_ln180_13 = zext i10 %add_ln180_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_13"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191  %line_buffer_m_V_addr_4 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_13

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_4"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:192  %add_ln180_4 = add i10 %add_ln180, 6

]]></Node>
<StgValue><ssdm name="add_ln180_4"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="10">
<![CDATA[
:193  %zext_ln180_14 = zext i10 %add_ln180_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_14"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194  %line_buffer_m_V_addr_5 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_5"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:195  %add_ln180_5 = add i10 %add_ln180, 7

]]></Node>
<StgValue><ssdm name="add_ln180_5"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="10">
<![CDATA[
:196  %zext_ln180_15 = zext i10 %add_ln180_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_15"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197  %line_buffer_m_V_addr_6 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_6"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:198  %add_ln180_6 = add i10 %add_ln180, 8

]]></Node>
<StgValue><ssdm name="add_ln180_6"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="10">
<![CDATA[
:199  %zext_ln180_16 = zext i10 %add_ln180_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_16"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200  %line_buffer_m_V_addr_7 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_7"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:201  %line_buffer_m_V_addr_8 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_8

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_8"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:202  %add_ln180_7 = add i10 %add_ln180, 9

]]></Node>
<StgValue><ssdm name="add_ln180_7"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="10">
<![CDATA[
:203  %zext_ln180_17 = zext i10 %add_ln180_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_17"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:204  %line_buffer_m_V_addr_9 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_17

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_9"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:205  %or_ln180_3 = or i4 %tmp, 1

]]></Node>
<StgValue><ssdm name="or_ln180_3"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="4" op_3_bw="5">
<![CDATA[
:206  %p_shl3_cast = call i10 @_ssdm_op_BitConcatenate.i10.i1.i4.i5(i1 false, i4 %or_ln180_3, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="4" op_3_bw="1">
<![CDATA[
:207  %p_shl4_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i4.i1(i5 0, i4 %or_ln180_3, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:208  %sub_ln180 = sub i10 %p_shl3_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="sub_ln180"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="10">
<![CDATA[
:209  %zext_ln180_18 = zext i10 %sub_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_18"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:210  %add_ln180_8 = add i10 %sub_ln180, 20

]]></Node>
<StgValue><ssdm name="add_ln180_8"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="10">
<![CDATA[
:211  %zext_ln180_19 = zext i10 %add_ln180_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_19"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:212  %add_ln180_9 = add i10 %sub_ln180, 21

]]></Node>
<StgValue><ssdm name="add_ln180_9"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="10">
<![CDATA[
:213  %zext_ln180_20 = zext i10 %add_ln180_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_20"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:214  %line_buffer_m_V_addr_10 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_20

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_10"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:215  %add_ln180_10 = add i10 %sub_ln180, 22

]]></Node>
<StgValue><ssdm name="add_ln180_10"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="10">
<![CDATA[
:216  %zext_ln180_21 = zext i10 %add_ln180_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_21"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:217  %line_buffer_m_V_addr_11 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_21

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_11"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:218  %add_ln180_11 = add i10 %sub_ln180, 23

]]></Node>
<StgValue><ssdm name="add_ln180_11"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="10">
<![CDATA[
:219  %zext_ln180_22 = zext i10 %add_ln180_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_22"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:220  %line_buffer_m_V_addr_12 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_22

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_12"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:221  %add_ln180_12 = add i10 %sub_ln180, 24

]]></Node>
<StgValue><ssdm name="add_ln180_12"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="10">
<![CDATA[
:222  %zext_ln180_23 = zext i10 %add_ln180_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_23"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223  %line_buffer_m_V_addr_13 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_23

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_13"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:224  %add_ln180_13 = add i10 %sub_ln180, 25

]]></Node>
<StgValue><ssdm name="add_ln180_13"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="10">
<![CDATA[
:225  %zext_ln180_24 = zext i10 %add_ln180_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_24"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:226  %line_buffer_m_V_addr_14 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_24

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_14"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:227  %add_ln180_14 = add i10 %sub_ln180, 26

]]></Node>
<StgValue><ssdm name="add_ln180_14"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="10">
<![CDATA[
:228  %zext_ln180_25 = zext i10 %add_ln180_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_25"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:229  %line_buffer_m_V_addr_15 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_25

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_15"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:230  %add_ln180_15 = add i10 %sub_ln180, 27

]]></Node>
<StgValue><ssdm name="add_ln180_15"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="10">
<![CDATA[
:231  %zext_ln180_26 = zext i10 %add_ln180_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_26"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:232  %line_buffer_m_V_addr_16 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_26

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_16"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:233  %add_ln180_16 = add i10 %sub_ln180, 28

]]></Node>
<StgValue><ssdm name="add_ln180_16"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="10">
<![CDATA[
:234  %zext_ln180_27 = zext i10 %add_ln180_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_27"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:235  %line_buffer_m_V_addr_17 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_27

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_17"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:236  %line_buffer_m_V_addr_18 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_19

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_18"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:237  %add_ln180_17 = add i10 %sub_ln180, 29

]]></Node>
<StgValue><ssdm name="add_ln180_17"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="10">
<![CDATA[
:238  %zext_ln180_28 = zext i10 %add_ln180_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_28"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:239  %line_buffer_m_V_addr_19 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_28

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_19"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:240  %or_ln180_4 = or i4 %tmp, 2

]]></Node>
<StgValue><ssdm name="or_ln180_4"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:241  %tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %or_ln180_4)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="4" op_3_bw="2">
<![CDATA[
:242  %p_shl5 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i4.i2(i58 0, i4 %or_ln180_4, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:243  %sub_ln180_1 = sub i64 %p_shl5, %tmp_9

]]></Node>
<StgValue><ssdm name="sub_ln180_1"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="4" op_3_bw="5">
<![CDATA[
:244  %p_shl6_cast = call i10 @_ssdm_op_BitConcatenate.i10.i1.i4.i5(i1 false, i4 %or_ln180_4, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="4" op_3_bw="1">
<![CDATA[
:245  %p_shl7_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i4.i1(i5 0, i4 %or_ln180_4, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:246  %sub_ln180_2 = sub i10 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="sub_ln180_2"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="10">
<![CDATA[
:247  %zext_ln180_29 = zext i10 %sub_ln180_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_29"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:248  %add_ln180_18 = add i10 %sub_ln180_2, 20

]]></Node>
<StgValue><ssdm name="add_ln180_18"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="10">
<![CDATA[
:249  %zext_ln180_30 = zext i10 %add_ln180_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_30"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:250  %add_ln180_19 = add i10 %sub_ln180_2, 21

]]></Node>
<StgValue><ssdm name="add_ln180_19"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="10">
<![CDATA[
:251  %zext_ln180_31 = zext i10 %add_ln180_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_31"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:252  %line_buffer_m_V_addr_20 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_31

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_20"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:253  %add_ln180_20 = add i10 %sub_ln180_2, 22

]]></Node>
<StgValue><ssdm name="add_ln180_20"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="10">
<![CDATA[
:254  %zext_ln180_32 = zext i10 %add_ln180_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_32"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:255  %line_buffer_m_V_addr_21 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_32

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_21"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:256  %add_ln180_21 = add i10 %sub_ln180_2, 23

]]></Node>
<StgValue><ssdm name="add_ln180_21"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="10">
<![CDATA[
:257  %zext_ln180_33 = zext i10 %add_ln180_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_33"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:258  %line_buffer_m_V_addr_22 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_33

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_22"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:259  %add_ln180_22 = add i10 %sub_ln180_2, 24

]]></Node>
<StgValue><ssdm name="add_ln180_22"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="10">
<![CDATA[
:260  %zext_ln180_34 = zext i10 %add_ln180_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_34"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:261  %line_buffer_m_V_addr_23 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_34

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_23"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:262  %add_ln180_23 = add i10 %sub_ln180_2, 25

]]></Node>
<StgValue><ssdm name="add_ln180_23"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="10">
<![CDATA[
:263  %zext_ln180_35 = zext i10 %add_ln180_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_35"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:264  %line_buffer_m_V_addr_24 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_35

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_24"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:265  %add_ln180_24 = add i10 %sub_ln180_2, 26

]]></Node>
<StgValue><ssdm name="add_ln180_24"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="10">
<![CDATA[
:266  %zext_ln180_36 = zext i10 %add_ln180_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_36"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:267  %line_buffer_m_V_addr_25 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_36

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_25"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:268  %add_ln180_25 = add i10 %sub_ln180_2, 27

]]></Node>
<StgValue><ssdm name="add_ln180_25"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="10">
<![CDATA[
:269  %zext_ln180_37 = zext i10 %add_ln180_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_37"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:270  %line_buffer_m_V_addr_26 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_37

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_26"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:271  %add_ln180_26 = add i10 %sub_ln180_2, 28

]]></Node>
<StgValue><ssdm name="add_ln180_26"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="10">
<![CDATA[
:272  %zext_ln180_38 = zext i10 %add_ln180_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_38"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:273  %line_buffer_m_V_addr_27 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_38

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_27"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:274  %line_buffer_m_V_addr_28 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_30

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_28"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:275  %add_ln180_27 = add i10 %sub_ln180_2, 29

]]></Node>
<StgValue><ssdm name="add_ln180_27"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="10">
<![CDATA[
:276  %zext_ln180_39 = zext i10 %add_ln180_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_39"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:277  %line_buffer_m_V_addr_29 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_39

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_29"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:278  %or_ln180_5 = or i4 %tmp, 3

]]></Node>
<StgValue><ssdm name="or_ln180_5"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="4" op_3_bw="5">
<![CDATA[
:279  %p_shl8_cast = call i10 @_ssdm_op_BitConcatenate.i10.i1.i4.i5(i1 false, i4 %or_ln180_5, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="4" op_3_bw="1">
<![CDATA[
:280  %p_shl9_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i4.i1(i5 0, i4 %or_ln180_5, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:281  %sub_ln180_3 = sub i10 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="sub_ln180_3"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="10">
<![CDATA[
:282  %zext_ln180_40 = zext i10 %sub_ln180_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_40"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:283  %add_ln180_28 = add i10 %sub_ln180_3, 20

]]></Node>
<StgValue><ssdm name="add_ln180_28"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="10">
<![CDATA[
:284  %zext_ln180_41 = zext i10 %add_ln180_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_41"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:285  %add_ln180_29 = add i10 %sub_ln180_3, 21

]]></Node>
<StgValue><ssdm name="add_ln180_29"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="10">
<![CDATA[
:286  %zext_ln180_42 = zext i10 %add_ln180_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_42"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:287  %line_buffer_m_V_addr_30 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_42

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_30"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:288  %add_ln180_30 = add i10 %sub_ln180_3, 22

]]></Node>
<StgValue><ssdm name="add_ln180_30"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="10">
<![CDATA[
:289  %zext_ln180_43 = zext i10 %add_ln180_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_43"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:290  %line_buffer_m_V_addr_31 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_43

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_31"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:291  %add_ln180_31 = add i10 %sub_ln180_3, 23

]]></Node>
<StgValue><ssdm name="add_ln180_31"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="10">
<![CDATA[
:292  %zext_ln180_44 = zext i10 %add_ln180_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_44"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:293  %line_buffer_m_V_addr_32 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_44

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_32"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:294  %add_ln180_32 = add i10 %sub_ln180_3, 24

]]></Node>
<StgValue><ssdm name="add_ln180_32"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="10">
<![CDATA[
:295  %zext_ln180_45 = zext i10 %add_ln180_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_45"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:296  %line_buffer_m_V_addr_33 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_45

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_33"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:297  %add_ln180_33 = add i10 %sub_ln180_3, 25

]]></Node>
<StgValue><ssdm name="add_ln180_33"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="10">
<![CDATA[
:298  %zext_ln180_46 = zext i10 %add_ln180_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_46"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:299  %line_buffer_m_V_addr_34 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_46

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_34"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:300  %add_ln180_34 = add i10 %sub_ln180_3, 26

]]></Node>
<StgValue><ssdm name="add_ln180_34"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="10">
<![CDATA[
:301  %zext_ln180_47 = zext i10 %add_ln180_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_47"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:302  %line_buffer_m_V_addr_35 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_47

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_35"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:303  %add_ln180_35 = add i10 %sub_ln180_3, 27

]]></Node>
<StgValue><ssdm name="add_ln180_35"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="10">
<![CDATA[
:304  %zext_ln180_48 = zext i10 %add_ln180_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_48"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:305  %line_buffer_m_V_addr_36 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_48

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_36"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:306  %add_ln180_36 = add i10 %sub_ln180_3, 28

]]></Node>
<StgValue><ssdm name="add_ln180_36"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="10">
<![CDATA[
:307  %zext_ln180_49 = zext i10 %add_ln180_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_49"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:308  %line_buffer_m_V_addr_37 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_49

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_37"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:309  %line_buffer_m_V_addr_38 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_41

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_38"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:310  %add_ln180_37 = add i10 %sub_ln180_3, 29

]]></Node>
<StgValue><ssdm name="add_ln180_37"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="10">
<![CDATA[
:311  %zext_ln180_50 = zext i10 %add_ln180_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_50"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:312  %line_buffer_m_V_addr_39 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_50

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_39"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:313  %or_ln180_6 = or i4 %tmp, 4

]]></Node>
<StgValue><ssdm name="or_ln180_6"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:314  %tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %or_ln180_6)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="4" op_3_bw="2">
<![CDATA[
:315  %p_shl = call i64 @_ssdm_op_BitConcatenate.i64.i58.i4.i2(i58 0, i4 %or_ln180_6, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:316  %sub_ln180_4 = sub i64 %p_shl, %tmp_s

]]></Node>
<StgValue><ssdm name="sub_ln180_4"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:317  %or_ln180_7 = or i64 %sub_ln180_4, 2

]]></Node>
<StgValue><ssdm name="or_ln180_7"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="7" op_0_bw="64">
<![CDATA[
:318  %trunc_ln180 = trunc i64 %or_ln180_7 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln180"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
:319  %p_shl11_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %trunc_ln180, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="9" op_0_bw="64">
<![CDATA[
:320  %trunc_ln180_1 = trunc i64 %or_ln180_7 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln180_1"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:321  %p_shl12_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %trunc_ln180_1, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:322  %add_ln180_38 = add i10 %p_shl11_cast, %p_shl12_cast

]]></Node>
<StgValue><ssdm name="add_ln180_38"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="10">
<![CDATA[
:323  %zext_ln180_51 = zext i10 %add_ln180_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_51"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:324  %or_ln180_8 = or i10 %add_ln180_38, 1

]]></Node>
<StgValue><ssdm name="or_ln180_8"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="10">
<![CDATA[
:325  %zext_ln180_52 = zext i10 %or_ln180_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_52"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:326  %line_buffer_m_V_addr_40 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_52

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_40"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:327  %or_ln180_9 = or i10 %add_ln180_38, 2

]]></Node>
<StgValue><ssdm name="or_ln180_9"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="10">
<![CDATA[
:328  %zext_ln180_53 = zext i10 %or_ln180_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_53"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:329  %line_buffer_m_V_addr_41 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_53

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_41"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:330  %or_ln180_10 = or i10 %add_ln180_38, 3

]]></Node>
<StgValue><ssdm name="or_ln180_10"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="10">
<![CDATA[
:331  %zext_ln180_54 = zext i10 %or_ln180_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_54"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:332  %line_buffer_m_V_addr_42 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_54

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_42"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:333  %add_ln180_39 = add i10 %add_ln180_38, 4

]]></Node>
<StgValue><ssdm name="add_ln180_39"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="10">
<![CDATA[
:334  %zext_ln180_55 = zext i10 %add_ln180_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_55"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:335  %line_buffer_m_V_addr_43 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_55

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_43"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:336  %add_ln180_40 = add i10 %add_ln180_38, 5

]]></Node>
<StgValue><ssdm name="add_ln180_40"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="10">
<![CDATA[
:337  %zext_ln180_56 = zext i10 %add_ln180_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_56"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:338  %line_buffer_m_V_addr_44 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_56

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_44"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:339  %add_ln180_41 = add i10 %add_ln180_38, 6

]]></Node>
<StgValue><ssdm name="add_ln180_41"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="10">
<![CDATA[
:340  %zext_ln180_57 = zext i10 %add_ln180_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_57"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:341  %line_buffer_m_V_addr_45 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_57

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_45"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:342  %add_ln180_42 = add i10 %add_ln180_38, 7

]]></Node>
<StgValue><ssdm name="add_ln180_42"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="10">
<![CDATA[
:343  %zext_ln180_58 = zext i10 %add_ln180_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_58"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:344  %line_buffer_m_V_addr_46 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_58

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_46"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:345  %add_ln180_43 = add i10 %add_ln180_38, 8

]]></Node>
<StgValue><ssdm name="add_ln180_43"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="10">
<![CDATA[
:346  %zext_ln180_59 = zext i10 %add_ln180_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_59"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:347  %line_buffer_m_V_addr_47 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_59

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_47"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:348  %line_buffer_m_V_addr_48 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_51

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_48"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:349  %add_ln180_44 = add i10 %add_ln180_38, 9

]]></Node>
<StgValue><ssdm name="add_ln180_44"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="10">
<![CDATA[
:350  %zext_ln180_60 = zext i10 %add_ln180_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_60"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:351  %line_buffer_m_V_addr_49 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_60

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_49"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:352  %or_ln180_11 = or i4 %tmp, 5

]]></Node>
<StgValue><ssdm name="or_ln180_11"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="4" op_3_bw="5">
<![CDATA[
:353  %p_shl13_cast = call i10 @_ssdm_op_BitConcatenate.i10.i1.i4.i5(i1 false, i4 %or_ln180_11, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="4" op_3_bw="1">
<![CDATA[
:354  %p_shl14_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i4.i1(i5 0, i4 %or_ln180_11, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:355  %sub_ln180_5 = sub i10 %p_shl13_cast, %p_shl14_cast

]]></Node>
<StgValue><ssdm name="sub_ln180_5"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="10">
<![CDATA[
:356  %zext_ln180_61 = zext i10 %sub_ln180_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_61"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:357  %add_ln180_45 = add i10 %sub_ln180_5, 20

]]></Node>
<StgValue><ssdm name="add_ln180_45"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="10">
<![CDATA[
:358  %zext_ln180_62 = zext i10 %add_ln180_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_62"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:359  %add_ln180_46 = add i10 %sub_ln180_5, 21

]]></Node>
<StgValue><ssdm name="add_ln180_46"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="10">
<![CDATA[
:360  %zext_ln180_63 = zext i10 %add_ln180_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_63"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:361  %line_buffer_m_V_addr_50 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_63

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_50"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:362  %add_ln180_47 = add i10 %sub_ln180_5, 22

]]></Node>
<StgValue><ssdm name="add_ln180_47"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="10">
<![CDATA[
:363  %zext_ln180_64 = zext i10 %add_ln180_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_64"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:364  %line_buffer_m_V_addr_51 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_64

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_51"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:365  %add_ln180_48 = add i10 %sub_ln180_5, 23

]]></Node>
<StgValue><ssdm name="add_ln180_48"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="10">
<![CDATA[
:366  %zext_ln180_65 = zext i10 %add_ln180_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_65"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:367  %line_buffer_m_V_addr_52 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_65

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_52"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:368  %add_ln180_49 = add i10 %sub_ln180_5, 24

]]></Node>
<StgValue><ssdm name="add_ln180_49"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="10">
<![CDATA[
:369  %zext_ln180_66 = zext i10 %add_ln180_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_66"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:370  %line_buffer_m_V_addr_53 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_66

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_53"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:371  %add_ln180_50 = add i10 %sub_ln180_5, 25

]]></Node>
<StgValue><ssdm name="add_ln180_50"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="10">
<![CDATA[
:372  %zext_ln180_67 = zext i10 %add_ln180_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_67"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:373  %line_buffer_m_V_addr_54 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_67

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_54"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:374  %add_ln180_51 = add i10 %sub_ln180_5, 26

]]></Node>
<StgValue><ssdm name="add_ln180_51"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="10">
<![CDATA[
:375  %zext_ln180_68 = zext i10 %add_ln180_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_68"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:376  %line_buffer_m_V_addr_55 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_68

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_55"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:377  %add_ln180_52 = add i10 %sub_ln180_5, 27

]]></Node>
<StgValue><ssdm name="add_ln180_52"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="10">
<![CDATA[
:378  %zext_ln180_69 = zext i10 %add_ln180_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_69"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:379  %line_buffer_m_V_addr_56 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_69

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_56"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:380  %add_ln180_53 = add i10 %sub_ln180_5, 28

]]></Node>
<StgValue><ssdm name="add_ln180_53"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="10">
<![CDATA[
:381  %zext_ln180_70 = zext i10 %add_ln180_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_70"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:382  %line_buffer_m_V_addr_57 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_70

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_57"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:383  %line_buffer_m_V_addr_58 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_62

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_58"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:384  %add_ln180_54 = add i10 %sub_ln180_5, 29

]]></Node>
<StgValue><ssdm name="add_ln180_54"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="10">
<![CDATA[
:385  %zext_ln180_71 = zext i10 %add_ln180_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_71"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:386  %line_buffer_m_V_addr_59 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_71

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_59"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:387  %or_ln180_12 = or i4 %tmp, 6

]]></Node>
<StgValue><ssdm name="or_ln180_12"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:388  %tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %or_ln180_12)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="4" op_3_bw="2">
<![CDATA[
:389  %p_shl1 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i4.i2(i58 0, i4 %or_ln180_12, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:390  %sub_ln180_6 = sub i64 %p_shl1, %tmp_1

]]></Node>
<StgValue><ssdm name="sub_ln180_6"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="4" op_3_bw="5">
<![CDATA[
:391  %p_shl16_cast = call i10 @_ssdm_op_BitConcatenate.i10.i1.i4.i5(i1 false, i4 %or_ln180_12, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="4" op_3_bw="1">
<![CDATA[
:392  %p_shl30_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i4.i1(i5 0, i4 %or_ln180_12, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl30_cast"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:393  %sub_ln180_7 = sub i10 %p_shl16_cast, %p_shl30_cast

]]></Node>
<StgValue><ssdm name="sub_ln180_7"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="10">
<![CDATA[
:394  %zext_ln180_72 = zext i10 %sub_ln180_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_72"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:395  %add_ln180_55 = add i10 %sub_ln180_7, 20

]]></Node>
<StgValue><ssdm name="add_ln180_55"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="10">
<![CDATA[
:396  %zext_ln180_73 = zext i10 %add_ln180_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_73"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:397  %add_ln180_56 = add i10 %sub_ln180_7, 21

]]></Node>
<StgValue><ssdm name="add_ln180_56"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="10">
<![CDATA[
:398  %zext_ln180_74 = zext i10 %add_ln180_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_74"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:399  %line_buffer_m_V_addr_60 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_74

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_60"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:400  %add_ln180_57 = add i10 %sub_ln180_7, 22

]]></Node>
<StgValue><ssdm name="add_ln180_57"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="10">
<![CDATA[
:401  %zext_ln180_75 = zext i10 %add_ln180_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_75"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:402  %line_buffer_m_V_addr_61 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_75

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_61"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:403  %add_ln180_58 = add i10 %sub_ln180_7, 23

]]></Node>
<StgValue><ssdm name="add_ln180_58"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="10">
<![CDATA[
:404  %zext_ln180_76 = zext i10 %add_ln180_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_76"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:405  %line_buffer_m_V_addr_62 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_76

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_62"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:406  %add_ln180_59 = add i10 %sub_ln180_7, 24

]]></Node>
<StgValue><ssdm name="add_ln180_59"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="10">
<![CDATA[
:407  %zext_ln180_77 = zext i10 %add_ln180_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_77"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:408  %line_buffer_m_V_addr_63 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_77

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_63"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:409  %add_ln180_60 = add i10 %sub_ln180_7, 25

]]></Node>
<StgValue><ssdm name="add_ln180_60"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="10">
<![CDATA[
:410  %zext_ln180_78 = zext i10 %add_ln180_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_78"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:411  %line_buffer_m_V_addr_64 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_78

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_64"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:412  %add_ln180_61 = add i10 %sub_ln180_7, 26

]]></Node>
<StgValue><ssdm name="add_ln180_61"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="10">
<![CDATA[
:413  %zext_ln180_79 = zext i10 %add_ln180_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_79"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:414  %line_buffer_m_V_addr_65 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_79

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_65"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:415  %add_ln180_62 = add i10 %sub_ln180_7, 27

]]></Node>
<StgValue><ssdm name="add_ln180_62"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="10">
<![CDATA[
:416  %zext_ln180_80 = zext i10 %add_ln180_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_80"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:417  %line_buffer_m_V_addr_66 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_80

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_66"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:418  %add_ln180_63 = add i10 %sub_ln180_7, 28

]]></Node>
<StgValue><ssdm name="add_ln180_63"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="10">
<![CDATA[
:419  %zext_ln180_81 = zext i10 %add_ln180_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_81"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:420  %line_buffer_m_V_addr_67 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_81

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_67"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:421  %line_buffer_m_V_addr_68 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_73

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_68"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:422  %add_ln180_64 = add i10 %sub_ln180_7, 29

]]></Node>
<StgValue><ssdm name="add_ln180_64"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="10">
<![CDATA[
:423  %zext_ln180_82 = zext i10 %add_ln180_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_82"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:424  %line_buffer_m_V_addr_69 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_82

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_69"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:425  %or_ln180_13 = or i4 %tmp, 7

]]></Node>
<StgValue><ssdm name="or_ln180_13"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="4" op_3_bw="5">
<![CDATA[
:426  %p_shl31_cast = call i10 @_ssdm_op_BitConcatenate.i10.i1.i4.i5(i1 false, i4 %or_ln180_13, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl31_cast"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="4" op_3_bw="1">
<![CDATA[
:427  %p_shl32_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i4.i1(i5 0, i4 %or_ln180_13, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl32_cast"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:428  %sub_ln180_8 = sub i10 %p_shl31_cast, %p_shl32_cast

]]></Node>
<StgValue><ssdm name="sub_ln180_8"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="10">
<![CDATA[
:429  %zext_ln180_83 = zext i10 %sub_ln180_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_83"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:430  %add_ln180_65 = add i10 %sub_ln180_8, 20

]]></Node>
<StgValue><ssdm name="add_ln180_65"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="10">
<![CDATA[
:431  %zext_ln180_84 = zext i10 %add_ln180_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_84"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:432  %add_ln180_66 = add i10 %sub_ln180_8, 21

]]></Node>
<StgValue><ssdm name="add_ln180_66"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="10">
<![CDATA[
:433  %zext_ln180_85 = zext i10 %add_ln180_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_85"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:434  %line_buffer_m_V_addr_70 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_85

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_70"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:435  %add_ln180_67 = add i10 %sub_ln180_8, 22

]]></Node>
<StgValue><ssdm name="add_ln180_67"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="10">
<![CDATA[
:436  %zext_ln180_86 = zext i10 %add_ln180_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_86"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:437  %line_buffer_m_V_addr_71 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_86

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_71"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:438  %add_ln180_68 = add i10 %sub_ln180_8, 23

]]></Node>
<StgValue><ssdm name="add_ln180_68"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="10">
<![CDATA[
:439  %zext_ln180_87 = zext i10 %add_ln180_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_87"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:440  %line_buffer_m_V_addr_72 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_87

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_72"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:441  %add_ln180_69 = add i10 %sub_ln180_8, 24

]]></Node>
<StgValue><ssdm name="add_ln180_69"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="10">
<![CDATA[
:442  %zext_ln180_88 = zext i10 %add_ln180_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_88"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:443  %line_buffer_m_V_addr_73 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_88

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_73"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:444  %add_ln180_70 = add i10 %sub_ln180_8, 25

]]></Node>
<StgValue><ssdm name="add_ln180_70"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="10">
<![CDATA[
:445  %zext_ln180_89 = zext i10 %add_ln180_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_89"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:446  %line_buffer_m_V_addr_74 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_89

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_74"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:447  %add_ln180_71 = add i10 %sub_ln180_8, 26

]]></Node>
<StgValue><ssdm name="add_ln180_71"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="10">
<![CDATA[
:448  %zext_ln180_90 = zext i10 %add_ln180_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_90"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:449  %line_buffer_m_V_addr_75 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_90

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_75"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:450  %add_ln180_72 = add i10 %sub_ln180_8, 27

]]></Node>
<StgValue><ssdm name="add_ln180_72"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="10">
<![CDATA[
:451  %zext_ln180_91 = zext i10 %add_ln180_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_91"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:452  %line_buffer_m_V_addr_76 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_91

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_76"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:453  %add_ln180_73 = add i10 %sub_ln180_8, 28

]]></Node>
<StgValue><ssdm name="add_ln180_73"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="10">
<![CDATA[
:454  %zext_ln180_92 = zext i10 %add_ln180_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_92"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:455  %line_buffer_m_V_addr_77 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_92

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_77"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:456  %line_buffer_m_V_addr_78 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_84

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_78"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:457  %add_ln180_74 = add i10 %sub_ln180_8, 29

]]></Node>
<StgValue><ssdm name="add_ln180_74"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="10">
<![CDATA[
:458  %zext_ln180_93 = zext i10 %add_ln180_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_93"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:459  %line_buffer_m_V_addr_79 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_93

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_79"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:460  %select_ln180_1 = select i1 %line_buffer_m_V_offs, i5 -7, i5 1

]]></Node>
<StgValue><ssdm name="select_ln180_1"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:461  %tmp_12 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln180_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="10" op_0_bw="8">
<![CDATA[
:462  %zext_ln180_94 = zext i8 %tmp_12 to i10

]]></Node>
<StgValue><ssdm name="zext_ln180_94"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:463  %tmp_13 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln180_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="6">
<![CDATA[
:464  %zext_ln180_95 = zext i6 %tmp_13 to i10

]]></Node>
<StgValue><ssdm name="zext_ln180_95"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:465  %add_ln180_75 = add i10 %zext_ln180_94, %zext_ln180_95

]]></Node>
<StgValue><ssdm name="add_ln180_75"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="10">
<![CDATA[
:466  %zext_ln180_96 = zext i10 %add_ln180_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_96"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:467  %or_ln180_14 = or i10 %add_ln180_75, 1

]]></Node>
<StgValue><ssdm name="or_ln180_14"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="10">
<![CDATA[
:468  %zext_ln180_97 = zext i10 %or_ln180_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_97"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:469  %line_buffer_m_V_addr_80 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_97

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_80"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:470  %add_ln180_76 = add i10 %add_ln180_75, 2

]]></Node>
<StgValue><ssdm name="add_ln180_76"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="10">
<![CDATA[
:471  %zext_ln180_98 = zext i10 %add_ln180_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_98"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:472  %line_buffer_m_V_addr_81 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_98

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_81"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:473  %add_ln180_77 = add i10 %add_ln180_75, 3

]]></Node>
<StgValue><ssdm name="add_ln180_77"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="10">
<![CDATA[
:474  %zext_ln180_99 = zext i10 %add_ln180_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_99"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:475  %line_buffer_m_V_addr_82 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_99

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_82"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:476  %add_ln180_78 = add i10 %add_ln180_75, 4

]]></Node>
<StgValue><ssdm name="add_ln180_78"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="10">
<![CDATA[
:477  %zext_ln180_100 = zext i10 %add_ln180_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_100"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:478  %line_buffer_m_V_addr_83 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_100

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_83"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:479  %add_ln180_79 = add i10 %add_ln180_75, 5

]]></Node>
<StgValue><ssdm name="add_ln180_79"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="10">
<![CDATA[
:480  %zext_ln180_101 = zext i10 %add_ln180_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_101"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:481  %line_buffer_m_V_addr_84 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_101

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_84"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:482  %add_ln180_80 = add i10 %add_ln180_75, 6

]]></Node>
<StgValue><ssdm name="add_ln180_80"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="10">
<![CDATA[
:483  %zext_ln180_102 = zext i10 %add_ln180_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_102"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:484  %line_buffer_m_V_addr_85 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_102

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_85"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:485  %add_ln180_81 = add i10 %add_ln180_75, 7

]]></Node>
<StgValue><ssdm name="add_ln180_81"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="10">
<![CDATA[
:486  %zext_ln180_103 = zext i10 %add_ln180_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_103"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:487  %line_buffer_m_V_addr_86 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_103

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_86"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:488  %add_ln180_82 = add i10 %add_ln180_75, 8

]]></Node>
<StgValue><ssdm name="add_ln180_82"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="10">
<![CDATA[
:489  %zext_ln180_104 = zext i10 %add_ln180_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_104"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:490  %line_buffer_m_V_addr_87 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_104

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_87"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:491  %line_buffer_m_V_addr_88 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_96

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_88"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:492  %add_ln180_83 = add i10 %add_ln180_75, 9

]]></Node>
<StgValue><ssdm name="add_ln180_83"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="10">
<![CDATA[
:493  %zext_ln180_105 = zext i10 %add_ln180_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_105"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:494  %line_buffer_m_V_addr_89 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_105

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_89"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:495  %select_ln180_2 = select i1 %line_buffer_m_V_offs, i6 -16, i6 0

]]></Node>
<StgValue><ssdm name="select_ln180_2"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:496  %select_ln180_3 = select i1 %line_buffer_m_V_offs, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln180_3"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
:497  %or_ln180_s = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %select_ln180_3, i6 %select_ln180_2)

]]></Node>
<StgValue><ssdm name="or_ln180_s"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="8">
<![CDATA[
:498  %zext_ln180_106 = zext i8 %or_ln180_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_106"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:499  %or_ln180_15 = or i8 %or_ln180_s, 1

]]></Node>
<StgValue><ssdm name="or_ln180_15"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="8">
<![CDATA[
:500  %zext_ln180_107 = zext i8 %or_ln180_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_107"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:501  %line_buffer_m_V_addr_90 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_107

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_90"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:502  %or_ln180_16 = or i8 %or_ln180_s, 2

]]></Node>
<StgValue><ssdm name="or_ln180_16"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="8">
<![CDATA[
:503  %zext_ln180_108 = zext i8 %or_ln180_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_108"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:504  %line_buffer_m_V_addr_91 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_108

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_91"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:505  %or_ln180_17 = or i8 %or_ln180_s, 3

]]></Node>
<StgValue><ssdm name="or_ln180_17"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="8">
<![CDATA[
:506  %zext_ln180_109 = zext i8 %or_ln180_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_109"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:507  %line_buffer_m_V_addr_92 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_109

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_92"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:508  %or_ln180_18 = or i8 %or_ln180_s, 4

]]></Node>
<StgValue><ssdm name="or_ln180_18"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="8">
<![CDATA[
:509  %zext_ln180_110 = zext i8 %or_ln180_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_110"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:510  %line_buffer_m_V_addr_93 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_110

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_93"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:511  %or_ln180_19 = or i8 %or_ln180_s, 5

]]></Node>
<StgValue><ssdm name="or_ln180_19"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="8">
<![CDATA[
:512  %zext_ln180_111 = zext i8 %or_ln180_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_111"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:513  %line_buffer_m_V_addr_94 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_111

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_94"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:514  %or_ln180_20 = or i8 %or_ln180_s, 6

]]></Node>
<StgValue><ssdm name="or_ln180_20"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="8">
<![CDATA[
:515  %zext_ln180_112 = zext i8 %or_ln180_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_112"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:516  %line_buffer_m_V_addr_95 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_112

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_95"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:517  %or_ln180_21 = or i8 %or_ln180_s, 7

]]></Node>
<StgValue><ssdm name="or_ln180_21"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="8">
<![CDATA[
:518  %zext_ln180_113 = zext i8 %or_ln180_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_113"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:519  %line_buffer_m_V_addr_96 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_113

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_96"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:520  %or_ln180_22 = or i8 %or_ln180_s, 8

]]></Node>
<StgValue><ssdm name="or_ln180_22"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="8">
<![CDATA[
:521  %zext_ln180_114 = zext i8 %or_ln180_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_114"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:522  %line_buffer_m_V_addr_97 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_114

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_97"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:523  %line_buffer_m_V_addr_98 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_106

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_98"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:524  %or_ln180_23 = or i8 %or_ln180_s, 9

]]></Node>
<StgValue><ssdm name="or_ln180_23"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="8">
<![CDATA[
:525  %zext_ln180_115 = zext i8 %or_ln180_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_115"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:526  %line_buffer_m_V_addr_99 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_115

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_99"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:527  %add_ln180_84 = add i10 %sub_ln180, 10

]]></Node>
<StgValue><ssdm name="add_ln180_84"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="10">
<![CDATA[
:528  %zext_ln180_116 = zext i10 %add_ln180_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_116"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:529  %add_ln180_85 = add i10 %sub_ln180, 11

]]></Node>
<StgValue><ssdm name="add_ln180_85"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="10">
<![CDATA[
:530  %zext_ln180_117 = zext i10 %add_ln180_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_117"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:531  %line_buffer_m_V_addr_100 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_117

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_100"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:532  %add_ln180_86 = add i10 %sub_ln180, 12

]]></Node>
<StgValue><ssdm name="add_ln180_86"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="10">
<![CDATA[
:533  %zext_ln180_118 = zext i10 %add_ln180_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_118"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:534  %line_buffer_m_V_addr_101 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_118

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_101"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:535  %add_ln180_87 = add i10 %sub_ln180, 13

]]></Node>
<StgValue><ssdm name="add_ln180_87"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="10">
<![CDATA[
:536  %zext_ln180_119 = zext i10 %add_ln180_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_119"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:537  %line_buffer_m_V_addr_102 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_119

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_102"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:538  %add_ln180_88 = add i10 %sub_ln180, 14

]]></Node>
<StgValue><ssdm name="add_ln180_88"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="10">
<![CDATA[
:539  %zext_ln180_120 = zext i10 %add_ln180_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_120"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:540  %line_buffer_m_V_addr_103 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_120

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_103"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:541  %add_ln180_89 = add i10 %sub_ln180, 15

]]></Node>
<StgValue><ssdm name="add_ln180_89"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="10">
<![CDATA[
:542  %zext_ln180_121 = zext i10 %add_ln180_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_121"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:543  %line_buffer_m_V_addr_104 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_121

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_104"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:544  %add_ln180_90 = add i10 %sub_ln180, 16

]]></Node>
<StgValue><ssdm name="add_ln180_90"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="10">
<![CDATA[
:545  %zext_ln180_122 = zext i10 %add_ln180_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_122"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:546  %line_buffer_m_V_addr_105 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_122

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_105"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:547  %add_ln180_91 = add i10 %sub_ln180, 17

]]></Node>
<StgValue><ssdm name="add_ln180_91"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="10">
<![CDATA[
:548  %zext_ln180_123 = zext i10 %add_ln180_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_123"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:549  %line_buffer_m_V_addr_106 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_123

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_106"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:550  %add_ln180_92 = add i10 %sub_ln180, 18

]]></Node>
<StgValue><ssdm name="add_ln180_92"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="10">
<![CDATA[
:551  %zext_ln180_124 = zext i10 %add_ln180_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_124"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:552  %line_buffer_m_V_addr_107 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_124

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_107"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:553  %line_buffer_m_V_addr_108 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_116

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_108"/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:554  %add_ln180_93 = add i10 %sub_ln180, 19

]]></Node>
<StgValue><ssdm name="add_ln180_93"/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="10">
<![CDATA[
:555  %zext_ln180_125 = zext i10 %add_ln180_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_125"/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:556  %line_buffer_m_V_addr_109 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_125

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_109"/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:557  %or_ln180_24 = or i10 %sub_ln180, 1

]]></Node>
<StgValue><ssdm name="or_ln180_24"/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="10">
<![CDATA[
:558  %zext_ln180_126 = zext i10 %or_ln180_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_126"/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:559  %line_buffer_m_V_addr_110 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_126

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_110"/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:560  %add_ln180_94 = add i10 %sub_ln180, 2

]]></Node>
<StgValue><ssdm name="add_ln180_94"/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="10">
<![CDATA[
:561  %zext_ln180_127 = zext i10 %add_ln180_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_127"/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:562  %line_buffer_m_V_addr_111 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_127

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_111"/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:563  %add_ln180_95 = add i10 %sub_ln180, 3

]]></Node>
<StgValue><ssdm name="add_ln180_95"/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="10">
<![CDATA[
:564  %zext_ln180_128 = zext i10 %add_ln180_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_128"/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:565  %line_buffer_m_V_addr_112 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_128

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_112"/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:566  %add_ln180_96 = add i10 %sub_ln180, 4

]]></Node>
<StgValue><ssdm name="add_ln180_96"/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="10">
<![CDATA[
:567  %zext_ln180_129 = zext i10 %add_ln180_96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_129"/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:568  %line_buffer_m_V_addr_113 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_129

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_113"/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:569  %add_ln180_97 = add i10 %sub_ln180, 5

]]></Node>
<StgValue><ssdm name="add_ln180_97"/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="10">
<![CDATA[
:570  %zext_ln180_130 = zext i10 %add_ln180_97 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_130"/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:571  %line_buffer_m_V_addr_114 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_130

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_114"/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:572  %add_ln180_98 = add i10 %sub_ln180, 6

]]></Node>
<StgValue><ssdm name="add_ln180_98"/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="10">
<![CDATA[
:573  %zext_ln180_131 = zext i10 %add_ln180_98 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_131"/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:574  %line_buffer_m_V_addr_115 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_131

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_115"/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:575  %add_ln180_99 = add i10 %sub_ln180, 7

]]></Node>
<StgValue><ssdm name="add_ln180_99"/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="10">
<![CDATA[
:576  %zext_ln180_132 = zext i10 %add_ln180_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_132"/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:577  %line_buffer_m_V_addr_116 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_132

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_116"/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:578  %add_ln180_100 = add i10 %sub_ln180, 8

]]></Node>
<StgValue><ssdm name="add_ln180_100"/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="10">
<![CDATA[
:579  %zext_ln180_133 = zext i10 %add_ln180_100 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_133"/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:580  %line_buffer_m_V_addr_117 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_133

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_117"/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:581  %line_buffer_m_V_addr_118 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_18

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_118"/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:582  %add_ln180_101 = add i10 %sub_ln180, 9

]]></Node>
<StgValue><ssdm name="add_ln180_101"/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="10">
<![CDATA[
:583  %zext_ln180_134 = zext i10 %add_ln180_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_134"/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:584  %line_buffer_m_V_addr_119 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_134

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_119"/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:585  %or_ln180_25 = or i64 %sub_ln180_1, 1

]]></Node>
<StgValue><ssdm name="or_ln180_25"/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="7" op_0_bw="64">
<![CDATA[
:586  %trunc_ln180_2 = trunc i64 %or_ln180_25 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln180_2"/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
:587  %p_shl35_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %trunc_ln180_2, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl35_cast"/></StgValue>
</operation>

<operation id="776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="9" op_0_bw="64">
<![CDATA[
:588  %trunc_ln180_3 = trunc i64 %or_ln180_25 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln180_3"/></StgValue>
</operation>

<operation id="777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:589  %p_shl36_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %trunc_ln180_3, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl36_cast"/></StgValue>
</operation>

<operation id="778" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:590  %add_ln180_102 = add i10 %p_shl35_cast, %p_shl36_cast

]]></Node>
<StgValue><ssdm name="add_ln180_102"/></StgValue>
</operation>

<operation id="779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="10">
<![CDATA[
:591  %zext_ln180_135 = zext i10 %add_ln180_102 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_135"/></StgValue>
</operation>

<operation id="780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:592  %or_ln180_26 = or i10 %add_ln180_102, 1

]]></Node>
<StgValue><ssdm name="or_ln180_26"/></StgValue>
</operation>

<operation id="781" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="10">
<![CDATA[
:593  %zext_ln180_136 = zext i10 %or_ln180_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_136"/></StgValue>
</operation>

<operation id="782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:594  %line_buffer_m_V_addr_120 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_136

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_120"/></StgValue>
</operation>

<operation id="783" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:595  %add_ln180_103 = add i10 %add_ln180_102, 2

]]></Node>
<StgValue><ssdm name="add_ln180_103"/></StgValue>
</operation>

<operation id="784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="10">
<![CDATA[
:596  %zext_ln180_137 = zext i10 %add_ln180_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_137"/></StgValue>
</operation>

<operation id="785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:597  %line_buffer_m_V_addr_121 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_137

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_121"/></StgValue>
</operation>

<operation id="786" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:598  %add_ln180_104 = add i10 %add_ln180_102, 3

]]></Node>
<StgValue><ssdm name="add_ln180_104"/></StgValue>
</operation>

<operation id="787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="10">
<![CDATA[
:599  %zext_ln180_138 = zext i10 %add_ln180_104 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_138"/></StgValue>
</operation>

<operation id="788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:600  %line_buffer_m_V_addr_122 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_138

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_122"/></StgValue>
</operation>

<operation id="789" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:601  %add_ln180_105 = add i10 %add_ln180_102, 4

]]></Node>
<StgValue><ssdm name="add_ln180_105"/></StgValue>
</operation>

<operation id="790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="10">
<![CDATA[
:602  %zext_ln180_139 = zext i10 %add_ln180_105 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_139"/></StgValue>
</operation>

<operation id="791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:603  %line_buffer_m_V_addr_123 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_139

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_123"/></StgValue>
</operation>

<operation id="792" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:604  %add_ln180_106 = add i10 %add_ln180_102, 5

]]></Node>
<StgValue><ssdm name="add_ln180_106"/></StgValue>
</operation>

<operation id="793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="10">
<![CDATA[
:605  %zext_ln180_140 = zext i10 %add_ln180_106 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_140"/></StgValue>
</operation>

<operation id="794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:606  %line_buffer_m_V_addr_124 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_140

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_124"/></StgValue>
</operation>

<operation id="795" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:607  %add_ln180_107 = add i10 %add_ln180_102, 6

]]></Node>
<StgValue><ssdm name="add_ln180_107"/></StgValue>
</operation>

<operation id="796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="10">
<![CDATA[
:608  %zext_ln180_141 = zext i10 %add_ln180_107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_141"/></StgValue>
</operation>

<operation id="797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:609  %line_buffer_m_V_addr_125 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_141

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_125"/></StgValue>
</operation>

<operation id="798" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:610  %add_ln180_108 = add i10 %add_ln180_102, 7

]]></Node>
<StgValue><ssdm name="add_ln180_108"/></StgValue>
</operation>

<operation id="799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="10">
<![CDATA[
:611  %zext_ln180_142 = zext i10 %add_ln180_108 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_142"/></StgValue>
</operation>

<operation id="800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:612  %line_buffer_m_V_addr_126 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_142

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_126"/></StgValue>
</operation>

<operation id="801" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:613  %add_ln180_109 = add i10 %add_ln180_102, 8

]]></Node>
<StgValue><ssdm name="add_ln180_109"/></StgValue>
</operation>

<operation id="802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="10">
<![CDATA[
:614  %zext_ln180_143 = zext i10 %add_ln180_109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_143"/></StgValue>
</operation>

<operation id="803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:615  %line_buffer_m_V_addr_127 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_143

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_127"/></StgValue>
</operation>

<operation id="804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:616  %line_buffer_m_V_addr_128 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_135

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_128"/></StgValue>
</operation>

<operation id="805" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:617  %add_ln180_110 = add i10 %add_ln180_102, 9

]]></Node>
<StgValue><ssdm name="add_ln180_110"/></StgValue>
</operation>

<operation id="806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="10">
<![CDATA[
:618  %zext_ln180_144 = zext i10 %add_ln180_110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_144"/></StgValue>
</operation>

<operation id="807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:619  %line_buffer_m_V_addr_129 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_144

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_129"/></StgValue>
</operation>

<operation id="808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:620  %or_ln180_27 = or i10 %sub_ln180_2, 1

]]></Node>
<StgValue><ssdm name="or_ln180_27"/></StgValue>
</operation>

<operation id="809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="10">
<![CDATA[
:621  %zext_ln180_145 = zext i10 %or_ln180_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_145"/></StgValue>
</operation>

<operation id="810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:622  %line_buffer_m_V_addr_130 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_145

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_130"/></StgValue>
</operation>

<operation id="811" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:623  %or_ln180_28 = or i10 %sub_ln180_2, 2

]]></Node>
<StgValue><ssdm name="or_ln180_28"/></StgValue>
</operation>

<operation id="812" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="10">
<![CDATA[
:624  %zext_ln180_146 = zext i10 %or_ln180_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_146"/></StgValue>
</operation>

<operation id="813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:625  %line_buffer_m_V_addr_131 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_146

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_131"/></StgValue>
</operation>

<operation id="814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:626  %or_ln180_29 = or i10 %sub_ln180_2, 3

]]></Node>
<StgValue><ssdm name="or_ln180_29"/></StgValue>
</operation>

<operation id="815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="10">
<![CDATA[
:627  %zext_ln180_147 = zext i10 %or_ln180_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_147"/></StgValue>
</operation>

<operation id="816" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:628  %line_buffer_m_V_addr_132 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_147

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_132"/></StgValue>
</operation>

<operation id="817" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:629  %add_ln180_111 = add i10 %sub_ln180_2, 4

]]></Node>
<StgValue><ssdm name="add_ln180_111"/></StgValue>
</operation>

<operation id="818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="10">
<![CDATA[
:630  %zext_ln180_148 = zext i10 %add_ln180_111 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_148"/></StgValue>
</operation>

<operation id="819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:631  %line_buffer_m_V_addr_133 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_148

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_133"/></StgValue>
</operation>

<operation id="820" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:632  %add_ln180_112 = add i10 %sub_ln180_2, 5

]]></Node>
<StgValue><ssdm name="add_ln180_112"/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="10">
<![CDATA[
:633  %zext_ln180_149 = zext i10 %add_ln180_112 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_149"/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:634  %line_buffer_m_V_addr_134 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_149

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_134"/></StgValue>
</operation>

<operation id="823" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:635  %add_ln180_113 = add i10 %sub_ln180_2, 6

]]></Node>
<StgValue><ssdm name="add_ln180_113"/></StgValue>
</operation>

<operation id="824" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="10">
<![CDATA[
:636  %zext_ln180_150 = zext i10 %add_ln180_113 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_150"/></StgValue>
</operation>

<operation id="825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:637  %line_buffer_m_V_addr_135 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_150

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_135"/></StgValue>
</operation>

<operation id="826" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:638  %add_ln180_114 = add i10 %sub_ln180_2, 7

]]></Node>
<StgValue><ssdm name="add_ln180_114"/></StgValue>
</operation>

<operation id="827" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="10">
<![CDATA[
:639  %zext_ln180_151 = zext i10 %add_ln180_114 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_151"/></StgValue>
</operation>

<operation id="828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:640  %line_buffer_m_V_addr_136 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_151

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_136"/></StgValue>
</operation>

<operation id="829" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:641  %add_ln180_115 = add i10 %sub_ln180_2, 8

]]></Node>
<StgValue><ssdm name="add_ln180_115"/></StgValue>
</operation>

<operation id="830" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="10">
<![CDATA[
:642  %zext_ln180_152 = zext i10 %add_ln180_115 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_152"/></StgValue>
</operation>

<operation id="831" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:643  %line_buffer_m_V_addr_137 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_152

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_137"/></StgValue>
</operation>

<operation id="832" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:644  %line_buffer_m_V_addr_138 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_29

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_138"/></StgValue>
</operation>

<operation id="833" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:645  %add_ln180_116 = add i10 %sub_ln180_2, 9

]]></Node>
<StgValue><ssdm name="add_ln180_116"/></StgValue>
</operation>

<operation id="834" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="10">
<![CDATA[
:646  %zext_ln180_153 = zext i10 %add_ln180_116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_153"/></StgValue>
</operation>

<operation id="835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:647  %line_buffer_m_V_addr_139 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_153

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_139"/></StgValue>
</operation>

<operation id="836" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:648  %add_ln180_117 = add i10 %sub_ln180_3, 10

]]></Node>
<StgValue><ssdm name="add_ln180_117"/></StgValue>
</operation>

<operation id="837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="10">
<![CDATA[
:649  %zext_ln180_154 = zext i10 %add_ln180_117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_154"/></StgValue>
</operation>

<operation id="838" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:650  %add_ln180_118 = add i10 %sub_ln180_3, 11

]]></Node>
<StgValue><ssdm name="add_ln180_118"/></StgValue>
</operation>

<operation id="839" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="10">
<![CDATA[
:651  %zext_ln180_155 = zext i10 %add_ln180_118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_155"/></StgValue>
</operation>

<operation id="840" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:652  %line_buffer_m_V_addr_140 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_155

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_140"/></StgValue>
</operation>

<operation id="841" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:653  %add_ln180_119 = add i10 %sub_ln180_3, 12

]]></Node>
<StgValue><ssdm name="add_ln180_119"/></StgValue>
</operation>

<operation id="842" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="10">
<![CDATA[
:654  %zext_ln180_156 = zext i10 %add_ln180_119 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_156"/></StgValue>
</operation>

<operation id="843" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:655  %line_buffer_m_V_addr_141 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_156

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_141"/></StgValue>
</operation>

<operation id="844" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:656  %add_ln180_120 = add i10 %sub_ln180_3, 13

]]></Node>
<StgValue><ssdm name="add_ln180_120"/></StgValue>
</operation>

<operation id="845" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="10">
<![CDATA[
:657  %zext_ln180_157 = zext i10 %add_ln180_120 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_157"/></StgValue>
</operation>

<operation id="846" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:658  %line_buffer_m_V_addr_142 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_157

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_142"/></StgValue>
</operation>

<operation id="847" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:659  %add_ln180_121 = add i10 %sub_ln180_3, 14

]]></Node>
<StgValue><ssdm name="add_ln180_121"/></StgValue>
</operation>

<operation id="848" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="10">
<![CDATA[
:660  %zext_ln180_158 = zext i10 %add_ln180_121 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_158"/></StgValue>
</operation>

<operation id="849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:661  %line_buffer_m_V_addr_143 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_158

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_143"/></StgValue>
</operation>

<operation id="850" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:662  %add_ln180_122 = add i10 %sub_ln180_3, 15

]]></Node>
<StgValue><ssdm name="add_ln180_122"/></StgValue>
</operation>

<operation id="851" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="10">
<![CDATA[
:663  %zext_ln180_159 = zext i10 %add_ln180_122 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_159"/></StgValue>
</operation>

<operation id="852" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:664  %line_buffer_m_V_addr_144 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_159

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_144"/></StgValue>
</operation>

<operation id="853" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:665  %add_ln180_123 = add i10 %sub_ln180_3, 16

]]></Node>
<StgValue><ssdm name="add_ln180_123"/></StgValue>
</operation>

<operation id="854" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="10">
<![CDATA[
:666  %zext_ln180_160 = zext i10 %add_ln180_123 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_160"/></StgValue>
</operation>

<operation id="855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:667  %line_buffer_m_V_addr_145 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_160

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_145"/></StgValue>
</operation>

<operation id="856" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:668  %add_ln180_124 = add i10 %sub_ln180_3, 17

]]></Node>
<StgValue><ssdm name="add_ln180_124"/></StgValue>
</operation>

<operation id="857" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="10">
<![CDATA[
:669  %zext_ln180_161 = zext i10 %add_ln180_124 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_161"/></StgValue>
</operation>

<operation id="858" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:670  %line_buffer_m_V_addr_146 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_161

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_146"/></StgValue>
</operation>

<operation id="859" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:671  %add_ln180_125 = add i10 %sub_ln180_3, 18

]]></Node>
<StgValue><ssdm name="add_ln180_125"/></StgValue>
</operation>

<operation id="860" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="10">
<![CDATA[
:672  %zext_ln180_162 = zext i10 %add_ln180_125 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_162"/></StgValue>
</operation>

<operation id="861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:673  %line_buffer_m_V_addr_147 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_162

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_147"/></StgValue>
</operation>

<operation id="862" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:674  %line_buffer_m_V_addr_148 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_154

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_148"/></StgValue>
</operation>

<operation id="863" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:675  %add_ln180_126 = add i10 %sub_ln180_3, 19

]]></Node>
<StgValue><ssdm name="add_ln180_126"/></StgValue>
</operation>

<operation id="864" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="10">
<![CDATA[
:676  %zext_ln180_163 = zext i10 %add_ln180_126 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_163"/></StgValue>
</operation>

<operation id="865" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:677  %line_buffer_m_V_addr_149 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_163

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_149"/></StgValue>
</operation>

<operation id="866" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:678  %or_ln180_30 = or i10 %sub_ln180_3, 1

]]></Node>
<StgValue><ssdm name="or_ln180_30"/></StgValue>
</operation>

<operation id="867" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="10">
<![CDATA[
:679  %zext_ln180_164 = zext i10 %or_ln180_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_164"/></StgValue>
</operation>

<operation id="868" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:680  %line_buffer_m_V_addr_150 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_164

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_150"/></StgValue>
</operation>

<operation id="869" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:681  %add_ln180_127 = add i10 %sub_ln180_3, 2

]]></Node>
<StgValue><ssdm name="add_ln180_127"/></StgValue>
</operation>

<operation id="870" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="10">
<![CDATA[
:682  %zext_ln180_165 = zext i10 %add_ln180_127 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_165"/></StgValue>
</operation>

<operation id="871" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:683  %line_buffer_m_V_addr_151 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_165

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_151"/></StgValue>
</operation>

<operation id="872" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:684  %add_ln180_128 = add i10 %sub_ln180_3, 3

]]></Node>
<StgValue><ssdm name="add_ln180_128"/></StgValue>
</operation>

<operation id="873" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="10">
<![CDATA[
:685  %zext_ln180_166 = zext i10 %add_ln180_128 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_166"/></StgValue>
</operation>

<operation id="874" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:686  %line_buffer_m_V_addr_152 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_166

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_152"/></StgValue>
</operation>

<operation id="875" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:687  %add_ln180_129 = add i10 %sub_ln180_3, 4

]]></Node>
<StgValue><ssdm name="add_ln180_129"/></StgValue>
</operation>

<operation id="876" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="10">
<![CDATA[
:688  %zext_ln180_167 = zext i10 %add_ln180_129 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_167"/></StgValue>
</operation>

<operation id="877" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:689  %line_buffer_m_V_addr_153 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_167

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_153"/></StgValue>
</operation>

<operation id="878" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:690  %add_ln180_130 = add i10 %sub_ln180_3, 5

]]></Node>
<StgValue><ssdm name="add_ln180_130"/></StgValue>
</operation>

<operation id="879" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="10">
<![CDATA[
:691  %zext_ln180_168 = zext i10 %add_ln180_130 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_168"/></StgValue>
</operation>

<operation id="880" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:692  %line_buffer_m_V_addr_154 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_168

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_154"/></StgValue>
</operation>

<operation id="881" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:693  %add_ln180_131 = add i10 %sub_ln180_3, 6

]]></Node>
<StgValue><ssdm name="add_ln180_131"/></StgValue>
</operation>

<operation id="882" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="10">
<![CDATA[
:694  %zext_ln180_169 = zext i10 %add_ln180_131 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_169"/></StgValue>
</operation>

<operation id="883" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:695  %line_buffer_m_V_addr_155 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_169

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_155"/></StgValue>
</operation>

<operation id="884" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:696  %add_ln180_132 = add i10 %sub_ln180_3, 7

]]></Node>
<StgValue><ssdm name="add_ln180_132"/></StgValue>
</operation>

<operation id="885" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="10">
<![CDATA[
:697  %zext_ln180_170 = zext i10 %add_ln180_132 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_170"/></StgValue>
</operation>

<operation id="886" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:698  %line_buffer_m_V_addr_156 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_170

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_156"/></StgValue>
</operation>

<operation id="887" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:699  %add_ln180_133 = add i10 %sub_ln180_3, 8

]]></Node>
<StgValue><ssdm name="add_ln180_133"/></StgValue>
</operation>

<operation id="888" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="10">
<![CDATA[
:700  %zext_ln180_171 = zext i10 %add_ln180_133 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_171"/></StgValue>
</operation>

<operation id="889" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:701  %line_buffer_m_V_addr_157 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_171

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_157"/></StgValue>
</operation>

<operation id="890" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:702  %line_buffer_m_V_addr_158 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_40

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_158"/></StgValue>
</operation>

<operation id="891" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:703  %add_ln180_134 = add i10 %sub_ln180_3, 9

]]></Node>
<StgValue><ssdm name="add_ln180_134"/></StgValue>
</operation>

<operation id="892" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="10">
<![CDATA[
:704  %zext_ln180_172 = zext i10 %add_ln180_134 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_172"/></StgValue>
</operation>

<operation id="893" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:705  %line_buffer_m_V_addr_159 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_172

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_159"/></StgValue>
</operation>

<operation id="894" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:706  %or_ln180_31 = or i64 %sub_ln180_4, 1

]]></Node>
<StgValue><ssdm name="or_ln180_31"/></StgValue>
</operation>

<operation id="895" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="7" op_0_bw="64">
<![CDATA[
:707  %trunc_ln180_4 = trunc i64 %or_ln180_31 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln180_4"/></StgValue>
</operation>

<operation id="896" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
:708  %p_shl37_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %trunc_ln180_4, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl37_cast"/></StgValue>
</operation>

<operation id="897" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="9" op_0_bw="64">
<![CDATA[
:709  %trunc_ln180_5 = trunc i64 %or_ln180_31 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln180_5"/></StgValue>
</operation>

<operation id="898" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:710  %p_shl38_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %trunc_ln180_5, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl38_cast"/></StgValue>
</operation>

<operation id="899" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:711  %add_ln180_135 = add i10 %p_shl37_cast, %p_shl38_cast

]]></Node>
<StgValue><ssdm name="add_ln180_135"/></StgValue>
</operation>

<operation id="900" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="10">
<![CDATA[
:712  %zext_ln180_173 = zext i10 %add_ln180_135 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_173"/></StgValue>
</operation>

<operation id="901" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:713  %or_ln180_32 = or i10 %add_ln180_135, 1

]]></Node>
<StgValue><ssdm name="or_ln180_32"/></StgValue>
</operation>

<operation id="902" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="10">
<![CDATA[
:714  %zext_ln180_174 = zext i10 %or_ln180_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_174"/></StgValue>
</operation>

<operation id="903" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:715  %line_buffer_m_V_addr_160 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_174

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_160"/></StgValue>
</operation>

<operation id="904" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:716  %add_ln180_136 = add i10 %add_ln180_135, 2

]]></Node>
<StgValue><ssdm name="add_ln180_136"/></StgValue>
</operation>

<operation id="905" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="10">
<![CDATA[
:717  %zext_ln180_175 = zext i10 %add_ln180_136 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_175"/></StgValue>
</operation>

<operation id="906" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:718  %line_buffer_m_V_addr_161 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_175

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_161"/></StgValue>
</operation>

<operation id="907" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:719  %add_ln180_137 = add i10 %add_ln180_135, 3

]]></Node>
<StgValue><ssdm name="add_ln180_137"/></StgValue>
</operation>

<operation id="908" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="10">
<![CDATA[
:720  %zext_ln180_176 = zext i10 %add_ln180_137 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_176"/></StgValue>
</operation>

<operation id="909" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:721  %line_buffer_m_V_addr_162 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_176

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_162"/></StgValue>
</operation>

<operation id="910" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:722  %add_ln180_138 = add i10 %add_ln180_135, 4

]]></Node>
<StgValue><ssdm name="add_ln180_138"/></StgValue>
</operation>

<operation id="911" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="10">
<![CDATA[
:723  %zext_ln180_177 = zext i10 %add_ln180_138 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_177"/></StgValue>
</operation>

<operation id="912" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:724  %line_buffer_m_V_addr_163 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_177

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_163"/></StgValue>
</operation>

<operation id="913" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:725  %add_ln180_139 = add i10 %add_ln180_135, 5

]]></Node>
<StgValue><ssdm name="add_ln180_139"/></StgValue>
</operation>

<operation id="914" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="10">
<![CDATA[
:726  %zext_ln180_178 = zext i10 %add_ln180_139 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_178"/></StgValue>
</operation>

<operation id="915" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:727  %line_buffer_m_V_addr_164 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_178

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_164"/></StgValue>
</operation>

<operation id="916" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:728  %add_ln180_140 = add i10 %add_ln180_135, 6

]]></Node>
<StgValue><ssdm name="add_ln180_140"/></StgValue>
</operation>

<operation id="917" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="10">
<![CDATA[
:729  %zext_ln180_179 = zext i10 %add_ln180_140 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_179"/></StgValue>
</operation>

<operation id="918" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:730  %line_buffer_m_V_addr_165 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_179

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_165"/></StgValue>
</operation>

<operation id="919" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:731  %add_ln180_141 = add i10 %add_ln180_135, 7

]]></Node>
<StgValue><ssdm name="add_ln180_141"/></StgValue>
</operation>

<operation id="920" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="10">
<![CDATA[
:732  %zext_ln180_180 = zext i10 %add_ln180_141 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_180"/></StgValue>
</operation>

<operation id="921" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:733  %line_buffer_m_V_addr_166 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_180

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_166"/></StgValue>
</operation>

<operation id="922" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:734  %add_ln180_142 = add i10 %add_ln180_135, 8

]]></Node>
<StgValue><ssdm name="add_ln180_142"/></StgValue>
</operation>

<operation id="923" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="10">
<![CDATA[
:735  %zext_ln180_181 = zext i10 %add_ln180_142 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_181"/></StgValue>
</operation>

<operation id="924" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:736  %line_buffer_m_V_addr_167 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_181

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_167"/></StgValue>
</operation>

<operation id="925" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:737  %line_buffer_m_V_addr_168 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_173

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_168"/></StgValue>
</operation>

<operation id="926" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:738  %add_ln180_143 = add i10 %add_ln180_135, 9

]]></Node>
<StgValue><ssdm name="add_ln180_143"/></StgValue>
</operation>

<operation id="927" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="10">
<![CDATA[
:739  %zext_ln180_182 = zext i10 %add_ln180_143 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_182"/></StgValue>
</operation>

<operation id="928" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:740  %line_buffer_m_V_addr_169 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_182

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_169"/></StgValue>
</operation>

<operation id="929" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="4" op_3_bw="5">
<![CDATA[
:741  %p_shl39_cast = call i10 @_ssdm_op_BitConcatenate.i10.i1.i4.i5(i1 false, i4 %or_ln180_6, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl39_cast"/></StgValue>
</operation>

<operation id="930" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="4" op_3_bw="1">
<![CDATA[
:742  %p_shl40_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i4.i1(i5 0, i4 %or_ln180_6, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl40_cast"/></StgValue>
</operation>

<operation id="931" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:743  %sub_ln180_9 = sub i10 %p_shl39_cast, %p_shl40_cast

]]></Node>
<StgValue><ssdm name="sub_ln180_9"/></StgValue>
</operation>

<operation id="932" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="10">
<![CDATA[
:744  %zext_ln180_183 = zext i10 %sub_ln180_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_183"/></StgValue>
</operation>

<operation id="933" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:745  %or_ln180_33 = or i10 %sub_ln180_9, 1

]]></Node>
<StgValue><ssdm name="or_ln180_33"/></StgValue>
</operation>

<operation id="934" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="64" op_0_bw="10">
<![CDATA[
:746  %zext_ln180_184 = zext i10 %or_ln180_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_184"/></StgValue>
</operation>

<operation id="935" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:747  %line_buffer_m_V_addr_170 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_184

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_170"/></StgValue>
</operation>

<operation id="936" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:748  %or_ln180_34 = or i10 %sub_ln180_9, 2

]]></Node>
<StgValue><ssdm name="or_ln180_34"/></StgValue>
</operation>

<operation id="937" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="10">
<![CDATA[
:749  %zext_ln180_185 = zext i10 %or_ln180_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_185"/></StgValue>
</operation>

<operation id="938" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:750  %line_buffer_m_V_addr_171 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_185

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_171"/></StgValue>
</operation>

<operation id="939" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:751  %or_ln180_35 = or i10 %sub_ln180_9, 3

]]></Node>
<StgValue><ssdm name="or_ln180_35"/></StgValue>
</operation>

<operation id="940" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="10">
<![CDATA[
:752  %zext_ln180_186 = zext i10 %or_ln180_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_186"/></StgValue>
</operation>

<operation id="941" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:753  %line_buffer_m_V_addr_172 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_186

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_172"/></StgValue>
</operation>

<operation id="942" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:754  %or_ln180_36 = or i10 %sub_ln180_9, 4

]]></Node>
<StgValue><ssdm name="or_ln180_36"/></StgValue>
</operation>

<operation id="943" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="10">
<![CDATA[
:755  %zext_ln180_187 = zext i10 %or_ln180_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_187"/></StgValue>
</operation>

<operation id="944" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:756  %line_buffer_m_V_addr_173 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_187

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_173"/></StgValue>
</operation>

<operation id="945" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:757  %or_ln180_37 = or i10 %sub_ln180_9, 5

]]></Node>
<StgValue><ssdm name="or_ln180_37"/></StgValue>
</operation>

<operation id="946" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="10">
<![CDATA[
:758  %zext_ln180_188 = zext i10 %or_ln180_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_188"/></StgValue>
</operation>

<operation id="947" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:759  %line_buffer_m_V_addr_174 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_188

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_174"/></StgValue>
</operation>

<operation id="948" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:760  %or_ln180_38 = or i10 %sub_ln180_9, 6

]]></Node>
<StgValue><ssdm name="or_ln180_38"/></StgValue>
</operation>

<operation id="949" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="10">
<![CDATA[
:761  %zext_ln180_189 = zext i10 %or_ln180_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_189"/></StgValue>
</operation>

<operation id="950" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:762  %line_buffer_m_V_addr_175 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_189

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_175"/></StgValue>
</operation>

<operation id="951" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:763  %or_ln180_39 = or i10 %sub_ln180_9, 7

]]></Node>
<StgValue><ssdm name="or_ln180_39"/></StgValue>
</operation>

<operation id="952" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="10">
<![CDATA[
:764  %zext_ln180_190 = zext i10 %or_ln180_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_190"/></StgValue>
</operation>

<operation id="953" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:765  %line_buffer_m_V_addr_176 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_190

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_176"/></StgValue>
</operation>

<operation id="954" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:766  %add_ln180_144 = add i10 %sub_ln180_9, 8

]]></Node>
<StgValue><ssdm name="add_ln180_144"/></StgValue>
</operation>

<operation id="955" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="64" op_0_bw="10">
<![CDATA[
:767  %zext_ln180_191 = zext i10 %add_ln180_144 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_191"/></StgValue>
</operation>

<operation id="956" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:768  %line_buffer_m_V_addr_177 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_191

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_177"/></StgValue>
</operation>

<operation id="957" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:769  %line_buffer_m_V_addr_178 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_183

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_178"/></StgValue>
</operation>

<operation id="958" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:770  %add_ln180_145 = add i10 %sub_ln180_9, 9

]]></Node>
<StgValue><ssdm name="add_ln180_145"/></StgValue>
</operation>

<operation id="959" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="10">
<![CDATA[
:771  %zext_ln180_192 = zext i10 %add_ln180_145 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_192"/></StgValue>
</operation>

<operation id="960" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:772  %line_buffer_m_V_addr_179 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_192

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_179"/></StgValue>
</operation>

<operation id="961" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:773  %add_ln180_146 = add i10 %sub_ln180_5, 10

]]></Node>
<StgValue><ssdm name="add_ln180_146"/></StgValue>
</operation>

<operation id="962" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="10">
<![CDATA[
:774  %zext_ln180_193 = zext i10 %add_ln180_146 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_193"/></StgValue>
</operation>

<operation id="963" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:775  %add_ln180_147 = add i10 %sub_ln180_5, 11

]]></Node>
<StgValue><ssdm name="add_ln180_147"/></StgValue>
</operation>

<operation id="964" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="10">
<![CDATA[
:776  %zext_ln180_194 = zext i10 %add_ln180_147 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_194"/></StgValue>
</operation>

<operation id="965" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:777  %line_buffer_m_V_addr_180 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_194

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_180"/></StgValue>
</operation>

<operation id="966" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:778  %add_ln180_148 = add i10 %sub_ln180_5, 12

]]></Node>
<StgValue><ssdm name="add_ln180_148"/></StgValue>
</operation>

<operation id="967" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="10">
<![CDATA[
:779  %zext_ln180_195 = zext i10 %add_ln180_148 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_195"/></StgValue>
</operation>

<operation id="968" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:780  %line_buffer_m_V_addr_181 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_195

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_181"/></StgValue>
</operation>

<operation id="969" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:781  %add_ln180_149 = add i10 %sub_ln180_5, 13

]]></Node>
<StgValue><ssdm name="add_ln180_149"/></StgValue>
</operation>

<operation id="970" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="10">
<![CDATA[
:782  %zext_ln180_196 = zext i10 %add_ln180_149 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_196"/></StgValue>
</operation>

<operation id="971" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:783  %line_buffer_m_V_addr_182 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_196

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_182"/></StgValue>
</operation>

<operation id="972" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:784  %add_ln180_150 = add i10 %sub_ln180_5, 14

]]></Node>
<StgValue><ssdm name="add_ln180_150"/></StgValue>
</operation>

<operation id="973" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="10">
<![CDATA[
:785  %zext_ln180_197 = zext i10 %add_ln180_150 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_197"/></StgValue>
</operation>

<operation id="974" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:786  %line_buffer_m_V_addr_183 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_197

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_183"/></StgValue>
</operation>

<operation id="975" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:787  %add_ln180_151 = add i10 %sub_ln180_5, 15

]]></Node>
<StgValue><ssdm name="add_ln180_151"/></StgValue>
</operation>

<operation id="976" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="10">
<![CDATA[
:788  %zext_ln180_198 = zext i10 %add_ln180_151 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_198"/></StgValue>
</operation>

<operation id="977" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:789  %line_buffer_m_V_addr_184 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_198

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_184"/></StgValue>
</operation>

<operation id="978" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:790  %add_ln180_152 = add i10 %sub_ln180_5, 16

]]></Node>
<StgValue><ssdm name="add_ln180_152"/></StgValue>
</operation>

<operation id="979" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="10">
<![CDATA[
:791  %zext_ln180_199 = zext i10 %add_ln180_152 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_199"/></StgValue>
</operation>

<operation id="980" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:792  %line_buffer_m_V_addr_185 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_199

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_185"/></StgValue>
</operation>

<operation id="981" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:793  %add_ln180_153 = add i10 %sub_ln180_5, 17

]]></Node>
<StgValue><ssdm name="add_ln180_153"/></StgValue>
</operation>

<operation id="982" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="10">
<![CDATA[
:794  %zext_ln180_200 = zext i10 %add_ln180_153 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_200"/></StgValue>
</operation>

<operation id="983" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:795  %line_buffer_m_V_addr_186 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_200

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_186"/></StgValue>
</operation>

<operation id="984" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:796  %add_ln180_154 = add i10 %sub_ln180_5, 18

]]></Node>
<StgValue><ssdm name="add_ln180_154"/></StgValue>
</operation>

<operation id="985" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="10">
<![CDATA[
:797  %zext_ln180_201 = zext i10 %add_ln180_154 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_201"/></StgValue>
</operation>

<operation id="986" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:798  %line_buffer_m_V_addr_187 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_201

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_187"/></StgValue>
</operation>

<operation id="987" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:799  %line_buffer_m_V_addr_188 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_193

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_188"/></StgValue>
</operation>

<operation id="988" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:800  %add_ln180_155 = add i10 %sub_ln180_5, 19

]]></Node>
<StgValue><ssdm name="add_ln180_155"/></StgValue>
</operation>

<operation id="989" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="10">
<![CDATA[
:801  %zext_ln180_202 = zext i10 %add_ln180_155 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_202"/></StgValue>
</operation>

<operation id="990" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:802  %line_buffer_m_V_addr_189 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_202

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_189"/></StgValue>
</operation>

<operation id="991" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:803  %or_ln180_40 = or i10 %sub_ln180_5, 1

]]></Node>
<StgValue><ssdm name="or_ln180_40"/></StgValue>
</operation>

<operation id="992" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="10">
<![CDATA[
:804  %zext_ln180_203 = zext i10 %or_ln180_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_203"/></StgValue>
</operation>

<operation id="993" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:805  %line_buffer_m_V_addr_190 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_203

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_190"/></StgValue>
</operation>

<operation id="994" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:806  %add_ln180_156 = add i10 %sub_ln180_5, 2

]]></Node>
<StgValue><ssdm name="add_ln180_156"/></StgValue>
</operation>

<operation id="995" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="10">
<![CDATA[
:807  %zext_ln180_204 = zext i10 %add_ln180_156 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_204"/></StgValue>
</operation>

<operation id="996" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:808  %line_buffer_m_V_addr_191 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_204

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_191"/></StgValue>
</operation>

<operation id="997" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:809  %add_ln180_157 = add i10 %sub_ln180_5, 3

]]></Node>
<StgValue><ssdm name="add_ln180_157"/></StgValue>
</operation>

<operation id="998" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="10">
<![CDATA[
:810  %zext_ln180_205 = zext i10 %add_ln180_157 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_205"/></StgValue>
</operation>

<operation id="999" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:811  %line_buffer_m_V_addr_192 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_205

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_192"/></StgValue>
</operation>

<operation id="1000" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:812  %add_ln180_158 = add i10 %sub_ln180_5, 4

]]></Node>
<StgValue><ssdm name="add_ln180_158"/></StgValue>
</operation>

<operation id="1001" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="64" op_0_bw="10">
<![CDATA[
:813  %zext_ln180_206 = zext i10 %add_ln180_158 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_206"/></StgValue>
</operation>

<operation id="1002" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:814  %line_buffer_m_V_addr_193 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_206

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_193"/></StgValue>
</operation>

<operation id="1003" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:815  %add_ln180_159 = add i10 %sub_ln180_5, 5

]]></Node>
<StgValue><ssdm name="add_ln180_159"/></StgValue>
</operation>

<operation id="1004" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="10">
<![CDATA[
:816  %zext_ln180_207 = zext i10 %add_ln180_159 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_207"/></StgValue>
</operation>

<operation id="1005" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:817  %line_buffer_m_V_addr_194 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_207

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_194"/></StgValue>
</operation>

<operation id="1006" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:818  %add_ln180_160 = add i10 %sub_ln180_5, 6

]]></Node>
<StgValue><ssdm name="add_ln180_160"/></StgValue>
</operation>

<operation id="1007" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="10">
<![CDATA[
:819  %zext_ln180_208 = zext i10 %add_ln180_160 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_208"/></StgValue>
</operation>

<operation id="1008" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:820  %line_buffer_m_V_addr_195 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_208

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_195"/></StgValue>
</operation>

<operation id="1009" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:821  %add_ln180_161 = add i10 %sub_ln180_5, 7

]]></Node>
<StgValue><ssdm name="add_ln180_161"/></StgValue>
</operation>

<operation id="1010" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="10">
<![CDATA[
:822  %zext_ln180_209 = zext i10 %add_ln180_161 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_209"/></StgValue>
</operation>

<operation id="1011" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:823  %line_buffer_m_V_addr_196 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_209

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_196"/></StgValue>
</operation>

<operation id="1012" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:824  %add_ln180_162 = add i10 %sub_ln180_5, 8

]]></Node>
<StgValue><ssdm name="add_ln180_162"/></StgValue>
</operation>

<operation id="1013" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="10">
<![CDATA[
:825  %zext_ln180_210 = zext i10 %add_ln180_162 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_210"/></StgValue>
</operation>

<operation id="1014" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:826  %line_buffer_m_V_addr_197 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_210

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_197"/></StgValue>
</operation>

<operation id="1015" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:827  %line_buffer_m_V_addr_198 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_61

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_198"/></StgValue>
</operation>

<operation id="1016" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:828  %add_ln180_163 = add i10 %sub_ln180_5, 9

]]></Node>
<StgValue><ssdm name="add_ln180_163"/></StgValue>
</operation>

<operation id="1017" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="10">
<![CDATA[
:829  %zext_ln180_211 = zext i10 %add_ln180_163 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_211"/></StgValue>
</operation>

<operation id="1018" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:830  %line_buffer_m_V_addr_199 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_211

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_199"/></StgValue>
</operation>

<operation id="1019" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:831  %or_ln180_41 = or i64 %sub_ln180_6, 1

]]></Node>
<StgValue><ssdm name="or_ln180_41"/></StgValue>
</operation>

<operation id="1020" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="7" op_0_bw="64">
<![CDATA[
:832  %trunc_ln180_6 = trunc i64 %or_ln180_41 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln180_6"/></StgValue>
</operation>

<operation id="1021" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
:833  %p_shl41_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %trunc_ln180_6, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl41_cast"/></StgValue>
</operation>

<operation id="1022" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="9" op_0_bw="64">
<![CDATA[
:834  %trunc_ln180_7 = trunc i64 %or_ln180_41 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln180_7"/></StgValue>
</operation>

<operation id="1023" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:835  %p_shl42_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %trunc_ln180_7, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl42_cast"/></StgValue>
</operation>

<operation id="1024" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:836  %add_ln180_164 = add i10 %p_shl41_cast, %p_shl42_cast

]]></Node>
<StgValue><ssdm name="add_ln180_164"/></StgValue>
</operation>

<operation id="1025" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="10">
<![CDATA[
:837  %zext_ln180_212 = zext i10 %add_ln180_164 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_212"/></StgValue>
</operation>

<operation id="1026" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:838  %or_ln180_42 = or i10 %add_ln180_164, 1

]]></Node>
<StgValue><ssdm name="or_ln180_42"/></StgValue>
</operation>

<operation id="1027" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="10">
<![CDATA[
:839  %zext_ln180_213 = zext i10 %or_ln180_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_213"/></StgValue>
</operation>

<operation id="1028" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:840  %line_buffer_m_V_addr_200 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_213

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_200"/></StgValue>
</operation>

<operation id="1029" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:841  %add_ln180_165 = add i10 %add_ln180_164, 2

]]></Node>
<StgValue><ssdm name="add_ln180_165"/></StgValue>
</operation>

<operation id="1030" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="10">
<![CDATA[
:842  %zext_ln180_214 = zext i10 %add_ln180_165 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_214"/></StgValue>
</operation>

<operation id="1031" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:843  %line_buffer_m_V_addr_201 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_214

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_201"/></StgValue>
</operation>

<operation id="1032" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:844  %add_ln180_166 = add i10 %add_ln180_164, 3

]]></Node>
<StgValue><ssdm name="add_ln180_166"/></StgValue>
</operation>

<operation id="1033" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="10">
<![CDATA[
:845  %zext_ln180_215 = zext i10 %add_ln180_166 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_215"/></StgValue>
</operation>

<operation id="1034" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:846  %line_buffer_m_V_addr_202 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_215

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_202"/></StgValue>
</operation>

<operation id="1035" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:847  %add_ln180_167 = add i10 %add_ln180_164, 4

]]></Node>
<StgValue><ssdm name="add_ln180_167"/></StgValue>
</operation>

<operation id="1036" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="10">
<![CDATA[
:848  %zext_ln180_216 = zext i10 %add_ln180_167 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_216"/></StgValue>
</operation>

<operation id="1037" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:849  %line_buffer_m_V_addr_203 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_216

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_203"/></StgValue>
</operation>

<operation id="1038" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:850  %add_ln180_168 = add i10 %add_ln180_164, 5

]]></Node>
<StgValue><ssdm name="add_ln180_168"/></StgValue>
</operation>

<operation id="1039" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="64" op_0_bw="10">
<![CDATA[
:851  %zext_ln180_217 = zext i10 %add_ln180_168 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_217"/></StgValue>
</operation>

<operation id="1040" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:852  %line_buffer_m_V_addr_204 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_217

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_204"/></StgValue>
</operation>

<operation id="1041" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:853  %add_ln180_169 = add i10 %add_ln180_164, 6

]]></Node>
<StgValue><ssdm name="add_ln180_169"/></StgValue>
</operation>

<operation id="1042" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="10">
<![CDATA[
:854  %zext_ln180_218 = zext i10 %add_ln180_169 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_218"/></StgValue>
</operation>

<operation id="1043" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:855  %line_buffer_m_V_addr_205 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_218

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_205"/></StgValue>
</operation>

<operation id="1044" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:856  %add_ln180_170 = add i10 %add_ln180_164, 7

]]></Node>
<StgValue><ssdm name="add_ln180_170"/></StgValue>
</operation>

<operation id="1045" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="10">
<![CDATA[
:857  %zext_ln180_219 = zext i10 %add_ln180_170 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_219"/></StgValue>
</operation>

<operation id="1046" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:858  %line_buffer_m_V_addr_206 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_219

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_206"/></StgValue>
</operation>

<operation id="1047" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:859  %add_ln180_171 = add i10 %add_ln180_164, 8

]]></Node>
<StgValue><ssdm name="add_ln180_171"/></StgValue>
</operation>

<operation id="1048" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="10">
<![CDATA[
:860  %zext_ln180_220 = zext i10 %add_ln180_171 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_220"/></StgValue>
</operation>

<operation id="1049" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:861  %line_buffer_m_V_addr_207 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_220

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_207"/></StgValue>
</operation>

<operation id="1050" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:862  %line_buffer_m_V_addr_208 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_212

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_208"/></StgValue>
</operation>

<operation id="1051" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:863  %add_ln180_172 = add i10 %add_ln180_164, 9

]]></Node>
<StgValue><ssdm name="add_ln180_172"/></StgValue>
</operation>

<operation id="1052" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="10">
<![CDATA[
:864  %zext_ln180_221 = zext i10 %add_ln180_172 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_221"/></StgValue>
</operation>

<operation id="1053" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:865  %line_buffer_m_V_addr_209 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_221

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_209"/></StgValue>
</operation>

<operation id="1054" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:866  %or_ln180_43 = or i10 %sub_ln180_7, 1

]]></Node>
<StgValue><ssdm name="or_ln180_43"/></StgValue>
</operation>

<operation id="1055" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="10">
<![CDATA[
:867  %zext_ln180_222 = zext i10 %or_ln180_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_222"/></StgValue>
</operation>

<operation id="1056" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:868  %line_buffer_m_V_addr_210 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_222

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_210"/></StgValue>
</operation>

<operation id="1057" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:869  %or_ln180_44 = or i10 %sub_ln180_7, 2

]]></Node>
<StgValue><ssdm name="or_ln180_44"/></StgValue>
</operation>

<operation id="1058" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="10">
<![CDATA[
:870  %zext_ln180_223 = zext i10 %or_ln180_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_223"/></StgValue>
</operation>

<operation id="1059" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:871  %line_buffer_m_V_addr_211 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_223

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_211"/></StgValue>
</operation>

<operation id="1060" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:872  %or_ln180_45 = or i10 %sub_ln180_7, 3

]]></Node>
<StgValue><ssdm name="or_ln180_45"/></StgValue>
</operation>

<operation id="1061" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="10">
<![CDATA[
:873  %zext_ln180_224 = zext i10 %or_ln180_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_224"/></StgValue>
</operation>

<operation id="1062" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:874  %line_buffer_m_V_addr_212 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_224

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_212"/></StgValue>
</operation>

<operation id="1063" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:875  %add_ln180_173 = add i10 %sub_ln180_7, 4

]]></Node>
<StgValue><ssdm name="add_ln180_173"/></StgValue>
</operation>

<operation id="1064" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="10">
<![CDATA[
:876  %zext_ln180_225 = zext i10 %add_ln180_173 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_225"/></StgValue>
</operation>

<operation id="1065" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:877  %line_buffer_m_V_addr_213 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_225

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_213"/></StgValue>
</operation>

<operation id="1066" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:878  %add_ln180_174 = add i10 %sub_ln180_7, 5

]]></Node>
<StgValue><ssdm name="add_ln180_174"/></StgValue>
</operation>

<operation id="1067" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="64" op_0_bw="10">
<![CDATA[
:879  %zext_ln180_226 = zext i10 %add_ln180_174 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_226"/></StgValue>
</operation>

<operation id="1068" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:880  %line_buffer_m_V_addr_214 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_226

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_214"/></StgValue>
</operation>

<operation id="1069" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:881  %add_ln180_175 = add i10 %sub_ln180_7, 6

]]></Node>
<StgValue><ssdm name="add_ln180_175"/></StgValue>
</operation>

<operation id="1070" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="10">
<![CDATA[
:882  %zext_ln180_227 = zext i10 %add_ln180_175 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_227"/></StgValue>
</operation>

<operation id="1071" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:883  %line_buffer_m_V_addr_215 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_227

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_215"/></StgValue>
</operation>

<operation id="1072" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:884  %add_ln180_176 = add i10 %sub_ln180_7, 7

]]></Node>
<StgValue><ssdm name="add_ln180_176"/></StgValue>
</operation>

<operation id="1073" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="10">
<![CDATA[
:885  %zext_ln180_228 = zext i10 %add_ln180_176 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_228"/></StgValue>
</operation>

<operation id="1074" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:886  %line_buffer_m_V_addr_216 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_228

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_216"/></StgValue>
</operation>

<operation id="1075" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:887  %add_ln180_177 = add i10 %sub_ln180_7, 8

]]></Node>
<StgValue><ssdm name="add_ln180_177"/></StgValue>
</operation>

<operation id="1076" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="10">
<![CDATA[
:888  %zext_ln180_229 = zext i10 %add_ln180_177 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_229"/></StgValue>
</operation>

<operation id="1077" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:889  %line_buffer_m_V_addr_217 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_229

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_217"/></StgValue>
</operation>

<operation id="1078" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:890  %line_buffer_m_V_addr_218 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_72

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_218"/></StgValue>
</operation>

<operation id="1079" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:891  %add_ln180_178 = add i10 %sub_ln180_7, 9

]]></Node>
<StgValue><ssdm name="add_ln180_178"/></StgValue>
</operation>

<operation id="1080" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="10">
<![CDATA[
:892  %zext_ln180_230 = zext i10 %add_ln180_178 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_230"/></StgValue>
</operation>

<operation id="1081" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:893  %line_buffer_m_V_addr_219 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_230

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_219"/></StgValue>
</operation>

<operation id="1082" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:894  %add_ln180_179 = add i10 %sub_ln180_8, 10

]]></Node>
<StgValue><ssdm name="add_ln180_179"/></StgValue>
</operation>

<operation id="1083" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="10">
<![CDATA[
:895  %zext_ln180_231 = zext i10 %add_ln180_179 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_231"/></StgValue>
</operation>

<operation id="1084" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:896  %add_ln180_180 = add i10 %sub_ln180_8, 11

]]></Node>
<StgValue><ssdm name="add_ln180_180"/></StgValue>
</operation>

<operation id="1085" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="10">
<![CDATA[
:897  %zext_ln180_232 = zext i10 %add_ln180_180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_232"/></StgValue>
</operation>

<operation id="1086" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:898  %line_buffer_m_V_addr_220 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_232

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_220"/></StgValue>
</operation>

<operation id="1087" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:899  %add_ln180_181 = add i10 %sub_ln180_8, 12

]]></Node>
<StgValue><ssdm name="add_ln180_181"/></StgValue>
</operation>

<operation id="1088" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="10">
<![CDATA[
:900  %zext_ln180_233 = zext i10 %add_ln180_181 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_233"/></StgValue>
</operation>

<operation id="1089" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:901  %line_buffer_m_V_addr_221 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_233

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_221"/></StgValue>
</operation>

<operation id="1090" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:902  %add_ln180_182 = add i10 %sub_ln180_8, 13

]]></Node>
<StgValue><ssdm name="add_ln180_182"/></StgValue>
</operation>

<operation id="1091" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="10">
<![CDATA[
:903  %zext_ln180_234 = zext i10 %add_ln180_182 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_234"/></StgValue>
</operation>

<operation id="1092" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:904  %line_buffer_m_V_addr_222 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_234

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_222"/></StgValue>
</operation>

<operation id="1093" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:905  %add_ln180_183 = add i10 %sub_ln180_8, 14

]]></Node>
<StgValue><ssdm name="add_ln180_183"/></StgValue>
</operation>

<operation id="1094" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="10">
<![CDATA[
:906  %zext_ln180_235 = zext i10 %add_ln180_183 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_235"/></StgValue>
</operation>

<operation id="1095" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:907  %line_buffer_m_V_addr_223 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_235

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_223"/></StgValue>
</operation>

<operation id="1096" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:908  %add_ln180_184 = add i10 %sub_ln180_8, 15

]]></Node>
<StgValue><ssdm name="add_ln180_184"/></StgValue>
</operation>

<operation id="1097" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="10">
<![CDATA[
:909  %zext_ln180_236 = zext i10 %add_ln180_184 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_236"/></StgValue>
</operation>

<operation id="1098" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:910  %line_buffer_m_V_addr_224 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_236

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_224"/></StgValue>
</operation>

<operation id="1099" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:911  %add_ln180_185 = add i10 %sub_ln180_8, 16

]]></Node>
<StgValue><ssdm name="add_ln180_185"/></StgValue>
</operation>

<operation id="1100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="10">
<![CDATA[
:912  %zext_ln180_237 = zext i10 %add_ln180_185 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_237"/></StgValue>
</operation>

<operation id="1101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:913  %line_buffer_m_V_addr_225 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_237

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_225"/></StgValue>
</operation>

<operation id="1102" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:914  %add_ln180_186 = add i10 %sub_ln180_8, 17

]]></Node>
<StgValue><ssdm name="add_ln180_186"/></StgValue>
</operation>

<operation id="1103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="64" op_0_bw="10">
<![CDATA[
:915  %zext_ln180_238 = zext i10 %add_ln180_186 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_238"/></StgValue>
</operation>

<operation id="1104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:916  %line_buffer_m_V_addr_226 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_238

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_226"/></StgValue>
</operation>

<operation id="1105" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:917  %add_ln180_187 = add i10 %sub_ln180_8, 18

]]></Node>
<StgValue><ssdm name="add_ln180_187"/></StgValue>
</operation>

<operation id="1106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="10">
<![CDATA[
:918  %zext_ln180_239 = zext i10 %add_ln180_187 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_239"/></StgValue>
</operation>

<operation id="1107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:919  %line_buffer_m_V_addr_227 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_239

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_227"/></StgValue>
</operation>

<operation id="1108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:920  %line_buffer_m_V_addr_228 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_231

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_228"/></StgValue>
</operation>

<operation id="1109" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:921  %add_ln180_188 = add i10 %sub_ln180_8, 19

]]></Node>
<StgValue><ssdm name="add_ln180_188"/></StgValue>
</operation>

<operation id="1110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="10">
<![CDATA[
:922  %zext_ln180_240 = zext i10 %add_ln180_188 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_240"/></StgValue>
</operation>

<operation id="1111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:923  %line_buffer_m_V_addr_229 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_240

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_229"/></StgValue>
</operation>

<operation id="1112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:924  %or_ln180_46 = or i10 %sub_ln180_8, 1

]]></Node>
<StgValue><ssdm name="or_ln180_46"/></StgValue>
</operation>

<operation id="1113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="10">
<![CDATA[
:925  %zext_ln180_241 = zext i10 %or_ln180_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_241"/></StgValue>
</operation>

<operation id="1114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:926  %line_buffer_m_V_addr_230 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_241

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_230"/></StgValue>
</operation>

<operation id="1115" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:927  %add_ln180_189 = add i10 %sub_ln180_8, 2

]]></Node>
<StgValue><ssdm name="add_ln180_189"/></StgValue>
</operation>

<operation id="1116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="10">
<![CDATA[
:928  %zext_ln180_242 = zext i10 %add_ln180_189 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_242"/></StgValue>
</operation>

<operation id="1117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:929  %line_buffer_m_V_addr_231 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_242

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_231"/></StgValue>
</operation>

<operation id="1118" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:930  %add_ln180_190 = add i10 %sub_ln180_8, 3

]]></Node>
<StgValue><ssdm name="add_ln180_190"/></StgValue>
</operation>

<operation id="1119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="10">
<![CDATA[
:931  %zext_ln180_243 = zext i10 %add_ln180_190 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_243"/></StgValue>
</operation>

<operation id="1120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:932  %line_buffer_m_V_addr_232 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_243

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_232"/></StgValue>
</operation>

<operation id="1121" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:933  %add_ln180_191 = add i10 %sub_ln180_8, 4

]]></Node>
<StgValue><ssdm name="add_ln180_191"/></StgValue>
</operation>

<operation id="1122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="10">
<![CDATA[
:934  %zext_ln180_244 = zext i10 %add_ln180_191 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_244"/></StgValue>
</operation>

<operation id="1123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:935  %line_buffer_m_V_addr_233 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_244

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_233"/></StgValue>
</operation>

<operation id="1124" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:936  %add_ln180_192 = add i10 %sub_ln180_8, 5

]]></Node>
<StgValue><ssdm name="add_ln180_192"/></StgValue>
</operation>

<operation id="1125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="10">
<![CDATA[
:937  %zext_ln180_245 = zext i10 %add_ln180_192 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_245"/></StgValue>
</operation>

<operation id="1126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:938  %line_buffer_m_V_addr_234 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_245

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_234"/></StgValue>
</operation>

<operation id="1127" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:939  %add_ln180_193 = add i10 %sub_ln180_8, 6

]]></Node>
<StgValue><ssdm name="add_ln180_193"/></StgValue>
</operation>

<operation id="1128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="10">
<![CDATA[
:940  %zext_ln180_246 = zext i10 %add_ln180_193 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_246"/></StgValue>
</operation>

<operation id="1129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:941  %line_buffer_m_V_addr_235 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_246

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_235"/></StgValue>
</operation>

<operation id="1130" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:942  %add_ln180_194 = add i10 %sub_ln180_8, 7

]]></Node>
<StgValue><ssdm name="add_ln180_194"/></StgValue>
</operation>

<operation id="1131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="10">
<![CDATA[
:943  %zext_ln180_247 = zext i10 %add_ln180_194 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_247"/></StgValue>
</operation>

<operation id="1132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:944  %line_buffer_m_V_addr_236 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_247

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_236"/></StgValue>
</operation>

<operation id="1133" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:945  %add_ln180_195 = add i10 %sub_ln180_8, 8

]]></Node>
<StgValue><ssdm name="add_ln180_195"/></StgValue>
</operation>

<operation id="1134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="10">
<![CDATA[
:946  %zext_ln180_248 = zext i10 %add_ln180_195 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_248"/></StgValue>
</operation>

<operation id="1135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:947  %line_buffer_m_V_addr_237 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_248

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_237"/></StgValue>
</operation>

<operation id="1136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:948  %line_buffer_m_V_addr_238 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_83

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_238"/></StgValue>
</operation>

<operation id="1137" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:949  %add_ln180_196 = add i10 %sub_ln180_8, 9

]]></Node>
<StgValue><ssdm name="add_ln180_196"/></StgValue>
</operation>

<operation id="1138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="64" op_0_bw="10">
<![CDATA[
:950  %zext_ln180_249 = zext i10 %add_ln180_196 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_249"/></StgValue>
</operation>

<operation id="1139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:951  %line_buffer_m_V_addr_239 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_249

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_239"/></StgValue>
</operation>

<operation id="1140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:952  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %old_word_buffer_m_V_s, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="6" op_0_bw="4">
<![CDATA[
:953  %zext_ln139 = zext i4 %tmp_2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="1142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="5" op_0_bw="4">
<![CDATA[
:954  %zext_ln139_1 = zext i4 %tmp_2 to i5

]]></Node>
<StgValue><ssdm name="zext_ln139_1"/></StgValue>
</operation>

<operation id="1143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:955  %tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %word_buffer_m_V_offs, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="6" op_0_bw="4">
<![CDATA[
:956  %zext_ln180_250 = zext i4 %tmp_3 to i6

]]></Node>
<StgValue><ssdm name="zext_ln180_250"/></StgValue>
</operation>

<operation id="1145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="5" op_0_bw="4">
<![CDATA[
:957  %zext_ln180_251 = zext i4 %tmp_3 to i5

]]></Node>
<StgValue><ssdm name="zext_ln180_251"/></StgValue>
</operation>

<operation id="1146" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:958  %select_ln180_4 = select i1 %word_buffer_m_V_offs, i64 81, i64 1

]]></Node>
<StgValue><ssdm name="select_ln180_4"/></StgValue>
</operation>

<operation id="1147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:959  %word_buffer_m_V_addr_88 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %select_ln180_4

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_88"/></StgValue>
</operation>

<operation id="1148" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:960  %select_ln180_5 = select i1 %word_buffer_m_V_offs, i64 82, i64 2

]]></Node>
<StgValue><ssdm name="select_ln180_5"/></StgValue>
</operation>

<operation id="1149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:961  %word_buffer_m_V_addr_89 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %select_ln180_5

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_89"/></StgValue>
</operation>

<operation id="1150" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:962  %select_ln180_6 = select i1 %word_buffer_m_V_offs, i64 83, i64 3

]]></Node>
<StgValue><ssdm name="select_ln180_6"/></StgValue>
</operation>

<operation id="1151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:963  %word_buffer_m_V_addr_90 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %select_ln180_6

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_90"/></StgValue>
</operation>

<operation id="1152" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:964  %select_ln180_7 = select i1 %word_buffer_m_V_offs, i64 84, i64 4

]]></Node>
<StgValue><ssdm name="select_ln180_7"/></StgValue>
</operation>

<operation id="1153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:965  %word_buffer_m_V_addr_91 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %select_ln180_7

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_91"/></StgValue>
</operation>

<operation id="1154" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:966  %select_ln180_8 = select i1 %word_buffer_m_V_offs, i64 85, i64 5

]]></Node>
<StgValue><ssdm name="select_ln180_8"/></StgValue>
</operation>

<operation id="1155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:967  %word_buffer_m_V_addr_92 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %select_ln180_8

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_92"/></StgValue>
</operation>

<operation id="1156" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:968  %select_ln180_9 = select i1 %word_buffer_m_V_offs, i64 86, i64 6

]]></Node>
<StgValue><ssdm name="select_ln180_9"/></StgValue>
</operation>

<operation id="1157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:969  %word_buffer_m_V_addr_93 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %select_ln180_9

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_93"/></StgValue>
</operation>

<operation id="1158" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:970  %select_ln180_10 = select i1 %word_buffer_m_V_offs, i64 87, i64 7

]]></Node>
<StgValue><ssdm name="select_ln180_10"/></StgValue>
</operation>

<operation id="1159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:971  %word_buffer_m_V_addr_94 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %select_ln180_10

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_94"/></StgValue>
</operation>

<operation id="1160" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:972  %select_ln180_11 = select i1 %word_buffer_m_V_offs, i64 88, i64 8

]]></Node>
<StgValue><ssdm name="select_ln180_11"/></StgValue>
</operation>

<operation id="1161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:973  %word_buffer_m_V_addr_95 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %select_ln180_11

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_95"/></StgValue>
</operation>

<operation id="1162" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:974  %select_ln186 = select i1 %word_buffer_m_V_offs, i64 89, i64 9

]]></Node>
<StgValue><ssdm name="select_ln186"/></StgValue>
</operation>

<operation id="1163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:975  %word_buffer_m_V_addr_96 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %select_ln186

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_96"/></StgValue>
</operation>

<operation id="1164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:976  %or_ln180_47 = or i4 %tmp_3, 1

]]></Node>
<StgValue><ssdm name="or_ln180_47"/></StgValue>
</operation>

<operation id="1165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="4" op_3_bw="3">
<![CDATA[
:977  %p_shl28_cast = call i9 @_ssdm_op_BitConcatenate.i9.i2.i4.i3(i2 0, i4 %or_ln180_47, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl28_cast"/></StgValue>
</operation>

<operation id="1166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
:978  %p_shl29_cast = call i9 @_ssdm_op_BitConcatenate.i9.i4.i4.i1(i4 0, i4 %or_ln180_47, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl29_cast"/></StgValue>
</operation>

<operation id="1167" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:979  %add_ln180_197 = add i9 %p_shl28_cast, %p_shl29_cast

]]></Node>
<StgValue><ssdm name="add_ln180_197"/></StgValue>
</operation>

<operation id="1168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="9">
<![CDATA[
:980  %zext_ln180_252 = zext i9 %add_ln180_197 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_252"/></StgValue>
</operation>

<operation id="1169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:981  %or_ln180_48 = or i9 %add_ln180_197, 1

]]></Node>
<StgValue><ssdm name="or_ln180_48"/></StgValue>
</operation>

<operation id="1170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="9">
<![CDATA[
:982  %zext_ln180_253 = zext i9 %or_ln180_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_253"/></StgValue>
</operation>

<operation id="1171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:983  %word_buffer_m_V_addr_107 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_253

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_107"/></StgValue>
</operation>

<operation id="1172" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:984  %add_ln180_198 = add i9 %add_ln180_197, 2

]]></Node>
<StgValue><ssdm name="add_ln180_198"/></StgValue>
</operation>

<operation id="1173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="9">
<![CDATA[
:985  %zext_ln180_254 = zext i9 %add_ln180_198 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_254"/></StgValue>
</operation>

<operation id="1174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:986  %word_buffer_m_V_addr_108 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_254

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_108"/></StgValue>
</operation>

<operation id="1175" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:987  %add_ln180_199 = add i9 %add_ln180_197, 3

]]></Node>
<StgValue><ssdm name="add_ln180_199"/></StgValue>
</operation>

<operation id="1176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="9">
<![CDATA[
:988  %zext_ln180_255 = zext i9 %add_ln180_199 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_255"/></StgValue>
</operation>

<operation id="1177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:989  %word_buffer_m_V_addr_109 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_255

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_109"/></StgValue>
</operation>

<operation id="1178" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:990  %add_ln180_200 = add i9 %add_ln180_197, 4

]]></Node>
<StgValue><ssdm name="add_ln180_200"/></StgValue>
</operation>

<operation id="1179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="9">
<![CDATA[
:991  %zext_ln180_256 = zext i9 %add_ln180_200 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_256"/></StgValue>
</operation>

<operation id="1180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:992  %word_buffer_m_V_addr_110 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_256

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_110"/></StgValue>
</operation>

<operation id="1181" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:993  %add_ln180_201 = add i9 %add_ln180_197, 5

]]></Node>
<StgValue><ssdm name="add_ln180_201"/></StgValue>
</operation>

<operation id="1182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="9">
<![CDATA[
:994  %zext_ln180_257 = zext i9 %add_ln180_201 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_257"/></StgValue>
</operation>

<operation id="1183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:995  %word_buffer_m_V_addr_111 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_257

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_111"/></StgValue>
</operation>

<operation id="1184" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:996  %add_ln180_202 = add i9 %add_ln180_197, 6

]]></Node>
<StgValue><ssdm name="add_ln180_202"/></StgValue>
</operation>

<operation id="1185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="9">
<![CDATA[
:997  %zext_ln180_258 = zext i9 %add_ln180_202 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_258"/></StgValue>
</operation>

<operation id="1186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:998  %word_buffer_m_V_addr_112 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_258

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_112"/></StgValue>
</operation>

<operation id="1187" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:999  %add_ln180_203 = add i9 %add_ln180_197, 7

]]></Node>
<StgValue><ssdm name="add_ln180_203"/></StgValue>
</operation>

<operation id="1188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="9">
<![CDATA[
:1000  %zext_ln180_259 = zext i9 %add_ln180_203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_259"/></StgValue>
</operation>

<operation id="1189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1001  %word_buffer_m_V_addr_113 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_259

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_113"/></StgValue>
</operation>

<operation id="1190" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1002  %add_ln180_204 = add i9 %add_ln180_197, 8

]]></Node>
<StgValue><ssdm name="add_ln180_204"/></StgValue>
</operation>

<operation id="1191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="9">
<![CDATA[
:1003  %zext_ln180_260 = zext i9 %add_ln180_204 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_260"/></StgValue>
</operation>

<operation id="1192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1004  %word_buffer_m_V_addr_114 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_260

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_114"/></StgValue>
</operation>

<operation id="1193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1005  %word_buffer_m_V_addr_115 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_252

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_115"/></StgValue>
</operation>

<operation id="1194" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1006  %add_ln186 = add i9 %add_ln180_197, 9

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="1195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="9">
<![CDATA[
:1007  %zext_ln186 = zext i9 %add_ln186 to i64

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="1196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1008  %word_buffer_m_V_addr_116 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_116"/></StgValue>
</operation>

<operation id="1197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1009  %or_ln180_49 = or i4 %tmp_3, 2

]]></Node>
<StgValue><ssdm name="or_ln180_49"/></StgValue>
</operation>

<operation id="1198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="4" op_3_bw="3">
<![CDATA[
:1010  %p_shl26_cast = call i9 @_ssdm_op_BitConcatenate.i9.i2.i4.i3(i2 0, i4 %or_ln180_49, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl26_cast"/></StgValue>
</operation>

<operation id="1199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
:1011  %p_shl27_cast = call i9 @_ssdm_op_BitConcatenate.i9.i4.i4.i1(i4 0, i4 %or_ln180_49, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl27_cast"/></StgValue>
</operation>

<operation id="1200" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1012  %add_ln180_205 = add i9 %p_shl26_cast, %p_shl27_cast

]]></Node>
<StgValue><ssdm name="add_ln180_205"/></StgValue>
</operation>

<operation id="1201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="9">
<![CDATA[
:1013  %zext_ln180_261 = zext i9 %add_ln180_205 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_261"/></StgValue>
</operation>

<operation id="1202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1014  %or_ln180_50 = or i9 %add_ln180_205, 1

]]></Node>
<StgValue><ssdm name="or_ln180_50"/></StgValue>
</operation>

<operation id="1203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="9">
<![CDATA[
:1015  %zext_ln180_262 = zext i9 %or_ln180_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_262"/></StgValue>
</operation>

<operation id="1204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1016  %word_buffer_m_V_addr_127 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_262

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_127"/></StgValue>
</operation>

<operation id="1205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1017  %or_ln180_51 = or i9 %add_ln180_205, 2

]]></Node>
<StgValue><ssdm name="or_ln180_51"/></StgValue>
</operation>

<operation id="1206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="64" op_0_bw="9">
<![CDATA[
:1018  %zext_ln180_263 = zext i9 %or_ln180_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_263"/></StgValue>
</operation>

<operation id="1207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1019  %word_buffer_m_V_addr_128 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_263

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_128"/></StgValue>
</operation>

<operation id="1208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1020  %or_ln180_52 = or i9 %add_ln180_205, 3

]]></Node>
<StgValue><ssdm name="or_ln180_52"/></StgValue>
</operation>

<operation id="1209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="9">
<![CDATA[
:1021  %zext_ln180_264 = zext i9 %or_ln180_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_264"/></StgValue>
</operation>

<operation id="1210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1022  %word_buffer_m_V_addr_129 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_264

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_129"/></StgValue>
</operation>

<operation id="1211" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1023  %add_ln180_206 = add i9 %add_ln180_205, 4

]]></Node>
<StgValue><ssdm name="add_ln180_206"/></StgValue>
</operation>

<operation id="1212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="9">
<![CDATA[
:1024  %zext_ln180_265 = zext i9 %add_ln180_206 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_265"/></StgValue>
</operation>

<operation id="1213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1025  %word_buffer_m_V_addr_130 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_265

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_130"/></StgValue>
</operation>

<operation id="1214" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1026  %add_ln180_207 = add i9 %add_ln180_205, 5

]]></Node>
<StgValue><ssdm name="add_ln180_207"/></StgValue>
</operation>

<operation id="1215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="9">
<![CDATA[
:1027  %zext_ln180_266 = zext i9 %add_ln180_207 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_266"/></StgValue>
</operation>

<operation id="1216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1028  %word_buffer_m_V_addr_131 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_266

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_131"/></StgValue>
</operation>

<operation id="1217" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1029  %add_ln180_208 = add i9 %add_ln180_205, 6

]]></Node>
<StgValue><ssdm name="add_ln180_208"/></StgValue>
</operation>

<operation id="1218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="9">
<![CDATA[
:1030  %zext_ln180_267 = zext i9 %add_ln180_208 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_267"/></StgValue>
</operation>

<operation id="1219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1031  %word_buffer_m_V_addr_132 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_267

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_132"/></StgValue>
</operation>

<operation id="1220" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1032  %add_ln180_209 = add i9 %add_ln180_205, 7

]]></Node>
<StgValue><ssdm name="add_ln180_209"/></StgValue>
</operation>

<operation id="1221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="9">
<![CDATA[
:1033  %zext_ln180_268 = zext i9 %add_ln180_209 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_268"/></StgValue>
</operation>

<operation id="1222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1034  %word_buffer_m_V_addr_133 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_268

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_133"/></StgValue>
</operation>

<operation id="1223" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1035  %add_ln180_210 = add i9 %add_ln180_205, 8

]]></Node>
<StgValue><ssdm name="add_ln180_210"/></StgValue>
</operation>

<operation id="1224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="9">
<![CDATA[
:1036  %zext_ln180_269 = zext i9 %add_ln180_210 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_269"/></StgValue>
</operation>

<operation id="1225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1037  %word_buffer_m_V_addr_134 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_269

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_134"/></StgValue>
</operation>

<operation id="1226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1038  %word_buffer_m_V_addr_135 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_261

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_135"/></StgValue>
</operation>

<operation id="1227" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1039  %add_ln186_1 = add i9 %add_ln180_205, 9

]]></Node>
<StgValue><ssdm name="add_ln186_1"/></StgValue>
</operation>

<operation id="1228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="9">
<![CDATA[
:1040  %zext_ln186_1 = zext i9 %add_ln186_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln186_1"/></StgValue>
</operation>

<operation id="1229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1041  %word_buffer_m_V_addr_136 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln186_1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_136"/></StgValue>
</operation>

<operation id="1230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1042  %or_ln180_53 = or i4 %tmp_3, 3

]]></Node>
<StgValue><ssdm name="or_ln180_53"/></StgValue>
</operation>

<operation id="1231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="4" op_3_bw="3">
<![CDATA[
:1043  %p_shl24_cast = call i9 @_ssdm_op_BitConcatenate.i9.i2.i4.i3(i2 0, i4 %or_ln180_53, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="1232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
:1044  %p_shl25_cast = call i9 @_ssdm_op_BitConcatenate.i9.i4.i4.i1(i4 0, i4 %or_ln180_53, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl25_cast"/></StgValue>
</operation>

<operation id="1233" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1045  %add_ln180_211 = add i9 %p_shl24_cast, %p_shl25_cast

]]></Node>
<StgValue><ssdm name="add_ln180_211"/></StgValue>
</operation>

<operation id="1234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="9">
<![CDATA[
:1046  %zext_ln180_270 = zext i9 %add_ln180_211 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_270"/></StgValue>
</operation>

<operation id="1235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1047  %or_ln180_54 = or i9 %add_ln180_211, 1

]]></Node>
<StgValue><ssdm name="or_ln180_54"/></StgValue>
</operation>

<operation id="1236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="9">
<![CDATA[
:1048  %zext_ln180_271 = zext i9 %or_ln180_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_271"/></StgValue>
</operation>

<operation id="1237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1049  %word_buffer_m_V_addr_147 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_271

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_147"/></StgValue>
</operation>

<operation id="1238" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1050  %add_ln180_212 = add i9 %add_ln180_211, 2

]]></Node>
<StgValue><ssdm name="add_ln180_212"/></StgValue>
</operation>

<operation id="1239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="64" op_0_bw="9">
<![CDATA[
:1051  %zext_ln180_272 = zext i9 %add_ln180_212 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_272"/></StgValue>
</operation>

<operation id="1240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1052  %word_buffer_m_V_addr_148 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_272

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_148"/></StgValue>
</operation>

<operation id="1241" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1053  %add_ln180_213 = add i9 %add_ln180_211, 3

]]></Node>
<StgValue><ssdm name="add_ln180_213"/></StgValue>
</operation>

<operation id="1242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="9">
<![CDATA[
:1054  %zext_ln180_273 = zext i9 %add_ln180_213 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_273"/></StgValue>
</operation>

<operation id="1243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1055  %word_buffer_m_V_addr_149 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_273

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_149"/></StgValue>
</operation>

<operation id="1244" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1056  %add_ln180_214 = add i9 %add_ln180_211, 4

]]></Node>
<StgValue><ssdm name="add_ln180_214"/></StgValue>
</operation>

<operation id="1245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="9">
<![CDATA[
:1057  %zext_ln180_274 = zext i9 %add_ln180_214 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_274"/></StgValue>
</operation>

<operation id="1246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1058  %word_buffer_m_V_addr_150 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_274

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_150"/></StgValue>
</operation>

<operation id="1247" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1059  %add_ln180_215 = add i9 %add_ln180_211, 5

]]></Node>
<StgValue><ssdm name="add_ln180_215"/></StgValue>
</operation>

<operation id="1248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="9">
<![CDATA[
:1060  %zext_ln180_275 = zext i9 %add_ln180_215 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_275"/></StgValue>
</operation>

<operation id="1249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1061  %word_buffer_m_V_addr_151 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_275

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_151"/></StgValue>
</operation>

<operation id="1250" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1062  %add_ln180_216 = add i9 %add_ln180_211, 6

]]></Node>
<StgValue><ssdm name="add_ln180_216"/></StgValue>
</operation>

<operation id="1251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="9">
<![CDATA[
:1063  %zext_ln180_276 = zext i9 %add_ln180_216 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_276"/></StgValue>
</operation>

<operation id="1252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1064  %word_buffer_m_V_addr_152 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_276

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_152"/></StgValue>
</operation>

<operation id="1253" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1065  %add_ln180_217 = add i9 %add_ln180_211, 7

]]></Node>
<StgValue><ssdm name="add_ln180_217"/></StgValue>
</operation>

<operation id="1254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="9">
<![CDATA[
:1066  %zext_ln180_277 = zext i9 %add_ln180_217 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_277"/></StgValue>
</operation>

<operation id="1255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1067  %word_buffer_m_V_addr_153 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_277

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_153"/></StgValue>
</operation>

<operation id="1256" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1068  %add_ln180_218 = add i9 %add_ln180_211, 8

]]></Node>
<StgValue><ssdm name="add_ln180_218"/></StgValue>
</operation>

<operation id="1257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="9">
<![CDATA[
:1069  %zext_ln180_278 = zext i9 %add_ln180_218 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_278"/></StgValue>
</operation>

<operation id="1258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1070  %word_buffer_m_V_addr_154 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_278

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_154"/></StgValue>
</operation>

<operation id="1259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1071  %word_buffer_m_V_addr_155 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_270

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_155"/></StgValue>
</operation>

<operation id="1260" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1072  %add_ln186_2 = add i9 %add_ln180_211, 9

]]></Node>
<StgValue><ssdm name="add_ln186_2"/></StgValue>
</operation>

<operation id="1261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="9">
<![CDATA[
:1073  %zext_ln186_2 = zext i9 %add_ln186_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln186_2"/></StgValue>
</operation>

<operation id="1262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1074  %word_buffer_m_V_addr_156 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln186_2

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_156"/></StgValue>
</operation>

<operation id="1263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1075  %or_ln180_55 = or i4 %tmp_3, 4

]]></Node>
<StgValue><ssdm name="or_ln180_55"/></StgValue>
</operation>

<operation id="1264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="4" op_3_bw="3">
<![CDATA[
:1076  %p_shl22_cast = call i9 @_ssdm_op_BitConcatenate.i9.i2.i4.i3(i2 0, i4 %or_ln180_55, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="1265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
:1077  %p_shl23_cast = call i9 @_ssdm_op_BitConcatenate.i9.i4.i4.i1(i4 0, i4 %or_ln180_55, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="1266" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1078  %add_ln180_219 = add i9 %p_shl22_cast, %p_shl23_cast

]]></Node>
<StgValue><ssdm name="add_ln180_219"/></StgValue>
</operation>

<operation id="1267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="9">
<![CDATA[
:1079  %zext_ln180_279 = zext i9 %add_ln180_219 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_279"/></StgValue>
</operation>

<operation id="1268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1080  %or_ln180_56 = or i9 %add_ln180_219, 1

]]></Node>
<StgValue><ssdm name="or_ln180_56"/></StgValue>
</operation>

<operation id="1269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="9">
<![CDATA[
:1081  %zext_ln180_280 = zext i9 %or_ln180_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_280"/></StgValue>
</operation>

<operation id="1270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1082  %word_buffer_m_V_addr_167 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_280

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_167"/></StgValue>
</operation>

<operation id="1271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1083  %or_ln180_57 = or i9 %add_ln180_219, 2

]]></Node>
<StgValue><ssdm name="or_ln180_57"/></StgValue>
</operation>

<operation id="1272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="9">
<![CDATA[
:1084  %zext_ln180_281 = zext i9 %or_ln180_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_281"/></StgValue>
</operation>

<operation id="1273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1085  %word_buffer_m_V_addr_168 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_281

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_168"/></StgValue>
</operation>

<operation id="1274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1086  %or_ln180_58 = or i9 %add_ln180_219, 3

]]></Node>
<StgValue><ssdm name="or_ln180_58"/></StgValue>
</operation>

<operation id="1275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="9">
<![CDATA[
:1087  %zext_ln180_282 = zext i9 %or_ln180_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_282"/></StgValue>
</operation>

<operation id="1276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1088  %word_buffer_m_V_addr_169 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_282

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_169"/></StgValue>
</operation>

<operation id="1277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1089  %or_ln180_59 = or i9 %add_ln180_219, 4

]]></Node>
<StgValue><ssdm name="or_ln180_59"/></StgValue>
</operation>

<operation id="1278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="9">
<![CDATA[
:1090  %zext_ln180_283 = zext i9 %or_ln180_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_283"/></StgValue>
</operation>

<operation id="1279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1091  %word_buffer_m_V_addr_170 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_283

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_170"/></StgValue>
</operation>

<operation id="1280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1092  %or_ln180_60 = or i9 %add_ln180_219, 5

]]></Node>
<StgValue><ssdm name="or_ln180_60"/></StgValue>
</operation>

<operation id="1281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="64" op_0_bw="9">
<![CDATA[
:1093  %zext_ln180_284 = zext i9 %or_ln180_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_284"/></StgValue>
</operation>

<operation id="1282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1094  %word_buffer_m_V_addr_171 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_284

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_171"/></StgValue>
</operation>

<operation id="1283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1095  %or_ln180_61 = or i9 %add_ln180_219, 6

]]></Node>
<StgValue><ssdm name="or_ln180_61"/></StgValue>
</operation>

<operation id="1284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="9">
<![CDATA[
:1096  %zext_ln180_285 = zext i9 %or_ln180_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_285"/></StgValue>
</operation>

<operation id="1285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1097  %word_buffer_m_V_addr_172 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_285

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_172"/></StgValue>
</operation>

<operation id="1286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1098  %or_ln180_62 = or i9 %add_ln180_219, 7

]]></Node>
<StgValue><ssdm name="or_ln180_62"/></StgValue>
</operation>

<operation id="1287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="9">
<![CDATA[
:1099  %zext_ln180_286 = zext i9 %or_ln180_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_286"/></StgValue>
</operation>

<operation id="1288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1100  %word_buffer_m_V_addr_173 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_286

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_173"/></StgValue>
</operation>

<operation id="1289" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1101  %add_ln180_220 = add i9 %add_ln180_219, 8

]]></Node>
<StgValue><ssdm name="add_ln180_220"/></StgValue>
</operation>

<operation id="1290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="9">
<![CDATA[
:1102  %zext_ln180_287 = zext i9 %add_ln180_220 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_287"/></StgValue>
</operation>

<operation id="1291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1103  %word_buffer_m_V_addr_174 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_287

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_174"/></StgValue>
</operation>

<operation id="1292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1104  %word_buffer_m_V_addr_175 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_279

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_175"/></StgValue>
</operation>

<operation id="1293" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1105  %add_ln186_3 = add i9 %add_ln180_219, 9

]]></Node>
<StgValue><ssdm name="add_ln186_3"/></StgValue>
</operation>

<operation id="1294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="9">
<![CDATA[
:1106  %zext_ln186_3 = zext i9 %add_ln186_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln186_3"/></StgValue>
</operation>

<operation id="1295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1107  %word_buffer_m_V_addr_176 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln186_3

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_176"/></StgValue>
</operation>

<operation id="1296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1108  %or_ln180_63 = or i4 %tmp_3, 5

]]></Node>
<StgValue><ssdm name="or_ln180_63"/></StgValue>
</operation>

<operation id="1297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="4" op_3_bw="3">
<![CDATA[
:1109  %p_shl20_cast = call i9 @_ssdm_op_BitConcatenate.i9.i2.i4.i3(i2 0, i4 %or_ln180_63, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl20_cast"/></StgValue>
</operation>

<operation id="1298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
:1110  %p_shl21_cast = call i9 @_ssdm_op_BitConcatenate.i9.i4.i4.i1(i4 0, i4 %or_ln180_63, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl21_cast"/></StgValue>
</operation>

<operation id="1299" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1111  %add_ln180_221 = add i9 %p_shl20_cast, %p_shl21_cast

]]></Node>
<StgValue><ssdm name="add_ln180_221"/></StgValue>
</operation>

<operation id="1300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="9">
<![CDATA[
:1112  %zext_ln180_288 = zext i9 %add_ln180_221 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_288"/></StgValue>
</operation>

<operation id="1301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1113  %or_ln180_64 = or i9 %add_ln180_221, 1

]]></Node>
<StgValue><ssdm name="or_ln180_64"/></StgValue>
</operation>

<operation id="1302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="9">
<![CDATA[
:1114  %zext_ln180_289 = zext i9 %or_ln180_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_289"/></StgValue>
</operation>

<operation id="1303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1115  %word_buffer_m_V_addr_187 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_289

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_187"/></StgValue>
</operation>

<operation id="1304" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1116  %add_ln180_222 = add i9 %add_ln180_221, 2

]]></Node>
<StgValue><ssdm name="add_ln180_222"/></StgValue>
</operation>

<operation id="1305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="64" op_0_bw="9">
<![CDATA[
:1117  %zext_ln180_290 = zext i9 %add_ln180_222 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_290"/></StgValue>
</operation>

<operation id="1306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1118  %word_buffer_m_V_addr_188 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_290

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_188"/></StgValue>
</operation>

<operation id="1307" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1119  %add_ln180_223 = add i9 %add_ln180_221, 3

]]></Node>
<StgValue><ssdm name="add_ln180_223"/></StgValue>
</operation>

<operation id="1308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="9">
<![CDATA[
:1120  %zext_ln180_291 = zext i9 %add_ln180_223 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_291"/></StgValue>
</operation>

<operation id="1309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1121  %word_buffer_m_V_addr_189 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_291

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_189"/></StgValue>
</operation>

<operation id="1310" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1122  %add_ln180_224 = add i9 %add_ln180_221, 4

]]></Node>
<StgValue><ssdm name="add_ln180_224"/></StgValue>
</operation>

<operation id="1311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="9">
<![CDATA[
:1123  %zext_ln180_292 = zext i9 %add_ln180_224 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_292"/></StgValue>
</operation>

<operation id="1312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1124  %word_buffer_m_V_addr_190 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_292

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_190"/></StgValue>
</operation>

<operation id="1313" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1125  %add_ln180_225 = add i9 %add_ln180_221, 5

]]></Node>
<StgValue><ssdm name="add_ln180_225"/></StgValue>
</operation>

<operation id="1314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="9">
<![CDATA[
:1126  %zext_ln180_293 = zext i9 %add_ln180_225 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_293"/></StgValue>
</operation>

<operation id="1315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1127  %word_buffer_m_V_addr_191 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_293

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_191"/></StgValue>
</operation>

<operation id="1316" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1128  %add_ln180_226 = add i9 %add_ln180_221, 6

]]></Node>
<StgValue><ssdm name="add_ln180_226"/></StgValue>
</operation>

<operation id="1317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="9">
<![CDATA[
:1129  %zext_ln180_294 = zext i9 %add_ln180_226 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_294"/></StgValue>
</operation>

<operation id="1318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1130  %word_buffer_m_V_addr_192 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_294

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_192"/></StgValue>
</operation>

<operation id="1319" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1131  %add_ln180_227 = add i9 %add_ln180_221, 7

]]></Node>
<StgValue><ssdm name="add_ln180_227"/></StgValue>
</operation>

<operation id="1320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="9">
<![CDATA[
:1132  %zext_ln180_295 = zext i9 %add_ln180_227 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_295"/></StgValue>
</operation>

<operation id="1321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1133  %word_buffer_m_V_addr_193 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_295

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_193"/></StgValue>
</operation>

<operation id="1322" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1134  %add_ln180_228 = add i9 %add_ln180_221, 8

]]></Node>
<StgValue><ssdm name="add_ln180_228"/></StgValue>
</operation>

<operation id="1323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="9">
<![CDATA[
:1135  %zext_ln180_296 = zext i9 %add_ln180_228 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_296"/></StgValue>
</operation>

<operation id="1324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1136  %word_buffer_m_V_addr_194 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_296

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_194"/></StgValue>
</operation>

<operation id="1325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1137  %word_buffer_m_V_addr_195 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_288

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_195"/></StgValue>
</operation>

<operation id="1326" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1138  %add_ln186_4 = add i9 %add_ln180_221, 9

]]></Node>
<StgValue><ssdm name="add_ln186_4"/></StgValue>
</operation>

<operation id="1327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="9">
<![CDATA[
:1139  %zext_ln186_4 = zext i9 %add_ln186_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln186_4"/></StgValue>
</operation>

<operation id="1328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1140  %word_buffer_m_V_addr_196 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln186_4

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_196"/></StgValue>
</operation>

<operation id="1329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1141  %or_ln180_65 = or i4 %tmp_3, 6

]]></Node>
<StgValue><ssdm name="or_ln180_65"/></StgValue>
</operation>

<operation id="1330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="4" op_3_bw="3">
<![CDATA[
:1142  %p_shl18_cast = call i9 @_ssdm_op_BitConcatenate.i9.i2.i4.i3(i2 0, i4 %or_ln180_65, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="1331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
:1143  %p_shl19_cast = call i9 @_ssdm_op_BitConcatenate.i9.i4.i4.i1(i4 0, i4 %or_ln180_65, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="1332" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1144  %add_ln180_229 = add i9 %p_shl18_cast, %p_shl19_cast

]]></Node>
<StgValue><ssdm name="add_ln180_229"/></StgValue>
</operation>

<operation id="1333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="9">
<![CDATA[
:1145  %zext_ln180_297 = zext i9 %add_ln180_229 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_297"/></StgValue>
</operation>

<operation id="1334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1146  %or_ln180_66 = or i9 %add_ln180_229, 1

]]></Node>
<StgValue><ssdm name="or_ln180_66"/></StgValue>
</operation>

<operation id="1335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="9">
<![CDATA[
:1147  %zext_ln180_298 = zext i9 %or_ln180_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_298"/></StgValue>
</operation>

<operation id="1336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1148  %word_buffer_m_V_addr_207 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_298

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_207"/></StgValue>
</operation>

<operation id="1337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1149  %or_ln180_67 = or i9 %add_ln180_229, 2

]]></Node>
<StgValue><ssdm name="or_ln180_67"/></StgValue>
</operation>

<operation id="1338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="9">
<![CDATA[
:1150  %zext_ln180_299 = zext i9 %or_ln180_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_299"/></StgValue>
</operation>

<operation id="1339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1151  %word_buffer_m_V_addr_208 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_299

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_208"/></StgValue>
</operation>

<operation id="1340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1152  %or_ln180_68 = or i9 %add_ln180_229, 3

]]></Node>
<StgValue><ssdm name="or_ln180_68"/></StgValue>
</operation>

<operation id="1341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="9">
<![CDATA[
:1153  %zext_ln180_300 = zext i9 %or_ln180_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_300"/></StgValue>
</operation>

<operation id="1342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1154  %word_buffer_m_V_addr_209 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_300

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_209"/></StgValue>
</operation>

<operation id="1343" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1155  %add_ln180_230 = add i9 %add_ln180_229, 4

]]></Node>
<StgValue><ssdm name="add_ln180_230"/></StgValue>
</operation>

<operation id="1344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="9">
<![CDATA[
:1156  %zext_ln180_301 = zext i9 %add_ln180_230 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_301"/></StgValue>
</operation>

<operation id="1345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1157  %word_buffer_m_V_addr_210 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_301

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_210"/></StgValue>
</operation>

<operation id="1346" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1158  %add_ln180_231 = add i9 %add_ln180_229, 5

]]></Node>
<StgValue><ssdm name="add_ln180_231"/></StgValue>
</operation>

<operation id="1347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="9">
<![CDATA[
:1159  %zext_ln180_302 = zext i9 %add_ln180_231 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_302"/></StgValue>
</operation>

<operation id="1348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1160  %word_buffer_m_V_addr_211 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_302

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_211"/></StgValue>
</operation>

<operation id="1349" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1161  %add_ln180_232 = add i9 %add_ln180_229, 6

]]></Node>
<StgValue><ssdm name="add_ln180_232"/></StgValue>
</operation>

<operation id="1350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="64" op_0_bw="9">
<![CDATA[
:1162  %zext_ln180_303 = zext i9 %add_ln180_232 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_303"/></StgValue>
</operation>

<operation id="1351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1163  %word_buffer_m_V_addr_212 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_303

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_212"/></StgValue>
</operation>

<operation id="1352" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1164  %add_ln180_233 = add i9 %add_ln180_229, 7

]]></Node>
<StgValue><ssdm name="add_ln180_233"/></StgValue>
</operation>

<operation id="1353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="9">
<![CDATA[
:1165  %zext_ln180_304 = zext i9 %add_ln180_233 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_304"/></StgValue>
</operation>

<operation id="1354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1166  %word_buffer_m_V_addr_213 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_304

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_213"/></StgValue>
</operation>

<operation id="1355" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1167  %add_ln180_234 = add i9 %add_ln180_229, 8

]]></Node>
<StgValue><ssdm name="add_ln180_234"/></StgValue>
</operation>

<operation id="1356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="9">
<![CDATA[
:1168  %zext_ln180_305 = zext i9 %add_ln180_234 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_305"/></StgValue>
</operation>

<operation id="1357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1169  %word_buffer_m_V_addr_214 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_305

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_214"/></StgValue>
</operation>

<operation id="1358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1170  %word_buffer_m_V_addr_215 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_297

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_215"/></StgValue>
</operation>

<operation id="1359" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1171  %add_ln186_5 = add i9 %add_ln180_229, 9

]]></Node>
<StgValue><ssdm name="add_ln186_5"/></StgValue>
</operation>

<operation id="1360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="9">
<![CDATA[
:1172  %zext_ln186_5 = zext i9 %add_ln186_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln186_5"/></StgValue>
</operation>

<operation id="1361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1173  %word_buffer_m_V_addr_216 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln186_5

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_216"/></StgValue>
</operation>

<operation id="1362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1174  %or_ln180_69 = or i4 %tmp_3, 7

]]></Node>
<StgValue><ssdm name="or_ln180_69"/></StgValue>
</operation>

<operation id="1363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="4" op_3_bw="3">
<![CDATA[
:1175  %p_shl_cast = call i9 @_ssdm_op_BitConcatenate.i9.i2.i4.i3(i2 0, i4 %or_ln180_69, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="1364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
:1176  %p_shl17_cast = call i9 @_ssdm_op_BitConcatenate.i9.i4.i4.i1(i4 0, i4 %or_ln180_69, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="1365" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1177  %add_ln180_235 = add i9 %p_shl_cast, %p_shl17_cast

]]></Node>
<StgValue><ssdm name="add_ln180_235"/></StgValue>
</operation>

<operation id="1366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="9">
<![CDATA[
:1178  %zext_ln180_306 = zext i9 %add_ln180_235 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_306"/></StgValue>
</operation>

<operation id="1367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1179  %or_ln180_70 = or i9 %add_ln180_235, 1

]]></Node>
<StgValue><ssdm name="or_ln180_70"/></StgValue>
</operation>

<operation id="1368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="9">
<![CDATA[
:1180  %zext_ln180_307 = zext i9 %or_ln180_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_307"/></StgValue>
</operation>

<operation id="1369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1181  %word_buffer_m_V_addr_227 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_307

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_227"/></StgValue>
</operation>

<operation id="1370" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1182  %add_ln180_236 = add i9 %add_ln180_235, 2

]]></Node>
<StgValue><ssdm name="add_ln180_236"/></StgValue>
</operation>

<operation id="1371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="9">
<![CDATA[
:1183  %zext_ln180_308 = zext i9 %add_ln180_236 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_308"/></StgValue>
</operation>

<operation id="1372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1184  %word_buffer_m_V_addr_228 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_308

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_228"/></StgValue>
</operation>

<operation id="1373" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1185  %add_ln180_237 = add i9 %add_ln180_235, 3

]]></Node>
<StgValue><ssdm name="add_ln180_237"/></StgValue>
</operation>

<operation id="1374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="9">
<![CDATA[
:1186  %zext_ln180_309 = zext i9 %add_ln180_237 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_309"/></StgValue>
</operation>

<operation id="1375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1187  %word_buffer_m_V_addr_229 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_309

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_229"/></StgValue>
</operation>

<operation id="1376" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1188  %add_ln180_238 = add i9 %add_ln180_235, 4

]]></Node>
<StgValue><ssdm name="add_ln180_238"/></StgValue>
</operation>

<operation id="1377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="9">
<![CDATA[
:1189  %zext_ln180_310 = zext i9 %add_ln180_238 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_310"/></StgValue>
</operation>

<operation id="1378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1190  %word_buffer_m_V_addr_230 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_310

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_230"/></StgValue>
</operation>

<operation id="1379" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1191  %add_ln180_239 = add i9 %add_ln180_235, 5

]]></Node>
<StgValue><ssdm name="add_ln180_239"/></StgValue>
</operation>

<operation id="1380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="9">
<![CDATA[
:1192  %zext_ln180_311 = zext i9 %add_ln180_239 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_311"/></StgValue>
</operation>

<operation id="1381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1193  %word_buffer_m_V_addr_231 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_311

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_231"/></StgValue>
</operation>

<operation id="1382" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1194  %add_ln180_240 = add i9 %add_ln180_235, 6

]]></Node>
<StgValue><ssdm name="add_ln180_240"/></StgValue>
</operation>

<operation id="1383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="9">
<![CDATA[
:1195  %zext_ln180_312 = zext i9 %add_ln180_240 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_312"/></StgValue>
</operation>

<operation id="1384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1196  %word_buffer_m_V_addr_232 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_312

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_232"/></StgValue>
</operation>

<operation id="1385" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1197  %add_ln180_241 = add i9 %add_ln180_235, 7

]]></Node>
<StgValue><ssdm name="add_ln180_241"/></StgValue>
</operation>

<operation id="1386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="9">
<![CDATA[
:1198  %zext_ln180_313 = zext i9 %add_ln180_241 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_313"/></StgValue>
</operation>

<operation id="1387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1199  %word_buffer_m_V_addr_233 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_313

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_233"/></StgValue>
</operation>

<operation id="1388" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1200  %add_ln180_242 = add i9 %add_ln180_235, 8

]]></Node>
<StgValue><ssdm name="add_ln180_242"/></StgValue>
</operation>

<operation id="1389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="9">
<![CDATA[
:1201  %zext_ln180_314 = zext i9 %add_ln180_242 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_314"/></StgValue>
</operation>

<operation id="1390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1202  %word_buffer_m_V_addr_234 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_314

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_234"/></StgValue>
</operation>

<operation id="1391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1203  %word_buffer_m_V_addr_235 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_306

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_235"/></StgValue>
</operation>

<operation id="1392" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1204  %add_ln186_6 = add i9 %add_ln180_235, 9

]]></Node>
<StgValue><ssdm name="add_ln186_6"/></StgValue>
</operation>

<operation id="1393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="9">
<![CDATA[
:1205  %zext_ln186_6 = zext i9 %add_ln186_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln186_6"/></StgValue>
</operation>

<operation id="1394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1206  %word_buffer_m_V_addr_236 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln186_6

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_236"/></StgValue>
</operation>

<operation id="1395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1207  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln116"/></StgValue>
</operation>

<operation id="1396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="4" op_0_bw="3">
<![CDATA[
:1208  %zext_ln118 = zext i3 %log_width_V_read to i4

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="1397" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1209  %add_ln118 = add i4 %zext_ln118, -3

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="1398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="5" op_0_bw="4">
<![CDATA[
:1210  %sext_ln118 = sext i4 %add_ln118 to i5

]]></Node>
<StgValue><ssdm name="sext_ln118"/></StgValue>
</operation>

<operation id="1399" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1211  %slices_per_line_V = shl i5 1, %sext_ln118

]]></Node>
<StgValue><ssdm name="slices_per_line_V"/></StgValue>
</operation>

<operation id="1400" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1212  %first_wrd = icmp eq i8 %wrd_V_read, 0

]]></Node>
<StgValue><ssdm name="first_wrd"/></StgValue>
</operation>

<operation id="1401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="8" op_0_bw="5">
<![CDATA[
:1213  %zext_ln879 = zext i5 %words_per_image_V_re to i8

]]></Node>
<StgValue><ssdm name="zext_ln879"/></StgValue>
</operation>

<operation id="1402" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1214  %last_wrd = icmp eq i8 %zext_ln879, %wrd_V_read

]]></Node>
<StgValue><ssdm name="last_wrd"/></StgValue>
</operation>

<operation id="1403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="6" op_0_bw="5">
<![CDATA[
:1215  %rhs_V = zext i5 %slices_per_line_V to i6

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="1404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="4" op_0_bw="5">
<![CDATA[
:1216  %trunc_ln68 = trunc i5 %slices_per_line_V to i4

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="1405" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1217  %add_ln68 = add i6 %rhs_V, -8

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="1406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:1218  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln68, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1219  br i1 %tmp_14, label %.preheader930.preheader.0_ifconv, label %.preheader929.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1408" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader929.preheader.0:0  %add_ln139 = add i6 %add_ln68, %zext_ln180_250

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="1409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader929.preheader.0:1  %p_shl43_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln139, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl43_cast"/></StgValue>
</operation>

<operation id="1410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader929.preheader.0:2  %tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln139, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="9" op_0_bw="7">
<![CDATA[
.preheader929.preheader.0:3  %zext_ln139_2 = zext i7 %tmp_15 to i9

]]></Node>
<StgValue><ssdm name="zext_ln139_2"/></StgValue>
</operation>

<operation id="1412" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.0:4  %add_ln139_1 = add i9 %p_shl43_cast, %zext_ln139_2

]]></Node>
<StgValue><ssdm name="add_ln139_1"/></StgValue>
</operation>

<operation id="1413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.0:5  %or_ln139 = or i9 %add_ln139_1, 1

]]></Node>
<StgValue><ssdm name="or_ln139"/></StgValue>
</operation>

<operation id="1414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.0:6  %zext_ln139_3 = zext i9 %or_ln139 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_3"/></StgValue>
</operation>

<operation id="1415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.0:7  %word_buffer_m_V_addr = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_3

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr"/></StgValue>
</operation>

<operation id="1416" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.0:8  %add_ln139_2 = add i9 %add_ln139_1, 2

]]></Node>
<StgValue><ssdm name="add_ln139_2"/></StgValue>
</operation>

<operation id="1417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.0:9  %zext_ln139_4 = zext i9 %add_ln139_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_4"/></StgValue>
</operation>

<operation id="1418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.0:10  %word_buffer_m_V_addr_1 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_4

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_1"/></StgValue>
</operation>

<operation id="1419" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.0:11  %add_ln139_3 = add i9 %add_ln139_1, 3

]]></Node>
<StgValue><ssdm name="add_ln139_3"/></StgValue>
</operation>

<operation id="1420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.0:12  %zext_ln139_5 = zext i9 %add_ln139_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_5"/></StgValue>
</operation>

<operation id="1421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.0:13  %word_buffer_m_V_addr_2 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_5

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_2"/></StgValue>
</operation>

<operation id="1422" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.0:14  %add_ln139_4 = add i9 %add_ln139_1, 4

]]></Node>
<StgValue><ssdm name="add_ln139_4"/></StgValue>
</operation>

<operation id="1423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.0:15  %zext_ln139_6 = zext i9 %add_ln139_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_6"/></StgValue>
</operation>

<operation id="1424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.0:16  %word_buffer_m_V_addr_3 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_6

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_3"/></StgValue>
</operation>

<operation id="1425" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.0:17  %add_ln139_5 = add i9 %add_ln139_1, 5

]]></Node>
<StgValue><ssdm name="add_ln139_5"/></StgValue>
</operation>

<operation id="1426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.0:18  %zext_ln139_7 = zext i9 %add_ln139_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_7"/></StgValue>
</operation>

<operation id="1427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.0:19  %word_buffer_m_V_addr_4 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_7

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_4"/></StgValue>
</operation>

<operation id="1428" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.0:20  %add_ln139_6 = add i9 %add_ln139_1, 6

]]></Node>
<StgValue><ssdm name="add_ln139_6"/></StgValue>
</operation>

<operation id="1429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.0:21  %zext_ln139_8 = zext i9 %add_ln139_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_8"/></StgValue>
</operation>

<operation id="1430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.0:22  %word_buffer_m_V_addr_5 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_8

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_5"/></StgValue>
</operation>

<operation id="1431" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.0:23  %add_ln139_7 = add i9 %add_ln139_1, 7

]]></Node>
<StgValue><ssdm name="add_ln139_7"/></StgValue>
</operation>

<operation id="1432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.0:24  %zext_ln139_9 = zext i9 %add_ln139_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_9"/></StgValue>
</operation>

<operation id="1433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.0:25  %word_buffer_m_V_addr_6 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_9

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_6"/></StgValue>
</operation>

<operation id="1434" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.0:26  %add_ln139_8 = add i9 %add_ln139_1, 8

]]></Node>
<StgValue><ssdm name="add_ln139_8"/></StgValue>
</operation>

<operation id="1435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.0:27  %zext_ln139_10 = zext i9 %add_ln139_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_10"/></StgValue>
</operation>

<operation id="1436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.0:28  %word_buffer_m_V_addr_7 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_10

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_7"/></StgValue>
</operation>

<operation id="1437" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.0:29  %add_ln142 = add i9 %add_ln139_1, 9

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="1438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.0:30  %zext_ln142 = zext i9 %add_ln142 to i64

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="1439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.0:31  %word_buffer_m_V_addr_8 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_8"/></StgValue>
</operation>

<operation id="1440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader929.preheader.0:32  br i1 %last_wrd, label %._crit_edge932.0.1.critedge, label %._crit_edge932.0.0

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1441" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.0.0:0  %word_buffer_m_V_load = load i2* %word_buffer_m_V_addr, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load"/></StgValue>
</operation>

<operation id="1442" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.0.0:2  %word_buffer_m_V_load_1 = load i2* %word_buffer_m_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_1"/></StgValue>
</operation>

<operation id="1443" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
._crit_edge932.0.1.critedge:0  store i2 0, i2* %line_buffer_m_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.0.1.critedge:1  br label %._crit_edge932.0.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="5" op_0_bw="4">
<![CDATA[
.preheader930.preheader.0_ifconv:0  %zext_ln180_315 = zext i4 %trunc_ln68 to i5

]]></Node>
<StgValue><ssdm name="zext_ln180_315"/></StgValue>
</operation>

<operation id="1446" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader930.preheader.0_ifconv:1  %add_ln180_243 = add i5 %zext_ln139_1, %zext_ln180_315

]]></Node>
<StgValue><ssdm name="add_ln180_243"/></StgValue>
</operation>

<operation id="1447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="5">
<![CDATA[
.preheader930.preheader.0_ifconv:2  %zext_ln180_316 = zext i5 %add_ln180_243 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_316"/></StgValue>
</operation>

<operation id="1448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.0_ifconv:3  %old_word_buffer_m_1 = getelementptr [16 x i2]* %old_word_buffer_m_1_V, i64 0, i64 %zext_ln180_316

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1"/></StgValue>
</operation>

<operation id="1449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.0_ifconv:4  %old_word_buffer_m_2 = getelementptr [16 x i2]* %old_word_buffer_m_2_V, i64 0, i64 %zext_ln180_316

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2"/></StgValue>
</operation>

<operation id="1450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.0_ifconv:5  %old_word_buffer_m_3 = getelementptr [16 x i2]* %old_word_buffer_m_3_V, i64 0, i64 %zext_ln180_316

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3"/></StgValue>
</operation>

<operation id="1451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.0_ifconv:6  %old_word_buffer_m_4 = getelementptr [16 x i2]* %old_word_buffer_m_4_V, i64 0, i64 %zext_ln180_316

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4"/></StgValue>
</operation>

<operation id="1452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.0_ifconv:7  %old_word_buffer_m_5 = getelementptr [16 x i2]* %old_word_buffer_m_5_V, i64 0, i64 %zext_ln180_316

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5"/></StgValue>
</operation>

<operation id="1453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.0_ifconv:8  %old_word_buffer_m_6 = getelementptr [16 x i2]* %old_word_buffer_m_6_V, i64 0, i64 %zext_ln180_316

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6"/></StgValue>
</operation>

<operation id="1454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.0_ifconv:9  %old_word_buffer_m_7 = getelementptr [16 x i2]* %old_word_buffer_m_7_V, i64 0, i64 %zext_ln180_316

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7"/></StgValue>
</operation>

<operation id="1455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.0_ifconv:10  %old_word_buffer_m_8 = getelementptr [16 x i2]* %old_word_buffer_m_8_V, i64 0, i64 %zext_ln180_316

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8"/></StgValue>
</operation>

<operation id="1456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.0_ifconv:11  %old_word_buffer_m_9 = getelementptr [16 x i2]* %old_word_buffer_m_9_V, i64 0, i64 %zext_ln180_316

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9"/></StgValue>
</operation>

<operation id="1457" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.0_ifconv:12  %old_word_buffer_m_1_1 = load i2* %old_word_buffer_m_1, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_1"/></StgValue>
</operation>

<operation id="1458" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.0_ifconv:14  %old_word_buffer_m_2_1 = load i2* %old_word_buffer_m_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_1"/></StgValue>
</operation>

<operation id="1459" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.0_ifconv:16  %old_word_buffer_m_3_1 = load i2* %old_word_buffer_m_3, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_1"/></StgValue>
</operation>

<operation id="1460" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.0_ifconv:18  %old_word_buffer_m_4_1 = load i2* %old_word_buffer_m_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_1"/></StgValue>
</operation>

<operation id="1461" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.0_ifconv:20  %old_word_buffer_m_5_1 = load i2* %old_word_buffer_m_5, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_1"/></StgValue>
</operation>

<operation id="1462" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.0_ifconv:22  %old_word_buffer_m_6_1 = load i2* %old_word_buffer_m_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_1"/></StgValue>
</operation>

<operation id="1463" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.0_ifconv:24  %old_word_buffer_m_7_1 = load i2* %old_word_buffer_m_7, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_1"/></StgValue>
</operation>

<operation id="1464" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.0_ifconv:26  %old_word_buffer_m_8_1 = load i2* %old_word_buffer_m_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_1"/></StgValue>
</operation>

<operation id="1465" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
.preheader930.preheader.0_ifconv:28  store i2 0, i2* %line_buffer_m_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="1466" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.0_ifconv:29  %old_word_buffer_m_9_1 = load i2* %old_word_buffer_m_9, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="1467" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.0.0:0  %word_buffer_m_V_load = load i2* %word_buffer_m_V_addr, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load"/></StgValue>
</operation>

<operation id="1468" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
._crit_edge932.0.0:1  store i2 %word_buffer_m_V_load, i2* %line_buffer_m_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1469" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.0.0:2  %word_buffer_m_V_load_1 = load i2* %word_buffer_m_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_1"/></StgValue>
</operation>

<operation id="1470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.0.0:3  br label %._crit_edge932.0.1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1471" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.0.1:0  %p_0237_0_0_1 = phi i2 [ %word_buffer_m_V_load_1, %._crit_edge932.0.0 ], [ 0, %._crit_edge932.0.1.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_0_1"/></StgValue>
</operation>

<operation id="1472" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
._crit_edge932.0.1:1  store i2 %p_0237_0_0_1, i2* %line_buffer_m_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1473" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.0.1:2  br i1 %last_wrd, label %._crit_edge932.0.3.critedge, label %._crit_edge932.0.2

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1474" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.0.2:0  %word_buffer_m_V_load_2 = load i2* %word_buffer_m_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_2"/></StgValue>
</operation>

<operation id="1475" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.0.2:2  %word_buffer_m_V_load_3 = load i2* %word_buffer_m_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="1476" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.0.2:0  %word_buffer_m_V_load_2 = load i2* %word_buffer_m_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_2"/></StgValue>
</operation>

<operation id="1477" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
._crit_edge932.0.2:1  store i2 %word_buffer_m_V_load_2, i2* %line_buffer_m_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1478" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.0.2:2  %word_buffer_m_V_load_3 = load i2* %word_buffer_m_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_3"/></StgValue>
</operation>

<operation id="1479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.0.2:3  br label %._crit_edge932.0.3

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1480" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
._crit_edge932.0.3.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1481" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.0.3.critedge:1  br label %._crit_edge932.0.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1482" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.0.3:0  %p_0237_0_0_3 = phi i2 [ %word_buffer_m_V_load_3, %._crit_edge932.0.2 ], [ 0, %._crit_edge932.0.3.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_0_3"/></StgValue>
</operation>

<operation id="1483" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
._crit_edge932.0.3:1  store i2 %p_0237_0_0_3, i2* %line_buffer_m_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1484" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.0.3:2  br i1 %last_wrd, label %._crit_edge932.0.5.critedge, label %._crit_edge932.0.4

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1485" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.0.4:0  %word_buffer_m_V_load_4 = load i2* %word_buffer_m_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_4"/></StgValue>
</operation>

<operation id="1486" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.0.4:2  %word_buffer_m_V_load_5 = load i2* %word_buffer_m_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1487" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.0.4:0  %word_buffer_m_V_load_4 = load i2* %word_buffer_m_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_4"/></StgValue>
</operation>

<operation id="1488" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
._crit_edge932.0.4:1  store i2 %word_buffer_m_V_load_4, i2* %line_buffer_m_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1489" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.0.4:2  %word_buffer_m_V_load_5 = load i2* %word_buffer_m_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_5"/></StgValue>
</operation>

<operation id="1490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.0.4:3  br label %._crit_edge932.0.5

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1491" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
._crit_edge932.0.5.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.0.5.critedge:1  br label %._crit_edge932.0.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.0.5:0  %p_0237_0_0_5 = phi i2 [ %word_buffer_m_V_load_5, %._crit_edge932.0.4 ], [ 0, %._crit_edge932.0.5.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_0_5"/></StgValue>
</operation>

<operation id="1494" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
._crit_edge932.0.5:1  store i2 %p_0237_0_0_5, i2* %line_buffer_m_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1495" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.0.5:2  br i1 %last_wrd, label %._crit_edge932.0.7.critedge, label %._crit_edge932.0.6

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1496" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.0.6:0  %word_buffer_m_V_load_6 = load i2* %word_buffer_m_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_6"/></StgValue>
</operation>

<operation id="1497" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.0.6:2  %word_buffer_m_V_load_7 = load i2* %word_buffer_m_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1498" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.0.6:0  %word_buffer_m_V_load_6 = load i2* %word_buffer_m_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_6"/></StgValue>
</operation>

<operation id="1499" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
._crit_edge932.0.6:1  store i2 %word_buffer_m_V_load_6, i2* %line_buffer_m_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1500" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.0.6:2  %word_buffer_m_V_load_7 = load i2* %word_buffer_m_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_7"/></StgValue>
</operation>

<operation id="1501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.0.6:3  br label %._crit_edge932.0.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1502" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
._crit_edge932.0.7.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.0.7.critedge:1  br label %._crit_edge932.0.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1504" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.0.7_ifconv:0  %p_0237_0_0_7 = phi i2 [ %word_buffer_m_V_load_7, %._crit_edge932.0.6 ], [ 0, %._crit_edge932.0.7.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_0_7"/></StgValue>
</operation>

<operation id="1505" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
._crit_edge932.0.7_ifconv:1  store i2 %p_0237_0_0_7, i2* %line_buffer_m_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1506" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.0.7_ifconv:4  %word_buffer_m_V_load_8 = load i2* %word_buffer_m_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1507" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
._crit_edge932.0.7_ifconv:2  store i2 0, i2* %line_buffer_m_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="1508" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge932.0.7_ifconv:3  %or_ln142 = or i1 %last_wrd, %rb_0_read_1

]]></Node>
<StgValue><ssdm name="or_ln142"/></StgValue>
</operation>

<operation id="1509" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.0.7_ifconv:4  %word_buffer_m_V_load_8 = load i2* %word_buffer_m_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_8"/></StgValue>
</operation>

<operation id="1510" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge932.0.7_ifconv:5  %select_ln142 = select i1 %or_ln142, i2 0, i2 %word_buffer_m_V_load_8

]]></Node>
<StgValue><ssdm name="select_ln142"/></StgValue>
</operation>

<operation id="1511" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.0.7_ifconv:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1512" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %storemerge = phi i2 [ %select_ln142, %._crit_edge932.0.7_ifconv ], [ %select_ln108, %.preheader930.preheader.0_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="1513" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
:1  store i2 %storemerge, i2* %line_buffer_m_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="1514" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln68_1 = add i6 %rhs_V, -7

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="1515" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:3  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln68_1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1516" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_16, label %.preheader930.preheader.1_ifconv, label %.preheader929.preheader.1

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1517" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader929.preheader.1:0  %add_ln139_9 = add i6 %add_ln68_1, %zext_ln180_250

]]></Node>
<StgValue><ssdm name="add_ln139_9"/></StgValue>
</operation>

<operation id="1518" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader929.preheader.1:1  %p_shl45_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln139_9, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl45_cast"/></StgValue>
</operation>

<operation id="1519" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader929.preheader.1:2  %tmp_17 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln139_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1520" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="9" op_0_bw="7">
<![CDATA[
.preheader929.preheader.1:3  %zext_ln139_11 = zext i7 %tmp_17 to i9

]]></Node>
<StgValue><ssdm name="zext_ln139_11"/></StgValue>
</operation>

<operation id="1521" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.1:4  %add_ln139_10 = add i9 %p_shl45_cast, %zext_ln139_11

]]></Node>
<StgValue><ssdm name="add_ln139_10"/></StgValue>
</operation>

<operation id="1522" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.1:5  %zext_ln139_12 = zext i9 %add_ln139_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_12"/></StgValue>
</operation>

<operation id="1523" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.1:6  %or_ln139_1 = or i9 %add_ln139_10, 1

]]></Node>
<StgValue><ssdm name="or_ln139_1"/></StgValue>
</operation>

<operation id="1524" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.1:7  %zext_ln139_13 = zext i9 %or_ln139_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_13"/></StgValue>
</operation>

<operation id="1525" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.1:8  %word_buffer_m_V_addr_9 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_13

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_9"/></StgValue>
</operation>

<operation id="1526" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.1:9  %add_ln139_11 = add i9 %add_ln139_10, 2

]]></Node>
<StgValue><ssdm name="add_ln139_11"/></StgValue>
</operation>

<operation id="1527" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.1:10  %zext_ln139_14 = zext i9 %add_ln139_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_14"/></StgValue>
</operation>

<operation id="1528" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.1:11  %word_buffer_m_V_addr_10 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_14

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_10"/></StgValue>
</operation>

<operation id="1529" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.1:12  %add_ln139_12 = add i9 %add_ln139_10, 3

]]></Node>
<StgValue><ssdm name="add_ln139_12"/></StgValue>
</operation>

<operation id="1530" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.1:13  %zext_ln139_15 = zext i9 %add_ln139_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_15"/></StgValue>
</operation>

<operation id="1531" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.1:14  %word_buffer_m_V_addr_11 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_15

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_11"/></StgValue>
</operation>

<operation id="1532" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.1:15  %add_ln139_13 = add i9 %add_ln139_10, 4

]]></Node>
<StgValue><ssdm name="add_ln139_13"/></StgValue>
</operation>

<operation id="1533" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.1:16  %zext_ln139_16 = zext i9 %add_ln139_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_16"/></StgValue>
</operation>

<operation id="1534" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.1:17  %word_buffer_m_V_addr_12 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_16

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_12"/></StgValue>
</operation>

<operation id="1535" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.1:18  %add_ln139_14 = add i9 %add_ln139_10, 5

]]></Node>
<StgValue><ssdm name="add_ln139_14"/></StgValue>
</operation>

<operation id="1536" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.1:19  %zext_ln139_17 = zext i9 %add_ln139_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_17"/></StgValue>
</operation>

<operation id="1537" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.1:20  %word_buffer_m_V_addr_13 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_17

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_13"/></StgValue>
</operation>

<operation id="1538" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.1:21  %add_ln139_15 = add i9 %add_ln139_10, 6

]]></Node>
<StgValue><ssdm name="add_ln139_15"/></StgValue>
</operation>

<operation id="1539" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.1:22  %zext_ln139_18 = zext i9 %add_ln139_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_18"/></StgValue>
</operation>

<operation id="1540" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.1:23  %word_buffer_m_V_addr_14 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_18

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_14"/></StgValue>
</operation>

<operation id="1541" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.1:24  %add_ln139_16 = add i9 %add_ln139_10, 7

]]></Node>
<StgValue><ssdm name="add_ln139_16"/></StgValue>
</operation>

<operation id="1542" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.1:25  %zext_ln139_19 = zext i9 %add_ln139_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_19"/></StgValue>
</operation>

<operation id="1543" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.1:26  %word_buffer_m_V_addr_15 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_19

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_15"/></StgValue>
</operation>

<operation id="1544" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.1:27  %add_ln139_17 = add i9 %add_ln139_10, 8

]]></Node>
<StgValue><ssdm name="add_ln139_17"/></StgValue>
</operation>

<operation id="1545" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.1:28  %zext_ln139_20 = zext i9 %add_ln139_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_20"/></StgValue>
</operation>

<operation id="1546" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.1:29  %word_buffer_m_V_addr_16 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_20

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_16"/></StgValue>
</operation>

<operation id="1547" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.1:30  %word_buffer_m_V_addr_17 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_12

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_17"/></StgValue>
</operation>

<operation id="1548" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.1:31  %add_ln142_1 = add i9 %add_ln139_10, 9

]]></Node>
<StgValue><ssdm name="add_ln142_1"/></StgValue>
</operation>

<operation id="1549" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.1:32  %zext_ln142_1 = zext i9 %add_ln142_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln142_1"/></StgValue>
</operation>

<operation id="1550" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.1:33  %word_buffer_m_V_addr_18 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln142_1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_18"/></StgValue>
</operation>

<operation id="1551" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader929.preheader.1:34  br i1 %last_wrd, label %._crit_edge932.1.1.critedge, label %._crit_edge932.1.0

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1552" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.1.0:0  %word_buffer_m_V_load_9 = load i2* %word_buffer_m_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_9"/></StgValue>
</operation>

<operation id="1553" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.1.0:2  %word_buffer_m_V_load_10 = load i2* %word_buffer_m_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_10"/></StgValue>
</operation>

<operation id="1554" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:0  %add_ln1353 = add i4 %trunc_ln68, 1

]]></Node>
<StgValue><ssdm name="add_ln1353"/></StgValue>
</operation>

<operation id="1555" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="5" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:1  %zext_ln133 = zext i4 %add_ln1353 to i5

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="1556" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader930.preheader.1_ifconv:2  %add_ln133 = add i5 %zext_ln139_1, %zext_ln133

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="1557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="5">
<![CDATA[
.preheader930.preheader.1_ifconv:3  %zext_ln133_1 = zext i5 %add_ln133 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_1"/></StgValue>
</operation>

<operation id="1558" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="lb_1_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.1_ifconv:4  %old_word_buffer_m_0 = getelementptr [16 x i2]* %old_word_buffer_m_0_V, i64 0, i64 %zext_ln133_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0"/></StgValue>
</operation>

<operation id="1559" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.1_ifconv:5  %old_word_buffer_m_1_2 = getelementptr [16 x i2]* %old_word_buffer_m_1_V, i64 0, i64 %zext_ln133_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_2"/></StgValue>
</operation>

<operation id="1560" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.1_ifconv:6  %old_word_buffer_m_2_2 = getelementptr [16 x i2]* %old_word_buffer_m_2_V, i64 0, i64 %zext_ln133_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_2"/></StgValue>
</operation>

<operation id="1561" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.1_ifconv:7  %old_word_buffer_m_3_2 = getelementptr [16 x i2]* %old_word_buffer_m_3_V, i64 0, i64 %zext_ln133_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_2"/></StgValue>
</operation>

<operation id="1562" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.1_ifconv:8  %old_word_buffer_m_4_2 = getelementptr [16 x i2]* %old_word_buffer_m_4_V, i64 0, i64 %zext_ln133_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_2"/></StgValue>
</operation>

<operation id="1563" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.1_ifconv:9  %old_word_buffer_m_5_2 = getelementptr [16 x i2]* %old_word_buffer_m_5_V, i64 0, i64 %zext_ln133_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_2"/></StgValue>
</operation>

<operation id="1564" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.1_ifconv:10  %old_word_buffer_m_6_2 = getelementptr [16 x i2]* %old_word_buffer_m_6_V, i64 0, i64 %zext_ln133_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_2"/></StgValue>
</operation>

<operation id="1565" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.1_ifconv:11  %old_word_buffer_m_7_2 = getelementptr [16 x i2]* %old_word_buffer_m_7_V, i64 0, i64 %zext_ln133_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_2"/></StgValue>
</operation>

<operation id="1566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.1_ifconv:12  %old_word_buffer_m_8_2 = getelementptr [16 x i2]* %old_word_buffer_m_8_V, i64 0, i64 %zext_ln133_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_2"/></StgValue>
</operation>

<operation id="1567" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="rb_1_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.1_ifconv:13  %old_word_buffer_m_9_2 = getelementptr [16 x i2]* %old_word_buffer_m_9_V, i64 0, i64 %zext_ln133_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_2"/></StgValue>
</operation>

<operation id="1568" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:14  %old_word_buffer_m_1_3 = load i2* %old_word_buffer_m_1_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_3"/></StgValue>
</operation>

<operation id="1569" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:16  %old_word_buffer_m_2_3 = load i2* %old_word_buffer_m_2_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_3"/></StgValue>
</operation>

<operation id="1570" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:18  %old_word_buffer_m_3_3 = load i2* %old_word_buffer_m_3_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_3"/></StgValue>
</operation>

<operation id="1571" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:20  %old_word_buffer_m_4_3 = load i2* %old_word_buffer_m_4_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_3"/></StgValue>
</operation>

<operation id="1572" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:22  %old_word_buffer_m_5_3 = load i2* %old_word_buffer_m_5_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_3"/></StgValue>
</operation>

<operation id="1573" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:24  %old_word_buffer_m_6_3 = load i2* %old_word_buffer_m_6_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_3"/></StgValue>
</operation>

<operation id="1574" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:26  %old_word_buffer_m_7_3 = load i2* %old_word_buffer_m_7_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_3"/></StgValue>
</operation>

<operation id="1575" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:28  %old_word_buffer_m_8_3 = load i2* %old_word_buffer_m_8_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_3"/></StgValue>
</operation>

<operation id="1576" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="lb_1_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:30  %old_word_buffer_m_0_1 = load i2* %old_word_buffer_m_0, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_1"/></StgValue>
</operation>

<operation id="1577" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="rb_1_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:33  %old_word_buffer_m_9_3 = load i2* %old_word_buffer_m_9_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1578" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.0_ifconv:12  %old_word_buffer_m_1_1 = load i2* %old_word_buffer_m_1, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_1"/></StgValue>
</operation>

<operation id="1579" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
.preheader930.preheader.0_ifconv:13  store i2 %old_word_buffer_m_1_1, i2* %line_buffer_m_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1580" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.0_ifconv:14  %old_word_buffer_m_2_1 = load i2* %old_word_buffer_m_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_1"/></StgValue>
</operation>

<operation id="1581" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
.preheader930.preheader.0_ifconv:15  store i2 %old_word_buffer_m_2_1, i2* %line_buffer_m_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1582" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.0_ifconv:16  %old_word_buffer_m_3_1 = load i2* %old_word_buffer_m_3, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_1"/></StgValue>
</operation>

<operation id="1583" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.0_ifconv:18  %old_word_buffer_m_4_1 = load i2* %old_word_buffer_m_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_1"/></StgValue>
</operation>

<operation id="1584" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.0_ifconv:20  %old_word_buffer_m_5_1 = load i2* %old_word_buffer_m_5, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_1"/></StgValue>
</operation>

<operation id="1585" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.0_ifconv:22  %old_word_buffer_m_6_1 = load i2* %old_word_buffer_m_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_1"/></StgValue>
</operation>

<operation id="1586" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.0_ifconv:24  %old_word_buffer_m_7_1 = load i2* %old_word_buffer_m_7, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_1"/></StgValue>
</operation>

<operation id="1587" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.0_ifconv:26  %old_word_buffer_m_8_1 = load i2* %old_word_buffer_m_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_1"/></StgValue>
</operation>

<operation id="1588" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.0_ifconv:29  %old_word_buffer_m_9_1 = load i2* %old_word_buffer_m_9, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1589" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
.preheader930.preheader.0_ifconv:17  store i2 %old_word_buffer_m_3_1, i2* %line_buffer_m_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1590" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
.preheader930.preheader.0_ifconv:19  store i2 %old_word_buffer_m_4_1, i2* %line_buffer_m_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1591" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
.preheader930.preheader.0_ifconv:21  store i2 %old_word_buffer_m_5_1, i2* %line_buffer_m_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1592" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
.preheader930.preheader.0_ifconv:23  store i2 %old_word_buffer_m_6_1, i2* %line_buffer_m_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1593" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
.preheader930.preheader.0_ifconv:25  store i2 %old_word_buffer_m_7_1, i2* %line_buffer_m_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1594" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
.preheader930.preheader.0_ifconv:27  store i2 %old_word_buffer_m_8_1, i2* %line_buffer_m_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1595" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader930.preheader.0_ifconv:30  %select_ln108 = select i1 %rb_0_read_1, i2 0, i2 %old_word_buffer_m_9_1

]]></Node>
<StgValue><ssdm name="select_ln108"/></StgValue>
</operation>

<operation id="1596" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="0">
<![CDATA[
.preheader930.preheader.0_ifconv:31  br label %1

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1597" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.1.0:0  %word_buffer_m_V_load_9 = load i2* %word_buffer_m_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_9"/></StgValue>
</operation>

<operation id="1598" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge932.1.0:1  store i2 %word_buffer_m_V_load_9, i2* %line_buffer_m_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1599" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.1.0:2  %word_buffer_m_V_load_10 = load i2* %word_buffer_m_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_10"/></StgValue>
</operation>

<operation id="1600" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.1.0:3  br label %._crit_edge932.1.1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1601" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge932.1.1.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1602" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.1.1.critedge:1  br label %._crit_edge932.1.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1603" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.1.1:0  %p_0237_0_1_1 = phi i2 [ %word_buffer_m_V_load_10, %._crit_edge932.1.0 ], [ 0, %._crit_edge932.1.1.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_1_1"/></StgValue>
</operation>

<operation id="1604" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge932.1.1:1  store i2 %p_0237_0_1_1, i2* %line_buffer_m_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1605" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.1.1:2  br i1 %last_wrd, label %._crit_edge932.1.3.critedge, label %._crit_edge932.1.2

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1606" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.1.2:0  %word_buffer_m_V_load_11 = load i2* %word_buffer_m_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_11"/></StgValue>
</operation>

<operation id="1607" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.1.2:2  %word_buffer_m_V_load_12 = load i2* %word_buffer_m_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_12"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1608" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.1.2:0  %word_buffer_m_V_load_11 = load i2* %word_buffer_m_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_11"/></StgValue>
</operation>

<operation id="1609" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge932.1.2:1  store i2 %word_buffer_m_V_load_11, i2* %line_buffer_m_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1610" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.1.2:2  %word_buffer_m_V_load_12 = load i2* %word_buffer_m_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_12"/></StgValue>
</operation>

<operation id="1611" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.1.2:3  br label %._crit_edge932.1.3

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1612" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge932.1.3.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1613" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.1.3.critedge:1  br label %._crit_edge932.1.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1614" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.1.3:0  %p_0237_0_1_3 = phi i2 [ %word_buffer_m_V_load_12, %._crit_edge932.1.2 ], [ 0, %._crit_edge932.1.3.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_1_3"/></StgValue>
</operation>

<operation id="1615" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge932.1.3:1  store i2 %p_0237_0_1_3, i2* %line_buffer_m_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1616" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.1.3:2  br i1 %last_wrd, label %._crit_edge932.1.5.critedge, label %._crit_edge932.1.4

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1617" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.1.4:0  %word_buffer_m_V_load_13 = load i2* %word_buffer_m_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_13"/></StgValue>
</operation>

<operation id="1618" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.1.4:2  %word_buffer_m_V_load_14 = load i2* %word_buffer_m_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_14"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1619" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.1.4:0  %word_buffer_m_V_load_13 = load i2* %word_buffer_m_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_13"/></StgValue>
</operation>

<operation id="1620" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge932.1.4:1  store i2 %word_buffer_m_V_load_13, i2* %line_buffer_m_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1621" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.1.4:2  %word_buffer_m_V_load_14 = load i2* %word_buffer_m_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_14"/></StgValue>
</operation>

<operation id="1622" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.1.4:3  br label %._crit_edge932.1.5

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1623" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge932.1.5.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1624" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.1.5.critedge:1  br label %._crit_edge932.1.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1625" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.1.5:0  %p_0237_0_1_5 = phi i2 [ %word_buffer_m_V_load_14, %._crit_edge932.1.4 ], [ 0, %._crit_edge932.1.5.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_1_5"/></StgValue>
</operation>

<operation id="1626" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge932.1.5:1  store i2 %p_0237_0_1_5, i2* %line_buffer_m_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1627" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.1.5:2  br i1 %last_wrd, label %._crit_edge932.1.7.critedge, label %._crit_edge932.1.6

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1628" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.1.6:0  %word_buffer_m_V_load_15 = load i2* %word_buffer_m_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_15"/></StgValue>
</operation>

<operation id="1629" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.1.6:2  %word_buffer_m_V_load_16 = load i2* %word_buffer_m_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_16"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1630" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.1.6:0  %word_buffer_m_V_load_15 = load i2* %word_buffer_m_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_15"/></StgValue>
</operation>

<operation id="1631" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge932.1.6:1  store i2 %word_buffer_m_V_load_15, i2* %line_buffer_m_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1632" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.1.6:2  %word_buffer_m_V_load_16 = load i2* %word_buffer_m_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_16"/></StgValue>
</operation>

<operation id="1633" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.1.6:3  br label %._crit_edge932.1.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1634" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge932.1.7.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1635" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.1.7.critedge:1  br label %._crit_edge932.1.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1636" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.1.7_ifconv:0  %p_0237_0_1_7 = phi i2 [ %word_buffer_m_V_load_16, %._crit_edge932.1.6 ], [ 0, %._crit_edge932.1.7.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_1_7"/></StgValue>
</operation>

<operation id="1637" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge932.1.7_ifconv:1  store i2 %p_0237_0_1_7, i2* %line_buffer_m_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1638" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.1.7_ifconv:3  %word_buffer_m_V_load_17 = load i2* %word_buffer_m_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_17"/></StgValue>
</operation>

<operation id="1639" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.1.7_ifconv:7  %word_buffer_m_V_load_18 = load i2* %word_buffer_m_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_18"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1640" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge932.1.7_ifconv:2  %or_ln141 = or i1 %last_wrd, %lb_1_read_1

]]></Node>
<StgValue><ssdm name="or_ln141"/></StgValue>
</operation>

<operation id="1641" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.1.7_ifconv:3  %word_buffer_m_V_load_17 = load i2* %word_buffer_m_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_17"/></StgValue>
</operation>

<operation id="1642" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge932.1.7_ifconv:4  %select_ln141 = select i1 %or_ln141, i2 0, i2 %word_buffer_m_V_load_17

]]></Node>
<StgValue><ssdm name="select_ln141"/></StgValue>
</operation>

<operation id="1643" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge932.1.7_ifconv:5  store i2 %select_ln141, i2* %line_buffer_m_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="1644" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge932.1.7_ifconv:6  %or_ln142_1 = or i1 %last_wrd, %rb_1_read_1

]]></Node>
<StgValue><ssdm name="or_ln142_1"/></StgValue>
</operation>

<operation id="1645" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.1.7_ifconv:7  %word_buffer_m_V_load_18 = load i2* %word_buffer_m_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_18"/></StgValue>
</operation>

<operation id="1646" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge932.1.7_ifconv:8  %select_ln142_1 = select i1 %or_ln142_1, i2 0, i2 %word_buffer_m_V_load_18

]]></Node>
<StgValue><ssdm name="select_ln142_1"/></StgValue>
</operation>

<operation id="1647" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.1.7_ifconv:9  br label %2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1648" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader930.preheader.1_ifconv:31  %select_ln107 = select i1 %lb_1_read_1, i2 0, i2 %old_word_buffer_m_0_1

]]></Node>
<StgValue><ssdm name="select_ln107"/></StgValue>
</operation>

<operation id="1649" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
.preheader930.preheader.1_ifconv:32  store i2 %select_ln107, i2* %line_buffer_m_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="1650" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader930.preheader.1_ifconv:34  %select_ln108_1 = select i1 %rb_1_read_1, i2 0, i2 %old_word_buffer_m_9_3

]]></Node>
<StgValue><ssdm name="select_ln108_1"/></StgValue>
</operation>

<operation id="1651" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="0">
<![CDATA[
.preheader930.preheader.1_ifconv:35  br label %2

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="1652" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %storemerge2 = phi i2 [ %select_ln142_1, %._crit_edge932.1.7_ifconv ], [ %select_ln108_1, %.preheader930.preheader.1_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge2"/></StgValue>
</operation>

<operation id="1653" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
:1  store i2 %storemerge2, i2* %line_buffer_m_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="1654" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln68_2 = add i6 %rhs_V, -6

]]></Node>
<StgValue><ssdm name="add_ln68_2"/></StgValue>
</operation>

<operation id="1655" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:3  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln68_2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1656" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_18, label %.preheader930.preheader.2_ifconv, label %.preheader929.preheader.2

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1657" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader929.preheader.2:0  %add_ln139_18 = add i6 %add_ln68_2, %zext_ln180_250

]]></Node>
<StgValue><ssdm name="add_ln139_18"/></StgValue>
</operation>

<operation id="1658" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader929.preheader.2:1  %p_shl47_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln139_18, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl47_cast"/></StgValue>
</operation>

<operation id="1659" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader929.preheader.2:2  %tmp_19 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln139_18, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1660" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="9" op_0_bw="7">
<![CDATA[
.preheader929.preheader.2:3  %zext_ln139_21 = zext i7 %tmp_19 to i9

]]></Node>
<StgValue><ssdm name="zext_ln139_21"/></StgValue>
</operation>

<operation id="1661" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.2:4  %add_ln139_19 = add i9 %p_shl47_cast, %zext_ln139_21

]]></Node>
<StgValue><ssdm name="add_ln139_19"/></StgValue>
</operation>

<operation id="1662" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.2:5  %zext_ln139_22 = zext i9 %add_ln139_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_22"/></StgValue>
</operation>

<operation id="1663" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.2:6  %or_ln139_2 = or i9 %add_ln139_19, 1

]]></Node>
<StgValue><ssdm name="or_ln139_2"/></StgValue>
</operation>

<operation id="1664" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.2:7  %zext_ln139_23 = zext i9 %or_ln139_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_23"/></StgValue>
</operation>

<operation id="1665" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.2:8  %word_buffer_m_V_addr_19 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_23

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_19"/></StgValue>
</operation>

<operation id="1666" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.2:9  %add_ln139_20 = add i9 %add_ln139_19, 2

]]></Node>
<StgValue><ssdm name="add_ln139_20"/></StgValue>
</operation>

<operation id="1667" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.2:10  %zext_ln139_24 = zext i9 %add_ln139_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_24"/></StgValue>
</operation>

<operation id="1668" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.2:11  %word_buffer_m_V_addr_20 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_24

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_20"/></StgValue>
</operation>

<operation id="1669" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.2:12  %add_ln139_21 = add i9 %add_ln139_19, 3

]]></Node>
<StgValue><ssdm name="add_ln139_21"/></StgValue>
</operation>

<operation id="1670" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.2:13  %zext_ln139_25 = zext i9 %add_ln139_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_25"/></StgValue>
</operation>

<operation id="1671" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.2:14  %word_buffer_m_V_addr_21 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_25

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_21"/></StgValue>
</operation>

<operation id="1672" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.2:15  %add_ln139_22 = add i9 %add_ln139_19, 4

]]></Node>
<StgValue><ssdm name="add_ln139_22"/></StgValue>
</operation>

<operation id="1673" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.2:16  %zext_ln139_26 = zext i9 %add_ln139_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_26"/></StgValue>
</operation>

<operation id="1674" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.2:17  %word_buffer_m_V_addr_22 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_26

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_22"/></StgValue>
</operation>

<operation id="1675" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.2:18  %add_ln139_23 = add i9 %add_ln139_19, 5

]]></Node>
<StgValue><ssdm name="add_ln139_23"/></StgValue>
</operation>

<operation id="1676" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.2:19  %zext_ln139_27 = zext i9 %add_ln139_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_27"/></StgValue>
</operation>

<operation id="1677" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.2:20  %word_buffer_m_V_addr_23 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_27

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_23"/></StgValue>
</operation>

<operation id="1678" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.2:21  %add_ln139_24 = add i9 %add_ln139_19, 6

]]></Node>
<StgValue><ssdm name="add_ln139_24"/></StgValue>
</operation>

<operation id="1679" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.2:22  %zext_ln139_28 = zext i9 %add_ln139_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_28"/></StgValue>
</operation>

<operation id="1680" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.2:23  %word_buffer_m_V_addr_24 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_28

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_24"/></StgValue>
</operation>

<operation id="1681" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.2:24  %add_ln139_25 = add i9 %add_ln139_19, 7

]]></Node>
<StgValue><ssdm name="add_ln139_25"/></StgValue>
</operation>

<operation id="1682" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.2:25  %zext_ln139_29 = zext i9 %add_ln139_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_29"/></StgValue>
</operation>

<operation id="1683" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.2:26  %word_buffer_m_V_addr_25 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_29

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_25"/></StgValue>
</operation>

<operation id="1684" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.2:27  %add_ln139_26 = add i9 %add_ln139_19, 8

]]></Node>
<StgValue><ssdm name="add_ln139_26"/></StgValue>
</operation>

<operation id="1685" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.2:28  %zext_ln139_30 = zext i9 %add_ln139_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_30"/></StgValue>
</operation>

<operation id="1686" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.2:29  %word_buffer_m_V_addr_26 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_30

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_26"/></StgValue>
</operation>

<operation id="1687" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.2:30  %word_buffer_m_V_addr_27 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_22

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_27"/></StgValue>
</operation>

<operation id="1688" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.2:31  %add_ln142_2 = add i9 %add_ln139_19, 9

]]></Node>
<StgValue><ssdm name="add_ln142_2"/></StgValue>
</operation>

<operation id="1689" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.2:32  %zext_ln142_2 = zext i9 %add_ln142_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln142_2"/></StgValue>
</operation>

<operation id="1690" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.2:33  %word_buffer_m_V_addr_28 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln142_2

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_28"/></StgValue>
</operation>

<operation id="1691" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader929.preheader.2:34  br i1 %last_wrd, label %._crit_edge932.2.1.critedge, label %._crit_edge932.2.0

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1692" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.2.0:0  %word_buffer_m_V_load_19 = load i2* %word_buffer_m_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_19"/></StgValue>
</operation>

<operation id="1693" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.2.0:2  %word_buffer_m_V_load_20 = load i2* %word_buffer_m_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_20"/></StgValue>
</operation>

<operation id="1694" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:0  %add_ln1353_1 = add i4 %trunc_ln68, 2

]]></Node>
<StgValue><ssdm name="add_ln1353_1"/></StgValue>
</operation>

<operation id="1695" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="5" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:1  %zext_ln133_2 = zext i4 %add_ln1353_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln133_2"/></StgValue>
</operation>

<operation id="1696" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader930.preheader.2_ifconv:2  %add_ln133_1 = add i5 %zext_ln139_1, %zext_ln133_2

]]></Node>
<StgValue><ssdm name="add_ln133_1"/></StgValue>
</operation>

<operation id="1697" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="64" op_0_bw="5">
<![CDATA[
.preheader930.preheader.2_ifconv:3  %zext_ln133_3 = zext i5 %add_ln133_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_3"/></StgValue>
</operation>

<operation id="1698" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
<literal name="lb_2_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.2_ifconv:4  %old_word_buffer_m_0_2 = getelementptr [16 x i2]* %old_word_buffer_m_0_V, i64 0, i64 %zext_ln133_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_2"/></StgValue>
</operation>

<operation id="1699" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.2_ifconv:5  %old_word_buffer_m_1_4 = getelementptr [16 x i2]* %old_word_buffer_m_1_V, i64 0, i64 %zext_ln133_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_4"/></StgValue>
</operation>

<operation id="1700" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.2_ifconv:6  %old_word_buffer_m_2_4 = getelementptr [16 x i2]* %old_word_buffer_m_2_V, i64 0, i64 %zext_ln133_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_4"/></StgValue>
</operation>

<operation id="1701" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.2_ifconv:7  %old_word_buffer_m_3_4 = getelementptr [16 x i2]* %old_word_buffer_m_3_V, i64 0, i64 %zext_ln133_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_4"/></StgValue>
</operation>

<operation id="1702" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.2_ifconv:8  %old_word_buffer_m_4_4 = getelementptr [16 x i2]* %old_word_buffer_m_4_V, i64 0, i64 %zext_ln133_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_4"/></StgValue>
</operation>

<operation id="1703" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.2_ifconv:9  %old_word_buffer_m_5_4 = getelementptr [16 x i2]* %old_word_buffer_m_5_V, i64 0, i64 %zext_ln133_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_4"/></StgValue>
</operation>

<operation id="1704" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.2_ifconv:10  %old_word_buffer_m_6_4 = getelementptr [16 x i2]* %old_word_buffer_m_6_V, i64 0, i64 %zext_ln133_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_4"/></StgValue>
</operation>

<operation id="1705" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.2_ifconv:11  %old_word_buffer_m_7_4 = getelementptr [16 x i2]* %old_word_buffer_m_7_V, i64 0, i64 %zext_ln133_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_4"/></StgValue>
</operation>

<operation id="1706" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.2_ifconv:12  %old_word_buffer_m_8_4 = getelementptr [16 x i2]* %old_word_buffer_m_8_V, i64 0, i64 %zext_ln133_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_4"/></StgValue>
</operation>

<operation id="1707" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
<literal name="rb_2_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.2_ifconv:13  %old_word_buffer_m_9_4 = getelementptr [16 x i2]* %old_word_buffer_m_9_V, i64 0, i64 %zext_ln133_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_4"/></StgValue>
</operation>

<operation id="1708" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:14  %old_word_buffer_m_1_5 = load i2* %old_word_buffer_m_1_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_5"/></StgValue>
</operation>

<operation id="1709" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:16  %old_word_buffer_m_2_5 = load i2* %old_word_buffer_m_2_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_5"/></StgValue>
</operation>

<operation id="1710" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:18  %old_word_buffer_m_3_5 = load i2* %old_word_buffer_m_3_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_5"/></StgValue>
</operation>

<operation id="1711" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:20  %old_word_buffer_m_4_5 = load i2* %old_word_buffer_m_4_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_5"/></StgValue>
</operation>

<operation id="1712" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:22  %old_word_buffer_m_5_5 = load i2* %old_word_buffer_m_5_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_5"/></StgValue>
</operation>

<operation id="1713" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:24  %old_word_buffer_m_6_5 = load i2* %old_word_buffer_m_6_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_5"/></StgValue>
</operation>

<operation id="1714" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:26  %old_word_buffer_m_7_5 = load i2* %old_word_buffer_m_7_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_5"/></StgValue>
</operation>

<operation id="1715" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:28  %old_word_buffer_m_8_5 = load i2* %old_word_buffer_m_8_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_5"/></StgValue>
</operation>

<operation id="1716" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
<literal name="lb_2_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:30  %old_word_buffer_m_0_3 = load i2* %old_word_buffer_m_0_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_3"/></StgValue>
</operation>

<operation id="1717" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
<literal name="rb_2_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:33  %old_word_buffer_m_9_5 = load i2* %old_word_buffer_m_9_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1718" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:14  %old_word_buffer_m_1_3 = load i2* %old_word_buffer_m_1_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_3"/></StgValue>
</operation>

<operation id="1719" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
.preheader930.preheader.1_ifconv:15  store i2 %old_word_buffer_m_1_3, i2* %line_buffer_m_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1720" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:16  %old_word_buffer_m_2_3 = load i2* %old_word_buffer_m_2_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_3"/></StgValue>
</operation>

<operation id="1721" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
.preheader930.preheader.1_ifconv:17  store i2 %old_word_buffer_m_2_3, i2* %line_buffer_m_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1722" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:18  %old_word_buffer_m_3_3 = load i2* %old_word_buffer_m_3_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_3"/></StgValue>
</operation>

<operation id="1723" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:20  %old_word_buffer_m_4_3 = load i2* %old_word_buffer_m_4_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_3"/></StgValue>
</operation>

<operation id="1724" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:22  %old_word_buffer_m_5_3 = load i2* %old_word_buffer_m_5_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_3"/></StgValue>
</operation>

<operation id="1725" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:24  %old_word_buffer_m_6_3 = load i2* %old_word_buffer_m_6_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_3"/></StgValue>
</operation>

<operation id="1726" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:26  %old_word_buffer_m_7_3 = load i2* %old_word_buffer_m_7_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_3"/></StgValue>
</operation>

<operation id="1727" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:28  %old_word_buffer_m_8_3 = load i2* %old_word_buffer_m_8_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_3"/></StgValue>
</operation>

<operation id="1728" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_1_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:30  %old_word_buffer_m_0_1 = load i2* %old_word_buffer_m_0, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_1"/></StgValue>
</operation>

<operation id="1729" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_1_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.1_ifconv:33  %old_word_buffer_m_9_3 = load i2* %old_word_buffer_m_9_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1730" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
.preheader930.preheader.1_ifconv:19  store i2 %old_word_buffer_m_3_3, i2* %line_buffer_m_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1731" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
.preheader930.preheader.1_ifconv:21  store i2 %old_word_buffer_m_4_3, i2* %line_buffer_m_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1732" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
.preheader930.preheader.1_ifconv:23  store i2 %old_word_buffer_m_5_3, i2* %line_buffer_m_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1733" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
.preheader930.preheader.1_ifconv:25  store i2 %old_word_buffer_m_6_3, i2* %line_buffer_m_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1734" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
.preheader930.preheader.1_ifconv:27  store i2 %old_word_buffer_m_7_3, i2* %line_buffer_m_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1735" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
.preheader930.preheader.1_ifconv:29  store i2 %old_word_buffer_m_8_3, i2* %line_buffer_m_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1736" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.2.0:0  %word_buffer_m_V_load_19 = load i2* %word_buffer_m_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_19"/></StgValue>
</operation>

<operation id="1737" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge932.2.0:1  store i2 %word_buffer_m_V_load_19, i2* %line_buffer_m_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1738" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.2.0:2  %word_buffer_m_V_load_20 = load i2* %word_buffer_m_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_20"/></StgValue>
</operation>

<operation id="1739" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.2.0:3  br label %._crit_edge932.2.1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1740" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge932.2.1.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1741" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.2.1.critedge:1  br label %._crit_edge932.2.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1742" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.2.1:0  %p_0237_0_2_1 = phi i2 [ %word_buffer_m_V_load_20, %._crit_edge932.2.0 ], [ 0, %._crit_edge932.2.1.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_2_1"/></StgValue>
</operation>

<operation id="1743" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge932.2.1:1  store i2 %p_0237_0_2_1, i2* %line_buffer_m_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1744" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.2.1:2  br i1 %last_wrd, label %._crit_edge932.2.3.critedge, label %._crit_edge932.2.2

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1745" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.2.2:0  %word_buffer_m_V_load_21 = load i2* %word_buffer_m_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_21"/></StgValue>
</operation>

<operation id="1746" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.2.2:2  %word_buffer_m_V_load_22 = load i2* %word_buffer_m_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_22"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1747" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.2.2:0  %word_buffer_m_V_load_21 = load i2* %word_buffer_m_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_21"/></StgValue>
</operation>

<operation id="1748" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge932.2.2:1  store i2 %word_buffer_m_V_load_21, i2* %line_buffer_m_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1749" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.2.2:2  %word_buffer_m_V_load_22 = load i2* %word_buffer_m_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_22"/></StgValue>
</operation>

<operation id="1750" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.2.2:3  br label %._crit_edge932.2.3

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1751" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge932.2.3.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1752" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.2.3.critedge:1  br label %._crit_edge932.2.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1753" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.2.3:0  %p_0237_0_2_3 = phi i2 [ %word_buffer_m_V_load_22, %._crit_edge932.2.2 ], [ 0, %._crit_edge932.2.3.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_2_3"/></StgValue>
</operation>

<operation id="1754" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge932.2.3:1  store i2 %p_0237_0_2_3, i2* %line_buffer_m_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1755" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.2.3:2  br i1 %last_wrd, label %._crit_edge932.2.5.critedge, label %._crit_edge932.2.4

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1756" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.2.4:0  %word_buffer_m_V_load_23 = load i2* %word_buffer_m_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_23"/></StgValue>
</operation>

<operation id="1757" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.2.4:2  %word_buffer_m_V_load_24 = load i2* %word_buffer_m_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_24"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1758" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.2.4:0  %word_buffer_m_V_load_23 = load i2* %word_buffer_m_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_23"/></StgValue>
</operation>

<operation id="1759" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge932.2.4:1  store i2 %word_buffer_m_V_load_23, i2* %line_buffer_m_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1760" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.2.4:2  %word_buffer_m_V_load_24 = load i2* %word_buffer_m_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_24"/></StgValue>
</operation>

<operation id="1761" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.2.4:3  br label %._crit_edge932.2.5

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1762" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge932.2.5.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1763" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.2.5.critedge:1  br label %._crit_edge932.2.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1764" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.2.5:0  %p_0237_0_2_5 = phi i2 [ %word_buffer_m_V_load_24, %._crit_edge932.2.4 ], [ 0, %._crit_edge932.2.5.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_2_5"/></StgValue>
</operation>

<operation id="1765" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge932.2.5:1  store i2 %p_0237_0_2_5, i2* %line_buffer_m_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1766" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.2.5:2  br i1 %last_wrd, label %._crit_edge932.2.7.critedge, label %._crit_edge932.2.6

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1767" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.2.6:0  %word_buffer_m_V_load_25 = load i2* %word_buffer_m_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_25"/></StgValue>
</operation>

<operation id="1768" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.2.6:2  %word_buffer_m_V_load_26 = load i2* %word_buffer_m_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_26"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1769" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.2.6:0  %word_buffer_m_V_load_25 = load i2* %word_buffer_m_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_25"/></StgValue>
</operation>

<operation id="1770" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge932.2.6:1  store i2 %word_buffer_m_V_load_25, i2* %line_buffer_m_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1771" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.2.6:2  %word_buffer_m_V_load_26 = load i2* %word_buffer_m_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_26"/></StgValue>
</operation>

<operation id="1772" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.2.6:3  br label %._crit_edge932.2.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1773" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge932.2.7.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1774" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.2.7.critedge:1  br label %._crit_edge932.2.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1775" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.2.7_ifconv:0  %p_0237_0_2_7 = phi i2 [ %word_buffer_m_V_load_26, %._crit_edge932.2.6 ], [ 0, %._crit_edge932.2.7.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_2_7"/></StgValue>
</operation>

<operation id="1776" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge932.2.7_ifconv:1  store i2 %p_0237_0_2_7, i2* %line_buffer_m_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1777" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.2.7_ifconv:3  %word_buffer_m_V_load_27 = load i2* %word_buffer_m_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_27"/></StgValue>
</operation>

<operation id="1778" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.2.7_ifconv:7  %word_buffer_m_V_load_28 = load i2* %word_buffer_m_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_28"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1779" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge932.2.7_ifconv:2  %or_ln141_1 = or i1 %last_wrd, %lb_2_read_1

]]></Node>
<StgValue><ssdm name="or_ln141_1"/></StgValue>
</operation>

<operation id="1780" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.2.7_ifconv:3  %word_buffer_m_V_load_27 = load i2* %word_buffer_m_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_27"/></StgValue>
</operation>

<operation id="1781" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge932.2.7_ifconv:4  %select_ln141_1 = select i1 %or_ln141_1, i2 0, i2 %word_buffer_m_V_load_27

]]></Node>
<StgValue><ssdm name="select_ln141_1"/></StgValue>
</operation>

<operation id="1782" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge932.2.7_ifconv:5  store i2 %select_ln141_1, i2* %line_buffer_m_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="1783" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge932.2.7_ifconv:6  %or_ln142_2 = or i1 %last_wrd, %rb_2_read_1

]]></Node>
<StgValue><ssdm name="or_ln142_2"/></StgValue>
</operation>

<operation id="1784" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.2.7_ifconv:7  %word_buffer_m_V_load_28 = load i2* %word_buffer_m_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_28"/></StgValue>
</operation>

<operation id="1785" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge932.2.7_ifconv:8  %select_ln142_2 = select i1 %or_ln142_2, i2 0, i2 %word_buffer_m_V_load_28

]]></Node>
<StgValue><ssdm name="select_ln142_2"/></StgValue>
</operation>

<operation id="1786" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.2.7_ifconv:9  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1787" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader930.preheader.2_ifconv:31  %select_ln107_1 = select i1 %lb_2_read_1, i2 0, i2 %old_word_buffer_m_0_3

]]></Node>
<StgValue><ssdm name="select_ln107_1"/></StgValue>
</operation>

<operation id="1788" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader930.preheader.2_ifconv:32  store i2 %select_ln107_1, i2* %line_buffer_m_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="1789" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader930.preheader.2_ifconv:34  %select_ln108_2 = select i1 %rb_2_read_1, i2 0, i2 %old_word_buffer_m_9_5

]]></Node>
<StgValue><ssdm name="select_ln108_2"/></StgValue>
</operation>

<operation id="1790" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="0" op_0_bw="0">
<![CDATA[
.preheader930.preheader.2_ifconv:35  br label %3

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="1791" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %storemerge3 = phi i2 [ %select_ln142_2, %._crit_edge932.2.7_ifconv ], [ %select_ln108_2, %.preheader930.preheader.2_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge3"/></StgValue>
</operation>

<operation id="1792" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0">
<![CDATA[
:1  store i2 %storemerge3, i2* %line_buffer_m_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="1793" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln68_3 = add i6 %rhs_V, -5

]]></Node>
<StgValue><ssdm name="add_ln68_3"/></StgValue>
</operation>

<operation id="1794" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:3  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln68_3, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1795" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_20, label %.preheader930.preheader.3_ifconv, label %.preheader929.preheader.3

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1796" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader929.preheader.3:0  %add_ln139_27 = add i6 %add_ln68_3, %zext_ln180_250

]]></Node>
<StgValue><ssdm name="add_ln139_27"/></StgValue>
</operation>

<operation id="1797" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader929.preheader.3:1  %p_shl49_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln139_27, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl49_cast"/></StgValue>
</operation>

<operation id="1798" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader929.preheader.3:2  %tmp_21 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln139_27, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1799" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="9" op_0_bw="7">
<![CDATA[
.preheader929.preheader.3:3  %zext_ln139_31 = zext i7 %tmp_21 to i9

]]></Node>
<StgValue><ssdm name="zext_ln139_31"/></StgValue>
</operation>

<operation id="1800" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.3:4  %add_ln139_28 = add i9 %p_shl49_cast, %zext_ln139_31

]]></Node>
<StgValue><ssdm name="add_ln139_28"/></StgValue>
</operation>

<operation id="1801" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.3:5  %zext_ln139_32 = zext i9 %add_ln139_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_32"/></StgValue>
</operation>

<operation id="1802" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.3:6  %or_ln139_3 = or i9 %add_ln139_28, 1

]]></Node>
<StgValue><ssdm name="or_ln139_3"/></StgValue>
</operation>

<operation id="1803" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.3:7  %zext_ln139_33 = zext i9 %or_ln139_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_33"/></StgValue>
</operation>

<operation id="1804" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.3:8  %word_buffer_m_V_addr_29 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_33

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_29"/></StgValue>
</operation>

<operation id="1805" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.3:9  %add_ln139_29 = add i9 %add_ln139_28, 2

]]></Node>
<StgValue><ssdm name="add_ln139_29"/></StgValue>
</operation>

<operation id="1806" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.3:10  %zext_ln139_34 = zext i9 %add_ln139_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_34"/></StgValue>
</operation>

<operation id="1807" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.3:11  %word_buffer_m_V_addr_30 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_34

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_30"/></StgValue>
</operation>

<operation id="1808" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.3:12  %add_ln139_30 = add i9 %add_ln139_28, 3

]]></Node>
<StgValue><ssdm name="add_ln139_30"/></StgValue>
</operation>

<operation id="1809" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.3:13  %zext_ln139_35 = zext i9 %add_ln139_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_35"/></StgValue>
</operation>

<operation id="1810" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.3:14  %word_buffer_m_V_addr_31 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_35

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_31"/></StgValue>
</operation>

<operation id="1811" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.3:15  %add_ln139_31 = add i9 %add_ln139_28, 4

]]></Node>
<StgValue><ssdm name="add_ln139_31"/></StgValue>
</operation>

<operation id="1812" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.3:16  %zext_ln139_36 = zext i9 %add_ln139_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_36"/></StgValue>
</operation>

<operation id="1813" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.3:17  %word_buffer_m_V_addr_32 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_36

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_32"/></StgValue>
</operation>

<operation id="1814" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.3:18  %add_ln139_32 = add i9 %add_ln139_28, 5

]]></Node>
<StgValue><ssdm name="add_ln139_32"/></StgValue>
</operation>

<operation id="1815" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.3:19  %zext_ln139_37 = zext i9 %add_ln139_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_37"/></StgValue>
</operation>

<operation id="1816" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.3:20  %word_buffer_m_V_addr_33 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_37

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_33"/></StgValue>
</operation>

<operation id="1817" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.3:21  %add_ln139_33 = add i9 %add_ln139_28, 6

]]></Node>
<StgValue><ssdm name="add_ln139_33"/></StgValue>
</operation>

<operation id="1818" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.3:22  %zext_ln139_38 = zext i9 %add_ln139_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_38"/></StgValue>
</operation>

<operation id="1819" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.3:23  %word_buffer_m_V_addr_34 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_38

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_34"/></StgValue>
</operation>

<operation id="1820" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.3:24  %add_ln139_34 = add i9 %add_ln139_28, 7

]]></Node>
<StgValue><ssdm name="add_ln139_34"/></StgValue>
</operation>

<operation id="1821" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.3:25  %zext_ln139_39 = zext i9 %add_ln139_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_39"/></StgValue>
</operation>

<operation id="1822" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.3:26  %word_buffer_m_V_addr_35 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_39

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_35"/></StgValue>
</operation>

<operation id="1823" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.3:27  %add_ln139_35 = add i9 %add_ln139_28, 8

]]></Node>
<StgValue><ssdm name="add_ln139_35"/></StgValue>
</operation>

<operation id="1824" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.3:28  %zext_ln139_40 = zext i9 %add_ln139_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_40"/></StgValue>
</operation>

<operation id="1825" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.3:29  %word_buffer_m_V_addr_36 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_40

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_36"/></StgValue>
</operation>

<operation id="1826" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.3:30  %word_buffer_m_V_addr_37 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_32

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_37"/></StgValue>
</operation>

<operation id="1827" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.3:31  %add_ln142_3 = add i9 %add_ln139_28, 9

]]></Node>
<StgValue><ssdm name="add_ln142_3"/></StgValue>
</operation>

<operation id="1828" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.3:32  %zext_ln142_3 = zext i9 %add_ln142_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln142_3"/></StgValue>
</operation>

<operation id="1829" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.3:33  %word_buffer_m_V_addr_38 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln142_3

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_38"/></StgValue>
</operation>

<operation id="1830" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader929.preheader.3:34  br i1 %last_wrd, label %._crit_edge932.3.1.critedge, label %._crit_edge932.3.0

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1831" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.3.0:0  %word_buffer_m_V_load_29 = load i2* %word_buffer_m_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_29"/></StgValue>
</operation>

<operation id="1832" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.3.0:2  %word_buffer_m_V_load_30 = load i2* %word_buffer_m_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_30"/></StgValue>
</operation>

<operation id="1833" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:0  %add_ln1353_2 = add i4 %trunc_ln68, 3

]]></Node>
<StgValue><ssdm name="add_ln1353_2"/></StgValue>
</operation>

<operation id="1834" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="5" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:1  %zext_ln133_4 = zext i4 %add_ln1353_2 to i5

]]></Node>
<StgValue><ssdm name="zext_ln133_4"/></StgValue>
</operation>

<operation id="1835" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader930.preheader.3_ifconv:2  %add_ln133_2 = add i5 %zext_ln139_1, %zext_ln133_4

]]></Node>
<StgValue><ssdm name="add_ln133_2"/></StgValue>
</operation>

<operation id="1836" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="64" op_0_bw="5">
<![CDATA[
.preheader930.preheader.3_ifconv:3  %zext_ln133_5 = zext i5 %add_ln133_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_5"/></StgValue>
</operation>

<operation id="1837" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
<literal name="lb_3_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.3_ifconv:4  %old_word_buffer_m_0_4 = getelementptr [16 x i2]* %old_word_buffer_m_0_V, i64 0, i64 %zext_ln133_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_4"/></StgValue>
</operation>

<operation id="1838" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.3_ifconv:5  %old_word_buffer_m_1_6 = getelementptr [16 x i2]* %old_word_buffer_m_1_V, i64 0, i64 %zext_ln133_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_6"/></StgValue>
</operation>

<operation id="1839" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.3_ifconv:6  %old_word_buffer_m_2_6 = getelementptr [16 x i2]* %old_word_buffer_m_2_V, i64 0, i64 %zext_ln133_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_6"/></StgValue>
</operation>

<operation id="1840" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.3_ifconv:7  %old_word_buffer_m_3_6 = getelementptr [16 x i2]* %old_word_buffer_m_3_V, i64 0, i64 %zext_ln133_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_6"/></StgValue>
</operation>

<operation id="1841" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.3_ifconv:8  %old_word_buffer_m_4_6 = getelementptr [16 x i2]* %old_word_buffer_m_4_V, i64 0, i64 %zext_ln133_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_6"/></StgValue>
</operation>

<operation id="1842" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.3_ifconv:9  %old_word_buffer_m_5_6 = getelementptr [16 x i2]* %old_word_buffer_m_5_V, i64 0, i64 %zext_ln133_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_6"/></StgValue>
</operation>

<operation id="1843" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.3_ifconv:10  %old_word_buffer_m_6_6 = getelementptr [16 x i2]* %old_word_buffer_m_6_V, i64 0, i64 %zext_ln133_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_6"/></StgValue>
</operation>

<operation id="1844" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.3_ifconv:11  %old_word_buffer_m_7_6 = getelementptr [16 x i2]* %old_word_buffer_m_7_V, i64 0, i64 %zext_ln133_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_6"/></StgValue>
</operation>

<operation id="1845" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.3_ifconv:12  %old_word_buffer_m_8_6 = getelementptr [16 x i2]* %old_word_buffer_m_8_V, i64 0, i64 %zext_ln133_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_6"/></StgValue>
</operation>

<operation id="1846" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
<literal name="rb_3_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.3_ifconv:13  %old_word_buffer_m_9_6 = getelementptr [16 x i2]* %old_word_buffer_m_9_V, i64 0, i64 %zext_ln133_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_6"/></StgValue>
</operation>

<operation id="1847" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:14  %old_word_buffer_m_1_7 = load i2* %old_word_buffer_m_1_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_7"/></StgValue>
</operation>

<operation id="1848" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:16  %old_word_buffer_m_2_7 = load i2* %old_word_buffer_m_2_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_7"/></StgValue>
</operation>

<operation id="1849" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:18  %old_word_buffer_m_3_7 = load i2* %old_word_buffer_m_3_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_7"/></StgValue>
</operation>

<operation id="1850" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:20  %old_word_buffer_m_4_7 = load i2* %old_word_buffer_m_4_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_7"/></StgValue>
</operation>

<operation id="1851" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:22  %old_word_buffer_m_5_7 = load i2* %old_word_buffer_m_5_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_7"/></StgValue>
</operation>

<operation id="1852" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:24  %old_word_buffer_m_6_7 = load i2* %old_word_buffer_m_6_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_7"/></StgValue>
</operation>

<operation id="1853" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:26  %old_word_buffer_m_7_7 = load i2* %old_word_buffer_m_7_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_7"/></StgValue>
</operation>

<operation id="1854" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:28  %old_word_buffer_m_8_7 = load i2* %old_word_buffer_m_8_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_7"/></StgValue>
</operation>

<operation id="1855" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
<literal name="lb_3_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:30  %old_word_buffer_m_0_5 = load i2* %old_word_buffer_m_0_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_5"/></StgValue>
</operation>

<operation id="1856" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
<literal name="rb_3_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:33  %old_word_buffer_m_9_7 = load i2* %old_word_buffer_m_9_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_7"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1857" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:14  %old_word_buffer_m_1_5 = load i2* %old_word_buffer_m_1_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_5"/></StgValue>
</operation>

<operation id="1858" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader930.preheader.2_ifconv:15  store i2 %old_word_buffer_m_1_5, i2* %line_buffer_m_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1859" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:16  %old_word_buffer_m_2_5 = load i2* %old_word_buffer_m_2_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_5"/></StgValue>
</operation>

<operation id="1860" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader930.preheader.2_ifconv:17  store i2 %old_word_buffer_m_2_5, i2* %line_buffer_m_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1861" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:18  %old_word_buffer_m_3_5 = load i2* %old_word_buffer_m_3_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_5"/></StgValue>
</operation>

<operation id="1862" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:20  %old_word_buffer_m_4_5 = load i2* %old_word_buffer_m_4_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_5"/></StgValue>
</operation>

<operation id="1863" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:22  %old_word_buffer_m_5_5 = load i2* %old_word_buffer_m_5_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_5"/></StgValue>
</operation>

<operation id="1864" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:24  %old_word_buffer_m_6_5 = load i2* %old_word_buffer_m_6_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_5"/></StgValue>
</operation>

<operation id="1865" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:26  %old_word_buffer_m_7_5 = load i2* %old_word_buffer_m_7_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_5"/></StgValue>
</operation>

<operation id="1866" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:28  %old_word_buffer_m_8_5 = load i2* %old_word_buffer_m_8_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_5"/></StgValue>
</operation>

<operation id="1867" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_2_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:30  %old_word_buffer_m_0_3 = load i2* %old_word_buffer_m_0_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_3"/></StgValue>
</operation>

<operation id="1868" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_2_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.2_ifconv:33  %old_word_buffer_m_9_5 = load i2* %old_word_buffer_m_9_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1869" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader930.preheader.2_ifconv:19  store i2 %old_word_buffer_m_3_5, i2* %line_buffer_m_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1870" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader930.preheader.2_ifconv:21  store i2 %old_word_buffer_m_4_5, i2* %line_buffer_m_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1871" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader930.preheader.2_ifconv:23  store i2 %old_word_buffer_m_5_5, i2* %line_buffer_m_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1872" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader930.preheader.2_ifconv:25  store i2 %old_word_buffer_m_6_5, i2* %line_buffer_m_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1873" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader930.preheader.2_ifconv:27  store i2 %old_word_buffer_m_7_5, i2* %line_buffer_m_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1874" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader930.preheader.2_ifconv:29  store i2 %old_word_buffer_m_8_5, i2* %line_buffer_m_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1875" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.3.0:0  %word_buffer_m_V_load_29 = load i2* %word_buffer_m_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_29"/></StgValue>
</operation>

<operation id="1876" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge932.3.0:1  store i2 %word_buffer_m_V_load_29, i2* %line_buffer_m_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1877" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.3.0:2  %word_buffer_m_V_load_30 = load i2* %word_buffer_m_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_30"/></StgValue>
</operation>

<operation id="1878" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.3.0:3  br label %._crit_edge932.3.1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1879" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge932.3.1.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1880" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.3.1.critedge:1  br label %._crit_edge932.3.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1881" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.3.1:0  %p_0237_0_3_1 = phi i2 [ %word_buffer_m_V_load_30, %._crit_edge932.3.0 ], [ 0, %._crit_edge932.3.1.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_3_1"/></StgValue>
</operation>

<operation id="1882" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge932.3.1:1  store i2 %p_0237_0_3_1, i2* %line_buffer_m_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1883" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.3.1:2  br i1 %last_wrd, label %._crit_edge932.3.3.critedge, label %._crit_edge932.3.2

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1884" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.3.2:0  %word_buffer_m_V_load_31 = load i2* %word_buffer_m_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_31"/></StgValue>
</operation>

<operation id="1885" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.3.2:2  %word_buffer_m_V_load_32 = load i2* %word_buffer_m_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_32"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1886" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.3.2:0  %word_buffer_m_V_load_31 = load i2* %word_buffer_m_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_31"/></StgValue>
</operation>

<operation id="1887" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge932.3.2:1  store i2 %word_buffer_m_V_load_31, i2* %line_buffer_m_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1888" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.3.2:2  %word_buffer_m_V_load_32 = load i2* %word_buffer_m_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_32"/></StgValue>
</operation>

<operation id="1889" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.3.2:3  br label %._crit_edge932.3.3

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1890" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge932.3.3.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1891" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.3.3.critedge:1  br label %._crit_edge932.3.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1892" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.3.3:0  %p_0237_0_3_3 = phi i2 [ %word_buffer_m_V_load_32, %._crit_edge932.3.2 ], [ 0, %._crit_edge932.3.3.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_3_3"/></StgValue>
</operation>

<operation id="1893" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge932.3.3:1  store i2 %p_0237_0_3_3, i2* %line_buffer_m_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1894" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.3.3:2  br i1 %last_wrd, label %._crit_edge932.3.5.critedge, label %._crit_edge932.3.4

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1895" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.3.4:0  %word_buffer_m_V_load_33 = load i2* %word_buffer_m_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_33"/></StgValue>
</operation>

<operation id="1896" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.3.4:2  %word_buffer_m_V_load_34 = load i2* %word_buffer_m_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_34"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1897" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.3.4:0  %word_buffer_m_V_load_33 = load i2* %word_buffer_m_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_33"/></StgValue>
</operation>

<operation id="1898" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge932.3.4:1  store i2 %word_buffer_m_V_load_33, i2* %line_buffer_m_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1899" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.3.4:2  %word_buffer_m_V_load_34 = load i2* %word_buffer_m_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_34"/></StgValue>
</operation>

<operation id="1900" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.3.4:3  br label %._crit_edge932.3.5

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1901" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge932.3.5.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1902" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.3.5.critedge:1  br label %._crit_edge932.3.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1903" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.3.5:0  %p_0237_0_3_5 = phi i2 [ %word_buffer_m_V_load_34, %._crit_edge932.3.4 ], [ 0, %._crit_edge932.3.5.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_3_5"/></StgValue>
</operation>

<operation id="1904" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge932.3.5:1  store i2 %p_0237_0_3_5, i2* %line_buffer_m_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1905" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.3.5:2  br i1 %last_wrd, label %._crit_edge932.3.7.critedge, label %._crit_edge932.3.6

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1906" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.3.6:0  %word_buffer_m_V_load_35 = load i2* %word_buffer_m_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_35"/></StgValue>
</operation>

<operation id="1907" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.3.6:2  %word_buffer_m_V_load_36 = load i2* %word_buffer_m_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_36"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1908" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.3.6:0  %word_buffer_m_V_load_35 = load i2* %word_buffer_m_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_35"/></StgValue>
</operation>

<operation id="1909" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge932.3.6:1  store i2 %word_buffer_m_V_load_35, i2* %line_buffer_m_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1910" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.3.6:2  %word_buffer_m_V_load_36 = load i2* %word_buffer_m_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_36"/></StgValue>
</operation>

<operation id="1911" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.3.6:3  br label %._crit_edge932.3.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1912" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge932.3.7.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1913" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.3.7.critedge:1  br label %._crit_edge932.3.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1914" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.3.7_ifconv:0  %p_0237_0_3_7 = phi i2 [ %word_buffer_m_V_load_36, %._crit_edge932.3.6 ], [ 0, %._crit_edge932.3.7.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_3_7"/></StgValue>
</operation>

<operation id="1915" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge932.3.7_ifconv:1  store i2 %p_0237_0_3_7, i2* %line_buffer_m_V_addr_37, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1916" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.3.7_ifconv:3  %word_buffer_m_V_load_37 = load i2* %word_buffer_m_V_addr_37, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_37"/></StgValue>
</operation>

<operation id="1917" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.3.7_ifconv:7  %word_buffer_m_V_load_38 = load i2* %word_buffer_m_V_addr_38, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_38"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1918" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge932.3.7_ifconv:2  %or_ln141_2 = or i1 %last_wrd, %lb_3_read_1

]]></Node>
<StgValue><ssdm name="or_ln141_2"/></StgValue>
</operation>

<operation id="1919" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.3.7_ifconv:3  %word_buffer_m_V_load_37 = load i2* %word_buffer_m_V_addr_37, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_37"/></StgValue>
</operation>

<operation id="1920" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge932.3.7_ifconv:4  %select_ln141_2 = select i1 %or_ln141_2, i2 0, i2 %word_buffer_m_V_load_37

]]></Node>
<StgValue><ssdm name="select_ln141_2"/></StgValue>
</operation>

<operation id="1921" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge932.3.7_ifconv:5  store i2 %select_ln141_2, i2* %line_buffer_m_V_addr_38, align 1

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="1922" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge932.3.7_ifconv:6  %or_ln142_3 = or i1 %last_wrd, %rb_3_read_1

]]></Node>
<StgValue><ssdm name="or_ln142_3"/></StgValue>
</operation>

<operation id="1923" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.3.7_ifconv:7  %word_buffer_m_V_load_38 = load i2* %word_buffer_m_V_addr_38, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_38"/></StgValue>
</operation>

<operation id="1924" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge932.3.7_ifconv:8  %select_ln142_3 = select i1 %or_ln142_3, i2 0, i2 %word_buffer_m_V_load_38

]]></Node>
<StgValue><ssdm name="select_ln142_3"/></StgValue>
</operation>

<operation id="1925" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.3.7_ifconv:9  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1926" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader930.preheader.3_ifconv:31  %select_ln107_2 = select i1 %lb_3_read_1, i2 0, i2 %old_word_buffer_m_0_5

]]></Node>
<StgValue><ssdm name="select_ln107_2"/></StgValue>
</operation>

<operation id="1927" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader930.preheader.3_ifconv:32  store i2 %select_ln107_2, i2* %line_buffer_m_V_addr_38, align 1

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="1928" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader930.preheader.3_ifconv:34  %select_ln108_3 = select i1 %rb_3_read_1, i2 0, i2 %old_word_buffer_m_9_7

]]></Node>
<StgValue><ssdm name="select_ln108_3"/></StgValue>
</operation>

<operation id="1929" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="0" op_0_bw="0">
<![CDATA[
.preheader930.preheader.3_ifconv:35  br label %4

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="1930" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %storemerge4 = phi i2 [ %select_ln142_3, %._crit_edge932.3.7_ifconv ], [ %select_ln108_3, %.preheader930.preheader.3_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>

<operation id="1931" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0">
<![CDATA[
:1  store i2 %storemerge4, i2* %line_buffer_m_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="1932" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln68_4 = add i6 %rhs_V, -4

]]></Node>
<StgValue><ssdm name="add_ln68_4"/></StgValue>
</operation>

<operation id="1933" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:3  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln68_4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1934" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_22, label %.preheader930.preheader.4_ifconv, label %.preheader929.preheader.4

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1935" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader929.preheader.4:0  %add_ln139_36 = add i6 %add_ln68_4, %zext_ln180_250

]]></Node>
<StgValue><ssdm name="add_ln139_36"/></StgValue>
</operation>

<operation id="1936" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader929.preheader.4:1  %p_shl51_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln139_36, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl51_cast"/></StgValue>
</operation>

<operation id="1937" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader929.preheader.4:2  %tmp_23 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln139_36, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1938" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="9" op_0_bw="7">
<![CDATA[
.preheader929.preheader.4:3  %zext_ln139_41 = zext i7 %tmp_23 to i9

]]></Node>
<StgValue><ssdm name="zext_ln139_41"/></StgValue>
</operation>

<operation id="1939" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.4:4  %add_ln139_37 = add i9 %p_shl51_cast, %zext_ln139_41

]]></Node>
<StgValue><ssdm name="add_ln139_37"/></StgValue>
</operation>

<operation id="1940" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.4:5  %zext_ln139_42 = zext i9 %add_ln139_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_42"/></StgValue>
</operation>

<operation id="1941" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.4:6  %or_ln139_4 = or i9 %add_ln139_37, 1

]]></Node>
<StgValue><ssdm name="or_ln139_4"/></StgValue>
</operation>

<operation id="1942" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.4:7  %zext_ln139_43 = zext i9 %or_ln139_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_43"/></StgValue>
</operation>

<operation id="1943" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.4:8  %word_buffer_m_V_addr_39 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_43

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_39"/></StgValue>
</operation>

<operation id="1944" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.4:9  %add_ln139_38 = add i9 %add_ln139_37, 2

]]></Node>
<StgValue><ssdm name="add_ln139_38"/></StgValue>
</operation>

<operation id="1945" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.4:10  %zext_ln139_44 = zext i9 %add_ln139_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_44"/></StgValue>
</operation>

<operation id="1946" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.4:11  %word_buffer_m_V_addr_40 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_44

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_40"/></StgValue>
</operation>

<operation id="1947" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.4:12  %add_ln139_39 = add i9 %add_ln139_37, 3

]]></Node>
<StgValue><ssdm name="add_ln139_39"/></StgValue>
</operation>

<operation id="1948" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.4:13  %zext_ln139_45 = zext i9 %add_ln139_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_45"/></StgValue>
</operation>

<operation id="1949" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.4:14  %word_buffer_m_V_addr_41 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_45

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_41"/></StgValue>
</operation>

<operation id="1950" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.4:15  %add_ln139_40 = add i9 %add_ln139_37, 4

]]></Node>
<StgValue><ssdm name="add_ln139_40"/></StgValue>
</operation>

<operation id="1951" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.4:16  %zext_ln139_46 = zext i9 %add_ln139_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_46"/></StgValue>
</operation>

<operation id="1952" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.4:17  %word_buffer_m_V_addr_42 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_46

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_42"/></StgValue>
</operation>

<operation id="1953" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.4:18  %add_ln139_41 = add i9 %add_ln139_37, 5

]]></Node>
<StgValue><ssdm name="add_ln139_41"/></StgValue>
</operation>

<operation id="1954" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.4:19  %zext_ln139_47 = zext i9 %add_ln139_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_47"/></StgValue>
</operation>

<operation id="1955" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.4:20  %word_buffer_m_V_addr_43 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_47

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_43"/></StgValue>
</operation>

<operation id="1956" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.4:21  %add_ln139_42 = add i9 %add_ln139_37, 6

]]></Node>
<StgValue><ssdm name="add_ln139_42"/></StgValue>
</operation>

<operation id="1957" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.4:22  %zext_ln139_48 = zext i9 %add_ln139_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_48"/></StgValue>
</operation>

<operation id="1958" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.4:23  %word_buffer_m_V_addr_44 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_48

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_44"/></StgValue>
</operation>

<operation id="1959" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.4:24  %add_ln139_43 = add i9 %add_ln139_37, 7

]]></Node>
<StgValue><ssdm name="add_ln139_43"/></StgValue>
</operation>

<operation id="1960" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.4:25  %zext_ln139_49 = zext i9 %add_ln139_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_49"/></StgValue>
</operation>

<operation id="1961" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.4:26  %word_buffer_m_V_addr_45 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_49

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_45"/></StgValue>
</operation>

<operation id="1962" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.4:27  %add_ln139_44 = add i9 %add_ln139_37, 8

]]></Node>
<StgValue><ssdm name="add_ln139_44"/></StgValue>
</operation>

<operation id="1963" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.4:28  %zext_ln139_50 = zext i9 %add_ln139_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_50"/></StgValue>
</operation>

<operation id="1964" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.4:29  %word_buffer_m_V_addr_46 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_50

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_46"/></StgValue>
</operation>

<operation id="1965" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.4:30  %word_buffer_m_V_addr_47 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_42

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_47"/></StgValue>
</operation>

<operation id="1966" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.4:31  %add_ln142_4 = add i9 %add_ln139_37, 9

]]></Node>
<StgValue><ssdm name="add_ln142_4"/></StgValue>
</operation>

<operation id="1967" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.4:32  %zext_ln142_4 = zext i9 %add_ln142_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln142_4"/></StgValue>
</operation>

<operation id="1968" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.4:33  %word_buffer_m_V_addr_48 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln142_4

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_48"/></StgValue>
</operation>

<operation id="1969" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader929.preheader.4:34  br i1 %last_wrd, label %._crit_edge932.4.1.critedge, label %._crit_edge932.4.0

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1970" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.4.0:0  %word_buffer_m_V_load_39 = load i2* %word_buffer_m_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_39"/></StgValue>
</operation>

<operation id="1971" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.4.0:2  %word_buffer_m_V_load_40 = load i2* %word_buffer_m_V_addr_40, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_40"/></StgValue>
</operation>

<operation id="1972" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:0  %add_ln1353_3 = add i4 %trunc_ln68, 4

]]></Node>
<StgValue><ssdm name="add_ln1353_3"/></StgValue>
</operation>

<operation id="1973" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="5" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:1  %zext_ln133_6 = zext i4 %add_ln1353_3 to i5

]]></Node>
<StgValue><ssdm name="zext_ln133_6"/></StgValue>
</operation>

<operation id="1974" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader930.preheader.4_ifconv:2  %add_ln133_3 = add i5 %zext_ln139_1, %zext_ln133_6

]]></Node>
<StgValue><ssdm name="add_ln133_3"/></StgValue>
</operation>

<operation id="1975" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="5">
<![CDATA[
.preheader930.preheader.4_ifconv:3  %zext_ln133_7 = zext i5 %add_ln133_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_7"/></StgValue>
</operation>

<operation id="1976" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
<literal name="lb_4_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.4_ifconv:4  %old_word_buffer_m_0_6 = getelementptr [16 x i2]* %old_word_buffer_m_0_V, i64 0, i64 %zext_ln133_7

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_6"/></StgValue>
</operation>

<operation id="1977" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.4_ifconv:5  %old_word_buffer_m_1_8 = getelementptr [16 x i2]* %old_word_buffer_m_1_V, i64 0, i64 %zext_ln133_7

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_8"/></StgValue>
</operation>

<operation id="1978" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.4_ifconv:6  %old_word_buffer_m_2_8 = getelementptr [16 x i2]* %old_word_buffer_m_2_V, i64 0, i64 %zext_ln133_7

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_8"/></StgValue>
</operation>

<operation id="1979" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.4_ifconv:7  %old_word_buffer_m_3_8 = getelementptr [16 x i2]* %old_word_buffer_m_3_V, i64 0, i64 %zext_ln133_7

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_8"/></StgValue>
</operation>

<operation id="1980" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.4_ifconv:8  %old_word_buffer_m_4_8 = getelementptr [16 x i2]* %old_word_buffer_m_4_V, i64 0, i64 %zext_ln133_7

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_8"/></StgValue>
</operation>

<operation id="1981" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.4_ifconv:9  %old_word_buffer_m_5_8 = getelementptr [16 x i2]* %old_word_buffer_m_5_V, i64 0, i64 %zext_ln133_7

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_8"/></StgValue>
</operation>

<operation id="1982" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.4_ifconv:10  %old_word_buffer_m_6_8 = getelementptr [16 x i2]* %old_word_buffer_m_6_V, i64 0, i64 %zext_ln133_7

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_8"/></StgValue>
</operation>

<operation id="1983" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.4_ifconv:11  %old_word_buffer_m_7_8 = getelementptr [16 x i2]* %old_word_buffer_m_7_V, i64 0, i64 %zext_ln133_7

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_8"/></StgValue>
</operation>

<operation id="1984" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.4_ifconv:12  %old_word_buffer_m_8_8 = getelementptr [16 x i2]* %old_word_buffer_m_8_V, i64 0, i64 %zext_ln133_7

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_8"/></StgValue>
</operation>

<operation id="1985" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
<literal name="rb_4_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.4_ifconv:13  %old_word_buffer_m_9_8 = getelementptr [16 x i2]* %old_word_buffer_m_9_V, i64 0, i64 %zext_ln133_7

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_8"/></StgValue>
</operation>

<operation id="1986" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:14  %old_word_buffer_m_1_9 = load i2* %old_word_buffer_m_1_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_9"/></StgValue>
</operation>

<operation id="1987" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:16  %old_word_buffer_m_2_9 = load i2* %old_word_buffer_m_2_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_9"/></StgValue>
</operation>

<operation id="1988" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:18  %old_word_buffer_m_3_9 = load i2* %old_word_buffer_m_3_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_9"/></StgValue>
</operation>

<operation id="1989" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:20  %old_word_buffer_m_4_9 = load i2* %old_word_buffer_m_4_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_9"/></StgValue>
</operation>

<operation id="1990" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:22  %old_word_buffer_m_5_9 = load i2* %old_word_buffer_m_5_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_9"/></StgValue>
</operation>

<operation id="1991" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:24  %old_word_buffer_m_6_9 = load i2* %old_word_buffer_m_6_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_9"/></StgValue>
</operation>

<operation id="1992" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:26  %old_word_buffer_m_7_9 = load i2* %old_word_buffer_m_7_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_9"/></StgValue>
</operation>

<operation id="1993" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:28  %old_word_buffer_m_8_9 = load i2* %old_word_buffer_m_8_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_9"/></StgValue>
</operation>

<operation id="1994" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
<literal name="lb_4_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:30  %old_word_buffer_m_0_7 = load i2* %old_word_buffer_m_0_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_7"/></StgValue>
</operation>

<operation id="1995" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
<literal name="rb_4_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:33  %old_word_buffer_m_9_9 = load i2* %old_word_buffer_m_9_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_9"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1996" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:14  %old_word_buffer_m_1_7 = load i2* %old_word_buffer_m_1_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_7"/></StgValue>
</operation>

<operation id="1997" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader930.preheader.3_ifconv:15  store i2 %old_word_buffer_m_1_7, i2* %line_buffer_m_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1998" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:16  %old_word_buffer_m_2_7 = load i2* %old_word_buffer_m_2_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_7"/></StgValue>
</operation>

<operation id="1999" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader930.preheader.3_ifconv:17  store i2 %old_word_buffer_m_2_7, i2* %line_buffer_m_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2000" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:18  %old_word_buffer_m_3_7 = load i2* %old_word_buffer_m_3_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_7"/></StgValue>
</operation>

<operation id="2001" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:20  %old_word_buffer_m_4_7 = load i2* %old_word_buffer_m_4_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_7"/></StgValue>
</operation>

<operation id="2002" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:22  %old_word_buffer_m_5_7 = load i2* %old_word_buffer_m_5_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_7"/></StgValue>
</operation>

<operation id="2003" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:24  %old_word_buffer_m_6_7 = load i2* %old_word_buffer_m_6_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_7"/></StgValue>
</operation>

<operation id="2004" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:26  %old_word_buffer_m_7_7 = load i2* %old_word_buffer_m_7_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_7"/></StgValue>
</operation>

<operation id="2005" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:28  %old_word_buffer_m_8_7 = load i2* %old_word_buffer_m_8_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_7"/></StgValue>
</operation>

<operation id="2006" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_3_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:30  %old_word_buffer_m_0_5 = load i2* %old_word_buffer_m_0_4, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_5"/></StgValue>
</operation>

<operation id="2007" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_3_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.3_ifconv:33  %old_word_buffer_m_9_7 = load i2* %old_word_buffer_m_9_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_7"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="2008" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader930.preheader.3_ifconv:19  store i2 %old_word_buffer_m_3_7, i2* %line_buffer_m_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2009" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader930.preheader.3_ifconv:21  store i2 %old_word_buffer_m_4_7, i2* %line_buffer_m_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="2010" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader930.preheader.3_ifconv:23  store i2 %old_word_buffer_m_5_7, i2* %line_buffer_m_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2011" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader930.preheader.3_ifconv:25  store i2 %old_word_buffer_m_6_7, i2* %line_buffer_m_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="2012" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader930.preheader.3_ifconv:27  store i2 %old_word_buffer_m_7_7, i2* %line_buffer_m_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2013" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader930.preheader.3_ifconv:29  store i2 %old_word_buffer_m_8_7, i2* %line_buffer_m_V_addr_37, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="2014" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.4.0:0  %word_buffer_m_V_load_39 = load i2* %word_buffer_m_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_39"/></StgValue>
</operation>

<operation id="2015" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge932.4.0:1  store i2 %word_buffer_m_V_load_39, i2* %line_buffer_m_V_addr_40, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2016" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.4.0:2  %word_buffer_m_V_load_40 = load i2* %word_buffer_m_V_addr_40, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_40"/></StgValue>
</operation>

<operation id="2017" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.4.0:3  br label %._crit_edge932.4.1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2018" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge932.4.1.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_40, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2019" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.4.1.critedge:1  br label %._crit_edge932.4.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2020" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.4.1:0  %p_0237_0_4_1 = phi i2 [ %word_buffer_m_V_load_40, %._crit_edge932.4.0 ], [ 0, %._crit_edge932.4.1.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_4_1"/></StgValue>
</operation>

<operation id="2021" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge932.4.1:1  store i2 %p_0237_0_4_1, i2* %line_buffer_m_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2022" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.4.1:2  br i1 %last_wrd, label %._crit_edge932.4.3.critedge, label %._crit_edge932.4.2

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2023" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.4.2:0  %word_buffer_m_V_load_41 = load i2* %word_buffer_m_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_41"/></StgValue>
</operation>

<operation id="2024" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.4.2:2  %word_buffer_m_V_load_42 = load i2* %word_buffer_m_V_addr_42, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_42"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="2025" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.4.2:0  %word_buffer_m_V_load_41 = load i2* %word_buffer_m_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_41"/></StgValue>
</operation>

<operation id="2026" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge932.4.2:1  store i2 %word_buffer_m_V_load_41, i2* %line_buffer_m_V_addr_42, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2027" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.4.2:2  %word_buffer_m_V_load_42 = load i2* %word_buffer_m_V_addr_42, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_42"/></StgValue>
</operation>

<operation id="2028" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.4.2:3  br label %._crit_edge932.4.3

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2029" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge932.4.3.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_42, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2030" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.4.3.critedge:1  br label %._crit_edge932.4.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2031" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.4.3:0  %p_0237_0_4_3 = phi i2 [ %word_buffer_m_V_load_42, %._crit_edge932.4.2 ], [ 0, %._crit_edge932.4.3.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_4_3"/></StgValue>
</operation>

<operation id="2032" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge932.4.3:1  store i2 %p_0237_0_4_3, i2* %line_buffer_m_V_addr_43, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2033" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.4.3:2  br i1 %last_wrd, label %._crit_edge932.4.5.critedge, label %._crit_edge932.4.4

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2034" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.4.4:0  %word_buffer_m_V_load_43 = load i2* %word_buffer_m_V_addr_43, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_43"/></StgValue>
</operation>

<operation id="2035" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.4.4:2  %word_buffer_m_V_load_44 = load i2* %word_buffer_m_V_addr_44, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_44"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="2036" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.4.4:0  %word_buffer_m_V_load_43 = load i2* %word_buffer_m_V_addr_43, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_43"/></StgValue>
</operation>

<operation id="2037" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge932.4.4:1  store i2 %word_buffer_m_V_load_43, i2* %line_buffer_m_V_addr_44, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2038" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.4.4:2  %word_buffer_m_V_load_44 = load i2* %word_buffer_m_V_addr_44, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_44"/></StgValue>
</operation>

<operation id="2039" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.4.4:3  br label %._crit_edge932.4.5

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2040" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge932.4.5.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_44, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2041" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.4.5.critedge:1  br label %._crit_edge932.4.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2042" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.4.5:0  %p_0237_0_4_5 = phi i2 [ %word_buffer_m_V_load_44, %._crit_edge932.4.4 ], [ 0, %._crit_edge932.4.5.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_4_5"/></StgValue>
</operation>

<operation id="2043" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge932.4.5:1  store i2 %p_0237_0_4_5, i2* %line_buffer_m_V_addr_45, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2044" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.4.5:2  br i1 %last_wrd, label %._crit_edge932.4.7.critedge, label %._crit_edge932.4.6

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2045" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.4.6:0  %word_buffer_m_V_load_45 = load i2* %word_buffer_m_V_addr_45, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_45"/></StgValue>
</operation>

<operation id="2046" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.4.6:2  %word_buffer_m_V_load_46 = load i2* %word_buffer_m_V_addr_46, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_46"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="2047" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.4.6:0  %word_buffer_m_V_load_45 = load i2* %word_buffer_m_V_addr_45, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_45"/></StgValue>
</operation>

<operation id="2048" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge932.4.6:1  store i2 %word_buffer_m_V_load_45, i2* %line_buffer_m_V_addr_46, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2049" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.4.6:2  %word_buffer_m_V_load_46 = load i2* %word_buffer_m_V_addr_46, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_46"/></StgValue>
</operation>

<operation id="2050" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.4.6:3  br label %._crit_edge932.4.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2051" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge932.4.7.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_46, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2052" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.4.7.critedge:1  br label %._crit_edge932.4.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2053" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.4.7_ifconv:0  %p_0237_0_4_7 = phi i2 [ %word_buffer_m_V_load_46, %._crit_edge932.4.6 ], [ 0, %._crit_edge932.4.7.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_4_7"/></StgValue>
</operation>

<operation id="2054" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge932.4.7_ifconv:1  store i2 %p_0237_0_4_7, i2* %line_buffer_m_V_addr_47, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2055" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.4.7_ifconv:3  %word_buffer_m_V_load_47 = load i2* %word_buffer_m_V_addr_47, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_47"/></StgValue>
</operation>

<operation id="2056" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.4.7_ifconv:7  %word_buffer_m_V_load_48 = load i2* %word_buffer_m_V_addr_48, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_48"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="2057" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge932.4.7_ifconv:2  %or_ln141_3 = or i1 %last_wrd, %lb_4_read_1

]]></Node>
<StgValue><ssdm name="or_ln141_3"/></StgValue>
</operation>

<operation id="2058" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.4.7_ifconv:3  %word_buffer_m_V_load_47 = load i2* %word_buffer_m_V_addr_47, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_47"/></StgValue>
</operation>

<operation id="2059" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge932.4.7_ifconv:4  %select_ln141_3 = select i1 %or_ln141_3, i2 0, i2 %word_buffer_m_V_load_47

]]></Node>
<StgValue><ssdm name="select_ln141_3"/></StgValue>
</operation>

<operation id="2060" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge932.4.7_ifconv:5  store i2 %select_ln141_3, i2* %line_buffer_m_V_addr_48, align 1

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="2061" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge932.4.7_ifconv:6  %or_ln142_4 = or i1 %last_wrd, %rb_4_read_1

]]></Node>
<StgValue><ssdm name="or_ln142_4"/></StgValue>
</operation>

<operation id="2062" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.4.7_ifconv:7  %word_buffer_m_V_load_48 = load i2* %word_buffer_m_V_addr_48, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_48"/></StgValue>
</operation>

<operation id="2063" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge932.4.7_ifconv:8  %select_ln142_4 = select i1 %or_ln142_4, i2 0, i2 %word_buffer_m_V_load_48

]]></Node>
<StgValue><ssdm name="select_ln142_4"/></StgValue>
</operation>

<operation id="2064" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.4.7_ifconv:9  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2065" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader930.preheader.4_ifconv:31  %select_ln107_3 = select i1 %lb_4_read_1, i2 0, i2 %old_word_buffer_m_0_7

]]></Node>
<StgValue><ssdm name="select_ln107_3"/></StgValue>
</operation>

<operation id="2066" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader930.preheader.4_ifconv:32  store i2 %select_ln107_3, i2* %line_buffer_m_V_addr_48, align 1

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="2067" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader930.preheader.4_ifconv:34  %select_ln108_4 = select i1 %rb_4_read_1, i2 0, i2 %old_word_buffer_m_9_9

]]></Node>
<StgValue><ssdm name="select_ln108_4"/></StgValue>
</operation>

<operation id="2068" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="0" op_0_bw="0">
<![CDATA[
.preheader930.preheader.4_ifconv:35  br label %5

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="2069" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %storemerge5 = phi i2 [ %select_ln142_4, %._crit_edge932.4.7_ifconv ], [ %select_ln108_4, %.preheader930.preheader.4_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge5"/></StgValue>
</operation>

<operation id="2070" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0">
<![CDATA[
:1  store i2 %storemerge5, i2* %line_buffer_m_V_addr_49, align 1

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="2071" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln68_5 = add i6 %rhs_V, -3

]]></Node>
<StgValue><ssdm name="add_ln68_5"/></StgValue>
</operation>

<operation id="2072" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:3  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln68_5, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="2073" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_24, label %.preheader930.preheader.5_ifconv, label %.preheader929.preheader.5

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="2074" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader929.preheader.5:0  %add_ln139_45 = add i6 %add_ln68_5, %zext_ln180_250

]]></Node>
<StgValue><ssdm name="add_ln139_45"/></StgValue>
</operation>

<operation id="2075" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader929.preheader.5:1  %p_shl53_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln139_45, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl53_cast"/></StgValue>
</operation>

<operation id="2076" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader929.preheader.5:2  %tmp_25 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln139_45, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="2077" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="9" op_0_bw="7">
<![CDATA[
.preheader929.preheader.5:3  %zext_ln139_51 = zext i7 %tmp_25 to i9

]]></Node>
<StgValue><ssdm name="zext_ln139_51"/></StgValue>
</operation>

<operation id="2078" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.5:4  %add_ln139_46 = add i9 %p_shl53_cast, %zext_ln139_51

]]></Node>
<StgValue><ssdm name="add_ln139_46"/></StgValue>
</operation>

<operation id="2079" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.5:5  %zext_ln139_52 = zext i9 %add_ln139_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_52"/></StgValue>
</operation>

<operation id="2080" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.5:6  %or_ln139_5 = or i9 %add_ln139_46, 1

]]></Node>
<StgValue><ssdm name="or_ln139_5"/></StgValue>
</operation>

<operation id="2081" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.5:7  %zext_ln139_53 = zext i9 %or_ln139_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_53"/></StgValue>
</operation>

<operation id="2082" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.5:8  %word_buffer_m_V_addr_49 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_53

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_49"/></StgValue>
</operation>

<operation id="2083" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.5:9  %add_ln139_47 = add i9 %add_ln139_46, 2

]]></Node>
<StgValue><ssdm name="add_ln139_47"/></StgValue>
</operation>

<operation id="2084" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.5:10  %zext_ln139_54 = zext i9 %add_ln139_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_54"/></StgValue>
</operation>

<operation id="2085" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.5:11  %word_buffer_m_V_addr_50 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_54

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_50"/></StgValue>
</operation>

<operation id="2086" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.5:12  %add_ln139_48 = add i9 %add_ln139_46, 3

]]></Node>
<StgValue><ssdm name="add_ln139_48"/></StgValue>
</operation>

<operation id="2087" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.5:13  %zext_ln139_55 = zext i9 %add_ln139_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_55"/></StgValue>
</operation>

<operation id="2088" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.5:14  %word_buffer_m_V_addr_51 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_55

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_51"/></StgValue>
</operation>

<operation id="2089" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.5:15  %add_ln139_49 = add i9 %add_ln139_46, 4

]]></Node>
<StgValue><ssdm name="add_ln139_49"/></StgValue>
</operation>

<operation id="2090" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.5:16  %zext_ln139_56 = zext i9 %add_ln139_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_56"/></StgValue>
</operation>

<operation id="2091" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.5:17  %word_buffer_m_V_addr_52 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_56

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_52"/></StgValue>
</operation>

<operation id="2092" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.5:18  %add_ln139_50 = add i9 %add_ln139_46, 5

]]></Node>
<StgValue><ssdm name="add_ln139_50"/></StgValue>
</operation>

<operation id="2093" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.5:19  %zext_ln139_57 = zext i9 %add_ln139_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_57"/></StgValue>
</operation>

<operation id="2094" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.5:20  %word_buffer_m_V_addr_53 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_57

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_53"/></StgValue>
</operation>

<operation id="2095" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.5:21  %add_ln139_51 = add i9 %add_ln139_46, 6

]]></Node>
<StgValue><ssdm name="add_ln139_51"/></StgValue>
</operation>

<operation id="2096" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.5:22  %zext_ln139_58 = zext i9 %add_ln139_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_58"/></StgValue>
</operation>

<operation id="2097" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.5:23  %word_buffer_m_V_addr_54 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_58

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_54"/></StgValue>
</operation>

<operation id="2098" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.5:24  %add_ln139_52 = add i9 %add_ln139_46, 7

]]></Node>
<StgValue><ssdm name="add_ln139_52"/></StgValue>
</operation>

<operation id="2099" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.5:25  %zext_ln139_59 = zext i9 %add_ln139_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_59"/></StgValue>
</operation>

<operation id="2100" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.5:26  %word_buffer_m_V_addr_55 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_59

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_55"/></StgValue>
</operation>

<operation id="2101" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.5:27  %add_ln139_53 = add i9 %add_ln139_46, 8

]]></Node>
<StgValue><ssdm name="add_ln139_53"/></StgValue>
</operation>

<operation id="2102" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.5:28  %zext_ln139_60 = zext i9 %add_ln139_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_60"/></StgValue>
</operation>

<operation id="2103" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.5:29  %word_buffer_m_V_addr_56 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_60

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_56"/></StgValue>
</operation>

<operation id="2104" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.5:30  %word_buffer_m_V_addr_57 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_52

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_57"/></StgValue>
</operation>

<operation id="2105" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.5:31  %add_ln142_5 = add i9 %add_ln139_46, 9

]]></Node>
<StgValue><ssdm name="add_ln142_5"/></StgValue>
</operation>

<operation id="2106" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.5:32  %zext_ln142_5 = zext i9 %add_ln142_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln142_5"/></StgValue>
</operation>

<operation id="2107" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.5:33  %word_buffer_m_V_addr_58 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln142_5

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_58"/></StgValue>
</operation>

<operation id="2108" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader929.preheader.5:34  br i1 %last_wrd, label %._crit_edge932.5.1.critedge, label %._crit_edge932.5.0

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2109" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.5.0:0  %word_buffer_m_V_load_49 = load i2* %word_buffer_m_V_addr_49, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_49"/></StgValue>
</operation>

<operation id="2110" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.5.0:2  %word_buffer_m_V_load_50 = load i2* %word_buffer_m_V_addr_50, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_50"/></StgValue>
</operation>

<operation id="2111" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:0  %add_ln1353_4 = add i4 %trunc_ln68, 5

]]></Node>
<StgValue><ssdm name="add_ln1353_4"/></StgValue>
</operation>

<operation id="2112" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="5" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:1  %zext_ln133_8 = zext i4 %add_ln1353_4 to i5

]]></Node>
<StgValue><ssdm name="zext_ln133_8"/></StgValue>
</operation>

<operation id="2113" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader930.preheader.5_ifconv:2  %add_ln133_4 = add i5 %zext_ln139_1, %zext_ln133_8

]]></Node>
<StgValue><ssdm name="add_ln133_4"/></StgValue>
</operation>

<operation id="2114" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="64" op_0_bw="5">
<![CDATA[
.preheader930.preheader.5_ifconv:3  %zext_ln133_9 = zext i5 %add_ln133_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_9"/></StgValue>
</operation>

<operation id="2115" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="lb_5_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.5_ifconv:4  %old_word_buffer_m_0_8 = getelementptr [16 x i2]* %old_word_buffer_m_0_V, i64 0, i64 %zext_ln133_9

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_8"/></StgValue>
</operation>

<operation id="2116" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.5_ifconv:5  %old_word_buffer_m_1_10 = getelementptr [16 x i2]* %old_word_buffer_m_1_V, i64 0, i64 %zext_ln133_9

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_10"/></StgValue>
</operation>

<operation id="2117" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.5_ifconv:6  %old_word_buffer_m_2_10 = getelementptr [16 x i2]* %old_word_buffer_m_2_V, i64 0, i64 %zext_ln133_9

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_10"/></StgValue>
</operation>

<operation id="2118" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.5_ifconv:7  %old_word_buffer_m_3_10 = getelementptr [16 x i2]* %old_word_buffer_m_3_V, i64 0, i64 %zext_ln133_9

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_10"/></StgValue>
</operation>

<operation id="2119" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.5_ifconv:8  %old_word_buffer_m_4_10 = getelementptr [16 x i2]* %old_word_buffer_m_4_V, i64 0, i64 %zext_ln133_9

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_10"/></StgValue>
</operation>

<operation id="2120" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.5_ifconv:9  %old_word_buffer_m_5_10 = getelementptr [16 x i2]* %old_word_buffer_m_5_V, i64 0, i64 %zext_ln133_9

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_10"/></StgValue>
</operation>

<operation id="2121" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.5_ifconv:10  %old_word_buffer_m_6_10 = getelementptr [16 x i2]* %old_word_buffer_m_6_V, i64 0, i64 %zext_ln133_9

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_10"/></StgValue>
</operation>

<operation id="2122" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.5_ifconv:11  %old_word_buffer_m_7_10 = getelementptr [16 x i2]* %old_word_buffer_m_7_V, i64 0, i64 %zext_ln133_9

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_10"/></StgValue>
</operation>

<operation id="2123" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.5_ifconv:12  %old_word_buffer_m_8_10 = getelementptr [16 x i2]* %old_word_buffer_m_8_V, i64 0, i64 %zext_ln133_9

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_10"/></StgValue>
</operation>

<operation id="2124" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="rb_5_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.5_ifconv:13  %old_word_buffer_m_9_10 = getelementptr [16 x i2]* %old_word_buffer_m_9_V, i64 0, i64 %zext_ln133_9

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_10"/></StgValue>
</operation>

<operation id="2125" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:14  %old_word_buffer_m_1_11 = load i2* %old_word_buffer_m_1_10, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_11"/></StgValue>
</operation>

<operation id="2126" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:16  %old_word_buffer_m_2_11 = load i2* %old_word_buffer_m_2_10, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_11"/></StgValue>
</operation>

<operation id="2127" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:18  %old_word_buffer_m_3_11 = load i2* %old_word_buffer_m_3_10, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_11"/></StgValue>
</operation>

<operation id="2128" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:20  %old_word_buffer_m_4_11 = load i2* %old_word_buffer_m_4_10, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_11"/></StgValue>
</operation>

<operation id="2129" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:22  %old_word_buffer_m_5_11 = load i2* %old_word_buffer_m_5_10, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_11"/></StgValue>
</operation>

<operation id="2130" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:24  %old_word_buffer_m_6_11 = load i2* %old_word_buffer_m_6_10, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_11"/></StgValue>
</operation>

<operation id="2131" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:26  %old_word_buffer_m_7_11 = load i2* %old_word_buffer_m_7_10, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_11"/></StgValue>
</operation>

<operation id="2132" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:28  %old_word_buffer_m_8_11 = load i2* %old_word_buffer_m_8_10, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_11"/></StgValue>
</operation>

<operation id="2133" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="lb_5_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:30  %old_word_buffer_m_0_9 = load i2* %old_word_buffer_m_0_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_9"/></StgValue>
</operation>

<operation id="2134" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="rb_5_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:33  %old_word_buffer_m_9_11 = load i2* %old_word_buffer_m_9_10, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_11"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="2135" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:14  %old_word_buffer_m_1_9 = load i2* %old_word_buffer_m_1_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_9"/></StgValue>
</operation>

<operation id="2136" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader930.preheader.4_ifconv:15  store i2 %old_word_buffer_m_1_9, i2* %line_buffer_m_V_addr_40, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2137" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:16  %old_word_buffer_m_2_9 = load i2* %old_word_buffer_m_2_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_9"/></StgValue>
</operation>

<operation id="2138" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader930.preheader.4_ifconv:17  store i2 %old_word_buffer_m_2_9, i2* %line_buffer_m_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2139" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:18  %old_word_buffer_m_3_9 = load i2* %old_word_buffer_m_3_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_9"/></StgValue>
</operation>

<operation id="2140" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:20  %old_word_buffer_m_4_9 = load i2* %old_word_buffer_m_4_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_9"/></StgValue>
</operation>

<operation id="2141" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:22  %old_word_buffer_m_5_9 = load i2* %old_word_buffer_m_5_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_9"/></StgValue>
</operation>

<operation id="2142" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:24  %old_word_buffer_m_6_9 = load i2* %old_word_buffer_m_6_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_9"/></StgValue>
</operation>

<operation id="2143" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:26  %old_word_buffer_m_7_9 = load i2* %old_word_buffer_m_7_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_9"/></StgValue>
</operation>

<operation id="2144" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:28  %old_word_buffer_m_8_9 = load i2* %old_word_buffer_m_8_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_9"/></StgValue>
</operation>

<operation id="2145" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_4_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:30  %old_word_buffer_m_0_7 = load i2* %old_word_buffer_m_0_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_7"/></StgValue>
</operation>

<operation id="2146" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_4_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.4_ifconv:33  %old_word_buffer_m_9_9 = load i2* %old_word_buffer_m_9_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_9"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="2147" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader930.preheader.4_ifconv:19  store i2 %old_word_buffer_m_3_9, i2* %line_buffer_m_V_addr_42, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2148" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader930.preheader.4_ifconv:21  store i2 %old_word_buffer_m_4_9, i2* %line_buffer_m_V_addr_43, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="2149" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader930.preheader.4_ifconv:23  store i2 %old_word_buffer_m_5_9, i2* %line_buffer_m_V_addr_44, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2150" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader930.preheader.4_ifconv:25  store i2 %old_word_buffer_m_6_9, i2* %line_buffer_m_V_addr_45, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="2151" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader930.preheader.4_ifconv:27  store i2 %old_word_buffer_m_7_9, i2* %line_buffer_m_V_addr_46, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2152" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader930.preheader.4_ifconv:29  store i2 %old_word_buffer_m_8_9, i2* %line_buffer_m_V_addr_47, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="2153" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.5.0:0  %word_buffer_m_V_load_49 = load i2* %word_buffer_m_V_addr_49, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_49"/></StgValue>
</operation>

<operation id="2154" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge932.5.0:1  store i2 %word_buffer_m_V_load_49, i2* %line_buffer_m_V_addr_50, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2155" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.5.0:2  %word_buffer_m_V_load_50 = load i2* %word_buffer_m_V_addr_50, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_50"/></StgValue>
</operation>

<operation id="2156" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.5.0:3  br label %._crit_edge932.5.1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2157" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge932.5.1.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_50, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2158" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.5.1.critedge:1  br label %._crit_edge932.5.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2159" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.5.1:0  %p_0237_0_5_1 = phi i2 [ %word_buffer_m_V_load_50, %._crit_edge932.5.0 ], [ 0, %._crit_edge932.5.1.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_5_1"/></StgValue>
</operation>

<operation id="2160" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge932.5.1:1  store i2 %p_0237_0_5_1, i2* %line_buffer_m_V_addr_51, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2161" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.5.1:2  br i1 %last_wrd, label %._crit_edge932.5.3.critedge, label %._crit_edge932.5.2

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2162" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.5.2:0  %word_buffer_m_V_load_51 = load i2* %word_buffer_m_V_addr_51, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_51"/></StgValue>
</operation>

<operation id="2163" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.5.2:2  %word_buffer_m_V_load_52 = load i2* %word_buffer_m_V_addr_52, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_52"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="2164" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.5.2:0  %word_buffer_m_V_load_51 = load i2* %word_buffer_m_V_addr_51, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_51"/></StgValue>
</operation>

<operation id="2165" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge932.5.2:1  store i2 %word_buffer_m_V_load_51, i2* %line_buffer_m_V_addr_52, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2166" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.5.2:2  %word_buffer_m_V_load_52 = load i2* %word_buffer_m_V_addr_52, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_52"/></StgValue>
</operation>

<operation id="2167" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.5.2:3  br label %._crit_edge932.5.3

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2168" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge932.5.3.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_52, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2169" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.5.3.critedge:1  br label %._crit_edge932.5.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2170" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.5.3:0  %p_0237_0_5_3 = phi i2 [ %word_buffer_m_V_load_52, %._crit_edge932.5.2 ], [ 0, %._crit_edge932.5.3.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_5_3"/></StgValue>
</operation>

<operation id="2171" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge932.5.3:1  store i2 %p_0237_0_5_3, i2* %line_buffer_m_V_addr_53, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2172" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.5.3:2  br i1 %last_wrd, label %._crit_edge932.5.5.critedge, label %._crit_edge932.5.4

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2173" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.5.4:0  %word_buffer_m_V_load_53 = load i2* %word_buffer_m_V_addr_53, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_53"/></StgValue>
</operation>

<operation id="2174" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.5.4:2  %word_buffer_m_V_load_54 = load i2* %word_buffer_m_V_addr_54, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_54"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="2175" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.5.4:0  %word_buffer_m_V_load_53 = load i2* %word_buffer_m_V_addr_53, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_53"/></StgValue>
</operation>

<operation id="2176" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge932.5.4:1  store i2 %word_buffer_m_V_load_53, i2* %line_buffer_m_V_addr_54, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2177" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.5.4:2  %word_buffer_m_V_load_54 = load i2* %word_buffer_m_V_addr_54, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_54"/></StgValue>
</operation>

<operation id="2178" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.5.4:3  br label %._crit_edge932.5.5

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2179" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge932.5.5.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_54, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2180" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.5.5.critedge:1  br label %._crit_edge932.5.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2181" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.5.5:0  %p_0237_0_5_5 = phi i2 [ %word_buffer_m_V_load_54, %._crit_edge932.5.4 ], [ 0, %._crit_edge932.5.5.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_5_5"/></StgValue>
</operation>

<operation id="2182" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge932.5.5:1  store i2 %p_0237_0_5_5, i2* %line_buffer_m_V_addr_55, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2183" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.5.5:2  br i1 %last_wrd, label %._crit_edge932.5.7.critedge, label %._crit_edge932.5.6

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2184" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.5.6:0  %word_buffer_m_V_load_55 = load i2* %word_buffer_m_V_addr_55, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_55"/></StgValue>
</operation>

<operation id="2185" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.5.6:2  %word_buffer_m_V_load_56 = load i2* %word_buffer_m_V_addr_56, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_56"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="2186" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.5.6:0  %word_buffer_m_V_load_55 = load i2* %word_buffer_m_V_addr_55, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_55"/></StgValue>
</operation>

<operation id="2187" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge932.5.6:1  store i2 %word_buffer_m_V_load_55, i2* %line_buffer_m_V_addr_56, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2188" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.5.6:2  %word_buffer_m_V_load_56 = load i2* %word_buffer_m_V_addr_56, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_56"/></StgValue>
</operation>

<operation id="2189" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.5.6:3  br label %._crit_edge932.5.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2190" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge932.5.7.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_56, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2191" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.5.7.critedge:1  br label %._crit_edge932.5.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2192" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.5.7_ifconv:0  %p_0237_0_5_7 = phi i2 [ %word_buffer_m_V_load_56, %._crit_edge932.5.6 ], [ 0, %._crit_edge932.5.7.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_5_7"/></StgValue>
</operation>

<operation id="2193" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge932.5.7_ifconv:1  store i2 %p_0237_0_5_7, i2* %line_buffer_m_V_addr_57, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2194" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.5.7_ifconv:3  %word_buffer_m_V_load_57 = load i2* %word_buffer_m_V_addr_57, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_57"/></StgValue>
</operation>

<operation id="2195" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.5.7_ifconv:7  %word_buffer_m_V_load_58 = load i2* %word_buffer_m_V_addr_58, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_58"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="2196" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge932.5.7_ifconv:2  %or_ln141_4 = or i1 %last_wrd, %lb_5_read_1

]]></Node>
<StgValue><ssdm name="or_ln141_4"/></StgValue>
</operation>

<operation id="2197" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.5.7_ifconv:3  %word_buffer_m_V_load_57 = load i2* %word_buffer_m_V_addr_57, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_57"/></StgValue>
</operation>

<operation id="2198" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge932.5.7_ifconv:4  %select_ln141_4 = select i1 %or_ln141_4, i2 0, i2 %word_buffer_m_V_load_57

]]></Node>
<StgValue><ssdm name="select_ln141_4"/></StgValue>
</operation>

<operation id="2199" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge932.5.7_ifconv:5  store i2 %select_ln141_4, i2* %line_buffer_m_V_addr_58, align 1

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="2200" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge932.5.7_ifconv:6  %or_ln142_5 = or i1 %last_wrd, %rb_5_read_1

]]></Node>
<StgValue><ssdm name="or_ln142_5"/></StgValue>
</operation>

<operation id="2201" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.5.7_ifconv:7  %word_buffer_m_V_load_58 = load i2* %word_buffer_m_V_addr_58, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_58"/></StgValue>
</operation>

<operation id="2202" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge932.5.7_ifconv:8  %select_ln142_5 = select i1 %or_ln142_5, i2 0, i2 %word_buffer_m_V_load_58

]]></Node>
<StgValue><ssdm name="select_ln142_5"/></StgValue>
</operation>

<operation id="2203" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.5.7_ifconv:9  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2204" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader930.preheader.5_ifconv:31  %select_ln107_4 = select i1 %lb_5_read_1, i2 0, i2 %old_word_buffer_m_0_9

]]></Node>
<StgValue><ssdm name="select_ln107_4"/></StgValue>
</operation>

<operation id="2205" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.preheader930.preheader.5_ifconv:32  store i2 %select_ln107_4, i2* %line_buffer_m_V_addr_58, align 1

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="2206" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader930.preheader.5_ifconv:34  %select_ln108_5 = select i1 %rb_5_read_1, i2 0, i2 %old_word_buffer_m_9_11

]]></Node>
<StgValue><ssdm name="select_ln108_5"/></StgValue>
</operation>

<operation id="2207" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="0" op_0_bw="0">
<![CDATA[
.preheader930.preheader.5_ifconv:35  br label %6

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="2208" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %storemerge6 = phi i2 [ %select_ln142_5, %._crit_edge932.5.7_ifconv ], [ %select_ln108_5, %.preheader930.preheader.5_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge6"/></StgValue>
</operation>

<operation id="2209" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0">
<![CDATA[
:1  store i2 %storemerge6, i2* %line_buffer_m_V_addr_59, align 1

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="2210" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln68_6 = add i6 %rhs_V, -2

]]></Node>
<StgValue><ssdm name="add_ln68_6"/></StgValue>
</operation>

<operation id="2211" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:3  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln68_6, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="2212" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_26, label %.preheader930.preheader.6_ifconv, label %.preheader929.preheader.6

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="2213" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader929.preheader.6:0  %add_ln139_54 = add i6 %add_ln68_6, %zext_ln180_250

]]></Node>
<StgValue><ssdm name="add_ln139_54"/></StgValue>
</operation>

<operation id="2214" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader929.preheader.6:1  %p_shl55_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln139_54, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl55_cast"/></StgValue>
</operation>

<operation id="2215" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader929.preheader.6:2  %tmp_27 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln139_54, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="2216" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="9" op_0_bw="7">
<![CDATA[
.preheader929.preheader.6:3  %zext_ln139_61 = zext i7 %tmp_27 to i9

]]></Node>
<StgValue><ssdm name="zext_ln139_61"/></StgValue>
</operation>

<operation id="2217" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.6:4  %add_ln139_55 = add i9 %p_shl55_cast, %zext_ln139_61

]]></Node>
<StgValue><ssdm name="add_ln139_55"/></StgValue>
</operation>

<operation id="2218" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.6:5  %zext_ln139_62 = zext i9 %add_ln139_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_62"/></StgValue>
</operation>

<operation id="2219" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.6:6  %or_ln139_6 = or i9 %add_ln139_55, 1

]]></Node>
<StgValue><ssdm name="or_ln139_6"/></StgValue>
</operation>

<operation id="2220" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.6:7  %zext_ln139_63 = zext i9 %or_ln139_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_63"/></StgValue>
</operation>

<operation id="2221" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.6:8  %word_buffer_m_V_addr_59 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_63

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_59"/></StgValue>
</operation>

<operation id="2222" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.6:9  %add_ln139_56 = add i9 %add_ln139_55, 2

]]></Node>
<StgValue><ssdm name="add_ln139_56"/></StgValue>
</operation>

<operation id="2223" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.6:10  %zext_ln139_64 = zext i9 %add_ln139_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_64"/></StgValue>
</operation>

<operation id="2224" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.6:11  %word_buffer_m_V_addr_60 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_64

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_60"/></StgValue>
</operation>

<operation id="2225" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.6:12  %add_ln139_57 = add i9 %add_ln139_55, 3

]]></Node>
<StgValue><ssdm name="add_ln139_57"/></StgValue>
</operation>

<operation id="2226" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.6:13  %zext_ln139_65 = zext i9 %add_ln139_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_65"/></StgValue>
</operation>

<operation id="2227" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.6:14  %word_buffer_m_V_addr_61 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_65

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_61"/></StgValue>
</operation>

<operation id="2228" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.6:15  %add_ln139_58 = add i9 %add_ln139_55, 4

]]></Node>
<StgValue><ssdm name="add_ln139_58"/></StgValue>
</operation>

<operation id="2229" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.6:16  %zext_ln139_66 = zext i9 %add_ln139_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_66"/></StgValue>
</operation>

<operation id="2230" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.6:17  %word_buffer_m_V_addr_62 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_66

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_62"/></StgValue>
</operation>

<operation id="2231" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.6:18  %add_ln139_59 = add i9 %add_ln139_55, 5

]]></Node>
<StgValue><ssdm name="add_ln139_59"/></StgValue>
</operation>

<operation id="2232" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.6:19  %zext_ln139_67 = zext i9 %add_ln139_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_67"/></StgValue>
</operation>

<operation id="2233" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.6:20  %word_buffer_m_V_addr_63 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_67

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_63"/></StgValue>
</operation>

<operation id="2234" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.6:21  %add_ln139_60 = add i9 %add_ln139_55, 6

]]></Node>
<StgValue><ssdm name="add_ln139_60"/></StgValue>
</operation>

<operation id="2235" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.6:22  %zext_ln139_68 = zext i9 %add_ln139_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_68"/></StgValue>
</operation>

<operation id="2236" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.6:23  %word_buffer_m_V_addr_64 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_68

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_64"/></StgValue>
</operation>

<operation id="2237" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.6:24  %add_ln139_61 = add i9 %add_ln139_55, 7

]]></Node>
<StgValue><ssdm name="add_ln139_61"/></StgValue>
</operation>

<operation id="2238" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.6:25  %zext_ln139_69 = zext i9 %add_ln139_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_69"/></StgValue>
</operation>

<operation id="2239" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.6:26  %word_buffer_m_V_addr_65 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_69

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_65"/></StgValue>
</operation>

<operation id="2240" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.6:27  %add_ln139_62 = add i9 %add_ln139_55, 8

]]></Node>
<StgValue><ssdm name="add_ln139_62"/></StgValue>
</operation>

<operation id="2241" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.6:28  %zext_ln139_70 = zext i9 %add_ln139_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_70"/></StgValue>
</operation>

<operation id="2242" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.6:29  %word_buffer_m_V_addr_66 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_70

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_66"/></StgValue>
</operation>

<operation id="2243" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.6:30  %word_buffer_m_V_addr_67 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_62

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_67"/></StgValue>
</operation>

<operation id="2244" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.6:31  %add_ln142_6 = add i9 %add_ln139_55, 9

]]></Node>
<StgValue><ssdm name="add_ln142_6"/></StgValue>
</operation>

<operation id="2245" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.6:32  %zext_ln142_6 = zext i9 %add_ln142_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln142_6"/></StgValue>
</operation>

<operation id="2246" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.6:33  %word_buffer_m_V_addr_68 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln142_6

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_68"/></StgValue>
</operation>

<operation id="2247" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader929.preheader.6:34  br i1 %last_wrd, label %._crit_edge932.6.1.critedge, label %._crit_edge932.6.0

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2248" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.6.0:0  %word_buffer_m_V_load_59 = load i2* %word_buffer_m_V_addr_59, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_59"/></StgValue>
</operation>

<operation id="2249" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.6.0:2  %word_buffer_m_V_load_60 = load i2* %word_buffer_m_V_addr_60, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_60"/></StgValue>
</operation>

<operation id="2250" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:0  %add_ln1353_5 = add i4 %trunc_ln68, 6

]]></Node>
<StgValue><ssdm name="add_ln1353_5"/></StgValue>
</operation>

<operation id="2251" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="5" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:1  %zext_ln133_10 = zext i4 %add_ln1353_5 to i5

]]></Node>
<StgValue><ssdm name="zext_ln133_10"/></StgValue>
</operation>

<operation id="2252" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader930.preheader.6_ifconv:2  %add_ln133_5 = add i5 %zext_ln139_1, %zext_ln133_10

]]></Node>
<StgValue><ssdm name="add_ln133_5"/></StgValue>
</operation>

<operation id="2253" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="64" op_0_bw="5">
<![CDATA[
.preheader930.preheader.6_ifconv:3  %zext_ln133_11 = zext i5 %add_ln133_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_11"/></StgValue>
</operation>

<operation id="2254" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="lb_6_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.6_ifconv:4  %old_word_buffer_m_0_10 = getelementptr [16 x i2]* %old_word_buffer_m_0_V, i64 0, i64 %zext_ln133_11

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_10"/></StgValue>
</operation>

<operation id="2255" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.6_ifconv:5  %old_word_buffer_m_1_12 = getelementptr [16 x i2]* %old_word_buffer_m_1_V, i64 0, i64 %zext_ln133_11

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_12"/></StgValue>
</operation>

<operation id="2256" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.6_ifconv:6  %old_word_buffer_m_2_12 = getelementptr [16 x i2]* %old_word_buffer_m_2_V, i64 0, i64 %zext_ln133_11

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_12"/></StgValue>
</operation>

<operation id="2257" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.6_ifconv:7  %old_word_buffer_m_3_12 = getelementptr [16 x i2]* %old_word_buffer_m_3_V, i64 0, i64 %zext_ln133_11

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_12"/></StgValue>
</operation>

<operation id="2258" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.6_ifconv:8  %old_word_buffer_m_4_12 = getelementptr [16 x i2]* %old_word_buffer_m_4_V, i64 0, i64 %zext_ln133_11

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_12"/></StgValue>
</operation>

<operation id="2259" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.6_ifconv:9  %old_word_buffer_m_5_12 = getelementptr [16 x i2]* %old_word_buffer_m_5_V, i64 0, i64 %zext_ln133_11

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_12"/></StgValue>
</operation>

<operation id="2260" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.6_ifconv:10  %old_word_buffer_m_6_12 = getelementptr [16 x i2]* %old_word_buffer_m_6_V, i64 0, i64 %zext_ln133_11

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_12"/></StgValue>
</operation>

<operation id="2261" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.6_ifconv:11  %old_word_buffer_m_7_12 = getelementptr [16 x i2]* %old_word_buffer_m_7_V, i64 0, i64 %zext_ln133_11

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_12"/></StgValue>
</operation>

<operation id="2262" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.6_ifconv:12  %old_word_buffer_m_8_12 = getelementptr [16 x i2]* %old_word_buffer_m_8_V, i64 0, i64 %zext_ln133_11

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_12"/></StgValue>
</operation>

<operation id="2263" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="rb_6_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.6_ifconv:13  %old_word_buffer_m_9_12 = getelementptr [16 x i2]* %old_word_buffer_m_9_V, i64 0, i64 %zext_ln133_11

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_12"/></StgValue>
</operation>

<operation id="2264" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:14  %old_word_buffer_m_1_13 = load i2* %old_word_buffer_m_1_12, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_13"/></StgValue>
</operation>

<operation id="2265" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:16  %old_word_buffer_m_2_13 = load i2* %old_word_buffer_m_2_12, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_13"/></StgValue>
</operation>

<operation id="2266" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:18  %old_word_buffer_m_3_13 = load i2* %old_word_buffer_m_3_12, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_13"/></StgValue>
</operation>

<operation id="2267" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:20  %old_word_buffer_m_4_13 = load i2* %old_word_buffer_m_4_12, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_13"/></StgValue>
</operation>

<operation id="2268" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:22  %old_word_buffer_m_5_13 = load i2* %old_word_buffer_m_5_12, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_13"/></StgValue>
</operation>

<operation id="2269" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:24  %old_word_buffer_m_6_13 = load i2* %old_word_buffer_m_6_12, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_13"/></StgValue>
</operation>

<operation id="2270" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:26  %old_word_buffer_m_7_13 = load i2* %old_word_buffer_m_7_12, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_13"/></StgValue>
</operation>

<operation id="2271" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:28  %old_word_buffer_m_8_13 = load i2* %old_word_buffer_m_8_12, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_13"/></StgValue>
</operation>

<operation id="2272" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="lb_6_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:30  %old_word_buffer_m_0_11 = load i2* %old_word_buffer_m_0_10, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_11"/></StgValue>
</operation>

<operation id="2273" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="rb_6_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:33  %old_word_buffer_m_9_13 = load i2* %old_word_buffer_m_9_12, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_13"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="2274" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:14  %old_word_buffer_m_1_11 = load i2* %old_word_buffer_m_1_10, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_11"/></StgValue>
</operation>

<operation id="2275" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.preheader930.preheader.5_ifconv:15  store i2 %old_word_buffer_m_1_11, i2* %line_buffer_m_V_addr_50, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2276" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:16  %old_word_buffer_m_2_11 = load i2* %old_word_buffer_m_2_10, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_11"/></StgValue>
</operation>

<operation id="2277" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.preheader930.preheader.5_ifconv:17  store i2 %old_word_buffer_m_2_11, i2* %line_buffer_m_V_addr_51, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2278" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:18  %old_word_buffer_m_3_11 = load i2* %old_word_buffer_m_3_10, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_11"/></StgValue>
</operation>

<operation id="2279" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:20  %old_word_buffer_m_4_11 = load i2* %old_word_buffer_m_4_10, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_11"/></StgValue>
</operation>

<operation id="2280" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:22  %old_word_buffer_m_5_11 = load i2* %old_word_buffer_m_5_10, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_11"/></StgValue>
</operation>

<operation id="2281" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:24  %old_word_buffer_m_6_11 = load i2* %old_word_buffer_m_6_10, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_11"/></StgValue>
</operation>

<operation id="2282" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:26  %old_word_buffer_m_7_11 = load i2* %old_word_buffer_m_7_10, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_11"/></StgValue>
</operation>

<operation id="2283" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:28  %old_word_buffer_m_8_11 = load i2* %old_word_buffer_m_8_10, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_11"/></StgValue>
</operation>

<operation id="2284" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_5_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:30  %old_word_buffer_m_0_9 = load i2* %old_word_buffer_m_0_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_9"/></StgValue>
</operation>

<operation id="2285" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_5_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.5_ifconv:33  %old_word_buffer_m_9_11 = load i2* %old_word_buffer_m_9_10, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_11"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="2286" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.preheader930.preheader.5_ifconv:19  store i2 %old_word_buffer_m_3_11, i2* %line_buffer_m_V_addr_52, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2287" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.preheader930.preheader.5_ifconv:21  store i2 %old_word_buffer_m_4_11, i2* %line_buffer_m_V_addr_53, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="2288" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.preheader930.preheader.5_ifconv:23  store i2 %old_word_buffer_m_5_11, i2* %line_buffer_m_V_addr_54, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2289" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.preheader930.preheader.5_ifconv:25  store i2 %old_word_buffer_m_6_11, i2* %line_buffer_m_V_addr_55, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2290" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.preheader930.preheader.5_ifconv:27  store i2 %old_word_buffer_m_7_11, i2* %line_buffer_m_V_addr_56, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2291" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.preheader930.preheader.5_ifconv:29  store i2 %old_word_buffer_m_8_11, i2* %line_buffer_m_V_addr_57, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2292" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.6.0:0  %word_buffer_m_V_load_59 = load i2* %word_buffer_m_V_addr_59, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_59"/></StgValue>
</operation>

<operation id="2293" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
._crit_edge932.6.0:1  store i2 %word_buffer_m_V_load_59, i2* %line_buffer_m_V_addr_60, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2294" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.6.0:2  %word_buffer_m_V_load_60 = load i2* %word_buffer_m_V_addr_60, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_60"/></StgValue>
</operation>

<operation id="2295" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.6.0:3  br label %._crit_edge932.6.1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2296" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
._crit_edge932.6.1.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_60, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2297" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.6.1.critedge:1  br label %._crit_edge932.6.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2298" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.6.1:0  %p_0237_0_6_1 = phi i2 [ %word_buffer_m_V_load_60, %._crit_edge932.6.0 ], [ 0, %._crit_edge932.6.1.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_6_1"/></StgValue>
</operation>

<operation id="2299" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
._crit_edge932.6.1:1  store i2 %p_0237_0_6_1, i2* %line_buffer_m_V_addr_61, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2300" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.6.1:2  br i1 %last_wrd, label %._crit_edge932.6.3.critedge, label %._crit_edge932.6.2

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2301" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.6.2:0  %word_buffer_m_V_load_61 = load i2* %word_buffer_m_V_addr_61, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_61"/></StgValue>
</operation>

<operation id="2302" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.6.2:2  %word_buffer_m_V_load_62 = load i2* %word_buffer_m_V_addr_62, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_62"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="2303" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.6.2:0  %word_buffer_m_V_load_61 = load i2* %word_buffer_m_V_addr_61, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_61"/></StgValue>
</operation>

<operation id="2304" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
._crit_edge932.6.2:1  store i2 %word_buffer_m_V_load_61, i2* %line_buffer_m_V_addr_62, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2305" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.6.2:2  %word_buffer_m_V_load_62 = load i2* %word_buffer_m_V_addr_62, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_62"/></StgValue>
</operation>

<operation id="2306" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.6.2:3  br label %._crit_edge932.6.3

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2307" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
._crit_edge932.6.3.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_62, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2308" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.6.3.critedge:1  br label %._crit_edge932.6.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2309" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.6.3:0  %p_0237_0_6_3 = phi i2 [ %word_buffer_m_V_load_62, %._crit_edge932.6.2 ], [ 0, %._crit_edge932.6.3.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_6_3"/></StgValue>
</operation>

<operation id="2310" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
._crit_edge932.6.3:1  store i2 %p_0237_0_6_3, i2* %line_buffer_m_V_addr_63, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2311" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.6.3:2  br i1 %last_wrd, label %._crit_edge932.6.5.critedge, label %._crit_edge932.6.4

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2312" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.6.4:0  %word_buffer_m_V_load_63 = load i2* %word_buffer_m_V_addr_63, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_63"/></StgValue>
</operation>

<operation id="2313" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.6.4:2  %word_buffer_m_V_load_64 = load i2* %word_buffer_m_V_addr_64, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_64"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="2314" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.6.4:0  %word_buffer_m_V_load_63 = load i2* %word_buffer_m_V_addr_63, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_63"/></StgValue>
</operation>

<operation id="2315" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
._crit_edge932.6.4:1  store i2 %word_buffer_m_V_load_63, i2* %line_buffer_m_V_addr_64, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2316" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.6.4:2  %word_buffer_m_V_load_64 = load i2* %word_buffer_m_V_addr_64, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_64"/></StgValue>
</operation>

<operation id="2317" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.6.4:3  br label %._crit_edge932.6.5

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2318" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
._crit_edge932.6.5.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_64, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2319" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.6.5.critedge:1  br label %._crit_edge932.6.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2320" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.6.5:0  %p_0237_0_6_5 = phi i2 [ %word_buffer_m_V_load_64, %._crit_edge932.6.4 ], [ 0, %._crit_edge932.6.5.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_6_5"/></StgValue>
</operation>

<operation id="2321" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
._crit_edge932.6.5:1  store i2 %p_0237_0_6_5, i2* %line_buffer_m_V_addr_65, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2322" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.6.5:2  br i1 %last_wrd, label %._crit_edge932.6.7.critedge, label %._crit_edge932.6.6

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2323" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.6.6:0  %word_buffer_m_V_load_65 = load i2* %word_buffer_m_V_addr_65, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_65"/></StgValue>
</operation>

<operation id="2324" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.6.6:2  %word_buffer_m_V_load_66 = load i2* %word_buffer_m_V_addr_66, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_66"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="2325" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.6.6:0  %word_buffer_m_V_load_65 = load i2* %word_buffer_m_V_addr_65, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_65"/></StgValue>
</operation>

<operation id="2326" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
._crit_edge932.6.6:1  store i2 %word_buffer_m_V_load_65, i2* %line_buffer_m_V_addr_66, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2327" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.6.6:2  %word_buffer_m_V_load_66 = load i2* %word_buffer_m_V_addr_66, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_66"/></StgValue>
</operation>

<operation id="2328" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.6.6:3  br label %._crit_edge932.6.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2329" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
._crit_edge932.6.7.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_66, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2330" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.6.7.critedge:1  br label %._crit_edge932.6.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2331" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.6.7_ifconv:0  %p_0237_0_6_7 = phi i2 [ %word_buffer_m_V_load_66, %._crit_edge932.6.6 ], [ 0, %._crit_edge932.6.7.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_6_7"/></StgValue>
</operation>

<operation id="2332" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
._crit_edge932.6.7_ifconv:1  store i2 %p_0237_0_6_7, i2* %line_buffer_m_V_addr_67, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2333" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.6.7_ifconv:3  %word_buffer_m_V_load_67 = load i2* %word_buffer_m_V_addr_67, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_67"/></StgValue>
</operation>

<operation id="2334" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.6.7_ifconv:7  %word_buffer_m_V_load_68 = load i2* %word_buffer_m_V_addr_68, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_68"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="2335" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge932.6.7_ifconv:2  %or_ln141_5 = or i1 %last_wrd, %lb_6_read_1

]]></Node>
<StgValue><ssdm name="or_ln141_5"/></StgValue>
</operation>

<operation id="2336" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.6.7_ifconv:3  %word_buffer_m_V_load_67 = load i2* %word_buffer_m_V_addr_67, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_67"/></StgValue>
</operation>

<operation id="2337" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge932.6.7_ifconv:4  %select_ln141_5 = select i1 %or_ln141_5, i2 0, i2 %word_buffer_m_V_load_67

]]></Node>
<StgValue><ssdm name="select_ln141_5"/></StgValue>
</operation>

<operation id="2338" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
._crit_edge932.6.7_ifconv:5  store i2 %select_ln141_5, i2* %line_buffer_m_V_addr_68, align 1

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="2339" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge932.6.7_ifconv:6  %or_ln142_6 = or i1 %last_wrd, %rb_6_read_1

]]></Node>
<StgValue><ssdm name="or_ln142_6"/></StgValue>
</operation>

<operation id="2340" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.6.7_ifconv:7  %word_buffer_m_V_load_68 = load i2* %word_buffer_m_V_addr_68, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_68"/></StgValue>
</operation>

<operation id="2341" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge932.6.7_ifconv:8  %select_ln142_6 = select i1 %or_ln142_6, i2 0, i2 %word_buffer_m_V_load_68

]]></Node>
<StgValue><ssdm name="select_ln142_6"/></StgValue>
</operation>

<operation id="2342" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.6.7_ifconv:9  br label %7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2343" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader930.preheader.6_ifconv:31  %select_ln107_5 = select i1 %lb_6_read_1, i2 0, i2 %old_word_buffer_m_0_11

]]></Node>
<StgValue><ssdm name="select_ln107_5"/></StgValue>
</operation>

<operation id="2344" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.preheader930.preheader.6_ifconv:32  store i2 %select_ln107_5, i2* %line_buffer_m_V_addr_68, align 1

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="2345" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader930.preheader.6_ifconv:34  %select_ln108_6 = select i1 %rb_6_read_1, i2 0, i2 %old_word_buffer_m_9_13

]]></Node>
<StgValue><ssdm name="select_ln108_6"/></StgValue>
</operation>

<operation id="2346" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="0" op_0_bw="0">
<![CDATA[
.preheader930.preheader.6_ifconv:35  br label %7

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="2347" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %storemerge7 = phi i2 [ %select_ln142_6, %._crit_edge932.6.7_ifconv ], [ %select_ln108_6, %.preheader930.preheader.6_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge7"/></StgValue>
</operation>

<operation id="2348" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0">
<![CDATA[
:1  store i2 %storemerge7, i2* %line_buffer_m_V_addr_69, align 1

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="2349" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln68_7 = add i6 %rhs_V, -1

]]></Node>
<StgValue><ssdm name="add_ln68_7"/></StgValue>
</operation>

<operation id="2350" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:3  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln68_7, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="2351" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_28, label %.preheader930.preheader.7_ifconv, label %.preheader929.preheader.7

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="2352" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader929.preheader.7:0  %add_ln139_63 = add i6 %add_ln68_7, %zext_ln180_250

]]></Node>
<StgValue><ssdm name="add_ln139_63"/></StgValue>
</operation>

<operation id="2353" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader929.preheader.7:1  %p_shl57_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln139_63, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl57_cast"/></StgValue>
</operation>

<operation id="2354" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader929.preheader.7:2  %tmp_29 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln139_63, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="2355" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="9" op_0_bw="7">
<![CDATA[
.preheader929.preheader.7:3  %zext_ln139_71 = zext i7 %tmp_29 to i9

]]></Node>
<StgValue><ssdm name="zext_ln139_71"/></StgValue>
</operation>

<operation id="2356" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.7:4  %add_ln139_64 = add i9 %p_shl57_cast, %zext_ln139_71

]]></Node>
<StgValue><ssdm name="add_ln139_64"/></StgValue>
</operation>

<operation id="2357" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.7:5  %zext_ln139_72 = zext i9 %add_ln139_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_72"/></StgValue>
</operation>

<operation id="2358" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.7:6  %or_ln139_7 = or i9 %add_ln139_64, 1

]]></Node>
<StgValue><ssdm name="or_ln139_7"/></StgValue>
</operation>

<operation id="2359" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.7:7  %zext_ln139_73 = zext i9 %or_ln139_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_73"/></StgValue>
</operation>

<operation id="2360" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.7:8  %word_buffer_m_V_addr_69 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_73

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_69"/></StgValue>
</operation>

<operation id="2361" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.7:9  %add_ln139_65 = add i9 %add_ln139_64, 2

]]></Node>
<StgValue><ssdm name="add_ln139_65"/></StgValue>
</operation>

<operation id="2362" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.7:10  %zext_ln139_74 = zext i9 %add_ln139_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_74"/></StgValue>
</operation>

<operation id="2363" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.7:11  %word_buffer_m_V_addr_70 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_74

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_70"/></StgValue>
</operation>

<operation id="2364" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.7:12  %add_ln139_66 = add i9 %add_ln139_64, 3

]]></Node>
<StgValue><ssdm name="add_ln139_66"/></StgValue>
</operation>

<operation id="2365" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.7:13  %zext_ln139_75 = zext i9 %add_ln139_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_75"/></StgValue>
</operation>

<operation id="2366" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.7:14  %word_buffer_m_V_addr_71 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_75

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_71"/></StgValue>
</operation>

<operation id="2367" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.7:15  %add_ln139_67 = add i9 %add_ln139_64, 4

]]></Node>
<StgValue><ssdm name="add_ln139_67"/></StgValue>
</operation>

<operation id="2368" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.7:16  %zext_ln139_76 = zext i9 %add_ln139_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_76"/></StgValue>
</operation>

<operation id="2369" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.7:17  %word_buffer_m_V_addr_72 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_76

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_72"/></StgValue>
</operation>

<operation id="2370" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.7:18  %add_ln139_68 = add i9 %add_ln139_64, 5

]]></Node>
<StgValue><ssdm name="add_ln139_68"/></StgValue>
</operation>

<operation id="2371" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.7:19  %zext_ln139_77 = zext i9 %add_ln139_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_77"/></StgValue>
</operation>

<operation id="2372" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.7:20  %word_buffer_m_V_addr_73 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_77

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_73"/></StgValue>
</operation>

<operation id="2373" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.7:21  %add_ln139_69 = add i9 %add_ln139_64, 6

]]></Node>
<StgValue><ssdm name="add_ln139_69"/></StgValue>
</operation>

<operation id="2374" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.7:22  %zext_ln139_78 = zext i9 %add_ln139_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_78"/></StgValue>
</operation>

<operation id="2375" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.7:23  %word_buffer_m_V_addr_74 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_78

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_74"/></StgValue>
</operation>

<operation id="2376" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.7:24  %add_ln139_70 = add i9 %add_ln139_64, 7

]]></Node>
<StgValue><ssdm name="add_ln139_70"/></StgValue>
</operation>

<operation id="2377" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.7:25  %zext_ln139_79 = zext i9 %add_ln139_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_79"/></StgValue>
</operation>

<operation id="2378" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.7:26  %word_buffer_m_V_addr_75 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_79

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_75"/></StgValue>
</operation>

<operation id="2379" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.7:27  %add_ln139_71 = add i9 %add_ln139_64, 8

]]></Node>
<StgValue><ssdm name="add_ln139_71"/></StgValue>
</operation>

<operation id="2380" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.7:28  %zext_ln139_80 = zext i9 %add_ln139_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139_80"/></StgValue>
</operation>

<operation id="2381" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.7:29  %word_buffer_m_V_addr_76 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_80

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_76"/></StgValue>
</operation>

<operation id="2382" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.7:30  %word_buffer_m_V_addr_77 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln139_72

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_77"/></StgValue>
</operation>

<operation id="2383" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader.7:31  %add_ln142_7 = add i9 %add_ln139_64, 9

]]></Node>
<StgValue><ssdm name="add_ln142_7"/></StgValue>
</operation>

<operation id="2384" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader.7:32  %zext_ln142_7 = zext i9 %add_ln142_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln142_7"/></StgValue>
</operation>

<operation id="2385" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader.7:33  %word_buffer_m_V_addr_78 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln142_7

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_78"/></StgValue>
</operation>

<operation id="2386" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader929.preheader.7:34  br i1 %last_wrd, label %._crit_edge932.7.1.critedge, label %._crit_edge932.7.0

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2387" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.7.0:0  %word_buffer_m_V_load_69 = load i2* %word_buffer_m_V_addr_69, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_69"/></StgValue>
</operation>

<operation id="2388" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.7.0:2  %word_buffer_m_V_load_70 = load i2* %word_buffer_m_V_addr_70, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_70"/></StgValue>
</operation>

<operation id="2389" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:0  %add_ln1353_6 = add i4 %trunc_ln68, 7

]]></Node>
<StgValue><ssdm name="add_ln1353_6"/></StgValue>
</operation>

<operation id="2390" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="5" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:1  %zext_ln133_12 = zext i4 %add_ln1353_6 to i5

]]></Node>
<StgValue><ssdm name="zext_ln133_12"/></StgValue>
</operation>

<operation id="2391" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader930.preheader.7_ifconv:2  %add_ln133_6 = add i5 %zext_ln139_1, %zext_ln133_12

]]></Node>
<StgValue><ssdm name="add_ln133_6"/></StgValue>
</operation>

<operation id="2392" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="64" op_0_bw="5">
<![CDATA[
.preheader930.preheader.7_ifconv:3  %zext_ln133_13 = zext i5 %add_ln133_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_13"/></StgValue>
</operation>

<operation id="2393" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
<literal name="lb_7_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.7_ifconv:4  %old_word_buffer_m_0_12 = getelementptr [16 x i2]* %old_word_buffer_m_0_V, i64 0, i64 %zext_ln133_13

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_12"/></StgValue>
</operation>

<operation id="2394" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.7_ifconv:5  %old_word_buffer_m_1_14 = getelementptr [16 x i2]* %old_word_buffer_m_1_V, i64 0, i64 %zext_ln133_13

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_14"/></StgValue>
</operation>

<operation id="2395" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.7_ifconv:6  %old_word_buffer_m_2_14 = getelementptr [16 x i2]* %old_word_buffer_m_2_V, i64 0, i64 %zext_ln133_13

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_14"/></StgValue>
</operation>

<operation id="2396" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.7_ifconv:7  %old_word_buffer_m_3_14 = getelementptr [16 x i2]* %old_word_buffer_m_3_V, i64 0, i64 %zext_ln133_13

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_14"/></StgValue>
</operation>

<operation id="2397" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.7_ifconv:8  %old_word_buffer_m_4_14 = getelementptr [16 x i2]* %old_word_buffer_m_4_V, i64 0, i64 %zext_ln133_13

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_14"/></StgValue>
</operation>

<operation id="2398" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.7_ifconv:9  %old_word_buffer_m_5_14 = getelementptr [16 x i2]* %old_word_buffer_m_5_V, i64 0, i64 %zext_ln133_13

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_14"/></StgValue>
</operation>

<operation id="2399" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.7_ifconv:10  %old_word_buffer_m_6_14 = getelementptr [16 x i2]* %old_word_buffer_m_6_V, i64 0, i64 %zext_ln133_13

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_14"/></StgValue>
</operation>

<operation id="2400" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.7_ifconv:11  %old_word_buffer_m_7_14 = getelementptr [16 x i2]* %old_word_buffer_m_7_V, i64 0, i64 %zext_ln133_13

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_14"/></StgValue>
</operation>

<operation id="2401" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.7_ifconv:12  %old_word_buffer_m_8_14 = getelementptr [16 x i2]* %old_word_buffer_m_8_V, i64 0, i64 %zext_ln133_13

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_14"/></StgValue>
</operation>

<operation id="2402" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
<literal name="rb_7_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader.7_ifconv:13  %old_word_buffer_m_9_14 = getelementptr [16 x i2]* %old_word_buffer_m_9_V, i64 0, i64 %zext_ln133_13

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_14"/></StgValue>
</operation>

<operation id="2403" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:14  %old_word_buffer_m_1_15 = load i2* %old_word_buffer_m_1_14, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_15"/></StgValue>
</operation>

<operation id="2404" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:16  %old_word_buffer_m_2_15 = load i2* %old_word_buffer_m_2_14, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_15"/></StgValue>
</operation>

<operation id="2405" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:18  %old_word_buffer_m_3_15 = load i2* %old_word_buffer_m_3_14, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_15"/></StgValue>
</operation>

<operation id="2406" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:20  %old_word_buffer_m_4_15 = load i2* %old_word_buffer_m_4_14, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_15"/></StgValue>
</operation>

<operation id="2407" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:22  %old_word_buffer_m_5_15 = load i2* %old_word_buffer_m_5_14, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_15"/></StgValue>
</operation>

<operation id="2408" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:24  %old_word_buffer_m_6_15 = load i2* %old_word_buffer_m_6_14, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_15"/></StgValue>
</operation>

<operation id="2409" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:26  %old_word_buffer_m_7_15 = load i2* %old_word_buffer_m_7_14, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_15"/></StgValue>
</operation>

<operation id="2410" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:28  %old_word_buffer_m_8_15 = load i2* %old_word_buffer_m_8_14, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_15"/></StgValue>
</operation>

<operation id="2411" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
<literal name="lb_7_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:30  %old_word_buffer_m_0_13 = load i2* %old_word_buffer_m_0_12, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_13"/></StgValue>
</operation>

<operation id="2412" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
<literal name="rb_7_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:33  %old_word_buffer_m_9_15 = load i2* %old_word_buffer_m_9_14, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_15"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="2413" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:14  %old_word_buffer_m_1_13 = load i2* %old_word_buffer_m_1_12, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_13"/></StgValue>
</operation>

<operation id="2414" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.preheader930.preheader.6_ifconv:15  store i2 %old_word_buffer_m_1_13, i2* %line_buffer_m_V_addr_60, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2415" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:16  %old_word_buffer_m_2_13 = load i2* %old_word_buffer_m_2_12, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_13"/></StgValue>
</operation>

<operation id="2416" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.preheader930.preheader.6_ifconv:17  store i2 %old_word_buffer_m_2_13, i2* %line_buffer_m_V_addr_61, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2417" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:18  %old_word_buffer_m_3_13 = load i2* %old_word_buffer_m_3_12, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_13"/></StgValue>
</operation>

<operation id="2418" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:20  %old_word_buffer_m_4_13 = load i2* %old_word_buffer_m_4_12, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_13"/></StgValue>
</operation>

<operation id="2419" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:22  %old_word_buffer_m_5_13 = load i2* %old_word_buffer_m_5_12, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_13"/></StgValue>
</operation>

<operation id="2420" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:24  %old_word_buffer_m_6_13 = load i2* %old_word_buffer_m_6_12, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_13"/></StgValue>
</operation>

<operation id="2421" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:26  %old_word_buffer_m_7_13 = load i2* %old_word_buffer_m_7_12, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_13"/></StgValue>
</operation>

<operation id="2422" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:28  %old_word_buffer_m_8_13 = load i2* %old_word_buffer_m_8_12, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_13"/></StgValue>
</operation>

<operation id="2423" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_6_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:30  %old_word_buffer_m_0_11 = load i2* %old_word_buffer_m_0_10, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_11"/></StgValue>
</operation>

<operation id="2424" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_6_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.6_ifconv:33  %old_word_buffer_m_9_13 = load i2* %old_word_buffer_m_9_12, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_13"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="2425" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.preheader930.preheader.6_ifconv:19  store i2 %old_word_buffer_m_3_13, i2* %line_buffer_m_V_addr_62, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2426" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.preheader930.preheader.6_ifconv:21  store i2 %old_word_buffer_m_4_13, i2* %line_buffer_m_V_addr_63, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="2427" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.preheader930.preheader.6_ifconv:23  store i2 %old_word_buffer_m_5_13, i2* %line_buffer_m_V_addr_64, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2428" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.preheader930.preheader.6_ifconv:25  store i2 %old_word_buffer_m_6_13, i2* %line_buffer_m_V_addr_65, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2429" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.preheader930.preheader.6_ifconv:27  store i2 %old_word_buffer_m_7_13, i2* %line_buffer_m_V_addr_66, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2430" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.preheader930.preheader.6_ifconv:29  store i2 %old_word_buffer_m_8_13, i2* %line_buffer_m_V_addr_67, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2431" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.7.0:0  %word_buffer_m_V_load_69 = load i2* %word_buffer_m_V_addr_69, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_69"/></StgValue>
</operation>

<operation id="2432" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
._crit_edge932.7.0:1  store i2 %word_buffer_m_V_load_69, i2* %line_buffer_m_V_addr_70, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2433" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.7.0:2  %word_buffer_m_V_load_70 = load i2* %word_buffer_m_V_addr_70, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_70"/></StgValue>
</operation>

<operation id="2434" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.7.0:3  br label %._crit_edge932.7.1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2435" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
._crit_edge932.7.1.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_70, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2436" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.7.1.critedge:1  br label %._crit_edge932.7.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2437" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.7.1:0  %p_0237_0_7_1 = phi i2 [ %word_buffer_m_V_load_70, %._crit_edge932.7.0 ], [ 0, %._crit_edge932.7.1.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_7_1"/></StgValue>
</operation>

<operation id="2438" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
._crit_edge932.7.1:1  store i2 %p_0237_0_7_1, i2* %line_buffer_m_V_addr_71, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2439" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.7.1:2  br i1 %last_wrd, label %._crit_edge932.7.3.critedge, label %._crit_edge932.7.2

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2440" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.7.2:0  %word_buffer_m_V_load_71 = load i2* %word_buffer_m_V_addr_71, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_71"/></StgValue>
</operation>

<operation id="2441" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.7.2:2  %word_buffer_m_V_load_72 = load i2* %word_buffer_m_V_addr_72, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_72"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2442" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.7.2:0  %word_buffer_m_V_load_71 = load i2* %word_buffer_m_V_addr_71, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_71"/></StgValue>
</operation>

<operation id="2443" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
._crit_edge932.7.2:1  store i2 %word_buffer_m_V_load_71, i2* %line_buffer_m_V_addr_72, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2444" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.7.2:2  %word_buffer_m_V_load_72 = load i2* %word_buffer_m_V_addr_72, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_72"/></StgValue>
</operation>

<operation id="2445" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.7.2:3  br label %._crit_edge932.7.3

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2446" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
._crit_edge932.7.3.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_72, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2447" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.7.3.critedge:1  br label %._crit_edge932.7.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2448" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.7.3:0  %p_0237_0_7_3 = phi i2 [ %word_buffer_m_V_load_72, %._crit_edge932.7.2 ], [ 0, %._crit_edge932.7.3.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_7_3"/></StgValue>
</operation>

<operation id="2449" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
._crit_edge932.7.3:1  store i2 %p_0237_0_7_3, i2* %line_buffer_m_V_addr_73, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2450" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.7.3:2  br i1 %last_wrd, label %._crit_edge932.7.5.critedge, label %._crit_edge932.7.4

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2451" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.7.4:0  %word_buffer_m_V_load_73 = load i2* %word_buffer_m_V_addr_73, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_73"/></StgValue>
</operation>

<operation id="2452" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.7.4:2  %word_buffer_m_V_load_74 = load i2* %word_buffer_m_V_addr_74, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_74"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2453" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.7.4:0  %word_buffer_m_V_load_73 = load i2* %word_buffer_m_V_addr_73, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_73"/></StgValue>
</operation>

<operation id="2454" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
._crit_edge932.7.4:1  store i2 %word_buffer_m_V_load_73, i2* %line_buffer_m_V_addr_74, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2455" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.7.4:2  %word_buffer_m_V_load_74 = load i2* %word_buffer_m_V_addr_74, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_74"/></StgValue>
</operation>

<operation id="2456" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.7.4:3  br label %._crit_edge932.7.5

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2457" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
._crit_edge932.7.5.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_74, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2458" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.7.5.critedge:1  br label %._crit_edge932.7.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2459" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.7.5:0  %p_0237_0_7_5 = phi i2 [ %word_buffer_m_V_load_74, %._crit_edge932.7.4 ], [ 0, %._crit_edge932.7.5.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_7_5"/></StgValue>
</operation>

<operation id="2460" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
._crit_edge932.7.5:1  store i2 %p_0237_0_7_5, i2* %line_buffer_m_V_addr_75, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2461" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge932.7.5:2  br i1 %last_wrd, label %._crit_edge932.7.7.critedge, label %._crit_edge932.7.6

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2462" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.7.6:0  %word_buffer_m_V_load_75 = load i2* %word_buffer_m_V_addr_75, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_75"/></StgValue>
</operation>

<operation id="2463" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.7.6:2  %word_buffer_m_V_load_76 = load i2* %word_buffer_m_V_addr_76, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_76"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2464" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.7.6:0  %word_buffer_m_V_load_75 = load i2* %word_buffer_m_V_addr_75, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_75"/></StgValue>
</operation>

<operation id="2465" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
._crit_edge932.7.6:1  store i2 %word_buffer_m_V_load_75, i2* %line_buffer_m_V_addr_76, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2466" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.7.6:2  %word_buffer_m_V_load_76 = load i2* %word_buffer_m_V_addr_76, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_76"/></StgValue>
</operation>

<operation id="2467" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.7.6:3  br label %._crit_edge932.7.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="2468" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
._crit_edge932.7.7.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_76, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2469" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.7.7.critedge:1  br label %._crit_edge932.7.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2470" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge932.7.7_ifconv:0  %p_0237_0_7_7 = phi i2 [ %word_buffer_m_V_load_76, %._crit_edge932.7.6 ], [ 0, %._crit_edge932.7.7.critedge ]

]]></Node>
<StgValue><ssdm name="p_0237_0_7_7"/></StgValue>
</operation>

<operation id="2471" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
._crit_edge932.7.7_ifconv:1  store i2 %p_0237_0_7_7, i2* %line_buffer_m_V_addr_77, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="2472" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.7.7_ifconv:3  %word_buffer_m_V_load_77 = load i2* %word_buffer_m_V_addr_77, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_77"/></StgValue>
</operation>

<operation id="2473" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.7.7_ifconv:7  %word_buffer_m_V_load_78 = load i2* %word_buffer_m_V_addr_78, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_78"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2474" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge932.7.7_ifconv:2  %or_ln141_6 = or i1 %last_wrd, %lb_7_read_1

]]></Node>
<StgValue><ssdm name="or_ln141_6"/></StgValue>
</operation>

<operation id="2475" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.7.7_ifconv:3  %word_buffer_m_V_load_77 = load i2* %word_buffer_m_V_addr_77, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_77"/></StgValue>
</operation>

<operation id="2476" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge932.7.7_ifconv:4  %select_ln141_6 = select i1 %or_ln141_6, i2 0, i2 %word_buffer_m_V_load_77

]]></Node>
<StgValue><ssdm name="select_ln141_6"/></StgValue>
</operation>

<operation id="2477" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
._crit_edge932.7.7_ifconv:5  store i2 %select_ln141_6, i2* %line_buffer_m_V_addr_78, align 1

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="2478" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge932.7.7_ifconv:6  %or_ln142_7 = or i1 %last_wrd, %rb_7_read_1

]]></Node>
<StgValue><ssdm name="or_ln142_7"/></StgValue>
</operation>

<operation id="2479" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge932.7.7_ifconv:7  %word_buffer_m_V_load_78 = load i2* %word_buffer_m_V_addr_78, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_78"/></StgValue>
</operation>

<operation id="2480" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge932.7.7_ifconv:8  %select_ln142_7 = select i1 %or_ln142_7, i2 0, i2 %word_buffer_m_V_load_78

]]></Node>
<StgValue><ssdm name="select_ln142_7"/></StgValue>
</operation>

<operation id="2481" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge932.7.7_ifconv:9  br label %8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2482" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader930.preheader.7_ifconv:31  %select_ln107_6 = select i1 %lb_7_read_1, i2 0, i2 %old_word_buffer_m_0_13

]]></Node>
<StgValue><ssdm name="select_ln107_6"/></StgValue>
</operation>

<operation id="2483" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader930.preheader.7_ifconv:32  store i2 %select_ln107_6, i2* %line_buffer_m_V_addr_78, align 1

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="2484" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader930.preheader.7_ifconv:34  %select_ln108_7 = select i1 %rb_7_read_1, i2 0, i2 %old_word_buffer_m_9_15

]]></Node>
<StgValue><ssdm name="select_ln108_7"/></StgValue>
</operation>

<operation id="2485" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="0" op_0_bw="0">
<![CDATA[
.preheader930.preheader.7_ifconv:35  br label %8

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="2486" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %storemerge8 = phi i2 [ %select_ln142_7, %._crit_edge932.7.7_ifconv ], [ %select_ln108_7, %.preheader930.preheader.7_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge8"/></StgValue>
</operation>

<operation id="2487" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0">
<![CDATA[
:1  store i2 %storemerge8, i2* %line_buffer_m_V_addr_79, align 1

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="2488" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:14  %old_word_buffer_m_1_15 = load i2* %old_word_buffer_m_1_14, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_15"/></StgValue>
</operation>

<operation id="2489" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader930.preheader.7_ifconv:15  store i2 %old_word_buffer_m_1_15, i2* %line_buffer_m_V_addr_70, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2490" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:16  %old_word_buffer_m_2_15 = load i2* %old_word_buffer_m_2_14, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_15"/></StgValue>
</operation>

<operation id="2491" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader930.preheader.7_ifconv:17  store i2 %old_word_buffer_m_2_15, i2* %line_buffer_m_V_addr_71, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2492" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:18  %old_word_buffer_m_3_15 = load i2* %old_word_buffer_m_3_14, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_15"/></StgValue>
</operation>

<operation id="2493" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:20  %old_word_buffer_m_4_15 = load i2* %old_word_buffer_m_4_14, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_15"/></StgValue>
</operation>

<operation id="2494" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:22  %old_word_buffer_m_5_15 = load i2* %old_word_buffer_m_5_14, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_15"/></StgValue>
</operation>

<operation id="2495" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:24  %old_word_buffer_m_6_15 = load i2* %old_word_buffer_m_6_14, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_15"/></StgValue>
</operation>

<operation id="2496" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:26  %old_word_buffer_m_7_15 = load i2* %old_word_buffer_m_7_14, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_15"/></StgValue>
</operation>

<operation id="2497" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:28  %old_word_buffer_m_8_15 = load i2* %old_word_buffer_m_8_14, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_15"/></StgValue>
</operation>

<operation id="2498" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_7_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:30  %old_word_buffer_m_0_13 = load i2* %old_word_buffer_m_0_12, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_13"/></StgValue>
</operation>

<operation id="2499" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_7_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="2" op_0_bw="4">
<![CDATA[
.preheader930.preheader.7_ifconv:33  %old_word_buffer_m_9_15 = load i2* %old_word_buffer_m_9_14, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_15"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2500" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader930.preheader.7_ifconv:19  store i2 %old_word_buffer_m_3_15, i2* %line_buffer_m_V_addr_72, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2501" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader930.preheader.7_ifconv:21  store i2 %old_word_buffer_m_4_15, i2* %line_buffer_m_V_addr_73, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2502" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader930.preheader.7_ifconv:23  store i2 %old_word_buffer_m_5_15, i2* %line_buffer_m_V_addr_74, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2503" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader930.preheader.7_ifconv:25  store i2 %old_word_buffer_m_6_15, i2* %line_buffer_m_V_addr_75, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2504" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader930.preheader.7_ifconv:27  store i2 %old_word_buffer_m_7_15, i2* %line_buffer_m_V_addr_76, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="2505" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader930.preheader.7_ifconv:29  store i2 %old_word_buffer_m_8_15, i2* %line_buffer_m_V_addr_77, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2506" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="640" op_0_bw="640" op_1_bw="2" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5" op_34_bw="5" op_35_bw="5" op_36_bw="5" op_37_bw="5" op_38_bw="5" op_39_bw="5" op_40_bw="5" op_41_bw="5" op_42_bw="5" op_43_bw="5" op_44_bw="5" op_45_bw="5" op_46_bw="5" op_47_bw="5" op_48_bw="5" op_49_bw="5" op_50_bw="5" op_51_bw="5" op_52_bw="5" op_53_bw="5" op_54_bw="5" op_55_bw="5" op_56_bw="5" op_57_bw="5" op_58_bw="5" op_59_bw="5" op_60_bw="5" op_61_bw="5" op_62_bw="5" op_63_bw="5" op_64_bw="5" op_65_bw="5" op_66_bw="5" op_67_bw="5" op_68_bw="5" op_69_bw="5" op_70_bw="5" op_71_bw="5" op_72_bw="5" op_73_bw="5" op_74_bw="5" op_75_bw="5" op_76_bw="5" op_77_bw="5" op_78_bw="5" op_79_bw="5" op_80_bw="5" op_81_bw="5" op_82_bw="5" op_83_bw="5" op_84_bw="5" op_85_bw="5" op_86_bw="5" op_87_bw="5" op_88_bw="5" op_89_bw="5" op_90_bw="5" op_91_bw="5" op_92_bw="5" op_93_bw="5" op_94_bw="5" op_95_bw="5" op_96_bw="5" op_97_bw="5" op_98_bw="5" op_99_bw="5" op_100_bw="5" op_101_bw="5" op_102_bw="5" op_103_bw="5" op_104_bw="5" op_105_bw="5" op_106_bw="5" op_107_bw="5" op_108_bw="5" op_109_bw="5" op_110_bw="5" op_111_bw="5" op_112_bw="5" op_113_bw="5" op_114_bw="5" op_115_bw="5" op_116_bw="5" op_117_bw="5" op_118_bw="5" op_119_bw="5" op_120_bw="5" op_121_bw="5" op_122_bw="5" op_123_bw="5" op_124_bw="5" op_125_bw="5" op_126_bw="5" op_127_bw="5" op_128_bw="5" op_129_bw="5" op_130_bw="5" op_131_bw="5" op_132_bw="5" op_133_bw="5" op_134_bw="5" op_135_bw="5" op_136_bw="5" op_137_bw="5" op_138_bw="5" op_139_bw="5" op_140_bw="5" op_141_bw="5" op_142_bw="5" op_143_bw="5" op_144_bw="5" op_145_bw="5" op_146_bw="5" op_147_bw="5" op_148_bw="5" op_149_bw="5" op_150_bw="1" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0">
<![CDATA[
:2  %call_ret1 = call fastcc { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } @conv_word([480 x i2]* %line_buffer_m_V, i1 %line_buffer_m_V_offs, i1 %conv_params_m_0_0_4, i1 %conv_params_m_0_0_3, i1 %conv_params_m_0_1_4, i1 %conv_params_m_0_1_3, i1 %conv_params_m_0_2_4, i1 %conv_params_m_0_2_3, i1 %conv_params_m_1_0_4, i1 %conv_params_m_1_0_3, i1 %conv_params_m_1_1_4, i1 %conv_params_m_1_1_3, i1 %conv_params_m_1_2_4, i1 %conv_params_m_1_2_3, i1 %conv_params_m_2_0_4, i1 %conv_params_m_2_0_3, i1 %conv_params_m_2_1_4, i1 %conv_params_m_2_1_3, i1 %conv_params_m_2_2_4, i1 %conv_params_m_2_2_3, i1 %conv_params_m_V_offs, i5 %conv_out_buffer_m_0_4, i5 %conv_out_buffer_m_0_3, i5 %conv_out_buffer_m_1_4, i5 %conv_out_buffer_m_1_3, i5 %conv_out_buffer_m_2_4, i5 %conv_out_buffer_m_2_3, i5 %conv_out_buffer_m_3_4, i5 %conv_out_buffer_m_3_3, i5 %conv_out_buffer_m_4_4, i5 %conv_out_buffer_m_4_3, i5 %conv_out_buffer_m_5_4, i5 %conv_out_buffer_m_5_3, i5 %conv_out_buffer_m_6_4, i5 %conv_out_buffer_m_6_3, i5 %conv_out_buffer_m_7_4, i5 %conv_out_buffer_m_7_3, i5 %conv_out_buffer_m_8_4, i5 %conv_out_buffer_m_8_3, i5 %conv_out_buffer_m_9_4, i5 %conv_out_buffer_m_9_3, i5 %conv_out_buffer_m_10_4, i5 %conv_out_buffer_m_10_3, i5 %conv_out_buffer_m_11_4, i5 %conv_out_buffer_m_11_3, i5 %conv_out_buffer_m_12_4, i5 %conv_out_buffer_m_12_3, i5 %conv_out_buffer_m_13_4, i5 %conv_out_buffer_m_13_3, i5 %conv_out_buffer_m_14_4, i5 %conv_out_buffer_m_14_3, i5 %conv_out_buffer_m_15_4, i5 %conv_out_buffer_m_15_3, i5 %conv_out_buffer_m_16_4, i5 %conv_out_buffer_m_16_3, i5 %conv_out_buffer_m_17_4, i5 %conv_out_buffer_m_17_3, i5 %conv_out_buffer_m_18_4, i5 %conv_out_buffer_m_18_3, i5 %conv_out_buffer_m_19_4, i5 %conv_out_buffer_m_19_3, i5 %conv_out_buffer_m_20_4, i5 %conv_out_buffer_m_20_3, i5 %conv_out_buffer_m_21_4, i5 %conv_out_buffer_m_21_3, i5 %conv_out_buffer_m_22_4, i5 %conv_out_buffer_m_22_3, i5 %conv_out_buffer_m_23_4, i5 %conv_out_buffer_m_23_3, i5 %conv_out_buffer_m_24_4, i5 %conv_out_buffer_m_24_3, i5 %conv_out_buffer_m_25_4, i5 %conv_out_buffer_m_25_3, i5 %conv_out_buffer_m_26_4, i5 %conv_out_buffer_m_26_3, i5 %conv_out_buffer_m_27_4, i5 %conv_out_buffer_m_27_3, i5 %conv_out_buffer_m_28_4, i5 %conv_out_buffer_m_28_3, i5 %conv_out_buffer_m_29_4, i5 %conv_out_buffer_m_29_3, i5 %conv_out_buffer_m_30_4, i5 %conv_out_buffer_m_30_3, i5 %conv_out_buffer_m_31_4, i5 %conv_out_buffer_m_31_3, i5 %conv_out_buffer_m_32_4, i5 %conv_out_buffer_m_32_3, i5 %conv_out_buffer_m_33_4, i5 %conv_out_buffer_m_33_3, i5 %conv_out_buffer_m_34_4, i5 %conv_out_buffer_m_34_3, i5 %conv_out_buffer_m_35_4, i5 %conv_out_buffer_m_35_3, i5 %conv_out_buffer_m_36_4, i5 %conv_out_buffer_m_36_3, i5 %conv_out_buffer_m_37_4, i5 %conv_out_buffer_m_37_3, i5 %conv_out_buffer_m_38_4, i5 %conv_out_buffer_m_38_3, i5 %conv_out_buffer_m_39_4, i5 %conv_out_buffer_m_39_3, i5 %conv_out_buffer_m_40_4, i5 %conv_out_buffer_m_40_3, i5 %conv_out_buffer_m_41_4, i5 %conv_out_buffer_m_41_3, i5 %conv_out_buffer_m_42_4, i5 %conv_out_buffer_m_42_3, i5 %conv_out_buffer_m_43_4, i5 %conv_out_buffer_m_43_3, i5 %conv_out_buffer_m_44_4, i5 %conv_out_buffer_m_44_3, i5 %conv_out_buffer_m_45_4, i5 %conv_out_buffer_m_45_3, i5 %conv_out_buffer_m_46_4, i5 %conv_out_buffer_m_46_3, i5 %conv_out_buffer_m_47_4, i5 %conv_out_buffer_m_47_3, i5 %conv_out_buffer_m_48_4, i5 %conv_out_buffer_m_48_3, i5 %conv_out_buffer_m_49_4, i5 %conv_out_buffer_m_49_3, i5 %conv_out_buffer_m_50_4, i5 %conv_out_buffer_m_50_3, i5 %conv_out_buffer_m_51_4, i5 %conv_out_buffer_m_51_3, i5 %conv_out_buffer_m_52_4, i5 %conv_out_buffer_m_52_3, i5 %conv_out_buffer_m_53_4, i5 %conv_out_buffer_m_53_3, i5 %conv_out_buffer_m_54_4, i5 %conv_out_buffer_m_54_3, i5 %conv_out_buffer_m_55_4, i5 %conv_out_buffer_m_55_3, i5 %conv_out_buffer_m_56_4, i5 %conv_out_buffer_m_56_3, i5 %conv_out_buffer_m_57_4, i5 %conv_out_buffer_m_57_3, i5 %conv_out_buffer_m_58_4, i5 %conv_out_buffer_m_58_3, i5 %conv_out_buffer_m_59_4, i5 %conv_out_buffer_m_59_3, i5 %conv_out_buffer_m_60_4, i5 %conv_out_buffer_m_60_3, i5 %conv_out_buffer_m_61_4, i5 %conv_out_buffer_m_61_3, i5 %conv_out_buffer_m_62_4, i5 %conv_out_buffer_m_62_3, i5 %conv_out_buffer_m_63_4, i5 %conv_out_buffer_m_63_3, i1 %conv_out_buffer_m_V_s)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2507" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="640" op_0_bw="640" op_1_bw="2" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5" op_34_bw="5" op_35_bw="5" op_36_bw="5" op_37_bw="5" op_38_bw="5" op_39_bw="5" op_40_bw="5" op_41_bw="5" op_42_bw="5" op_43_bw="5" op_44_bw="5" op_45_bw="5" op_46_bw="5" op_47_bw="5" op_48_bw="5" op_49_bw="5" op_50_bw="5" op_51_bw="5" op_52_bw="5" op_53_bw="5" op_54_bw="5" op_55_bw="5" op_56_bw="5" op_57_bw="5" op_58_bw="5" op_59_bw="5" op_60_bw="5" op_61_bw="5" op_62_bw="5" op_63_bw="5" op_64_bw="5" op_65_bw="5" op_66_bw="5" op_67_bw="5" op_68_bw="5" op_69_bw="5" op_70_bw="5" op_71_bw="5" op_72_bw="5" op_73_bw="5" op_74_bw="5" op_75_bw="5" op_76_bw="5" op_77_bw="5" op_78_bw="5" op_79_bw="5" op_80_bw="5" op_81_bw="5" op_82_bw="5" op_83_bw="5" op_84_bw="5" op_85_bw="5" op_86_bw="5" op_87_bw="5" op_88_bw="5" op_89_bw="5" op_90_bw="5" op_91_bw="5" op_92_bw="5" op_93_bw="5" op_94_bw="5" op_95_bw="5" op_96_bw="5" op_97_bw="5" op_98_bw="5" op_99_bw="5" op_100_bw="5" op_101_bw="5" op_102_bw="5" op_103_bw="5" op_104_bw="5" op_105_bw="5" op_106_bw="5" op_107_bw="5" op_108_bw="5" op_109_bw="5" op_110_bw="5" op_111_bw="5" op_112_bw="5" op_113_bw="5" op_114_bw="5" op_115_bw="5" op_116_bw="5" op_117_bw="5" op_118_bw="5" op_119_bw="5" op_120_bw="5" op_121_bw="5" op_122_bw="5" op_123_bw="5" op_124_bw="5" op_125_bw="5" op_126_bw="5" op_127_bw="5" op_128_bw="5" op_129_bw="5" op_130_bw="5" op_131_bw="5" op_132_bw="5" op_133_bw="5" op_134_bw="5" op_135_bw="5" op_136_bw="5" op_137_bw="5" op_138_bw="5" op_139_bw="5" op_140_bw="5" op_141_bw="5" op_142_bw="5" op_143_bw="5" op_144_bw="5" op_145_bw="5" op_146_bw="5" op_147_bw="5" op_148_bw="5" op_149_bw="5" op_150_bw="1" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0">
<![CDATA[
:2  %call_ret1 = call fastcc { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } @conv_word([480 x i2]* %line_buffer_m_V, i1 %line_buffer_m_V_offs, i1 %conv_params_m_0_0_4, i1 %conv_params_m_0_0_3, i1 %conv_params_m_0_1_4, i1 %conv_params_m_0_1_3, i1 %conv_params_m_0_2_4, i1 %conv_params_m_0_2_3, i1 %conv_params_m_1_0_4, i1 %conv_params_m_1_0_3, i1 %conv_params_m_1_1_4, i1 %conv_params_m_1_1_3, i1 %conv_params_m_1_2_4, i1 %conv_params_m_1_2_3, i1 %conv_params_m_2_0_4, i1 %conv_params_m_2_0_3, i1 %conv_params_m_2_1_4, i1 %conv_params_m_2_1_3, i1 %conv_params_m_2_2_4, i1 %conv_params_m_2_2_3, i1 %conv_params_m_V_offs, i5 %conv_out_buffer_m_0_4, i5 %conv_out_buffer_m_0_3, i5 %conv_out_buffer_m_1_4, i5 %conv_out_buffer_m_1_3, i5 %conv_out_buffer_m_2_4, i5 %conv_out_buffer_m_2_3, i5 %conv_out_buffer_m_3_4, i5 %conv_out_buffer_m_3_3, i5 %conv_out_buffer_m_4_4, i5 %conv_out_buffer_m_4_3, i5 %conv_out_buffer_m_5_4, i5 %conv_out_buffer_m_5_3, i5 %conv_out_buffer_m_6_4, i5 %conv_out_buffer_m_6_3, i5 %conv_out_buffer_m_7_4, i5 %conv_out_buffer_m_7_3, i5 %conv_out_buffer_m_8_4, i5 %conv_out_buffer_m_8_3, i5 %conv_out_buffer_m_9_4, i5 %conv_out_buffer_m_9_3, i5 %conv_out_buffer_m_10_4, i5 %conv_out_buffer_m_10_3, i5 %conv_out_buffer_m_11_4, i5 %conv_out_buffer_m_11_3, i5 %conv_out_buffer_m_12_4, i5 %conv_out_buffer_m_12_3, i5 %conv_out_buffer_m_13_4, i5 %conv_out_buffer_m_13_3, i5 %conv_out_buffer_m_14_4, i5 %conv_out_buffer_m_14_3, i5 %conv_out_buffer_m_15_4, i5 %conv_out_buffer_m_15_3, i5 %conv_out_buffer_m_16_4, i5 %conv_out_buffer_m_16_3, i5 %conv_out_buffer_m_17_4, i5 %conv_out_buffer_m_17_3, i5 %conv_out_buffer_m_18_4, i5 %conv_out_buffer_m_18_3, i5 %conv_out_buffer_m_19_4, i5 %conv_out_buffer_m_19_3, i5 %conv_out_buffer_m_20_4, i5 %conv_out_buffer_m_20_3, i5 %conv_out_buffer_m_21_4, i5 %conv_out_buffer_m_21_3, i5 %conv_out_buffer_m_22_4, i5 %conv_out_buffer_m_22_3, i5 %conv_out_buffer_m_23_4, i5 %conv_out_buffer_m_23_3, i5 %conv_out_buffer_m_24_4, i5 %conv_out_buffer_m_24_3, i5 %conv_out_buffer_m_25_4, i5 %conv_out_buffer_m_25_3, i5 %conv_out_buffer_m_26_4, i5 %conv_out_buffer_m_26_3, i5 %conv_out_buffer_m_27_4, i5 %conv_out_buffer_m_27_3, i5 %conv_out_buffer_m_28_4, i5 %conv_out_buffer_m_28_3, i5 %conv_out_buffer_m_29_4, i5 %conv_out_buffer_m_29_3, i5 %conv_out_buffer_m_30_4, i5 %conv_out_buffer_m_30_3, i5 %conv_out_buffer_m_31_4, i5 %conv_out_buffer_m_31_3, i5 %conv_out_buffer_m_32_4, i5 %conv_out_buffer_m_32_3, i5 %conv_out_buffer_m_33_4, i5 %conv_out_buffer_m_33_3, i5 %conv_out_buffer_m_34_4, i5 %conv_out_buffer_m_34_3, i5 %conv_out_buffer_m_35_4, i5 %conv_out_buffer_m_35_3, i5 %conv_out_buffer_m_36_4, i5 %conv_out_buffer_m_36_3, i5 %conv_out_buffer_m_37_4, i5 %conv_out_buffer_m_37_3, i5 %conv_out_buffer_m_38_4, i5 %conv_out_buffer_m_38_3, i5 %conv_out_buffer_m_39_4, i5 %conv_out_buffer_m_39_3, i5 %conv_out_buffer_m_40_4, i5 %conv_out_buffer_m_40_3, i5 %conv_out_buffer_m_41_4, i5 %conv_out_buffer_m_41_3, i5 %conv_out_buffer_m_42_4, i5 %conv_out_buffer_m_42_3, i5 %conv_out_buffer_m_43_4, i5 %conv_out_buffer_m_43_3, i5 %conv_out_buffer_m_44_4, i5 %conv_out_buffer_m_44_3, i5 %conv_out_buffer_m_45_4, i5 %conv_out_buffer_m_45_3, i5 %conv_out_buffer_m_46_4, i5 %conv_out_buffer_m_46_3, i5 %conv_out_buffer_m_47_4, i5 %conv_out_buffer_m_47_3, i5 %conv_out_buffer_m_48_4, i5 %conv_out_buffer_m_48_3, i5 %conv_out_buffer_m_49_4, i5 %conv_out_buffer_m_49_3, i5 %conv_out_buffer_m_50_4, i5 %conv_out_buffer_m_50_3, i5 %conv_out_buffer_m_51_4, i5 %conv_out_buffer_m_51_3, i5 %conv_out_buffer_m_52_4, i5 %conv_out_buffer_m_52_3, i5 %conv_out_buffer_m_53_4, i5 %conv_out_buffer_m_53_3, i5 %conv_out_buffer_m_54_4, i5 %conv_out_buffer_m_54_3, i5 %conv_out_buffer_m_55_4, i5 %conv_out_buffer_m_55_3, i5 %conv_out_buffer_m_56_4, i5 %conv_out_buffer_m_56_3, i5 %conv_out_buffer_m_57_4, i5 %conv_out_buffer_m_57_3, i5 %conv_out_buffer_m_58_4, i5 %conv_out_buffer_m_58_3, i5 %conv_out_buffer_m_59_4, i5 %conv_out_buffer_m_59_3, i5 %conv_out_buffer_m_60_4, i5 %conv_out_buffer_m_60_3, i5 %conv_out_buffer_m_61_4, i5 %conv_out_buffer_m_61_3, i5 %conv_out_buffer_m_62_4, i5 %conv_out_buffer_m_62_3, i5 %conv_out_buffer_m_63_4, i5 %conv_out_buffer_m_63_3, i1 %conv_out_buffer_m_V_s)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="2508" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %sub_ln1354 = sub i6 0, %rhs_V

]]></Node>
<StgValue><ssdm name="sub_ln1354"/></StgValue>
</operation>

<operation id="2509" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:4  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %sub_ln1354, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="2510" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_30, label %.preheader.preheader.0, label %.preheader928.preheader.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="2511" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
.preheader928.preheader.0_ifconv:0  %tmp_31 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %word_buffer_m_V_offs, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="2512" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="9" op_0_bw="7">
<![CDATA[
.preheader928.preheader.0_ifconv:1  %zext_ln180_317 = zext i7 %tmp_31 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_317"/></StgValue>
</operation>

<operation id="2513" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
.preheader928.preheader.0_ifconv:2  %tmp_32 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %word_buffer_m_V_offs, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="2514" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="9" op_0_bw="5">
<![CDATA[
.preheader928.preheader.0_ifconv:3  %zext_ln180_318 = zext i5 %tmp_32 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_318"/></StgValue>
</operation>

<operation id="2515" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.0_ifconv:4  %add_ln180_244 = add i9 %zext_ln180_317, %zext_ln180_318

]]></Node>
<StgValue><ssdm name="add_ln180_244"/></StgValue>
</operation>

<operation id="2516" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.0_ifconv:5  %or_ln180_71 = or i9 %add_ln180_244, 1

]]></Node>
<StgValue><ssdm name="or_ln180_71"/></StgValue>
</operation>

<operation id="2517" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.0_ifconv:6  %zext_ln180_319 = zext i9 %or_ln180_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_319"/></StgValue>
</operation>

<operation id="2518" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.0_ifconv:7  %word_buffer_m_V_addr_79 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_319

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_79"/></StgValue>
</operation>

<operation id="2519" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.0_ifconv:8  %add_ln180_245 = add i9 %add_ln180_244, 2

]]></Node>
<StgValue><ssdm name="add_ln180_245"/></StgValue>
</operation>

<operation id="2520" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.0_ifconv:9  %zext_ln180_320 = zext i9 %add_ln180_245 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_320"/></StgValue>
</operation>

<operation id="2521" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.0_ifconv:10  %word_buffer_m_V_addr_80 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_320

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_80"/></StgValue>
</operation>

<operation id="2522" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.0_ifconv:32  %word_buffer_m_V_load_79 = load i2* %word_buffer_m_V_addr_79, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_79"/></StgValue>
</operation>

<operation id="2523" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.0_ifconv:34  %word_buffer_m_V_load_80 = load i2* %word_buffer_m_V_addr_80, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_80"/></StgValue>
</operation>

<operation id="2524" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:0  %sub_ln1353 = sub i6 8, %rhs_V

]]></Node>
<StgValue><ssdm name="sub_ln1353"/></StgValue>
</operation>

<operation id="2525" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:1  %add_ln172 = add i6 %zext_ln139, %sub_ln1353

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="2526" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:2  %sext_ln172 = sext i6 %add_ln172 to i64

]]></Node>
<StgValue><ssdm name="sext_ln172"/></StgValue>
</operation>

<operation id="2527" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:3  %old_word_buffer_m_1_17 = getelementptr [16 x i2]* %old_word_buffer_m_1_V, i64 0, i64 %sext_ln172

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_17"/></StgValue>
</operation>

<operation id="2528" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:4  %old_word_buffer_m_2_17 = getelementptr [16 x i2]* %old_word_buffer_m_2_V, i64 0, i64 %sext_ln172

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_17"/></StgValue>
</operation>

<operation id="2529" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:5  %old_word_buffer_m_3_17 = getelementptr [16 x i2]* %old_word_buffer_m_3_V, i64 0, i64 %sext_ln172

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_17"/></StgValue>
</operation>

<operation id="2530" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:6  %old_word_buffer_m_4_17 = getelementptr [16 x i2]* %old_word_buffer_m_4_V, i64 0, i64 %sext_ln172

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_17"/></StgValue>
</operation>

<operation id="2531" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:7  %old_word_buffer_m_5_17 = getelementptr [16 x i2]* %old_word_buffer_m_5_V, i64 0, i64 %sext_ln172

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_17"/></StgValue>
</operation>

<operation id="2532" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:8  %old_word_buffer_m_6_17 = getelementptr [16 x i2]* %old_word_buffer_m_6_V, i64 0, i64 %sext_ln172

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_17"/></StgValue>
</operation>

<operation id="2533" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:9  %old_word_buffer_m_7_17 = getelementptr [16 x i2]* %old_word_buffer_m_7_V, i64 0, i64 %sext_ln172

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_17"/></StgValue>
</operation>

<operation id="2534" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:10  %old_word_buffer_m_8_17 = getelementptr [16 x i2]* %old_word_buffer_m_8_V, i64 0, i64 %sext_ln172

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_17"/></StgValue>
</operation>

<operation id="2535" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:11  %old_word_buffer_m_9_17 = getelementptr [16 x i2]* %old_word_buffer_m_9_V, i64 0, i64 %sext_ln172

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_17"/></StgValue>
</operation>

<operation id="2536" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.0:12  br i1 %first_wrd, label %._crit_edge939.0.1.critedge, label %._crit_edge939.0.0

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2537" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
<literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.0.0:0  %old_word_buffer_m_1_16 = load i2* %old_word_buffer_m_1_17, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_16"/></StgValue>
</operation>

<operation id="2538" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
<literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.0.0:2  %old_word_buffer_m_2_16 = load i2* %old_word_buffer_m_2_17, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_16"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2539" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.0_ifconv:11  %add_ln180_246 = add i9 %add_ln180_244, 3

]]></Node>
<StgValue><ssdm name="add_ln180_246"/></StgValue>
</operation>

<operation id="2540" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.0_ifconv:12  %zext_ln180_321 = zext i9 %add_ln180_246 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_321"/></StgValue>
</operation>

<operation id="2541" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.0_ifconv:13  %word_buffer_m_V_addr_81 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_321

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_81"/></StgValue>
</operation>

<operation id="2542" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.0_ifconv:14  %add_ln180_247 = add i9 %add_ln180_244, 4

]]></Node>
<StgValue><ssdm name="add_ln180_247"/></StgValue>
</operation>

<operation id="2543" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.0_ifconv:15  %zext_ln180_322 = zext i9 %add_ln180_247 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_322"/></StgValue>
</operation>

<operation id="2544" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.0_ifconv:16  %word_buffer_m_V_addr_82 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_322

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_82"/></StgValue>
</operation>

<operation id="2545" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.0_ifconv:32  %word_buffer_m_V_load_79 = load i2* %word_buffer_m_V_addr_79, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_79"/></StgValue>
</operation>

<operation id="2546" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
.preheader928.preheader.0_ifconv:33  store i2 %word_buffer_m_V_load_79, i2* %line_buffer_m_V_addr_90, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2547" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.0_ifconv:34  %word_buffer_m_V_load_80 = load i2* %word_buffer_m_V_addr_80, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_80"/></StgValue>
</operation>

<operation id="2548" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
.preheader928.preheader.0_ifconv:35  store i2 %word_buffer_m_V_load_80, i2* %line_buffer_m_V_addr_91, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2549" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.0_ifconv:36  %word_buffer_m_V_load_81 = load i2* %word_buffer_m_V_addr_81, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_81"/></StgValue>
</operation>

<operation id="2550" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.0_ifconv:38  %word_buffer_m_V_load_82 = load i2* %word_buffer_m_V_addr_82, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_82"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2551" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.0_ifconv:17  %add_ln180_248 = add i9 %add_ln180_244, 5

]]></Node>
<StgValue><ssdm name="add_ln180_248"/></StgValue>
</operation>

<operation id="2552" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.0_ifconv:18  %zext_ln180_323 = zext i9 %add_ln180_248 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_323"/></StgValue>
</operation>

<operation id="2553" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.0_ifconv:19  %word_buffer_m_V_addr_83 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_323

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_83"/></StgValue>
</operation>

<operation id="2554" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.0_ifconv:20  %add_ln180_249 = add i9 %add_ln180_244, 6

]]></Node>
<StgValue><ssdm name="add_ln180_249"/></StgValue>
</operation>

<operation id="2555" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.0_ifconv:21  %zext_ln180_324 = zext i9 %add_ln180_249 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_324"/></StgValue>
</operation>

<operation id="2556" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.0_ifconv:22  %word_buffer_m_V_addr_84 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_324

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_84"/></StgValue>
</operation>

<operation id="2557" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.0_ifconv:36  %word_buffer_m_V_load_81 = load i2* %word_buffer_m_V_addr_81, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_81"/></StgValue>
</operation>

<operation id="2558" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
.preheader928.preheader.0_ifconv:37  store i2 %word_buffer_m_V_load_81, i2* %line_buffer_m_V_addr_92, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2559" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.0_ifconv:38  %word_buffer_m_V_load_82 = load i2* %word_buffer_m_V_addr_82, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_82"/></StgValue>
</operation>

<operation id="2560" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
.preheader928.preheader.0_ifconv:39  store i2 %word_buffer_m_V_load_82, i2* %line_buffer_m_V_addr_93, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2561" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.0_ifconv:40  %word_buffer_m_V_load_83 = load i2* %word_buffer_m_V_addr_83, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_83"/></StgValue>
</operation>

<operation id="2562" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.0_ifconv:42  %word_buffer_m_V_load_84 = load i2* %word_buffer_m_V_addr_84, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_84"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2563" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.0_ifconv:23  %add_ln180_250 = add i9 %add_ln180_244, 7

]]></Node>
<StgValue><ssdm name="add_ln180_250"/></StgValue>
</operation>

<operation id="2564" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.0_ifconv:24  %zext_ln180_325 = zext i9 %add_ln180_250 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_325"/></StgValue>
</operation>

<operation id="2565" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.0_ifconv:25  %word_buffer_m_V_addr_85 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_325

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_85"/></StgValue>
</operation>

<operation id="2566" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.0_ifconv:26  %add_ln180_251 = add i9 %add_ln180_244, 8

]]></Node>
<StgValue><ssdm name="add_ln180_251"/></StgValue>
</operation>

<operation id="2567" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.0_ifconv:27  %zext_ln180_326 = zext i9 %add_ln180_251 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_326"/></StgValue>
</operation>

<operation id="2568" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.0_ifconv:28  %word_buffer_m_V_addr_86 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_326

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_86"/></StgValue>
</operation>

<operation id="2569" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.0_ifconv:40  %word_buffer_m_V_load_83 = load i2* %word_buffer_m_V_addr_83, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_83"/></StgValue>
</operation>

<operation id="2570" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
.preheader928.preheader.0_ifconv:41  store i2 %word_buffer_m_V_load_83, i2* %line_buffer_m_V_addr_94, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2571" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.0_ifconv:42  %word_buffer_m_V_load_84 = load i2* %word_buffer_m_V_addr_84, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_84"/></StgValue>
</operation>

<operation id="2572" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
.preheader928.preheader.0_ifconv:43  store i2 %word_buffer_m_V_load_84, i2* %line_buffer_m_V_addr_95, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2573" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.0_ifconv:44  %word_buffer_m_V_load_85 = load i2* %word_buffer_m_V_addr_85, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_85"/></StgValue>
</operation>

<operation id="2574" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.0_ifconv:46  %word_buffer_m_V_load_86 = load i2* %word_buffer_m_V_addr_86, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_86"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2575" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_0_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.0_ifconv:29  %add_ln167 = add i9 %add_ln180_244, 9

]]></Node>
<StgValue><ssdm name="add_ln167"/></StgValue>
</operation>

<operation id="2576" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_0_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.0_ifconv:30  %zext_ln167 = zext i9 %add_ln167 to i64

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="2577" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_0_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.0_ifconv:31  %word_buffer_m_V_addr_87 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_87"/></StgValue>
</operation>

<operation id="2578" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.0_ifconv:44  %word_buffer_m_V_load_85 = load i2* %word_buffer_m_V_addr_85, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_85"/></StgValue>
</operation>

<operation id="2579" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
.preheader928.preheader.0_ifconv:45  store i2 %word_buffer_m_V_load_85, i2* %line_buffer_m_V_addr_96, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2580" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.0_ifconv:46  %word_buffer_m_V_load_86 = load i2* %word_buffer_m_V_addr_86, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_86"/></StgValue>
</operation>

<operation id="2581" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
.preheader928.preheader.0_ifconv:47  store i2 %word_buffer_m_V_load_86, i2* %line_buffer_m_V_addr_97, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2582" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_0_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.0_ifconv:49  %word_buffer_m_V_load_87 = load i2* %word_buffer_m_V_addr_87, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_87"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2583" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
.preheader928.preheader.0_ifconv:48  store i2 0, i2* %line_buffer_m_V_addr_98, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="2584" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
<literal name="rb_0_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.0_ifconv:49  %word_buffer_m_V_load_87 = load i2* %word_buffer_m_V_addr_87, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_87"/></StgValue>
</operation>

<operation id="2585" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader928.preheader.0_ifconv:50  %select_ln108_8 = select i1 %rb_0_read_1, i2 0, i2 %word_buffer_m_V_load_87

]]></Node>
<StgValue><ssdm name="select_ln108_8"/></StgValue>
</operation>

<operation id="2586" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="0" op_0_bw="0">
<![CDATA[
.preheader928.preheader.0_ifconv:51  br label %._crit_edge944.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="2587" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
._crit_edge939.0.7_ifconv:2  store i2 0, i2* %line_buffer_m_V_addr_98, align 1

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="2588" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge939.0.7_ifconv:3  %or_ln175 = or i1 %first_wrd, %rb_0_read_1

]]></Node>
<StgValue><ssdm name="or_ln175"/></StgValue>
</operation>

<operation id="2589" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.0.7_ifconv:4  %old_word_buffer_m_9_16 = load i2* %old_word_buffer_m_9_17, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_16"/></StgValue>
</operation>

<operation id="2590" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge939.0.7_ifconv:5  %select_ln175 = select i1 %or_ln175, i2 0, i2 %old_word_buffer_m_9_16

]]></Node>
<StgValue><ssdm name="select_ln175"/></StgValue>
</operation>

<operation id="2591" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.0.7_ifconv:6  br label %._crit_edge944.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2592" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge944.0_ifconv:0  %storemerge9 = phi i2 [ %select_ln175, %._crit_edge939.0.7_ifconv ], [ %select_ln108_8, %.preheader928.preheader.0_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge9"/></StgValue>
</operation>

<operation id="2593" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="640">
<![CDATA[
._crit_edge944.0_ifconv:1  store i2 %storemerge9, i2* %line_buffer_m_V_addr_99, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="2594" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge944.0_ifconv:2  %word_buffer_m_V_load_88 = load i2* %word_buffer_m_V_addr_88, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_88"/></StgValue>
</operation>

<operation id="2595" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge944.0_ifconv:4  %word_buffer_m_V_load_89 = load i2* %word_buffer_m_V_addr_89, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_89"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2596" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.0.0:0  %old_word_buffer_m_1_16 = load i2* %old_word_buffer_m_1_17, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_16"/></StgValue>
</operation>

<operation id="2597" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
._crit_edge939.0.0:1  store i2 %old_word_buffer_m_1_16, i2* %line_buffer_m_V_addr_90, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2598" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.0.0:2  %old_word_buffer_m_2_16 = load i2* %old_word_buffer_m_2_17, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_16"/></StgValue>
</operation>

<operation id="2599" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.0.0:3  br label %._crit_edge939.0.1

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2600" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
._crit_edge939.0.1.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_90, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2601" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.0.1.critedge:1  br label %._crit_edge939.0.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2602" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.0.1:0  %p_0438_0_0_1 = phi i2 [ %old_word_buffer_m_2_16, %._crit_edge939.0.0 ], [ 0, %._crit_edge939.0.1.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_0_1"/></StgValue>
</operation>

<operation id="2603" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
._crit_edge939.0.1:1  store i2 %p_0438_0_0_1, i2* %line_buffer_m_V_addr_91, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2604" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.0.1:2  br i1 %first_wrd, label %._crit_edge939.0.3.critedge, label %._crit_edge939.0.2

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2605" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.0.2:0  %old_word_buffer_m_3_16 = load i2* %old_word_buffer_m_3_17, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_16"/></StgValue>
</operation>

<operation id="2606" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.0.2:2  %old_word_buffer_m_4_16 = load i2* %old_word_buffer_m_4_17, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_16"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2607" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.0.2:0  %old_word_buffer_m_3_16 = load i2* %old_word_buffer_m_3_17, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_16"/></StgValue>
</operation>

<operation id="2608" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
._crit_edge939.0.2:1  store i2 %old_word_buffer_m_3_16, i2* %line_buffer_m_V_addr_92, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2609" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.0.2:2  %old_word_buffer_m_4_16 = load i2* %old_word_buffer_m_4_17, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_16"/></StgValue>
</operation>

<operation id="2610" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.0.2:3  br label %._crit_edge939.0.3

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2611" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
._crit_edge939.0.3.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_92, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2612" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.0.3.critedge:1  br label %._crit_edge939.0.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2613" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.0.3:0  %p_0438_0_0_3 = phi i2 [ %old_word_buffer_m_4_16, %._crit_edge939.0.2 ], [ 0, %._crit_edge939.0.3.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_0_3"/></StgValue>
</operation>

<operation id="2614" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
._crit_edge939.0.3:1  store i2 %p_0438_0_0_3, i2* %line_buffer_m_V_addr_93, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2615" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.0.3:2  br i1 %first_wrd, label %._crit_edge939.0.5.critedge, label %._crit_edge939.0.4

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2616" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.0.4:0  %old_word_buffer_m_5_16 = load i2* %old_word_buffer_m_5_17, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_16"/></StgValue>
</operation>

<operation id="2617" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.0.4:2  %old_word_buffer_m_6_16 = load i2* %old_word_buffer_m_6_17, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_16"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2618" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.0.4:0  %old_word_buffer_m_5_16 = load i2* %old_word_buffer_m_5_17, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_16"/></StgValue>
</operation>

<operation id="2619" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
._crit_edge939.0.4:1  store i2 %old_word_buffer_m_5_16, i2* %line_buffer_m_V_addr_94, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2620" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.0.4:2  %old_word_buffer_m_6_16 = load i2* %old_word_buffer_m_6_17, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_16"/></StgValue>
</operation>

<operation id="2621" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.0.4:3  br label %._crit_edge939.0.5

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2622" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
._crit_edge939.0.5.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_94, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2623" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.0.5.critedge:1  br label %._crit_edge939.0.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2624" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.0.5:0  %p_0438_0_0_5 = phi i2 [ %old_word_buffer_m_6_16, %._crit_edge939.0.4 ], [ 0, %._crit_edge939.0.5.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_0_5"/></StgValue>
</operation>

<operation id="2625" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
._crit_edge939.0.5:1  store i2 %p_0438_0_0_5, i2* %line_buffer_m_V_addr_95, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2626" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.0.5:2  br i1 %first_wrd, label %._crit_edge939.0.7.critedge, label %._crit_edge939.0.6

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2627" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.0.6:0  %old_word_buffer_m_7_16 = load i2* %old_word_buffer_m_7_17, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_16"/></StgValue>
</operation>

<operation id="2628" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.0.6:2  %old_word_buffer_m_8_16 = load i2* %old_word_buffer_m_8_17, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_16"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2629" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.0.6:0  %old_word_buffer_m_7_16 = load i2* %old_word_buffer_m_7_17, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_16"/></StgValue>
</operation>

<operation id="2630" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
._crit_edge939.0.6:1  store i2 %old_word_buffer_m_7_16, i2* %line_buffer_m_V_addr_96, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2631" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.0.6:2  %old_word_buffer_m_8_16 = load i2* %old_word_buffer_m_8_17, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_16"/></StgValue>
</operation>

<operation id="2632" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.0.6:3  br label %._crit_edge939.0.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2633" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
._crit_edge939.0.7.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_96, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2634" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.0.7.critedge:1  br label %._crit_edge939.0.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2635" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.0.7_ifconv:0  %p_0438_0_0_7 = phi i2 [ %old_word_buffer_m_8_16, %._crit_edge939.0.6 ], [ 0, %._crit_edge939.0.7.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_0_7"/></StgValue>
</operation>

<operation id="2636" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640">
<![CDATA[
._crit_edge939.0.7_ifconv:1  store i2 %p_0438_0_0_7, i2* %line_buffer_m_V_addr_97, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2637" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.0.7_ifconv:4  %old_word_buffer_m_9_16 = load i2* %old_word_buffer_m_9_17, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_16"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2638" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge944.0_ifconv:2  %word_buffer_m_V_load_88 = load i2* %word_buffer_m_V_addr_88, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_88"/></StgValue>
</operation>

<operation id="2639" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge944.0_ifconv:3  store i2 %word_buffer_m_V_load_88, i2* %line_buffer_m_V_addr_80, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2640" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge944.0_ifconv:4  %word_buffer_m_V_load_89 = load i2* %word_buffer_m_V_addr_89, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_89"/></StgValue>
</operation>

<operation id="2641" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge944.0_ifconv:5  store i2 %word_buffer_m_V_load_89, i2* %line_buffer_m_V_addr_81, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2642" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge944.0_ifconv:6  %word_buffer_m_V_load_90 = load i2* %word_buffer_m_V_addr_90, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_90"/></StgValue>
</operation>

<operation id="2643" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge944.0_ifconv:8  %word_buffer_m_V_load_91 = load i2* %word_buffer_m_V_addr_91, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_91"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2644" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge944.0_ifconv:6  %word_buffer_m_V_load_90 = load i2* %word_buffer_m_V_addr_90, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_90"/></StgValue>
</operation>

<operation id="2645" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge944.0_ifconv:7  store i2 %word_buffer_m_V_load_90, i2* %line_buffer_m_V_addr_82, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2646" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge944.0_ifconv:8  %word_buffer_m_V_load_91 = load i2* %word_buffer_m_V_addr_91, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_91"/></StgValue>
</operation>

<operation id="2647" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge944.0_ifconv:9  store i2 %word_buffer_m_V_load_91, i2* %line_buffer_m_V_addr_83, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2648" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge944.0_ifconv:10  %word_buffer_m_V_load_92 = load i2* %word_buffer_m_V_addr_92, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_92"/></StgValue>
</operation>

<operation id="2649" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge944.0_ifconv:12  %word_buffer_m_V_load_93 = load i2* %word_buffer_m_V_addr_93, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_93"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2650" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge944.0_ifconv:10  %word_buffer_m_V_load_92 = load i2* %word_buffer_m_V_addr_92, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_92"/></StgValue>
</operation>

<operation id="2651" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge944.0_ifconv:11  store i2 %word_buffer_m_V_load_92, i2* %line_buffer_m_V_addr_84, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2652" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge944.0_ifconv:12  %word_buffer_m_V_load_93 = load i2* %word_buffer_m_V_addr_93, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_93"/></StgValue>
</operation>

<operation id="2653" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge944.0_ifconv:13  store i2 %word_buffer_m_V_load_93, i2* %line_buffer_m_V_addr_85, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2654" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge944.0_ifconv:14  %word_buffer_m_V_load_94 = load i2* %word_buffer_m_V_addr_94, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_94"/></StgValue>
</operation>

<operation id="2655" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge944.0_ifconv:16  %word_buffer_m_V_load_95 = load i2* %word_buffer_m_V_addr_95, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_95"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2656" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge944.0_ifconv:14  %word_buffer_m_V_load_94 = load i2* %word_buffer_m_V_addr_94, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_94"/></StgValue>
</operation>

<operation id="2657" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge944.0_ifconv:15  store i2 %word_buffer_m_V_load_94, i2* %line_buffer_m_V_addr_86, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2658" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge944.0_ifconv:16  %word_buffer_m_V_load_95 = load i2* %word_buffer_m_V_addr_95, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_95"/></StgValue>
</operation>

<operation id="2659" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge944.0_ifconv:17  store i2 %word_buffer_m_V_load_95, i2* %line_buffer_m_V_addr_87, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2660" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_0_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge944.0_ifconv:19  %word_buffer_m_V_load_96 = load i2* %word_buffer_m_V_addr_96, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_96"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2661" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge944.0_ifconv:18  store i2 0, i2* %line_buffer_m_V_addr_88, align 1

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="2662" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_0_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge944.0_ifconv:19  %word_buffer_m_V_load_96 = load i2* %word_buffer_m_V_addr_96, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_96"/></StgValue>
</operation>

<operation id="2663" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge944.0_ifconv:20  %select_ln108_9 = select i1 %rb_0_read_1, i2 0, i2 %word_buffer_m_V_load_96

]]></Node>
<StgValue><ssdm name="select_ln108_9"/></StgValue>
</operation>

<operation id="2664" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
._crit_edge944.0_ifconv:21  store i2 %select_ln108_9, i2* %line_buffer_m_V_addr_89, align 1

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="2665" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge944.0_ifconv:22  %sub_ln1354_1 = sub i6 1, %rhs_V

]]></Node>
<StgValue><ssdm name="sub_ln1354_1"/></StgValue>
</operation>

<operation id="2666" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
._crit_edge944.0_ifconv:23  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %sub_ln1354_1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="2667" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge944.0_ifconv:24  br i1 %tmp_33, label %.preheader.preheader.1, label %.preheader928.preheader.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="2668" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="5" op_0_bw="6">
<![CDATA[
.preheader928.preheader.1_ifconv:0  %trunc_ln180_8 = trunc i6 %sub_ln1354_1 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln180_8"/></StgValue>
</operation>

<operation id="2669" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader928.preheader.1_ifconv:1  %add_ln180_252 = add i5 %zext_ln180_251, %trunc_ln180_8

]]></Node>
<StgValue><ssdm name="add_ln180_252"/></StgValue>
</operation>

<operation id="2670" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader928.preheader.1_ifconv:2  %tmp_34 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %add_ln180_252, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="2671" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="9" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:3  %zext_ln180_327 = zext i8 %tmp_34 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_327"/></StgValue>
</operation>

<operation id="2672" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader928.preheader.1_ifconv:4  %tmp_35 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln180_252, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="2673" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="9" op_0_bw="6">
<![CDATA[
.preheader928.preheader.1_ifconv:5  %zext_ln180_328 = zext i6 %tmp_35 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_328"/></StgValue>
</operation>

<operation id="2674" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.1_ifconv:6  %add_ln180_253 = add i9 %zext_ln180_328, %zext_ln180_327

]]></Node>
<StgValue><ssdm name="add_ln180_253"/></StgValue>
</operation>

<operation id="2675" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.1_ifconv:8  %or_ln180_72 = or i9 %add_ln180_253, 1

]]></Node>
<StgValue><ssdm name="or_ln180_72"/></StgValue>
</operation>

<operation id="2676" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.1_ifconv:9  %zext_ln180_330 = zext i9 %or_ln180_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_330"/></StgValue>
</operation>

<operation id="2677" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.1_ifconv:10  %word_buffer_m_V_addr_97 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_330

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_97"/></StgValue>
</operation>

<operation id="2678" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.1_ifconv:11  %add_ln180_254 = add i9 2, %add_ln180_253

]]></Node>
<StgValue><ssdm name="add_ln180_254"/></StgValue>
</operation>

<operation id="2679" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.1_ifconv:12  %zext_ln180_331 = zext i9 %add_ln180_254 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_331"/></StgValue>
</operation>

<operation id="2680" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.1_ifconv:13  %word_buffer_m_V_addr_98 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_331

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_98"/></StgValue>
</operation>

<operation id="2681" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:36  %word_buffer_m_V_load_97 = load i2* %word_buffer_m_V_addr_97, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_97"/></StgValue>
</operation>

<operation id="2682" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:38  %word_buffer_m_V_load_98 = load i2* %word_buffer_m_V_addr_98, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_98"/></StgValue>
</operation>

<operation id="2683" st_id="89" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.1:0  %add_ln1353_7 = add i6 %sub_ln1354_1, 8

]]></Node>
<StgValue><ssdm name="add_ln1353_7"/></StgValue>
</operation>

<operation id="2684" st_id="89" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.1:1  %add_ln174 = add i6 %zext_ln139, %add_ln1353_7

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>

<operation id="2685" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.1:2  %sext_ln174 = sext i6 %add_ln174 to i64

]]></Node>
<StgValue><ssdm name="sext_ln174"/></StgValue>
</operation>

<operation id="2686" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.1:3  %old_word_buffer_m_0_15 = getelementptr [16 x i2]* %old_word_buffer_m_0_V, i64 0, i64 %sext_ln174

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_15"/></StgValue>
</operation>

<operation id="2687" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.1:4  %old_word_buffer_m_1_19 = getelementptr [16 x i2]* %old_word_buffer_m_1_V, i64 0, i64 %sext_ln174

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_19"/></StgValue>
</operation>

<operation id="2688" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.1:5  %old_word_buffer_m_2_19 = getelementptr [16 x i2]* %old_word_buffer_m_2_V, i64 0, i64 %sext_ln174

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_19"/></StgValue>
</operation>

<operation id="2689" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.1:6  %old_word_buffer_m_3_19 = getelementptr [16 x i2]* %old_word_buffer_m_3_V, i64 0, i64 %sext_ln174

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_19"/></StgValue>
</operation>

<operation id="2690" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.1:7  %old_word_buffer_m_4_19 = getelementptr [16 x i2]* %old_word_buffer_m_4_V, i64 0, i64 %sext_ln174

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_19"/></StgValue>
</operation>

<operation id="2691" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.1:8  %old_word_buffer_m_5_19 = getelementptr [16 x i2]* %old_word_buffer_m_5_V, i64 0, i64 %sext_ln174

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_19"/></StgValue>
</operation>

<operation id="2692" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.1:9  %old_word_buffer_m_6_19 = getelementptr [16 x i2]* %old_word_buffer_m_6_V, i64 0, i64 %sext_ln174

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_19"/></StgValue>
</operation>

<operation id="2693" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.1:10  %old_word_buffer_m_7_19 = getelementptr [16 x i2]* %old_word_buffer_m_7_V, i64 0, i64 %sext_ln174

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_19"/></StgValue>
</operation>

<operation id="2694" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.1:11  %old_word_buffer_m_8_19 = getelementptr [16 x i2]* %old_word_buffer_m_8_V, i64 0, i64 %sext_ln174

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_19"/></StgValue>
</operation>

<operation id="2695" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.1:12  %old_word_buffer_m_9_19 = getelementptr [16 x i2]* %old_word_buffer_m_9_V, i64 0, i64 %sext_ln174

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_19"/></StgValue>
</operation>

<operation id="2696" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.1:13  br i1 %first_wrd, label %._crit_edge939.1.1.critedge, label %._crit_edge939.1.0

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2697" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
<literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.1.0:0  %old_word_buffer_m_1_18 = load i2* %old_word_buffer_m_1_19, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_18"/></StgValue>
</operation>

<operation id="2698" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
<literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.1.0:2  %old_word_buffer_m_2_18 = load i2* %old_word_buffer_m_2_19, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_18"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2699" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.1_ifconv:14  %add_ln180_255 = add i9 3, %add_ln180_253

]]></Node>
<StgValue><ssdm name="add_ln180_255"/></StgValue>
</operation>

<operation id="2700" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.1_ifconv:15  %zext_ln180_332 = zext i9 %add_ln180_255 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_332"/></StgValue>
</operation>

<operation id="2701" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.1_ifconv:16  %word_buffer_m_V_addr_99 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_332

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_99"/></StgValue>
</operation>

<operation id="2702" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.1_ifconv:17  %add_ln180_256 = add i9 4, %add_ln180_253

]]></Node>
<StgValue><ssdm name="add_ln180_256"/></StgValue>
</operation>

<operation id="2703" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.1_ifconv:18  %zext_ln180_333 = zext i9 %add_ln180_256 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_333"/></StgValue>
</operation>

<operation id="2704" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.1_ifconv:19  %word_buffer_m_V_addr_100 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_333

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_100"/></StgValue>
</operation>

<operation id="2705" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:36  %word_buffer_m_V_load_97 = load i2* %word_buffer_m_V_addr_97, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_97"/></StgValue>
</operation>

<operation id="2706" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
.preheader928.preheader.1_ifconv:37  store i2 %word_buffer_m_V_load_97, i2* %line_buffer_m_V_addr_110, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2707" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:38  %word_buffer_m_V_load_98 = load i2* %word_buffer_m_V_addr_98, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_98"/></StgValue>
</operation>

<operation id="2708" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
.preheader928.preheader.1_ifconv:39  store i2 %word_buffer_m_V_load_98, i2* %line_buffer_m_V_addr_111, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2709" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:40  %word_buffer_m_V_load_99 = load i2* %word_buffer_m_V_addr_99, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_99"/></StgValue>
</operation>

<operation id="2710" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:42  %word_buffer_m_V_load_100 = load i2* %word_buffer_m_V_addr_100, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_100"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2711" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.1_ifconv:20  %add_ln180_257 = add i9 5, %add_ln180_253

]]></Node>
<StgValue><ssdm name="add_ln180_257"/></StgValue>
</operation>

<operation id="2712" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.1_ifconv:21  %zext_ln180_334 = zext i9 %add_ln180_257 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_334"/></StgValue>
</operation>

<operation id="2713" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.1_ifconv:22  %word_buffer_m_V_addr_101 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_334

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_101"/></StgValue>
</operation>

<operation id="2714" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.1_ifconv:23  %add_ln180_258 = add i9 6, %add_ln180_253

]]></Node>
<StgValue><ssdm name="add_ln180_258"/></StgValue>
</operation>

<operation id="2715" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.1_ifconv:24  %zext_ln180_335 = zext i9 %add_ln180_258 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_335"/></StgValue>
</operation>

<operation id="2716" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.1_ifconv:25  %word_buffer_m_V_addr_102 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_335

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_102"/></StgValue>
</operation>

<operation id="2717" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:40  %word_buffer_m_V_load_99 = load i2* %word_buffer_m_V_addr_99, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_99"/></StgValue>
</operation>

<operation id="2718" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
.preheader928.preheader.1_ifconv:41  store i2 %word_buffer_m_V_load_99, i2* %line_buffer_m_V_addr_112, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2719" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:42  %word_buffer_m_V_load_100 = load i2* %word_buffer_m_V_addr_100, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_100"/></StgValue>
</operation>

<operation id="2720" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
.preheader928.preheader.1_ifconv:43  store i2 %word_buffer_m_V_load_100, i2* %line_buffer_m_V_addr_113, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2721" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:44  %word_buffer_m_V_load_101 = load i2* %word_buffer_m_V_addr_101, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_101"/></StgValue>
</operation>

<operation id="2722" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:46  %word_buffer_m_V_load_102 = load i2* %word_buffer_m_V_addr_102, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_102"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2723" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.1_ifconv:26  %add_ln180_259 = add i9 7, %add_ln180_253

]]></Node>
<StgValue><ssdm name="add_ln180_259"/></StgValue>
</operation>

<operation id="2724" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.1_ifconv:27  %zext_ln180_336 = zext i9 %add_ln180_259 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_336"/></StgValue>
</operation>

<operation id="2725" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.1_ifconv:28  %word_buffer_m_V_addr_103 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_336

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_103"/></StgValue>
</operation>

<operation id="2726" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.1_ifconv:29  %add_ln180_260 = add i9 8, %add_ln180_253

]]></Node>
<StgValue><ssdm name="add_ln180_260"/></StgValue>
</operation>

<operation id="2727" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.1_ifconv:30  %zext_ln180_337 = zext i9 %add_ln180_260 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_337"/></StgValue>
</operation>

<operation id="2728" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.1_ifconv:31  %word_buffer_m_V_addr_104 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_337

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_104"/></StgValue>
</operation>

<operation id="2729" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:44  %word_buffer_m_V_load_101 = load i2* %word_buffer_m_V_addr_101, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_101"/></StgValue>
</operation>

<operation id="2730" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
.preheader928.preheader.1_ifconv:45  store i2 %word_buffer_m_V_load_101, i2* %line_buffer_m_V_addr_114, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2731" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:46  %word_buffer_m_V_load_102 = load i2* %word_buffer_m_V_addr_102, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_102"/></StgValue>
</operation>

<operation id="2732" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
.preheader928.preheader.1_ifconv:47  store i2 %word_buffer_m_V_load_102, i2* %line_buffer_m_V_addr_115, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2733" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:48  %word_buffer_m_V_load_103 = load i2* %word_buffer_m_V_addr_103, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_103"/></StgValue>
</operation>

<operation id="2734" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:50  %word_buffer_m_V_load_104 = load i2* %word_buffer_m_V_addr_104, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_104"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2735" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_1_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.1_ifconv:7  %zext_ln180_329 = zext i9 %add_ln180_253 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_329"/></StgValue>
</operation>

<operation id="2736" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_1_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.1_ifconv:32  %word_buffer_m_V_addr_105 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_329

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_105"/></StgValue>
</operation>

<operation id="2737" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_1_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.1_ifconv:33  %add_ln167_1 = add i9 9, %add_ln180_253

]]></Node>
<StgValue><ssdm name="add_ln167_1"/></StgValue>
</operation>

<operation id="2738" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_1_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.1_ifconv:34  %zext_ln167_1 = zext i9 %add_ln167_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln167_1"/></StgValue>
</operation>

<operation id="2739" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_1_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.1_ifconv:35  %word_buffer_m_V_addr_106 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln167_1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_106"/></StgValue>
</operation>

<operation id="2740" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:48  %word_buffer_m_V_load_103 = load i2* %word_buffer_m_V_addr_103, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_103"/></StgValue>
</operation>

<operation id="2741" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
.preheader928.preheader.1_ifconv:49  store i2 %word_buffer_m_V_load_103, i2* %line_buffer_m_V_addr_116, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2742" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:50  %word_buffer_m_V_load_104 = load i2* %word_buffer_m_V_addr_104, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_104"/></StgValue>
</operation>

<operation id="2743" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
.preheader928.preheader.1_ifconv:51  store i2 %word_buffer_m_V_load_104, i2* %line_buffer_m_V_addr_117, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2744" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_1_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:52  %word_buffer_m_V_load_105 = load i2* %word_buffer_m_V_addr_105, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_105"/></StgValue>
</operation>

<operation id="2745" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_1_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:55  %word_buffer_m_V_load_106 = load i2* %word_buffer_m_V_addr_106, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_106"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2746" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="lb_1_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:52  %word_buffer_m_V_load_105 = load i2* %word_buffer_m_V_addr_105, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_105"/></StgValue>
</operation>

<operation id="2747" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader928.preheader.1_ifconv:53  %select_ln107_7 = select i1 %lb_1_read_1, i2 0, i2 %word_buffer_m_V_load_105

]]></Node>
<StgValue><ssdm name="select_ln107_7"/></StgValue>
</operation>

<operation id="2748" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
.preheader928.preheader.1_ifconv:54  store i2 %select_ln107_7, i2* %line_buffer_m_V_addr_118, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="2749" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="rb_1_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.1_ifconv:55  %word_buffer_m_V_load_106 = load i2* %word_buffer_m_V_addr_106, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_106"/></StgValue>
</operation>

<operation id="2750" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader928.preheader.1_ifconv:56  %select_ln108_10 = select i1 %rb_1_read_1, i2 0, i2 %word_buffer_m_V_load_106

]]></Node>
<StgValue><ssdm name="select_ln108_10"/></StgValue>
</operation>

<operation id="2751" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="0" op_0_bw="0">
<![CDATA[
.preheader928.preheader.1_ifconv:57  br label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="2752" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge939.1.7_ifconv:2  %or_ln174 = or i1 %first_wrd, %lb_1_read_1

]]></Node>
<StgValue><ssdm name="or_ln174"/></StgValue>
</operation>

<operation id="2753" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.1.7_ifconv:3  %old_word_buffer_m_0_14 = load i2* %old_word_buffer_m_0_15, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_14"/></StgValue>
</operation>

<operation id="2754" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge939.1.7_ifconv:4  %select_ln174 = select i1 %or_ln174, i2 0, i2 %old_word_buffer_m_0_14

]]></Node>
<StgValue><ssdm name="select_ln174"/></StgValue>
</operation>

<operation id="2755" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
._crit_edge939.1.7_ifconv:5  store i2 %select_ln174, i2* %line_buffer_m_V_addr_118, align 1

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="2756" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge939.1.7_ifconv:6  %or_ln175_1 = or i1 %first_wrd, %rb_1_read_1

]]></Node>
<StgValue><ssdm name="or_ln175_1"/></StgValue>
</operation>

<operation id="2757" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.1.7_ifconv:7  %old_word_buffer_m_9_18 = load i2* %old_word_buffer_m_9_19, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_18"/></StgValue>
</operation>

<operation id="2758" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge939.1.7_ifconv:8  %select_ln175_1 = select i1 %or_ln175_1, i2 0, i2 %old_word_buffer_m_9_18

]]></Node>
<StgValue><ssdm name="select_ln175_1"/></StgValue>
</operation>

<operation id="2759" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.1.7_ifconv:9  br label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2760" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ifconv:0  %storemerge10 = phi i2 [ %select_ln175_1, %._crit_edge939.1.7_ifconv ], [ %select_ln108_10, %.preheader928.preheader.1_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge10"/></StgValue>
</operation>

<operation id="2761" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="640" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="0" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0" op_192_bw="0" op_193_bw="0" op_194_bw="0" op_195_bw="0" op_196_bw="0">
<![CDATA[
_ifconv:1  store i2 %storemerge10, i2* %line_buffer_m_V_addr_119, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="2762" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:2  %word_buffer_m_V_load_107 = load i2* %word_buffer_m_V_addr_107, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_107"/></StgValue>
</operation>

<operation id="2763" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:4  %word_buffer_m_V_load_108 = load i2* %word_buffer_m_V_addr_108, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_108"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2764" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.1.0:0  %old_word_buffer_m_1_18 = load i2* %old_word_buffer_m_1_19, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_18"/></StgValue>
</operation>

<operation id="2765" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
._crit_edge939.1.0:1  store i2 %old_word_buffer_m_1_18, i2* %line_buffer_m_V_addr_110, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2766" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.1.0:2  %old_word_buffer_m_2_18 = load i2* %old_word_buffer_m_2_19, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_18"/></StgValue>
</operation>

<operation id="2767" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.1.0:3  br label %._crit_edge939.1.1

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2768" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
._crit_edge939.1.1.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_110, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2769" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.1.1.critedge:1  br label %._crit_edge939.1.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2770" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.1.1:0  %p_0438_0_1_1 = phi i2 [ %old_word_buffer_m_2_18, %._crit_edge939.1.0 ], [ 0, %._crit_edge939.1.1.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_1_1"/></StgValue>
</operation>

<operation id="2771" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
._crit_edge939.1.1:1  store i2 %p_0438_0_1_1, i2* %line_buffer_m_V_addr_111, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2772" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.1.1:2  br i1 %first_wrd, label %._crit_edge939.1.3.critedge, label %._crit_edge939.1.2

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2773" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.1.2:0  %old_word_buffer_m_3_18 = load i2* %old_word_buffer_m_3_19, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_18"/></StgValue>
</operation>

<operation id="2774" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.1.2:2  %old_word_buffer_m_4_18 = load i2* %old_word_buffer_m_4_19, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_18"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2775" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.1.2:0  %old_word_buffer_m_3_18 = load i2* %old_word_buffer_m_3_19, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_18"/></StgValue>
</operation>

<operation id="2776" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
._crit_edge939.1.2:1  store i2 %old_word_buffer_m_3_18, i2* %line_buffer_m_V_addr_112, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2777" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.1.2:2  %old_word_buffer_m_4_18 = load i2* %old_word_buffer_m_4_19, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_18"/></StgValue>
</operation>

<operation id="2778" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.1.2:3  br label %._crit_edge939.1.3

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2779" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
._crit_edge939.1.3.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_112, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2780" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.1.3.critedge:1  br label %._crit_edge939.1.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2781" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.1.3:0  %p_0438_0_1_3 = phi i2 [ %old_word_buffer_m_4_18, %._crit_edge939.1.2 ], [ 0, %._crit_edge939.1.3.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_1_3"/></StgValue>
</operation>

<operation id="2782" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
._crit_edge939.1.3:1  store i2 %p_0438_0_1_3, i2* %line_buffer_m_V_addr_113, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2783" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.1.3:2  br i1 %first_wrd, label %._crit_edge939.1.5.critedge, label %._crit_edge939.1.4

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2784" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.1.4:0  %old_word_buffer_m_5_18 = load i2* %old_word_buffer_m_5_19, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_18"/></StgValue>
</operation>

<operation id="2785" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.1.4:2  %old_word_buffer_m_6_18 = load i2* %old_word_buffer_m_6_19, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_18"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2786" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.1.4:0  %old_word_buffer_m_5_18 = load i2* %old_word_buffer_m_5_19, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_18"/></StgValue>
</operation>

<operation id="2787" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
._crit_edge939.1.4:1  store i2 %old_word_buffer_m_5_18, i2* %line_buffer_m_V_addr_114, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2788" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.1.4:2  %old_word_buffer_m_6_18 = load i2* %old_word_buffer_m_6_19, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_18"/></StgValue>
</operation>

<operation id="2789" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.1.4:3  br label %._crit_edge939.1.5

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2790" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
._crit_edge939.1.5.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_114, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2791" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.1.5.critedge:1  br label %._crit_edge939.1.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2792" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.1.5:0  %p_0438_0_1_5 = phi i2 [ %old_word_buffer_m_6_18, %._crit_edge939.1.4 ], [ 0, %._crit_edge939.1.5.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_1_5"/></StgValue>
</operation>

<operation id="2793" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
._crit_edge939.1.5:1  store i2 %p_0438_0_1_5, i2* %line_buffer_m_V_addr_115, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2794" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.1.5:2  br i1 %first_wrd, label %._crit_edge939.1.7.critedge, label %._crit_edge939.1.6

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2795" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.1.6:0  %old_word_buffer_m_7_18 = load i2* %old_word_buffer_m_7_19, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_18"/></StgValue>
</operation>

<operation id="2796" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.1.6:2  %old_word_buffer_m_8_18 = load i2* %old_word_buffer_m_8_19, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_18"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2797" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.1.6:0  %old_word_buffer_m_7_18 = load i2* %old_word_buffer_m_7_19, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_18"/></StgValue>
</operation>

<operation id="2798" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
._crit_edge939.1.6:1  store i2 %old_word_buffer_m_7_18, i2* %line_buffer_m_V_addr_116, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2799" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.1.6:2  %old_word_buffer_m_8_18 = load i2* %old_word_buffer_m_8_19, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_18"/></StgValue>
</operation>

<operation id="2800" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.1.6:3  br label %._crit_edge939.1.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2801" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
._crit_edge939.1.7.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_116, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2802" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.1.7.critedge:1  br label %._crit_edge939.1.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2803" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.1.7_ifconv:0  %p_0438_0_1_7 = phi i2 [ %old_word_buffer_m_8_18, %._crit_edge939.1.6 ], [ 0, %._crit_edge939.1.7.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_1_7"/></StgValue>
</operation>

<operation id="2804" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
._crit_edge939.1.7_ifconv:1  store i2 %p_0438_0_1_7, i2* %line_buffer_m_V_addr_117, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2805" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.1.7_ifconv:3  %old_word_buffer_m_0_14 = load i2* %old_word_buffer_m_0_15, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_14"/></StgValue>
</operation>

<operation id="2806" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.1.7_ifconv:7  %old_word_buffer_m_9_18 = load i2* %old_word_buffer_m_9_19, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_18"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2807" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:2  %word_buffer_m_V_load_107 = load i2* %word_buffer_m_V_addr_107, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_107"/></StgValue>
</operation>

<operation id="2808" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
_ifconv:3  store i2 %word_buffer_m_V_load_107, i2* %line_buffer_m_V_addr_100, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2809" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:4  %word_buffer_m_V_load_108 = load i2* %word_buffer_m_V_addr_108, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_108"/></StgValue>
</operation>

<operation id="2810" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
_ifconv:5  store i2 %word_buffer_m_V_load_108, i2* %line_buffer_m_V_addr_101, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2811" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:6  %word_buffer_m_V_load_109 = load i2* %word_buffer_m_V_addr_109, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_109"/></StgValue>
</operation>

<operation id="2812" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:8  %word_buffer_m_V_load_110 = load i2* %word_buffer_m_V_addr_110, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_110"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2813" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:6  %word_buffer_m_V_load_109 = load i2* %word_buffer_m_V_addr_109, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_109"/></StgValue>
</operation>

<operation id="2814" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
_ifconv:7  store i2 %word_buffer_m_V_load_109, i2* %line_buffer_m_V_addr_102, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2815" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:8  %word_buffer_m_V_load_110 = load i2* %word_buffer_m_V_addr_110, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_110"/></StgValue>
</operation>

<operation id="2816" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
_ifconv:9  store i2 %word_buffer_m_V_load_110, i2* %line_buffer_m_V_addr_103, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2817" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:10  %word_buffer_m_V_load_111 = load i2* %word_buffer_m_V_addr_111, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_111"/></StgValue>
</operation>

<operation id="2818" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:12  %word_buffer_m_V_load_112 = load i2* %word_buffer_m_V_addr_112, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_112"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2819" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:10  %word_buffer_m_V_load_111 = load i2* %word_buffer_m_V_addr_111, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_111"/></StgValue>
</operation>

<operation id="2820" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
_ifconv:11  store i2 %word_buffer_m_V_load_111, i2* %line_buffer_m_V_addr_104, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2821" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:12  %word_buffer_m_V_load_112 = load i2* %word_buffer_m_V_addr_112, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_112"/></StgValue>
</operation>

<operation id="2822" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
_ifconv:13  store i2 %word_buffer_m_V_load_112, i2* %line_buffer_m_V_addr_105, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2823" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:14  %word_buffer_m_V_load_113 = load i2* %word_buffer_m_V_addr_113, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_113"/></StgValue>
</operation>

<operation id="2824" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:16  %word_buffer_m_V_load_114 = load i2* %word_buffer_m_V_addr_114, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_114"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2825" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:14  %word_buffer_m_V_load_113 = load i2* %word_buffer_m_V_addr_113, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_113"/></StgValue>
</operation>

<operation id="2826" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
_ifconv:15  store i2 %word_buffer_m_V_load_113, i2* %line_buffer_m_V_addr_106, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2827" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:16  %word_buffer_m_V_load_114 = load i2* %word_buffer_m_V_addr_114, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_114"/></StgValue>
</operation>

<operation id="2828" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
_ifconv:17  store i2 %word_buffer_m_V_load_114, i2* %line_buffer_m_V_addr_107, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2829" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_1_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:18  %word_buffer_m_V_load_115 = load i2* %word_buffer_m_V_addr_115, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_115"/></StgValue>
</operation>

<operation id="2830" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_1_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:21  %word_buffer_m_V_load_116 = load i2* %word_buffer_m_V_addr_116, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_116"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2831" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_1_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:18  %word_buffer_m_V_load_115 = load i2* %word_buffer_m_V_addr_115, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_115"/></StgValue>
</operation>

<operation id="2832" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:19  %select_ln107_8 = select i1 %lb_1_read_1, i2 0, i2 %word_buffer_m_V_load_115

]]></Node>
<StgValue><ssdm name="select_ln107_8"/></StgValue>
</operation>

<operation id="2833" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
_ifconv:20  store i2 %select_ln107_8, i2* %line_buffer_m_V_addr_108, align 1

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="2834" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_1_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:21  %word_buffer_m_V_load_116 = load i2* %word_buffer_m_V_addr_116, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_116"/></StgValue>
</operation>

<operation id="2835" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:22  %select_ln108_11 = select i1 %rb_1_read_1, i2 0, i2 %word_buffer_m_V_load_116

]]></Node>
<StgValue><ssdm name="select_ln108_11"/></StgValue>
</operation>

<operation id="2836" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0">
<![CDATA[
_ifconv:23  store i2 %select_ln108_11, i2* %line_buffer_m_V_addr_109, align 1

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="2837" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:24  %sub_ln1354_2 = sub i6 2, %rhs_V

]]></Node>
<StgValue><ssdm name="sub_ln1354_2"/></StgValue>
</operation>

<operation id="2838" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ifconv:25  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %sub_ln1354_2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="2839" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:26  br i1 %tmp_36, label %.preheader.preheader.2, label %.preheader928.preheader.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="2840" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="5" op_0_bw="6">
<![CDATA[
.preheader928.preheader.2_ifconv:0  %trunc_ln180_9 = trunc i6 %sub_ln1354_2 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln180_9"/></StgValue>
</operation>

<operation id="2841" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader928.preheader.2_ifconv:1  %add_ln180_261 = add i5 %zext_ln180_251, %trunc_ln180_9

]]></Node>
<StgValue><ssdm name="add_ln180_261"/></StgValue>
</operation>

<operation id="2842" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader928.preheader.2_ifconv:2  %tmp_37 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %add_ln180_261, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2843" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="9" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:3  %zext_ln180_338 = zext i8 %tmp_37 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_338"/></StgValue>
</operation>

<operation id="2844" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader928.preheader.2_ifconv:4  %tmp_38 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln180_261, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="2845" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="9" op_0_bw="6">
<![CDATA[
.preheader928.preheader.2_ifconv:5  %zext_ln180_339 = zext i6 %tmp_38 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_339"/></StgValue>
</operation>

<operation id="2846" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.2_ifconv:6  %add_ln180_262 = add i9 %zext_ln180_339, %zext_ln180_338

]]></Node>
<StgValue><ssdm name="add_ln180_262"/></StgValue>
</operation>

<operation id="2847" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.2_ifconv:8  %or_ln180_73 = or i9 %add_ln180_262, 1

]]></Node>
<StgValue><ssdm name="or_ln180_73"/></StgValue>
</operation>

<operation id="2848" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.2_ifconv:9  %zext_ln180_341 = zext i9 %or_ln180_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_341"/></StgValue>
</operation>

<operation id="2849" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.2_ifconv:10  %word_buffer_m_V_addr_117 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_341

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_117"/></StgValue>
</operation>

<operation id="2850" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.2_ifconv:11  %add_ln180_263 = add i9 2, %add_ln180_262

]]></Node>
<StgValue><ssdm name="add_ln180_263"/></StgValue>
</operation>

<operation id="2851" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.2_ifconv:12  %zext_ln180_342 = zext i9 %add_ln180_263 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_342"/></StgValue>
</operation>

<operation id="2852" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.2_ifconv:13  %word_buffer_m_V_addr_118 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_342

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_118"/></StgValue>
</operation>

<operation id="2853" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:36  %word_buffer_m_V_load_117 = load i2* %word_buffer_m_V_addr_117, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_117"/></StgValue>
</operation>

<operation id="2854" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:38  %word_buffer_m_V_load_118 = load i2* %word_buffer_m_V_addr_118, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_118"/></StgValue>
</operation>

<operation id="2855" st_id="103" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.2:0  %add_ln1353_8 = add i6 %sub_ln1354_2, 8

]]></Node>
<StgValue><ssdm name="add_ln1353_8"/></StgValue>
</operation>

<operation id="2856" st_id="103" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.2:1  %add_ln174_1 = add i6 %zext_ln139, %add_ln1353_8

]]></Node>
<StgValue><ssdm name="add_ln174_1"/></StgValue>
</operation>

<operation id="2857" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.2:2  %sext_ln174_1 = sext i6 %add_ln174_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln174_1"/></StgValue>
</operation>

<operation id="2858" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.2:3  %old_word_buffer_m_0_17 = getelementptr [16 x i2]* %old_word_buffer_m_0_V, i64 0, i64 %sext_ln174_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_17"/></StgValue>
</operation>

<operation id="2859" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.2:4  %old_word_buffer_m_1_21 = getelementptr [16 x i2]* %old_word_buffer_m_1_V, i64 0, i64 %sext_ln174_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_21"/></StgValue>
</operation>

<operation id="2860" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.2:5  %old_word_buffer_m_2_21 = getelementptr [16 x i2]* %old_word_buffer_m_2_V, i64 0, i64 %sext_ln174_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_21"/></StgValue>
</operation>

<operation id="2861" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.2:6  %old_word_buffer_m_3_21 = getelementptr [16 x i2]* %old_word_buffer_m_3_V, i64 0, i64 %sext_ln174_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_21"/></StgValue>
</operation>

<operation id="2862" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.2:7  %old_word_buffer_m_4_21 = getelementptr [16 x i2]* %old_word_buffer_m_4_V, i64 0, i64 %sext_ln174_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_21"/></StgValue>
</operation>

<operation id="2863" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.2:8  %old_word_buffer_m_5_21 = getelementptr [16 x i2]* %old_word_buffer_m_5_V, i64 0, i64 %sext_ln174_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_21"/></StgValue>
</operation>

<operation id="2864" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.2:9  %old_word_buffer_m_6_21 = getelementptr [16 x i2]* %old_word_buffer_m_6_V, i64 0, i64 %sext_ln174_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_21"/></StgValue>
</operation>

<operation id="2865" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.2:10  %old_word_buffer_m_7_21 = getelementptr [16 x i2]* %old_word_buffer_m_7_V, i64 0, i64 %sext_ln174_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_21"/></StgValue>
</operation>

<operation id="2866" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.2:11  %old_word_buffer_m_8_21 = getelementptr [16 x i2]* %old_word_buffer_m_8_V, i64 0, i64 %sext_ln174_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_21"/></StgValue>
</operation>

<operation id="2867" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.2:12  %old_word_buffer_m_9_21 = getelementptr [16 x i2]* %old_word_buffer_m_9_V, i64 0, i64 %sext_ln174_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_21"/></StgValue>
</operation>

<operation id="2868" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.2:13  br i1 %first_wrd, label %._crit_edge939.2.1.critedge, label %._crit_edge939.2.0

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2869" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.2.0:0  %old_word_buffer_m_1_20 = load i2* %old_word_buffer_m_1_21, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_20"/></StgValue>
</operation>

<operation id="2870" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.2.0:2  %old_word_buffer_m_2_20 = load i2* %old_word_buffer_m_2_21, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_20"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2871" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.2_ifconv:14  %add_ln180_264 = add i9 3, %add_ln180_262

]]></Node>
<StgValue><ssdm name="add_ln180_264"/></StgValue>
</operation>

<operation id="2872" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.2_ifconv:15  %zext_ln180_343 = zext i9 %add_ln180_264 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_343"/></StgValue>
</operation>

<operation id="2873" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.2_ifconv:16  %word_buffer_m_V_addr_119 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_343

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_119"/></StgValue>
</operation>

<operation id="2874" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.2_ifconv:17  %add_ln180_265 = add i9 4, %add_ln180_262

]]></Node>
<StgValue><ssdm name="add_ln180_265"/></StgValue>
</operation>

<operation id="2875" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.2_ifconv:18  %zext_ln180_344 = zext i9 %add_ln180_265 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_344"/></StgValue>
</operation>

<operation id="2876" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.2_ifconv:19  %word_buffer_m_V_addr_120 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_344

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_120"/></StgValue>
</operation>

<operation id="2877" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:36  %word_buffer_m_V_load_117 = load i2* %word_buffer_m_V_addr_117, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_117"/></StgValue>
</operation>

<operation id="2878" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader928.preheader.2_ifconv:37  store i2 %word_buffer_m_V_load_117, i2* %line_buffer_m_V_addr_130, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2879" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:38  %word_buffer_m_V_load_118 = load i2* %word_buffer_m_V_addr_118, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_118"/></StgValue>
</operation>

<operation id="2880" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader928.preheader.2_ifconv:39  store i2 %word_buffer_m_V_load_118, i2* %line_buffer_m_V_addr_131, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2881" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:40  %word_buffer_m_V_load_119 = load i2* %word_buffer_m_V_addr_119, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_119"/></StgValue>
</operation>

<operation id="2882" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:42  %word_buffer_m_V_load_120 = load i2* %word_buffer_m_V_addr_120, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_120"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2883" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.2_ifconv:20  %add_ln180_266 = add i9 5, %add_ln180_262

]]></Node>
<StgValue><ssdm name="add_ln180_266"/></StgValue>
</operation>

<operation id="2884" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.2_ifconv:21  %zext_ln180_345 = zext i9 %add_ln180_266 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_345"/></StgValue>
</operation>

<operation id="2885" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.2_ifconv:22  %word_buffer_m_V_addr_121 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_345

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_121"/></StgValue>
</operation>

<operation id="2886" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.2_ifconv:23  %add_ln180_267 = add i9 6, %add_ln180_262

]]></Node>
<StgValue><ssdm name="add_ln180_267"/></StgValue>
</operation>

<operation id="2887" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.2_ifconv:24  %zext_ln180_346 = zext i9 %add_ln180_267 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_346"/></StgValue>
</operation>

<operation id="2888" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.2_ifconv:25  %word_buffer_m_V_addr_122 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_346

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_122"/></StgValue>
</operation>

<operation id="2889" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:40  %word_buffer_m_V_load_119 = load i2* %word_buffer_m_V_addr_119, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_119"/></StgValue>
</operation>

<operation id="2890" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader928.preheader.2_ifconv:41  store i2 %word_buffer_m_V_load_119, i2* %line_buffer_m_V_addr_132, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2891" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:42  %word_buffer_m_V_load_120 = load i2* %word_buffer_m_V_addr_120, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_120"/></StgValue>
</operation>

<operation id="2892" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader928.preheader.2_ifconv:43  store i2 %word_buffer_m_V_load_120, i2* %line_buffer_m_V_addr_133, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2893" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:44  %word_buffer_m_V_load_121 = load i2* %word_buffer_m_V_addr_121, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_121"/></StgValue>
</operation>

<operation id="2894" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:46  %word_buffer_m_V_load_122 = load i2* %word_buffer_m_V_addr_122, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_122"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2895" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.2_ifconv:26  %add_ln180_268 = add i9 7, %add_ln180_262

]]></Node>
<StgValue><ssdm name="add_ln180_268"/></StgValue>
</operation>

<operation id="2896" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.2_ifconv:27  %zext_ln180_347 = zext i9 %add_ln180_268 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_347"/></StgValue>
</operation>

<operation id="2897" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.2_ifconv:28  %word_buffer_m_V_addr_123 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_347

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_123"/></StgValue>
</operation>

<operation id="2898" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.2_ifconv:29  %add_ln180_269 = add i9 8, %add_ln180_262

]]></Node>
<StgValue><ssdm name="add_ln180_269"/></StgValue>
</operation>

<operation id="2899" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.2_ifconv:30  %zext_ln180_348 = zext i9 %add_ln180_269 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_348"/></StgValue>
</operation>

<operation id="2900" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.2_ifconv:31  %word_buffer_m_V_addr_124 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_348

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_124"/></StgValue>
</operation>

<operation id="2901" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:44  %word_buffer_m_V_load_121 = load i2* %word_buffer_m_V_addr_121, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_121"/></StgValue>
</operation>

<operation id="2902" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader928.preheader.2_ifconv:45  store i2 %word_buffer_m_V_load_121, i2* %line_buffer_m_V_addr_134, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2903" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:46  %word_buffer_m_V_load_122 = load i2* %word_buffer_m_V_addr_122, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_122"/></StgValue>
</operation>

<operation id="2904" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader928.preheader.2_ifconv:47  store i2 %word_buffer_m_V_load_122, i2* %line_buffer_m_V_addr_135, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2905" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:48  %word_buffer_m_V_load_123 = load i2* %word_buffer_m_V_addr_123, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_123"/></StgValue>
</operation>

<operation id="2906" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:50  %word_buffer_m_V_load_124 = load i2* %word_buffer_m_V_addr_124, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_124"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2907" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_2_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.2_ifconv:7  %zext_ln180_340 = zext i9 %add_ln180_262 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_340"/></StgValue>
</operation>

<operation id="2908" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_2_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.2_ifconv:32  %word_buffer_m_V_addr_125 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_340

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_125"/></StgValue>
</operation>

<operation id="2909" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_2_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.2_ifconv:33  %add_ln167_2 = add i9 9, %add_ln180_262

]]></Node>
<StgValue><ssdm name="add_ln167_2"/></StgValue>
</operation>

<operation id="2910" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_2_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.2_ifconv:34  %zext_ln167_2 = zext i9 %add_ln167_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln167_2"/></StgValue>
</operation>

<operation id="2911" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_2_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.2_ifconv:35  %word_buffer_m_V_addr_126 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln167_2

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_126"/></StgValue>
</operation>

<operation id="2912" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:48  %word_buffer_m_V_load_123 = load i2* %word_buffer_m_V_addr_123, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_123"/></StgValue>
</operation>

<operation id="2913" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader928.preheader.2_ifconv:49  store i2 %word_buffer_m_V_load_123, i2* %line_buffer_m_V_addr_136, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2914" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:50  %word_buffer_m_V_load_124 = load i2* %word_buffer_m_V_addr_124, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_124"/></StgValue>
</operation>

<operation id="2915" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader928.preheader.2_ifconv:51  store i2 %word_buffer_m_V_load_124, i2* %line_buffer_m_V_addr_137, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="2916" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_2_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:52  %word_buffer_m_V_load_125 = load i2* %word_buffer_m_V_addr_125, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_125"/></StgValue>
</operation>

<operation id="2917" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_2_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:55  %word_buffer_m_V_load_126 = load i2* %word_buffer_m_V_addr_126, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_126"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2918" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="lb_2_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:52  %word_buffer_m_V_load_125 = load i2* %word_buffer_m_V_addr_125, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_125"/></StgValue>
</operation>

<operation id="2919" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader928.preheader.2_ifconv:53  %select_ln107_9 = select i1 %lb_2_read_1, i2 0, i2 %word_buffer_m_V_load_125

]]></Node>
<StgValue><ssdm name="select_ln107_9"/></StgValue>
</operation>

<operation id="2920" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader928.preheader.2_ifconv:54  store i2 %select_ln107_9, i2* %line_buffer_m_V_addr_138, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="2921" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="rb_2_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.2_ifconv:55  %word_buffer_m_V_load_126 = load i2* %word_buffer_m_V_addr_126, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_126"/></StgValue>
</operation>

<operation id="2922" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader928.preheader.2_ifconv:56  %select_ln108_12 = select i1 %rb_2_read_1, i2 0, i2 %word_buffer_m_V_load_126

]]></Node>
<StgValue><ssdm name="select_ln108_12"/></StgValue>
</operation>

<operation id="2923" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="0" op_0_bw="0">
<![CDATA[
.preheader928.preheader.2_ifconv:57  br label %_ifconv1

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="2924" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge939.2.7_ifconv:2  %or_ln174_1 = or i1 %first_wrd, %lb_2_read_1

]]></Node>
<StgValue><ssdm name="or_ln174_1"/></StgValue>
</operation>

<operation id="2925" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.2.7_ifconv:3  %old_word_buffer_m_0_16 = load i2* %old_word_buffer_m_0_17, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_16"/></StgValue>
</operation>

<operation id="2926" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge939.2.7_ifconv:4  %select_ln174_1 = select i1 %or_ln174_1, i2 0, i2 %old_word_buffer_m_0_16

]]></Node>
<StgValue><ssdm name="select_ln174_1"/></StgValue>
</operation>

<operation id="2927" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
._crit_edge939.2.7_ifconv:5  store i2 %select_ln174_1, i2* %line_buffer_m_V_addr_138, align 1

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="2928" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge939.2.7_ifconv:6  %or_ln175_2 = or i1 %first_wrd, %rb_2_read_1

]]></Node>
<StgValue><ssdm name="or_ln175_2"/></StgValue>
</operation>

<operation id="2929" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.2.7_ifconv:7  %old_word_buffer_m_9_20 = load i2* %old_word_buffer_m_9_21, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_20"/></StgValue>
</operation>

<operation id="2930" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge939.2.7_ifconv:8  %select_ln175_2 = select i1 %or_ln175_2, i2 0, i2 %old_word_buffer_m_9_20

]]></Node>
<StgValue><ssdm name="select_ln175_2"/></StgValue>
</operation>

<operation id="2931" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.2.7_ifconv:9  br label %_ifconv1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2932" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ifconv1:0  %storemerge11 = phi i2 [ %select_ln175_2, %._crit_edge939.2.7_ifconv ], [ %select_ln108_12, %.preheader928.preheader.2_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge11"/></StgValue>
</operation>

<operation id="2933" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="640" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="0" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0" op_192_bw="0" op_193_bw="0" op_194_bw="0" op_195_bw="0" op_196_bw="0" op_197_bw="0" op_198_bw="0" op_199_bw="0" op_200_bw="0" op_201_bw="0" op_202_bw="0" op_203_bw="0" op_204_bw="0" op_205_bw="0" op_206_bw="0" op_207_bw="0" op_208_bw="0" op_209_bw="0" op_210_bw="0" op_211_bw="0" op_212_bw="0" op_213_bw="0" op_214_bw="0" op_215_bw="0" op_216_bw="0" op_217_bw="0" op_218_bw="0" op_219_bw="0" op_220_bw="0" op_221_bw="0" op_222_bw="0" op_223_bw="0" op_224_bw="0" op_225_bw="0" op_226_bw="0" op_227_bw="0" op_228_bw="0" op_229_bw="0">
<![CDATA[
_ifconv1:1  store i2 %storemerge11, i2* %line_buffer_m_V_addr_139, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="2934" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:2  %word_buffer_m_V_load_127 = load i2* %word_buffer_m_V_addr_127, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_127"/></StgValue>
</operation>

<operation id="2935" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:4  %word_buffer_m_V_load_128 = load i2* %word_buffer_m_V_addr_128, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_128"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2936" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.2.0:0  %old_word_buffer_m_1_20 = load i2* %old_word_buffer_m_1_21, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_20"/></StgValue>
</operation>

<operation id="2937" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
._crit_edge939.2.0:1  store i2 %old_word_buffer_m_1_20, i2* %line_buffer_m_V_addr_130, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2938" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.2.0:2  %old_word_buffer_m_2_20 = load i2* %old_word_buffer_m_2_21, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_20"/></StgValue>
</operation>

<operation id="2939" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.2.0:3  br label %._crit_edge939.2.1

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2940" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
._crit_edge939.2.1.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_130, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2941" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.2.1.critedge:1  br label %._crit_edge939.2.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2942" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.2.1:0  %p_0438_0_2_1 = phi i2 [ %old_word_buffer_m_2_20, %._crit_edge939.2.0 ], [ 0, %._crit_edge939.2.1.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_2_1"/></StgValue>
</operation>

<operation id="2943" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
._crit_edge939.2.1:1  store i2 %p_0438_0_2_1, i2* %line_buffer_m_V_addr_131, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2944" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.2.1:2  br i1 %first_wrd, label %._crit_edge939.2.3.critedge, label %._crit_edge939.2.2

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2945" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.2.2:0  %old_word_buffer_m_3_20 = load i2* %old_word_buffer_m_3_21, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_20"/></StgValue>
</operation>

<operation id="2946" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.2.2:2  %old_word_buffer_m_4_20 = load i2* %old_word_buffer_m_4_21, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_20"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2947" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.2.2:0  %old_word_buffer_m_3_20 = load i2* %old_word_buffer_m_3_21, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_20"/></StgValue>
</operation>

<operation id="2948" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
._crit_edge939.2.2:1  store i2 %old_word_buffer_m_3_20, i2* %line_buffer_m_V_addr_132, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2949" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.2.2:2  %old_word_buffer_m_4_20 = load i2* %old_word_buffer_m_4_21, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_20"/></StgValue>
</operation>

<operation id="2950" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.2.2:3  br label %._crit_edge939.2.3

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2951" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
._crit_edge939.2.3.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_132, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2952" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.2.3.critedge:1  br label %._crit_edge939.2.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2953" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.2.3:0  %p_0438_0_2_3 = phi i2 [ %old_word_buffer_m_4_20, %._crit_edge939.2.2 ], [ 0, %._crit_edge939.2.3.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_2_3"/></StgValue>
</operation>

<operation id="2954" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
._crit_edge939.2.3:1  store i2 %p_0438_0_2_3, i2* %line_buffer_m_V_addr_133, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2955" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.2.3:2  br i1 %first_wrd, label %._crit_edge939.2.5.critedge, label %._crit_edge939.2.4

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2956" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.2.4:0  %old_word_buffer_m_5_20 = load i2* %old_word_buffer_m_5_21, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_20"/></StgValue>
</operation>

<operation id="2957" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.2.4:2  %old_word_buffer_m_6_20 = load i2* %old_word_buffer_m_6_21, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_20"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2958" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.2.4:0  %old_word_buffer_m_5_20 = load i2* %old_word_buffer_m_5_21, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_20"/></StgValue>
</operation>

<operation id="2959" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
._crit_edge939.2.4:1  store i2 %old_word_buffer_m_5_20, i2* %line_buffer_m_V_addr_134, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2960" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.2.4:2  %old_word_buffer_m_6_20 = load i2* %old_word_buffer_m_6_21, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_20"/></StgValue>
</operation>

<operation id="2961" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.2.4:3  br label %._crit_edge939.2.5

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2962" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
._crit_edge939.2.5.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_134, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2963" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.2.5.critedge:1  br label %._crit_edge939.2.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2964" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.2.5:0  %p_0438_0_2_5 = phi i2 [ %old_word_buffer_m_6_20, %._crit_edge939.2.4 ], [ 0, %._crit_edge939.2.5.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_2_5"/></StgValue>
</operation>

<operation id="2965" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
._crit_edge939.2.5:1  store i2 %p_0438_0_2_5, i2* %line_buffer_m_V_addr_135, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2966" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.2.5:2  br i1 %first_wrd, label %._crit_edge939.2.7.critedge, label %._crit_edge939.2.6

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2967" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.2.6:0  %old_word_buffer_m_7_20 = load i2* %old_word_buffer_m_7_21, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_20"/></StgValue>
</operation>

<operation id="2968" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.2.6:2  %old_word_buffer_m_8_20 = load i2* %old_word_buffer_m_8_21, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_20"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2969" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.2.6:0  %old_word_buffer_m_7_20 = load i2* %old_word_buffer_m_7_21, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_20"/></StgValue>
</operation>

<operation id="2970" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
._crit_edge939.2.6:1  store i2 %old_word_buffer_m_7_20, i2* %line_buffer_m_V_addr_136, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2971" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.2.6:2  %old_word_buffer_m_8_20 = load i2* %old_word_buffer_m_8_21, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_20"/></StgValue>
</operation>

<operation id="2972" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.2.6:3  br label %._crit_edge939.2.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="2973" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
._crit_edge939.2.7.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_136, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2974" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.2.7.critedge:1  br label %._crit_edge939.2.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2975" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.2.7_ifconv:0  %p_0438_0_2_7 = phi i2 [ %old_word_buffer_m_8_20, %._crit_edge939.2.6 ], [ 0, %._crit_edge939.2.7.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_2_7"/></StgValue>
</operation>

<operation id="2976" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0">
<![CDATA[
._crit_edge939.2.7_ifconv:1  store i2 %p_0438_0_2_7, i2* %line_buffer_m_V_addr_137, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="2977" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.2.7_ifconv:3  %old_word_buffer_m_0_16 = load i2* %old_word_buffer_m_0_17, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_16"/></StgValue>
</operation>

<operation id="2978" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.2.7_ifconv:7  %old_word_buffer_m_9_20 = load i2* %old_word_buffer_m_9_21, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_20"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2979" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:2  %word_buffer_m_V_load_127 = load i2* %word_buffer_m_V_addr_127, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_127"/></StgValue>
</operation>

<operation id="2980" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv1:3  store i2 %word_buffer_m_V_load_127, i2* %line_buffer_m_V_addr_120, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2981" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:4  %word_buffer_m_V_load_128 = load i2* %word_buffer_m_V_addr_128, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_128"/></StgValue>
</operation>

<operation id="2982" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv1:5  store i2 %word_buffer_m_V_load_128, i2* %line_buffer_m_V_addr_121, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2983" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:6  %word_buffer_m_V_load_129 = load i2* %word_buffer_m_V_addr_129, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_129"/></StgValue>
</operation>

<operation id="2984" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:8  %word_buffer_m_V_load_130 = load i2* %word_buffer_m_V_addr_130, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_130"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2985" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:6  %word_buffer_m_V_load_129 = load i2* %word_buffer_m_V_addr_129, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_129"/></StgValue>
</operation>

<operation id="2986" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv1:7  store i2 %word_buffer_m_V_load_129, i2* %line_buffer_m_V_addr_122, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2987" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:8  %word_buffer_m_V_load_130 = load i2* %word_buffer_m_V_addr_130, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_130"/></StgValue>
</operation>

<operation id="2988" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv1:9  store i2 %word_buffer_m_V_load_130, i2* %line_buffer_m_V_addr_123, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2989" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:10  %word_buffer_m_V_load_131 = load i2* %word_buffer_m_V_addr_131, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_131"/></StgValue>
</operation>

<operation id="2990" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:12  %word_buffer_m_V_load_132 = load i2* %word_buffer_m_V_addr_132, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_132"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2991" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:10  %word_buffer_m_V_load_131 = load i2* %word_buffer_m_V_addr_131, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_131"/></StgValue>
</operation>

<operation id="2992" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv1:11  store i2 %word_buffer_m_V_load_131, i2* %line_buffer_m_V_addr_124, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2993" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:12  %word_buffer_m_V_load_132 = load i2* %word_buffer_m_V_addr_132, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_132"/></StgValue>
</operation>

<operation id="2994" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv1:13  store i2 %word_buffer_m_V_load_132, i2* %line_buffer_m_V_addr_125, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2995" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:14  %word_buffer_m_V_load_133 = load i2* %word_buffer_m_V_addr_133, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_133"/></StgValue>
</operation>

<operation id="2996" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:16  %word_buffer_m_V_load_134 = load i2* %word_buffer_m_V_addr_134, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_134"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2997" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:14  %word_buffer_m_V_load_133 = load i2* %word_buffer_m_V_addr_133, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_133"/></StgValue>
</operation>

<operation id="2998" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv1:15  store i2 %word_buffer_m_V_load_133, i2* %line_buffer_m_V_addr_126, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="2999" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:16  %word_buffer_m_V_load_134 = load i2* %word_buffer_m_V_addr_134, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_134"/></StgValue>
</operation>

<operation id="3000" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv1:17  store i2 %word_buffer_m_V_load_134, i2* %line_buffer_m_V_addr_127, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3001" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_2_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:18  %word_buffer_m_V_load_135 = load i2* %word_buffer_m_V_addr_135, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_135"/></StgValue>
</operation>

<operation id="3002" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_2_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:21  %word_buffer_m_V_load_136 = load i2* %word_buffer_m_V_addr_136, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_136"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="3003" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_2_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:18  %word_buffer_m_V_load_135 = load i2* %word_buffer_m_V_addr_135, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_135"/></StgValue>
</operation>

<operation id="3004" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv1:19  %select_ln107_10 = select i1 %lb_2_read_1, i2 0, i2 %word_buffer_m_V_load_135

]]></Node>
<StgValue><ssdm name="select_ln107_10"/></StgValue>
</operation>

<operation id="3005" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv1:20  store i2 %select_ln107_10, i2* %line_buffer_m_V_addr_128, align 1

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="3006" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_2_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:21  %word_buffer_m_V_load_136 = load i2* %word_buffer_m_V_addr_136, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_136"/></StgValue>
</operation>

<operation id="3007" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv1:22  %select_ln108_13 = select i1 %rb_2_read_1, i2 0, i2 %word_buffer_m_V_load_136

]]></Node>
<StgValue><ssdm name="select_ln108_13"/></StgValue>
</operation>

<operation id="3008" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv1:23  store i2 %select_ln108_13, i2* %line_buffer_m_V_addr_129, align 1

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="3009" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv1:24  %sub_ln1354_3 = sub i6 3, %rhs_V

]]></Node>
<StgValue><ssdm name="sub_ln1354_3"/></StgValue>
</operation>

<operation id="3010" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ifconv1:25  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %sub_ln1354_3, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="3011" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:26  br i1 %tmp_39, label %.preheader.preheader.3, label %.preheader928.preheader.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3012" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="5" op_0_bw="6">
<![CDATA[
.preheader928.preheader.3_ifconv:0  %trunc_ln180_10 = trunc i6 %sub_ln1354_3 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln180_10"/></StgValue>
</operation>

<operation id="3013" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader928.preheader.3_ifconv:1  %add_ln180_270 = add i5 %zext_ln180_251, %trunc_ln180_10

]]></Node>
<StgValue><ssdm name="add_ln180_270"/></StgValue>
</operation>

<operation id="3014" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader928.preheader.3_ifconv:2  %tmp_40 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %add_ln180_270, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="3015" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="9" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:3  %zext_ln180_349 = zext i8 %tmp_40 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_349"/></StgValue>
</operation>

<operation id="3016" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader928.preheader.3_ifconv:4  %tmp_41 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln180_270, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="3017" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="9" op_0_bw="6">
<![CDATA[
.preheader928.preheader.3_ifconv:5  %zext_ln180_350 = zext i6 %tmp_41 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_350"/></StgValue>
</operation>

<operation id="3018" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.3_ifconv:6  %add_ln180_271 = add i9 %zext_ln180_350, %zext_ln180_349

]]></Node>
<StgValue><ssdm name="add_ln180_271"/></StgValue>
</operation>

<operation id="3019" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.3_ifconv:8  %or_ln180_74 = or i9 %add_ln180_271, 1

]]></Node>
<StgValue><ssdm name="or_ln180_74"/></StgValue>
</operation>

<operation id="3020" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.3_ifconv:9  %zext_ln180_352 = zext i9 %or_ln180_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_352"/></StgValue>
</operation>

<operation id="3021" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.3_ifconv:10  %word_buffer_m_V_addr_137 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_352

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_137"/></StgValue>
</operation>

<operation id="3022" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.3_ifconv:11  %add_ln180_272 = add i9 2, %add_ln180_271

]]></Node>
<StgValue><ssdm name="add_ln180_272"/></StgValue>
</operation>

<operation id="3023" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.3_ifconv:12  %zext_ln180_353 = zext i9 %add_ln180_272 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_353"/></StgValue>
</operation>

<operation id="3024" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.3_ifconv:13  %word_buffer_m_V_addr_138 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_353

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_138"/></StgValue>
</operation>

<operation id="3025" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:36  %word_buffer_m_V_load_137 = load i2* %word_buffer_m_V_addr_137, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_137"/></StgValue>
</operation>

<operation id="3026" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:38  %word_buffer_m_V_load_138 = load i2* %word_buffer_m_V_addr_138, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_138"/></StgValue>
</operation>

<operation id="3027" st_id="117" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.3:0  %add_ln1353_9 = add i6 %sub_ln1354_3, 8

]]></Node>
<StgValue><ssdm name="add_ln1353_9"/></StgValue>
</operation>

<operation id="3028" st_id="117" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.3:1  %add_ln174_2 = add i6 %zext_ln139, %add_ln1353_9

]]></Node>
<StgValue><ssdm name="add_ln174_2"/></StgValue>
</operation>

<operation id="3029" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.3:2  %sext_ln174_2 = sext i6 %add_ln174_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln174_2"/></StgValue>
</operation>

<operation id="3030" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.3:3  %old_word_buffer_m_0_19 = getelementptr [16 x i2]* %old_word_buffer_m_0_V, i64 0, i64 %sext_ln174_2

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_19"/></StgValue>
</operation>

<operation id="3031" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.3:4  %old_word_buffer_m_1_23 = getelementptr [16 x i2]* %old_word_buffer_m_1_V, i64 0, i64 %sext_ln174_2

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_23"/></StgValue>
</operation>

<operation id="3032" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.3:5  %old_word_buffer_m_2_23 = getelementptr [16 x i2]* %old_word_buffer_m_2_V, i64 0, i64 %sext_ln174_2

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_23"/></StgValue>
</operation>

<operation id="3033" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.3:6  %old_word_buffer_m_3_23 = getelementptr [16 x i2]* %old_word_buffer_m_3_V, i64 0, i64 %sext_ln174_2

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_23"/></StgValue>
</operation>

<operation id="3034" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.3:7  %old_word_buffer_m_4_23 = getelementptr [16 x i2]* %old_word_buffer_m_4_V, i64 0, i64 %sext_ln174_2

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_23"/></StgValue>
</operation>

<operation id="3035" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.3:8  %old_word_buffer_m_5_23 = getelementptr [16 x i2]* %old_word_buffer_m_5_V, i64 0, i64 %sext_ln174_2

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_23"/></StgValue>
</operation>

<operation id="3036" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.3:9  %old_word_buffer_m_6_23 = getelementptr [16 x i2]* %old_word_buffer_m_6_V, i64 0, i64 %sext_ln174_2

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_23"/></StgValue>
</operation>

<operation id="3037" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.3:10  %old_word_buffer_m_7_23 = getelementptr [16 x i2]* %old_word_buffer_m_7_V, i64 0, i64 %sext_ln174_2

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_23"/></StgValue>
</operation>

<operation id="3038" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.3:11  %old_word_buffer_m_8_23 = getelementptr [16 x i2]* %old_word_buffer_m_8_V, i64 0, i64 %sext_ln174_2

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_23"/></StgValue>
</operation>

<operation id="3039" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.3:12  %old_word_buffer_m_9_23 = getelementptr [16 x i2]* %old_word_buffer_m_9_V, i64 0, i64 %sext_ln174_2

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_23"/></StgValue>
</operation>

<operation id="3040" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.3:13  br i1 %first_wrd, label %._crit_edge939.3.1.critedge, label %._crit_edge939.3.0

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3041" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.3.0:0  %old_word_buffer_m_1_22 = load i2* %old_word_buffer_m_1_23, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_22"/></StgValue>
</operation>

<operation id="3042" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.3.0:2  %old_word_buffer_m_2_22 = load i2* %old_word_buffer_m_2_23, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_22"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="3043" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.3_ifconv:14  %add_ln180_273 = add i9 3, %add_ln180_271

]]></Node>
<StgValue><ssdm name="add_ln180_273"/></StgValue>
</operation>

<operation id="3044" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.3_ifconv:15  %zext_ln180_354 = zext i9 %add_ln180_273 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_354"/></StgValue>
</operation>

<operation id="3045" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.3_ifconv:16  %word_buffer_m_V_addr_139 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_354

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_139"/></StgValue>
</operation>

<operation id="3046" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.3_ifconv:17  %add_ln180_274 = add i9 4, %add_ln180_271

]]></Node>
<StgValue><ssdm name="add_ln180_274"/></StgValue>
</operation>

<operation id="3047" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.3_ifconv:18  %zext_ln180_355 = zext i9 %add_ln180_274 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_355"/></StgValue>
</operation>

<operation id="3048" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.3_ifconv:19  %word_buffer_m_V_addr_140 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_355

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_140"/></StgValue>
</operation>

<operation id="3049" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:36  %word_buffer_m_V_load_137 = load i2* %word_buffer_m_V_addr_137, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_137"/></StgValue>
</operation>

<operation id="3050" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.preheader928.preheader.3_ifconv:37  store i2 %word_buffer_m_V_load_137, i2* %line_buffer_m_V_addr_150, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3051" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:38  %word_buffer_m_V_load_138 = load i2* %word_buffer_m_V_addr_138, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_138"/></StgValue>
</operation>

<operation id="3052" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.preheader928.preheader.3_ifconv:39  store i2 %word_buffer_m_V_load_138, i2* %line_buffer_m_V_addr_151, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3053" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:40  %word_buffer_m_V_load_139 = load i2* %word_buffer_m_V_addr_139, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_139"/></StgValue>
</operation>

<operation id="3054" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:42  %word_buffer_m_V_load_140 = load i2* %word_buffer_m_V_addr_140, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_140"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="3055" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.3_ifconv:20  %add_ln180_275 = add i9 5, %add_ln180_271

]]></Node>
<StgValue><ssdm name="add_ln180_275"/></StgValue>
</operation>

<operation id="3056" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.3_ifconv:21  %zext_ln180_356 = zext i9 %add_ln180_275 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_356"/></StgValue>
</operation>

<operation id="3057" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.3_ifconv:22  %word_buffer_m_V_addr_141 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_356

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_141"/></StgValue>
</operation>

<operation id="3058" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.3_ifconv:23  %add_ln180_276 = add i9 6, %add_ln180_271

]]></Node>
<StgValue><ssdm name="add_ln180_276"/></StgValue>
</operation>

<operation id="3059" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.3_ifconv:24  %zext_ln180_357 = zext i9 %add_ln180_276 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_357"/></StgValue>
</operation>

<operation id="3060" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.3_ifconv:25  %word_buffer_m_V_addr_142 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_357

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_142"/></StgValue>
</operation>

<operation id="3061" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:40  %word_buffer_m_V_load_139 = load i2* %word_buffer_m_V_addr_139, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_139"/></StgValue>
</operation>

<operation id="3062" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.preheader928.preheader.3_ifconv:41  store i2 %word_buffer_m_V_load_139, i2* %line_buffer_m_V_addr_152, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3063" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:42  %word_buffer_m_V_load_140 = load i2* %word_buffer_m_V_addr_140, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_140"/></StgValue>
</operation>

<operation id="3064" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.preheader928.preheader.3_ifconv:43  store i2 %word_buffer_m_V_load_140, i2* %line_buffer_m_V_addr_153, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3065" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:44  %word_buffer_m_V_load_141 = load i2* %word_buffer_m_V_addr_141, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_141"/></StgValue>
</operation>

<operation id="3066" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:46  %word_buffer_m_V_load_142 = load i2* %word_buffer_m_V_addr_142, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_142"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="3067" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.3_ifconv:26  %add_ln180_277 = add i9 7, %add_ln180_271

]]></Node>
<StgValue><ssdm name="add_ln180_277"/></StgValue>
</operation>

<operation id="3068" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.3_ifconv:27  %zext_ln180_358 = zext i9 %add_ln180_277 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_358"/></StgValue>
</operation>

<operation id="3069" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.3_ifconv:28  %word_buffer_m_V_addr_143 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_358

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_143"/></StgValue>
</operation>

<operation id="3070" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.3_ifconv:29  %add_ln180_278 = add i9 8, %add_ln180_271

]]></Node>
<StgValue><ssdm name="add_ln180_278"/></StgValue>
</operation>

<operation id="3071" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.3_ifconv:30  %zext_ln180_359 = zext i9 %add_ln180_278 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_359"/></StgValue>
</operation>

<operation id="3072" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.3_ifconv:31  %word_buffer_m_V_addr_144 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_359

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_144"/></StgValue>
</operation>

<operation id="3073" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:44  %word_buffer_m_V_load_141 = load i2* %word_buffer_m_V_addr_141, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_141"/></StgValue>
</operation>

<operation id="3074" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.preheader928.preheader.3_ifconv:45  store i2 %word_buffer_m_V_load_141, i2* %line_buffer_m_V_addr_154, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3075" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:46  %word_buffer_m_V_load_142 = load i2* %word_buffer_m_V_addr_142, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_142"/></StgValue>
</operation>

<operation id="3076" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.preheader928.preheader.3_ifconv:47  store i2 %word_buffer_m_V_load_142, i2* %line_buffer_m_V_addr_155, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3077" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:48  %word_buffer_m_V_load_143 = load i2* %word_buffer_m_V_addr_143, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_143"/></StgValue>
</operation>

<operation id="3078" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:50  %word_buffer_m_V_load_144 = load i2* %word_buffer_m_V_addr_144, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_144"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="3079" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_3_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.3_ifconv:7  %zext_ln180_351 = zext i9 %add_ln180_271 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_351"/></StgValue>
</operation>

<operation id="3080" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_3_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.3_ifconv:32  %word_buffer_m_V_addr_145 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_351

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_145"/></StgValue>
</operation>

<operation id="3081" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_3_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.3_ifconv:33  %add_ln167_3 = add i9 9, %add_ln180_271

]]></Node>
<StgValue><ssdm name="add_ln167_3"/></StgValue>
</operation>

<operation id="3082" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_3_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.3_ifconv:34  %zext_ln167_3 = zext i9 %add_ln167_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln167_3"/></StgValue>
</operation>

<operation id="3083" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_3_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.3_ifconv:35  %word_buffer_m_V_addr_146 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln167_3

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_146"/></StgValue>
</operation>

<operation id="3084" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:48  %word_buffer_m_V_load_143 = load i2* %word_buffer_m_V_addr_143, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_143"/></StgValue>
</operation>

<operation id="3085" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.preheader928.preheader.3_ifconv:49  store i2 %word_buffer_m_V_load_143, i2* %line_buffer_m_V_addr_156, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3086" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:50  %word_buffer_m_V_load_144 = load i2* %word_buffer_m_V_addr_144, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_144"/></StgValue>
</operation>

<operation id="3087" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.preheader928.preheader.3_ifconv:51  store i2 %word_buffer_m_V_load_144, i2* %line_buffer_m_V_addr_157, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3088" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_3_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:52  %word_buffer_m_V_load_145 = load i2* %word_buffer_m_V_addr_145, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_145"/></StgValue>
</operation>

<operation id="3089" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_3_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:55  %word_buffer_m_V_load_146 = load i2* %word_buffer_m_V_addr_146, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_146"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="3090" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
<literal name="lb_3_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:52  %word_buffer_m_V_load_145 = load i2* %word_buffer_m_V_addr_145, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_145"/></StgValue>
</operation>

<operation id="3091" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader928.preheader.3_ifconv:53  %select_ln107_11 = select i1 %lb_3_read_1, i2 0, i2 %word_buffer_m_V_load_145

]]></Node>
<StgValue><ssdm name="select_ln107_11"/></StgValue>
</operation>

<operation id="3092" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.preheader928.preheader.3_ifconv:54  store i2 %select_ln107_11, i2* %line_buffer_m_V_addr_158, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="3093" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
<literal name="rb_3_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.3_ifconv:55  %word_buffer_m_V_load_146 = load i2* %word_buffer_m_V_addr_146, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_146"/></StgValue>
</operation>

<operation id="3094" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader928.preheader.3_ifconv:56  %select_ln108_14 = select i1 %rb_3_read_1, i2 0, i2 %word_buffer_m_V_load_146

]]></Node>
<StgValue><ssdm name="select_ln108_14"/></StgValue>
</operation>

<operation id="3095" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="0" op_0_bw="0">
<![CDATA[
.preheader928.preheader.3_ifconv:57  br label %_ifconv2

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="3096" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge939.3.7_ifconv:2  %or_ln174_2 = or i1 %first_wrd, %lb_3_read_1

]]></Node>
<StgValue><ssdm name="or_ln174_2"/></StgValue>
</operation>

<operation id="3097" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.3.7_ifconv:3  %old_word_buffer_m_0_18 = load i2* %old_word_buffer_m_0_19, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_18"/></StgValue>
</operation>

<operation id="3098" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge939.3.7_ifconv:4  %select_ln174_2 = select i1 %or_ln174_2, i2 0, i2 %old_word_buffer_m_0_18

]]></Node>
<StgValue><ssdm name="select_ln174_2"/></StgValue>
</operation>

<operation id="3099" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
._crit_edge939.3.7_ifconv:5  store i2 %select_ln174_2, i2* %line_buffer_m_V_addr_158, align 1

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="3100" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge939.3.7_ifconv:6  %or_ln175_3 = or i1 %first_wrd, %rb_3_read_1

]]></Node>
<StgValue><ssdm name="or_ln175_3"/></StgValue>
</operation>

<operation id="3101" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.3.7_ifconv:7  %old_word_buffer_m_9_22 = load i2* %old_word_buffer_m_9_23, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_22"/></StgValue>
</operation>

<operation id="3102" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge939.3.7_ifconv:8  %select_ln175_3 = select i1 %or_ln175_3, i2 0, i2 %old_word_buffer_m_9_22

]]></Node>
<StgValue><ssdm name="select_ln175_3"/></StgValue>
</operation>

<operation id="3103" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.3.7_ifconv:9  br label %_ifconv2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3104" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ifconv2:0  %storemerge12 = phi i2 [ %select_ln175_3, %._crit_edge939.3.7_ifconv ], [ %select_ln108_14, %.preheader928.preheader.3_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge12"/></StgValue>
</operation>

<operation id="3105" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="640" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="0" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0" op_192_bw="0" op_193_bw="0" op_194_bw="0" op_195_bw="0" op_196_bw="0" op_197_bw="0" op_198_bw="0" op_199_bw="0" op_200_bw="0" op_201_bw="0" op_202_bw="0" op_203_bw="0" op_204_bw="0" op_205_bw="0" op_206_bw="0" op_207_bw="0" op_208_bw="0" op_209_bw="0" op_210_bw="0" op_211_bw="0" op_212_bw="0" op_213_bw="0" op_214_bw="0" op_215_bw="0" op_216_bw="0" op_217_bw="0" op_218_bw="0" op_219_bw="0" op_220_bw="0" op_221_bw="0" op_222_bw="0" op_223_bw="0" op_224_bw="0" op_225_bw="0" op_226_bw="0" op_227_bw="0" op_228_bw="0" op_229_bw="0" op_230_bw="0" op_231_bw="0" op_232_bw="0" op_233_bw="0" op_234_bw="0" op_235_bw="0" op_236_bw="0" op_237_bw="0" op_238_bw="0" op_239_bw="0" op_240_bw="0" op_241_bw="0" op_242_bw="0" op_243_bw="0" op_244_bw="0" op_245_bw="0" op_246_bw="0" op_247_bw="0" op_248_bw="0" op_249_bw="0" op_250_bw="0" op_251_bw="0" op_252_bw="0" op_253_bw="0" op_254_bw="0" op_255_bw="0" op_256_bw="0" op_257_bw="0" op_258_bw="0" op_259_bw="0" op_260_bw="0" op_261_bw="0" op_262_bw="0">
<![CDATA[
_ifconv2:1  store i2 %storemerge12, i2* %line_buffer_m_V_addr_159, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="3106" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:2  %word_buffer_m_V_load_147 = load i2* %word_buffer_m_V_addr_147, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_147"/></StgValue>
</operation>

<operation id="3107" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:4  %word_buffer_m_V_load_148 = load i2* %word_buffer_m_V_addr_148, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_148"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="3108" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.3.0:0  %old_word_buffer_m_1_22 = load i2* %old_word_buffer_m_1_23, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_22"/></StgValue>
</operation>

<operation id="3109" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
._crit_edge939.3.0:1  store i2 %old_word_buffer_m_1_22, i2* %line_buffer_m_V_addr_150, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3110" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.3.0:2  %old_word_buffer_m_2_22 = load i2* %old_word_buffer_m_2_23, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_22"/></StgValue>
</operation>

<operation id="3111" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.3.0:3  br label %._crit_edge939.3.1

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3112" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
._crit_edge939.3.1.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_150, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3113" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.3.1.critedge:1  br label %._crit_edge939.3.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3114" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.3.1:0  %p_0438_0_3_1 = phi i2 [ %old_word_buffer_m_2_22, %._crit_edge939.3.0 ], [ 0, %._crit_edge939.3.1.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_3_1"/></StgValue>
</operation>

<operation id="3115" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
._crit_edge939.3.1:1  store i2 %p_0438_0_3_1, i2* %line_buffer_m_V_addr_151, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3116" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.3.1:2  br i1 %first_wrd, label %._crit_edge939.3.3.critedge, label %._crit_edge939.3.2

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3117" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.3.2:0  %old_word_buffer_m_3_22 = load i2* %old_word_buffer_m_3_23, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_22"/></StgValue>
</operation>

<operation id="3118" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.3.2:2  %old_word_buffer_m_4_22 = load i2* %old_word_buffer_m_4_23, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_22"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="3119" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.3.2:0  %old_word_buffer_m_3_22 = load i2* %old_word_buffer_m_3_23, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_22"/></StgValue>
</operation>

<operation id="3120" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
._crit_edge939.3.2:1  store i2 %old_word_buffer_m_3_22, i2* %line_buffer_m_V_addr_152, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3121" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.3.2:2  %old_word_buffer_m_4_22 = load i2* %old_word_buffer_m_4_23, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_22"/></StgValue>
</operation>

<operation id="3122" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.3.2:3  br label %._crit_edge939.3.3

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3123" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
._crit_edge939.3.3.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_152, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3124" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.3.3.critedge:1  br label %._crit_edge939.3.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3125" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.3.3:0  %p_0438_0_3_3 = phi i2 [ %old_word_buffer_m_4_22, %._crit_edge939.3.2 ], [ 0, %._crit_edge939.3.3.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_3_3"/></StgValue>
</operation>

<operation id="3126" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
._crit_edge939.3.3:1  store i2 %p_0438_0_3_3, i2* %line_buffer_m_V_addr_153, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3127" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.3.3:2  br i1 %first_wrd, label %._crit_edge939.3.5.critedge, label %._crit_edge939.3.4

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3128" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.3.4:0  %old_word_buffer_m_5_22 = load i2* %old_word_buffer_m_5_23, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_22"/></StgValue>
</operation>

<operation id="3129" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.3.4:2  %old_word_buffer_m_6_22 = load i2* %old_word_buffer_m_6_23, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_22"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="3130" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.3.4:0  %old_word_buffer_m_5_22 = load i2* %old_word_buffer_m_5_23, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_22"/></StgValue>
</operation>

<operation id="3131" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
._crit_edge939.3.4:1  store i2 %old_word_buffer_m_5_22, i2* %line_buffer_m_V_addr_154, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3132" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.3.4:2  %old_word_buffer_m_6_22 = load i2* %old_word_buffer_m_6_23, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_22"/></StgValue>
</operation>

<operation id="3133" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.3.4:3  br label %._crit_edge939.3.5

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3134" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
._crit_edge939.3.5.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_154, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3135" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.3.5.critedge:1  br label %._crit_edge939.3.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3136" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.3.5:0  %p_0438_0_3_5 = phi i2 [ %old_word_buffer_m_6_22, %._crit_edge939.3.4 ], [ 0, %._crit_edge939.3.5.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_3_5"/></StgValue>
</operation>

<operation id="3137" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
._crit_edge939.3.5:1  store i2 %p_0438_0_3_5, i2* %line_buffer_m_V_addr_155, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3138" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.3.5:2  br i1 %first_wrd, label %._crit_edge939.3.7.critedge, label %._crit_edge939.3.6

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3139" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.3.6:0  %old_word_buffer_m_7_22 = load i2* %old_word_buffer_m_7_23, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_22"/></StgValue>
</operation>

<operation id="3140" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.3.6:2  %old_word_buffer_m_8_22 = load i2* %old_word_buffer_m_8_23, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_22"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="3141" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.3.6:0  %old_word_buffer_m_7_22 = load i2* %old_word_buffer_m_7_23, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_22"/></StgValue>
</operation>

<operation id="3142" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
._crit_edge939.3.6:1  store i2 %old_word_buffer_m_7_22, i2* %line_buffer_m_V_addr_156, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3143" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.3.6:2  %old_word_buffer_m_8_22 = load i2* %old_word_buffer_m_8_23, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_22"/></StgValue>
</operation>

<operation id="3144" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.3.6:3  br label %._crit_edge939.3.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3145" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
._crit_edge939.3.7.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_156, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3146" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.3.7.critedge:1  br label %._crit_edge939.3.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3147" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.3.7_ifconv:0  %p_0438_0_3_7 = phi i2 [ %old_word_buffer_m_8_22, %._crit_edge939.3.6 ], [ 0, %._crit_edge939.3.7.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_3_7"/></StgValue>
</operation>

<operation id="3148" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
._crit_edge939.3.7_ifconv:1  store i2 %p_0438_0_3_7, i2* %line_buffer_m_V_addr_157, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3149" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.3.7_ifconv:3  %old_word_buffer_m_0_18 = load i2* %old_word_buffer_m_0_19, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_18"/></StgValue>
</operation>

<operation id="3150" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.3.7_ifconv:7  %old_word_buffer_m_9_22 = load i2* %old_word_buffer_m_9_23, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_22"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="3151" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:2  %word_buffer_m_V_load_147 = load i2* %word_buffer_m_V_addr_147, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_147"/></StgValue>
</operation>

<operation id="3152" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ifconv2:3  store i2 %word_buffer_m_V_load_147, i2* %line_buffer_m_V_addr_140, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3153" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:4  %word_buffer_m_V_load_148 = load i2* %word_buffer_m_V_addr_148, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_148"/></StgValue>
</operation>

<operation id="3154" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ifconv2:5  store i2 %word_buffer_m_V_load_148, i2* %line_buffer_m_V_addr_141, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3155" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:6  %word_buffer_m_V_load_149 = load i2* %word_buffer_m_V_addr_149, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_149"/></StgValue>
</operation>

<operation id="3156" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:8  %word_buffer_m_V_load_150 = load i2* %word_buffer_m_V_addr_150, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_150"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="3157" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:6  %word_buffer_m_V_load_149 = load i2* %word_buffer_m_V_addr_149, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_149"/></StgValue>
</operation>

<operation id="3158" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ifconv2:7  store i2 %word_buffer_m_V_load_149, i2* %line_buffer_m_V_addr_142, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3159" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:8  %word_buffer_m_V_load_150 = load i2* %word_buffer_m_V_addr_150, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_150"/></StgValue>
</operation>

<operation id="3160" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ifconv2:9  store i2 %word_buffer_m_V_load_150, i2* %line_buffer_m_V_addr_143, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3161" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:10  %word_buffer_m_V_load_151 = load i2* %word_buffer_m_V_addr_151, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_151"/></StgValue>
</operation>

<operation id="3162" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:12  %word_buffer_m_V_load_152 = load i2* %word_buffer_m_V_addr_152, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_152"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="3163" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:10  %word_buffer_m_V_load_151 = load i2* %word_buffer_m_V_addr_151, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_151"/></StgValue>
</operation>

<operation id="3164" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ifconv2:11  store i2 %word_buffer_m_V_load_151, i2* %line_buffer_m_V_addr_144, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3165" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:12  %word_buffer_m_V_load_152 = load i2* %word_buffer_m_V_addr_152, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_152"/></StgValue>
</operation>

<operation id="3166" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ifconv2:13  store i2 %word_buffer_m_V_load_152, i2* %line_buffer_m_V_addr_145, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3167" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:14  %word_buffer_m_V_load_153 = load i2* %word_buffer_m_V_addr_153, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_153"/></StgValue>
</operation>

<operation id="3168" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:16  %word_buffer_m_V_load_154 = load i2* %word_buffer_m_V_addr_154, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_154"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="3169" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:14  %word_buffer_m_V_load_153 = load i2* %word_buffer_m_V_addr_153, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_153"/></StgValue>
</operation>

<operation id="3170" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ifconv2:15  store i2 %word_buffer_m_V_load_153, i2* %line_buffer_m_V_addr_146, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3171" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:16  %word_buffer_m_V_load_154 = load i2* %word_buffer_m_V_addr_154, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_154"/></StgValue>
</operation>

<operation id="3172" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ifconv2:17  store i2 %word_buffer_m_V_load_154, i2* %line_buffer_m_V_addr_147, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3173" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_3_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:18  %word_buffer_m_V_load_155 = load i2* %word_buffer_m_V_addr_155, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_155"/></StgValue>
</operation>

<operation id="3174" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_3_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:21  %word_buffer_m_V_load_156 = load i2* %word_buffer_m_V_addr_156, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_156"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="3175" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_3_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:18  %word_buffer_m_V_load_155 = load i2* %word_buffer_m_V_addr_155, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_155"/></StgValue>
</operation>

<operation id="3176" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv2:19  %select_ln107_12 = select i1 %lb_3_read_1, i2 0, i2 %word_buffer_m_V_load_155

]]></Node>
<StgValue><ssdm name="select_ln107_12"/></StgValue>
</operation>

<operation id="3177" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ifconv2:20  store i2 %select_ln107_12, i2* %line_buffer_m_V_addr_148, align 1

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="3178" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_3_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:21  %word_buffer_m_V_load_156 = load i2* %word_buffer_m_V_addr_156, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_156"/></StgValue>
</operation>

<operation id="3179" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv2:22  %select_ln108_15 = select i1 %rb_3_read_1, i2 0, i2 %word_buffer_m_V_load_156

]]></Node>
<StgValue><ssdm name="select_ln108_15"/></StgValue>
</operation>

<operation id="3180" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ifconv2:23  store i2 %select_ln108_15, i2* %line_buffer_m_V_addr_149, align 1

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="3181" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv2:24  %sub_ln1354_4 = sub i6 4, %rhs_V

]]></Node>
<StgValue><ssdm name="sub_ln1354_4"/></StgValue>
</operation>

<operation id="3182" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ifconv2:25  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %sub_ln1354_4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="3183" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv2:26  br i1 %tmp_42, label %.preheader.preheader.4, label %.preheader928.preheader.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3184" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="5" op_0_bw="6">
<![CDATA[
.preheader928.preheader.4_ifconv:0  %trunc_ln180_11 = trunc i6 %sub_ln1354_4 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln180_11"/></StgValue>
</operation>

<operation id="3185" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader928.preheader.4_ifconv:1  %add_ln180_279 = add i5 %zext_ln180_251, %trunc_ln180_11

]]></Node>
<StgValue><ssdm name="add_ln180_279"/></StgValue>
</operation>

<operation id="3186" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader928.preheader.4_ifconv:2  %tmp_43 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %add_ln180_279, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="3187" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="9" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:3  %zext_ln180_360 = zext i8 %tmp_43 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_360"/></StgValue>
</operation>

<operation id="3188" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader928.preheader.4_ifconv:4  %tmp_44 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln180_279, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="3189" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="9" op_0_bw="6">
<![CDATA[
.preheader928.preheader.4_ifconv:5  %zext_ln180_361 = zext i6 %tmp_44 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_361"/></StgValue>
</operation>

<operation id="3190" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.4_ifconv:6  %add_ln180_280 = add i9 %zext_ln180_361, %zext_ln180_360

]]></Node>
<StgValue><ssdm name="add_ln180_280"/></StgValue>
</operation>

<operation id="3191" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.4_ifconv:8  %or_ln180_75 = or i9 %add_ln180_280, 1

]]></Node>
<StgValue><ssdm name="or_ln180_75"/></StgValue>
</operation>

<operation id="3192" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.4_ifconv:9  %zext_ln180_363 = zext i9 %or_ln180_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_363"/></StgValue>
</operation>

<operation id="3193" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.4_ifconv:10  %word_buffer_m_V_addr_157 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_363

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_157"/></StgValue>
</operation>

<operation id="3194" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.4_ifconv:11  %add_ln180_281 = add i9 2, %add_ln180_280

]]></Node>
<StgValue><ssdm name="add_ln180_281"/></StgValue>
</operation>

<operation id="3195" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.4_ifconv:12  %zext_ln180_364 = zext i9 %add_ln180_281 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_364"/></StgValue>
</operation>

<operation id="3196" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.4_ifconv:13  %word_buffer_m_V_addr_158 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_364

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_158"/></StgValue>
</operation>

<operation id="3197" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:36  %word_buffer_m_V_load_157 = load i2* %word_buffer_m_V_addr_157, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_157"/></StgValue>
</operation>

<operation id="3198" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:38  %word_buffer_m_V_load_158 = load i2* %word_buffer_m_V_addr_158, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_158"/></StgValue>
</operation>

<operation id="3199" st_id="131" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.4:0  %add_ln1353_10 = add i6 %sub_ln1354_4, 8

]]></Node>
<StgValue><ssdm name="add_ln1353_10"/></StgValue>
</operation>

<operation id="3200" st_id="131" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.4:1  %add_ln174_3 = add i6 %zext_ln139, %add_ln1353_10

]]></Node>
<StgValue><ssdm name="add_ln174_3"/></StgValue>
</operation>

<operation id="3201" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.4:2  %sext_ln174_3 = sext i6 %add_ln174_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln174_3"/></StgValue>
</operation>

<operation id="3202" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.4:3  %old_word_buffer_m_0_21 = getelementptr [16 x i2]* %old_word_buffer_m_0_V, i64 0, i64 %sext_ln174_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_21"/></StgValue>
</operation>

<operation id="3203" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.4:4  %old_word_buffer_m_1_25 = getelementptr [16 x i2]* %old_word_buffer_m_1_V, i64 0, i64 %sext_ln174_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_25"/></StgValue>
</operation>

<operation id="3204" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.4:5  %old_word_buffer_m_2_25 = getelementptr [16 x i2]* %old_word_buffer_m_2_V, i64 0, i64 %sext_ln174_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_25"/></StgValue>
</operation>

<operation id="3205" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.4:6  %old_word_buffer_m_3_25 = getelementptr [16 x i2]* %old_word_buffer_m_3_V, i64 0, i64 %sext_ln174_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_25"/></StgValue>
</operation>

<operation id="3206" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.4:7  %old_word_buffer_m_4_25 = getelementptr [16 x i2]* %old_word_buffer_m_4_V, i64 0, i64 %sext_ln174_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_25"/></StgValue>
</operation>

<operation id="3207" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.4:8  %old_word_buffer_m_5_25 = getelementptr [16 x i2]* %old_word_buffer_m_5_V, i64 0, i64 %sext_ln174_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_25"/></StgValue>
</operation>

<operation id="3208" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.4:9  %old_word_buffer_m_6_25 = getelementptr [16 x i2]* %old_word_buffer_m_6_V, i64 0, i64 %sext_ln174_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_25"/></StgValue>
</operation>

<operation id="3209" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.4:10  %old_word_buffer_m_7_25 = getelementptr [16 x i2]* %old_word_buffer_m_7_V, i64 0, i64 %sext_ln174_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_25"/></StgValue>
</operation>

<operation id="3210" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.4:11  %old_word_buffer_m_8_25 = getelementptr [16 x i2]* %old_word_buffer_m_8_V, i64 0, i64 %sext_ln174_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_25"/></StgValue>
</operation>

<operation id="3211" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.4:12  %old_word_buffer_m_9_25 = getelementptr [16 x i2]* %old_word_buffer_m_9_V, i64 0, i64 %sext_ln174_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_25"/></StgValue>
</operation>

<operation id="3212" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.4:13  br i1 %first_wrd, label %._crit_edge939.4.1.critedge, label %._crit_edge939.4.0

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3213" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.4.0:0  %old_word_buffer_m_1_24 = load i2* %old_word_buffer_m_1_25, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_24"/></StgValue>
</operation>

<operation id="3214" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.4.0:2  %old_word_buffer_m_2_24 = load i2* %old_word_buffer_m_2_25, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_24"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="3215" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.4_ifconv:14  %add_ln180_282 = add i9 3, %add_ln180_280

]]></Node>
<StgValue><ssdm name="add_ln180_282"/></StgValue>
</operation>

<operation id="3216" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.4_ifconv:15  %zext_ln180_365 = zext i9 %add_ln180_282 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_365"/></StgValue>
</operation>

<operation id="3217" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.4_ifconv:16  %word_buffer_m_V_addr_159 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_365

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_159"/></StgValue>
</operation>

<operation id="3218" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.4_ifconv:17  %add_ln180_283 = add i9 4, %add_ln180_280

]]></Node>
<StgValue><ssdm name="add_ln180_283"/></StgValue>
</operation>

<operation id="3219" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.4_ifconv:18  %zext_ln180_366 = zext i9 %add_ln180_283 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_366"/></StgValue>
</operation>

<operation id="3220" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.4_ifconv:19  %word_buffer_m_V_addr_160 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_366

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_160"/></StgValue>
</operation>

<operation id="3221" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:36  %word_buffer_m_V_load_157 = load i2* %word_buffer_m_V_addr_157, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_157"/></StgValue>
</operation>

<operation id="3222" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.preheader928.preheader.4_ifconv:37  store i2 %word_buffer_m_V_load_157, i2* %line_buffer_m_V_addr_170, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3223" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:38  %word_buffer_m_V_load_158 = load i2* %word_buffer_m_V_addr_158, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_158"/></StgValue>
</operation>

<operation id="3224" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.preheader928.preheader.4_ifconv:39  store i2 %word_buffer_m_V_load_158, i2* %line_buffer_m_V_addr_171, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3225" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:40  %word_buffer_m_V_load_159 = load i2* %word_buffer_m_V_addr_159, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_159"/></StgValue>
</operation>

<operation id="3226" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:42  %word_buffer_m_V_load_160 = load i2* %word_buffer_m_V_addr_160, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_160"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="3227" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.4_ifconv:20  %add_ln180_284 = add i9 5, %add_ln180_280

]]></Node>
<StgValue><ssdm name="add_ln180_284"/></StgValue>
</operation>

<operation id="3228" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.4_ifconv:21  %zext_ln180_367 = zext i9 %add_ln180_284 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_367"/></StgValue>
</operation>

<operation id="3229" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.4_ifconv:22  %word_buffer_m_V_addr_161 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_367

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_161"/></StgValue>
</operation>

<operation id="3230" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.4_ifconv:23  %add_ln180_285 = add i9 6, %add_ln180_280

]]></Node>
<StgValue><ssdm name="add_ln180_285"/></StgValue>
</operation>

<operation id="3231" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.4_ifconv:24  %zext_ln180_368 = zext i9 %add_ln180_285 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_368"/></StgValue>
</operation>

<operation id="3232" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.4_ifconv:25  %word_buffer_m_V_addr_162 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_368

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_162"/></StgValue>
</operation>

<operation id="3233" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:40  %word_buffer_m_V_load_159 = load i2* %word_buffer_m_V_addr_159, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_159"/></StgValue>
</operation>

<operation id="3234" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.preheader928.preheader.4_ifconv:41  store i2 %word_buffer_m_V_load_159, i2* %line_buffer_m_V_addr_172, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3235" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:42  %word_buffer_m_V_load_160 = load i2* %word_buffer_m_V_addr_160, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_160"/></StgValue>
</operation>

<operation id="3236" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.preheader928.preheader.4_ifconv:43  store i2 %word_buffer_m_V_load_160, i2* %line_buffer_m_V_addr_173, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3237" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:44  %word_buffer_m_V_load_161 = load i2* %word_buffer_m_V_addr_161, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_161"/></StgValue>
</operation>

<operation id="3238" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:46  %word_buffer_m_V_load_162 = load i2* %word_buffer_m_V_addr_162, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_162"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="3239" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.4_ifconv:26  %add_ln180_286 = add i9 7, %add_ln180_280

]]></Node>
<StgValue><ssdm name="add_ln180_286"/></StgValue>
</operation>

<operation id="3240" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.4_ifconv:27  %zext_ln180_369 = zext i9 %add_ln180_286 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_369"/></StgValue>
</operation>

<operation id="3241" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.4_ifconv:28  %word_buffer_m_V_addr_163 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_369

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_163"/></StgValue>
</operation>

<operation id="3242" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.4_ifconv:29  %add_ln180_287 = add i9 8, %add_ln180_280

]]></Node>
<StgValue><ssdm name="add_ln180_287"/></StgValue>
</operation>

<operation id="3243" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.4_ifconv:30  %zext_ln180_370 = zext i9 %add_ln180_287 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_370"/></StgValue>
</operation>

<operation id="3244" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.4_ifconv:31  %word_buffer_m_V_addr_164 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_370

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_164"/></StgValue>
</operation>

<operation id="3245" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:44  %word_buffer_m_V_load_161 = load i2* %word_buffer_m_V_addr_161, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_161"/></StgValue>
</operation>

<operation id="3246" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.preheader928.preheader.4_ifconv:45  store i2 %word_buffer_m_V_load_161, i2* %line_buffer_m_V_addr_174, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3247" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:46  %word_buffer_m_V_load_162 = load i2* %word_buffer_m_V_addr_162, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_162"/></StgValue>
</operation>

<operation id="3248" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.preheader928.preheader.4_ifconv:47  store i2 %word_buffer_m_V_load_162, i2* %line_buffer_m_V_addr_175, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3249" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:48  %word_buffer_m_V_load_163 = load i2* %word_buffer_m_V_addr_163, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_163"/></StgValue>
</operation>

<operation id="3250" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:50  %word_buffer_m_V_load_164 = load i2* %word_buffer_m_V_addr_164, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_164"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="3251" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_4_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.4_ifconv:7  %zext_ln180_362 = zext i9 %add_ln180_280 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_362"/></StgValue>
</operation>

<operation id="3252" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_4_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.4_ifconv:32  %word_buffer_m_V_addr_165 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_362

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_165"/></StgValue>
</operation>

<operation id="3253" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_4_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.4_ifconv:33  %add_ln167_4 = add i9 9, %add_ln180_280

]]></Node>
<StgValue><ssdm name="add_ln167_4"/></StgValue>
</operation>

<operation id="3254" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_4_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.4_ifconv:34  %zext_ln167_4 = zext i9 %add_ln167_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln167_4"/></StgValue>
</operation>

<operation id="3255" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_4_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.4_ifconv:35  %word_buffer_m_V_addr_166 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln167_4

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_166"/></StgValue>
</operation>

<operation id="3256" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:48  %word_buffer_m_V_load_163 = load i2* %word_buffer_m_V_addr_163, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_163"/></StgValue>
</operation>

<operation id="3257" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.preheader928.preheader.4_ifconv:49  store i2 %word_buffer_m_V_load_163, i2* %line_buffer_m_V_addr_176, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3258" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:50  %word_buffer_m_V_load_164 = load i2* %word_buffer_m_V_addr_164, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_164"/></StgValue>
</operation>

<operation id="3259" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.preheader928.preheader.4_ifconv:51  store i2 %word_buffer_m_V_load_164, i2* %line_buffer_m_V_addr_177, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3260" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_4_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:52  %word_buffer_m_V_load_165 = load i2* %word_buffer_m_V_addr_165, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_165"/></StgValue>
</operation>

<operation id="3261" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_4_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:55  %word_buffer_m_V_load_166 = load i2* %word_buffer_m_V_addr_166, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_166"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="3262" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="lb_4_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:52  %word_buffer_m_V_load_165 = load i2* %word_buffer_m_V_addr_165, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_165"/></StgValue>
</operation>

<operation id="3263" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader928.preheader.4_ifconv:53  %select_ln107_13 = select i1 %lb_4_read_1, i2 0, i2 %word_buffer_m_V_load_165

]]></Node>
<StgValue><ssdm name="select_ln107_13"/></StgValue>
</operation>

<operation id="3264" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.preheader928.preheader.4_ifconv:54  store i2 %select_ln107_13, i2* %line_buffer_m_V_addr_178, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="3265" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="rb_4_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.4_ifconv:55  %word_buffer_m_V_load_166 = load i2* %word_buffer_m_V_addr_166, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_166"/></StgValue>
</operation>

<operation id="3266" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader928.preheader.4_ifconv:56  %select_ln108_16 = select i1 %rb_4_read_1, i2 0, i2 %word_buffer_m_V_load_166

]]></Node>
<StgValue><ssdm name="select_ln108_16"/></StgValue>
</operation>

<operation id="3267" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="0" op_0_bw="0">
<![CDATA[
.preheader928.preheader.4_ifconv:57  br label %_ifconv3

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="3268" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge939.4.7_ifconv:2  %or_ln174_3 = or i1 %first_wrd, %lb_4_read_1

]]></Node>
<StgValue><ssdm name="or_ln174_3"/></StgValue>
</operation>

<operation id="3269" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.4.7_ifconv:3  %old_word_buffer_m_0_20 = load i2* %old_word_buffer_m_0_21, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_20"/></StgValue>
</operation>

<operation id="3270" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge939.4.7_ifconv:4  %select_ln174_3 = select i1 %or_ln174_3, i2 0, i2 %old_word_buffer_m_0_20

]]></Node>
<StgValue><ssdm name="select_ln174_3"/></StgValue>
</operation>

<operation id="3271" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.4.7_ifconv:5  store i2 %select_ln174_3, i2* %line_buffer_m_V_addr_178, align 1

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="3272" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge939.4.7_ifconv:6  %or_ln175_4 = or i1 %first_wrd, %rb_4_read_1

]]></Node>
<StgValue><ssdm name="or_ln175_4"/></StgValue>
</operation>

<operation id="3273" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.4.7_ifconv:7  %old_word_buffer_m_9_24 = load i2* %old_word_buffer_m_9_25, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_24"/></StgValue>
</operation>

<operation id="3274" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge939.4.7_ifconv:8  %select_ln175_4 = select i1 %or_ln175_4, i2 0, i2 %old_word_buffer_m_9_24

]]></Node>
<StgValue><ssdm name="select_ln175_4"/></StgValue>
</operation>

<operation id="3275" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.4.7_ifconv:9  br label %_ifconv3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3276" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ifconv3:0  %storemerge13 = phi i2 [ %select_ln175_4, %._crit_edge939.4.7_ifconv ], [ %select_ln108_16, %.preheader928.preheader.4_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge13"/></StgValue>
</operation>

<operation id="3277" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="640" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0" op_192_bw="0" op_193_bw="0" op_194_bw="0" op_195_bw="0" op_196_bw="0" op_197_bw="0" op_198_bw="0" op_199_bw="0" op_200_bw="0" op_201_bw="0" op_202_bw="0" op_203_bw="0" op_204_bw="0" op_205_bw="0" op_206_bw="0" op_207_bw="0" op_208_bw="0" op_209_bw="0" op_210_bw="0" op_211_bw="0" op_212_bw="0" op_213_bw="0" op_214_bw="0" op_215_bw="0" op_216_bw="0" op_217_bw="0" op_218_bw="0" op_219_bw="0" op_220_bw="0" op_221_bw="0" op_222_bw="0" op_223_bw="0" op_224_bw="0" op_225_bw="0" op_226_bw="0" op_227_bw="0" op_228_bw="0" op_229_bw="0" op_230_bw="0" op_231_bw="0" op_232_bw="0" op_233_bw="0" op_234_bw="0" op_235_bw="0" op_236_bw="0" op_237_bw="0" op_238_bw="0" op_239_bw="0" op_240_bw="0" op_241_bw="0" op_242_bw="0" op_243_bw="0" op_244_bw="0" op_245_bw="0" op_246_bw="0" op_247_bw="0" op_248_bw="0" op_249_bw="0" op_250_bw="0" op_251_bw="0" op_252_bw="0" op_253_bw="0" op_254_bw="0" op_255_bw="0" op_256_bw="0" op_257_bw="0" op_258_bw="0" op_259_bw="0" op_260_bw="0" op_261_bw="0" op_262_bw="0" op_263_bw="0" op_264_bw="0" op_265_bw="0" op_266_bw="0" op_267_bw="0" op_268_bw="0" op_269_bw="0" op_270_bw="0" op_271_bw="0" op_272_bw="0" op_273_bw="0" op_274_bw="0" op_275_bw="0" op_276_bw="0" op_277_bw="0" op_278_bw="0" op_279_bw="0" op_280_bw="0" op_281_bw="0" op_282_bw="0" op_283_bw="0" op_284_bw="0" op_285_bw="0" op_286_bw="0" op_287_bw="0" op_288_bw="0" op_289_bw="0" op_290_bw="0" op_291_bw="0" op_292_bw="0" op_293_bw="0" op_294_bw="0" op_295_bw="0" op_296_bw="0" op_297_bw="0" op_298_bw="0" op_299_bw="0" op_300_bw="0" op_301_bw="0" op_302_bw="0" op_303_bw="0" op_304_bw="0" op_305_bw="0" op_306_bw="0" op_307_bw="0" op_308_bw="0" op_309_bw="0" op_310_bw="0" op_311_bw="0" op_312_bw="0" op_313_bw="0" op_314_bw="0" op_315_bw="0" op_316_bw="0" op_317_bw="0" op_318_bw="0">
<![CDATA[
_ifconv3:1  store i2 %storemerge13, i2* %line_buffer_m_V_addr_179, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="3278" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="2" op_0_bw="8">
<![CDATA[
_ifconv3:2  %word_buffer_m_V_load_167 = load i2* %word_buffer_m_V_addr_167, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_167"/></StgValue>
</operation>

<operation id="3279" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="2" op_0_bw="8">
<![CDATA[
_ifconv3:4  %word_buffer_m_V_load_168 = load i2* %word_buffer_m_V_addr_168, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_168"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="3280" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.4.0:0  %old_word_buffer_m_1_24 = load i2* %old_word_buffer_m_1_25, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_24"/></StgValue>
</operation>

<operation id="3281" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.4.0:1  store i2 %old_word_buffer_m_1_24, i2* %line_buffer_m_V_addr_170, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3282" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.4.0:2  %old_word_buffer_m_2_24 = load i2* %old_word_buffer_m_2_25, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_24"/></StgValue>
</operation>

<operation id="3283" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.4.0:3  br label %._crit_edge939.4.1

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3284" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.4.1.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_170, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3285" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.4.1.critedge:1  br label %._crit_edge939.4.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3286" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.4.1:0  %p_0438_0_4_1 = phi i2 [ %old_word_buffer_m_2_24, %._crit_edge939.4.0 ], [ 0, %._crit_edge939.4.1.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_4_1"/></StgValue>
</operation>

<operation id="3287" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.4.1:1  store i2 %p_0438_0_4_1, i2* %line_buffer_m_V_addr_171, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3288" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.4.1:2  br i1 %first_wrd, label %._crit_edge939.4.3.critedge, label %._crit_edge939.4.2

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3289" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.4.2:0  %old_word_buffer_m_3_24 = load i2* %old_word_buffer_m_3_25, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_24"/></StgValue>
</operation>

<operation id="3290" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.4.2:2  %old_word_buffer_m_4_24 = load i2* %old_word_buffer_m_4_25, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_24"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="3291" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.4.2:0  %old_word_buffer_m_3_24 = load i2* %old_word_buffer_m_3_25, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_24"/></StgValue>
</operation>

<operation id="3292" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.4.2:1  store i2 %old_word_buffer_m_3_24, i2* %line_buffer_m_V_addr_172, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3293" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.4.2:2  %old_word_buffer_m_4_24 = load i2* %old_word_buffer_m_4_25, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_24"/></StgValue>
</operation>

<operation id="3294" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.4.2:3  br label %._crit_edge939.4.3

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3295" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.4.3.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_172, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3296" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.4.3.critedge:1  br label %._crit_edge939.4.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3297" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.4.3:0  %p_0438_0_4_3 = phi i2 [ %old_word_buffer_m_4_24, %._crit_edge939.4.2 ], [ 0, %._crit_edge939.4.3.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_4_3"/></StgValue>
</operation>

<operation id="3298" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.4.3:1  store i2 %p_0438_0_4_3, i2* %line_buffer_m_V_addr_173, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3299" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.4.3:2  br i1 %first_wrd, label %._crit_edge939.4.5.critedge, label %._crit_edge939.4.4

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3300" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.4.4:0  %old_word_buffer_m_5_24 = load i2* %old_word_buffer_m_5_25, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_24"/></StgValue>
</operation>

<operation id="3301" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.4.4:2  %old_word_buffer_m_6_24 = load i2* %old_word_buffer_m_6_25, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_24"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="3302" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.4.4:0  %old_word_buffer_m_5_24 = load i2* %old_word_buffer_m_5_25, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_24"/></StgValue>
</operation>

<operation id="3303" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.4.4:1  store i2 %old_word_buffer_m_5_24, i2* %line_buffer_m_V_addr_174, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3304" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.4.4:2  %old_word_buffer_m_6_24 = load i2* %old_word_buffer_m_6_25, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_24"/></StgValue>
</operation>

<operation id="3305" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.4.4:3  br label %._crit_edge939.4.5

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3306" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.4.5.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_174, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3307" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.4.5.critedge:1  br label %._crit_edge939.4.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3308" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.4.5:0  %p_0438_0_4_5 = phi i2 [ %old_word_buffer_m_6_24, %._crit_edge939.4.4 ], [ 0, %._crit_edge939.4.5.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_4_5"/></StgValue>
</operation>

<operation id="3309" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.4.5:1  store i2 %p_0438_0_4_5, i2* %line_buffer_m_V_addr_175, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3310" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.4.5:2  br i1 %first_wrd, label %._crit_edge939.4.7.critedge, label %._crit_edge939.4.6

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3311" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.4.6:0  %old_word_buffer_m_7_24 = load i2* %old_word_buffer_m_7_25, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_24"/></StgValue>
</operation>

<operation id="3312" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.4.6:2  %old_word_buffer_m_8_24 = load i2* %old_word_buffer_m_8_25, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_24"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="3313" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.4.6:0  %old_word_buffer_m_7_24 = load i2* %old_word_buffer_m_7_25, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_24"/></StgValue>
</operation>

<operation id="3314" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.4.6:1  store i2 %old_word_buffer_m_7_24, i2* %line_buffer_m_V_addr_176, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3315" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.4.6:2  %old_word_buffer_m_8_24 = load i2* %old_word_buffer_m_8_25, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_24"/></StgValue>
</operation>

<operation id="3316" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.4.6:3  br label %._crit_edge939.4.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3317" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.4.7.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_176, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3318" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.4.7.critedge:1  br label %._crit_edge939.4.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3319" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.4.7_ifconv:0  %p_0438_0_4_7 = phi i2 [ %old_word_buffer_m_8_24, %._crit_edge939.4.6 ], [ 0, %._crit_edge939.4.7.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_4_7"/></StgValue>
</operation>

<operation id="3320" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="640" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.4.7_ifconv:1  store i2 %p_0438_0_4_7, i2* %line_buffer_m_V_addr_177, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3321" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.4.7_ifconv:3  %old_word_buffer_m_0_20 = load i2* %old_word_buffer_m_0_21, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_20"/></StgValue>
</operation>

<operation id="3322" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.4.7_ifconv:7  %old_word_buffer_m_9_24 = load i2* %old_word_buffer_m_9_25, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_24"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="3323" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="2" op_0_bw="8">
<![CDATA[
_ifconv3:2  %word_buffer_m_V_load_167 = load i2* %word_buffer_m_V_addr_167, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_167"/></StgValue>
</operation>

<operation id="3324" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
_ifconv3:3  store i2 %word_buffer_m_V_load_167, i2* %line_buffer_m_V_addr_160, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3325" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="2" op_0_bw="8">
<![CDATA[
_ifconv3:4  %word_buffer_m_V_load_168 = load i2* %word_buffer_m_V_addr_168, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_168"/></StgValue>
</operation>

<operation id="3326" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
_ifconv3:5  store i2 %word_buffer_m_V_load_168, i2* %line_buffer_m_V_addr_161, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3327" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="2" op_0_bw="8">
<![CDATA[
_ifconv3:6  %word_buffer_m_V_load_169 = load i2* %word_buffer_m_V_addr_169, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_169"/></StgValue>
</operation>

<operation id="3328" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="2" op_0_bw="8">
<![CDATA[
_ifconv3:8  %word_buffer_m_V_load_170 = load i2* %word_buffer_m_V_addr_170, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_170"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="3329" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="2" op_0_bw="8">
<![CDATA[
_ifconv3:6  %word_buffer_m_V_load_169 = load i2* %word_buffer_m_V_addr_169, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_169"/></StgValue>
</operation>

<operation id="3330" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
_ifconv3:7  store i2 %word_buffer_m_V_load_169, i2* %line_buffer_m_V_addr_162, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3331" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="2" op_0_bw="8">
<![CDATA[
_ifconv3:8  %word_buffer_m_V_load_170 = load i2* %word_buffer_m_V_addr_170, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_170"/></StgValue>
</operation>

<operation id="3332" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
_ifconv3:9  store i2 %word_buffer_m_V_load_170, i2* %line_buffer_m_V_addr_163, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3333" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="2" op_0_bw="8">
<![CDATA[
_ifconv3:10  %word_buffer_m_V_load_171 = load i2* %word_buffer_m_V_addr_171, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_171"/></StgValue>
</operation>

<operation id="3334" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="2" op_0_bw="8">
<![CDATA[
_ifconv3:12  %word_buffer_m_V_load_172 = load i2* %word_buffer_m_V_addr_172, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_172"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="3335" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="2" op_0_bw="8">
<![CDATA[
_ifconv3:10  %word_buffer_m_V_load_171 = load i2* %word_buffer_m_V_addr_171, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_171"/></StgValue>
</operation>

<operation id="3336" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
_ifconv3:11  store i2 %word_buffer_m_V_load_171, i2* %line_buffer_m_V_addr_164, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3337" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="2" op_0_bw="8">
<![CDATA[
_ifconv3:12  %word_buffer_m_V_load_172 = load i2* %word_buffer_m_V_addr_172, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_172"/></StgValue>
</operation>

<operation id="3338" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
_ifconv3:13  store i2 %word_buffer_m_V_load_172, i2* %line_buffer_m_V_addr_165, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3339" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="2" op_0_bw="8">
<![CDATA[
_ifconv3:14  %word_buffer_m_V_load_173 = load i2* %word_buffer_m_V_addr_173, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_173"/></StgValue>
</operation>

<operation id="3340" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="2" op_0_bw="8">
<![CDATA[
_ifconv3:16  %word_buffer_m_V_load_174 = load i2* %word_buffer_m_V_addr_174, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_174"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="3341" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="2" op_0_bw="8">
<![CDATA[
_ifconv3:14  %word_buffer_m_V_load_173 = load i2* %word_buffer_m_V_addr_173, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_173"/></StgValue>
</operation>

<operation id="3342" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
_ifconv3:15  store i2 %word_buffer_m_V_load_173, i2* %line_buffer_m_V_addr_166, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3343" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="2" op_0_bw="8">
<![CDATA[
_ifconv3:16  %word_buffer_m_V_load_174 = load i2* %word_buffer_m_V_addr_174, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_174"/></StgValue>
</operation>

<operation id="3344" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
_ifconv3:17  store i2 %word_buffer_m_V_load_174, i2* %line_buffer_m_V_addr_167, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3345" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_4_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="2" op_0_bw="8">
<![CDATA[
_ifconv3:18  %word_buffer_m_V_load_175 = load i2* %word_buffer_m_V_addr_175, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_175"/></StgValue>
</operation>

<operation id="3346" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_4_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="2" op_0_bw="8">
<![CDATA[
_ifconv3:21  %word_buffer_m_V_load_176 = load i2* %word_buffer_m_V_addr_176, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_176"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="3347" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_4_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="2" op_0_bw="8">
<![CDATA[
_ifconv3:18  %word_buffer_m_V_load_175 = load i2* %word_buffer_m_V_addr_175, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_175"/></StgValue>
</operation>

<operation id="3348" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv3:19  %select_ln107_14 = select i1 %lb_4_read_1, i2 0, i2 %word_buffer_m_V_load_175

]]></Node>
<StgValue><ssdm name="select_ln107_14"/></StgValue>
</operation>

<operation id="3349" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
_ifconv3:20  store i2 %select_ln107_14, i2* %line_buffer_m_V_addr_168, align 1

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="3350" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_4_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="2" op_0_bw="8">
<![CDATA[
_ifconv3:21  %word_buffer_m_V_load_176 = load i2* %word_buffer_m_V_addr_176, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_176"/></StgValue>
</operation>

<operation id="3351" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv3:22  %select_ln108_17 = select i1 %rb_4_read_1, i2 0, i2 %word_buffer_m_V_load_176

]]></Node>
<StgValue><ssdm name="select_ln108_17"/></StgValue>
</operation>

<operation id="3352" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0">
<![CDATA[
_ifconv3:23  store i2 %select_ln108_17, i2* %line_buffer_m_V_addr_169, align 1

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="3353" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv3:24  %sub_ln1354_5 = sub i6 5, %rhs_V

]]></Node>
<StgValue><ssdm name="sub_ln1354_5"/></StgValue>
</operation>

<operation id="3354" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ifconv3:25  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %sub_ln1354_5, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="3355" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv3:26  br i1 %tmp_45, label %.preheader.preheader.5, label %.preheader928.preheader.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3356" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3240" bw="5" op_0_bw="6">
<![CDATA[
.preheader928.preheader.5_ifconv:0  %trunc_ln180_12 = trunc i6 %sub_ln1354_5 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln180_12"/></StgValue>
</operation>

<operation id="3357" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader928.preheader.5_ifconv:1  %add_ln180_288 = add i5 %zext_ln180_251, %trunc_ln180_12

]]></Node>
<StgValue><ssdm name="add_ln180_288"/></StgValue>
</operation>

<operation id="3358" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader928.preheader.5_ifconv:2  %tmp_46 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %add_ln180_288, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="3359" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="9" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:3  %zext_ln180_371 = zext i8 %tmp_46 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_371"/></StgValue>
</operation>

<operation id="3360" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader928.preheader.5_ifconv:4  %tmp_47 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln180_288, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="3361" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="9" op_0_bw="6">
<![CDATA[
.preheader928.preheader.5_ifconv:5  %zext_ln180_372 = zext i6 %tmp_47 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_372"/></StgValue>
</operation>

<operation id="3362" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.5_ifconv:6  %add_ln180_289 = add i9 %zext_ln180_372, %zext_ln180_371

]]></Node>
<StgValue><ssdm name="add_ln180_289"/></StgValue>
</operation>

<operation id="3363" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.5_ifconv:8  %or_ln180_76 = or i9 %add_ln180_289, 1

]]></Node>
<StgValue><ssdm name="or_ln180_76"/></StgValue>
</operation>

<operation id="3364" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.5_ifconv:9  %zext_ln180_374 = zext i9 %or_ln180_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_374"/></StgValue>
</operation>

<operation id="3365" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.5_ifconv:10  %word_buffer_m_V_addr_177 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_374

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_177"/></StgValue>
</operation>

<operation id="3366" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.5_ifconv:11  %add_ln180_290 = add i9 2, %add_ln180_289

]]></Node>
<StgValue><ssdm name="add_ln180_290"/></StgValue>
</operation>

<operation id="3367" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.5_ifconv:12  %zext_ln180_375 = zext i9 %add_ln180_290 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_375"/></StgValue>
</operation>

<operation id="3368" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.5_ifconv:13  %word_buffer_m_V_addr_178 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_375

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_178"/></StgValue>
</operation>

<operation id="3369" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:36  %word_buffer_m_V_load_177 = load i2* %word_buffer_m_V_addr_177, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_177"/></StgValue>
</operation>

<operation id="3370" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:38  %word_buffer_m_V_load_178 = load i2* %word_buffer_m_V_addr_178, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_178"/></StgValue>
</operation>

<operation id="3371" st_id="145" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.5:0  %add_ln1353_11 = add i6 %sub_ln1354_5, 8

]]></Node>
<StgValue><ssdm name="add_ln1353_11"/></StgValue>
</operation>

<operation id="3372" st_id="145" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.5:1  %add_ln174_4 = add i6 %zext_ln139, %add_ln1353_11

]]></Node>
<StgValue><ssdm name="add_ln174_4"/></StgValue>
</operation>

<operation id="3373" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.5:2  %sext_ln174_4 = sext i6 %add_ln174_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln174_4"/></StgValue>
</operation>

<operation id="3374" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.5:3  %old_word_buffer_m_0_23 = getelementptr [16 x i2]* %old_word_buffer_m_0_V, i64 0, i64 %sext_ln174_4

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_23"/></StgValue>
</operation>

<operation id="3375" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.5:4  %old_word_buffer_m_1_27 = getelementptr [16 x i2]* %old_word_buffer_m_1_V, i64 0, i64 %sext_ln174_4

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_27"/></StgValue>
</operation>

<operation id="3376" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.5:5  %old_word_buffer_m_2_27 = getelementptr [16 x i2]* %old_word_buffer_m_2_V, i64 0, i64 %sext_ln174_4

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_27"/></StgValue>
</operation>

<operation id="3377" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.5:6  %old_word_buffer_m_3_27 = getelementptr [16 x i2]* %old_word_buffer_m_3_V, i64 0, i64 %sext_ln174_4

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_27"/></StgValue>
</operation>

<operation id="3378" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.5:7  %old_word_buffer_m_4_27 = getelementptr [16 x i2]* %old_word_buffer_m_4_V, i64 0, i64 %sext_ln174_4

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_27"/></StgValue>
</operation>

<operation id="3379" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.5:8  %old_word_buffer_m_5_27 = getelementptr [16 x i2]* %old_word_buffer_m_5_V, i64 0, i64 %sext_ln174_4

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_27"/></StgValue>
</operation>

<operation id="3380" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.5:9  %old_word_buffer_m_6_27 = getelementptr [16 x i2]* %old_word_buffer_m_6_V, i64 0, i64 %sext_ln174_4

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_27"/></StgValue>
</operation>

<operation id="3381" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.5:10  %old_word_buffer_m_7_27 = getelementptr [16 x i2]* %old_word_buffer_m_7_V, i64 0, i64 %sext_ln174_4

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_27"/></StgValue>
</operation>

<operation id="3382" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.5:11  %old_word_buffer_m_8_27 = getelementptr [16 x i2]* %old_word_buffer_m_8_V, i64 0, i64 %sext_ln174_4

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_27"/></StgValue>
</operation>

<operation id="3383" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.5:12  %old_word_buffer_m_9_27 = getelementptr [16 x i2]* %old_word_buffer_m_9_V, i64 0, i64 %sext_ln174_4

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_27"/></StgValue>
</operation>

<operation id="3384" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.5:13  br i1 %first_wrd, label %._crit_edge939.5.1.critedge, label %._crit_edge939.5.0

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3385" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.5.0:0  %old_word_buffer_m_1_26 = load i2* %old_word_buffer_m_1_27, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_26"/></StgValue>
</operation>

<operation id="3386" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.5.0:2  %old_word_buffer_m_2_26 = load i2* %old_word_buffer_m_2_27, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_26"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="3387" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.5_ifconv:14  %add_ln180_291 = add i9 3, %add_ln180_289

]]></Node>
<StgValue><ssdm name="add_ln180_291"/></StgValue>
</operation>

<operation id="3388" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.5_ifconv:15  %zext_ln180_376 = zext i9 %add_ln180_291 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_376"/></StgValue>
</operation>

<operation id="3389" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.5_ifconv:16  %word_buffer_m_V_addr_179 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_376

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_179"/></StgValue>
</operation>

<operation id="3390" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.5_ifconv:17  %add_ln180_292 = add i9 4, %add_ln180_289

]]></Node>
<StgValue><ssdm name="add_ln180_292"/></StgValue>
</operation>

<operation id="3391" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.5_ifconv:18  %zext_ln180_377 = zext i9 %add_ln180_292 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_377"/></StgValue>
</operation>

<operation id="3392" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.5_ifconv:19  %word_buffer_m_V_addr_180 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_377

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_180"/></StgValue>
</operation>

<operation id="3393" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:36  %word_buffer_m_V_load_177 = load i2* %word_buffer_m_V_addr_177, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_177"/></StgValue>
</operation>

<operation id="3394" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.preheader928.preheader.5_ifconv:37  store i2 %word_buffer_m_V_load_177, i2* %line_buffer_m_V_addr_190, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3395" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:38  %word_buffer_m_V_load_178 = load i2* %word_buffer_m_V_addr_178, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_178"/></StgValue>
</operation>

<operation id="3396" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.preheader928.preheader.5_ifconv:39  store i2 %word_buffer_m_V_load_178, i2* %line_buffer_m_V_addr_191, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3397" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:40  %word_buffer_m_V_load_179 = load i2* %word_buffer_m_V_addr_179, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_179"/></StgValue>
</operation>

<operation id="3398" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:42  %word_buffer_m_V_load_180 = load i2* %word_buffer_m_V_addr_180, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_180"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="3399" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.5_ifconv:20  %add_ln180_293 = add i9 5, %add_ln180_289

]]></Node>
<StgValue><ssdm name="add_ln180_293"/></StgValue>
</operation>

<operation id="3400" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.5_ifconv:21  %zext_ln180_378 = zext i9 %add_ln180_293 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_378"/></StgValue>
</operation>

<operation id="3401" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.5_ifconv:22  %word_buffer_m_V_addr_181 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_378

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_181"/></StgValue>
</operation>

<operation id="3402" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.5_ifconv:23  %add_ln180_294 = add i9 6, %add_ln180_289

]]></Node>
<StgValue><ssdm name="add_ln180_294"/></StgValue>
</operation>

<operation id="3403" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.5_ifconv:24  %zext_ln180_379 = zext i9 %add_ln180_294 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_379"/></StgValue>
</operation>

<operation id="3404" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.5_ifconv:25  %word_buffer_m_V_addr_182 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_379

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_182"/></StgValue>
</operation>

<operation id="3405" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:40  %word_buffer_m_V_load_179 = load i2* %word_buffer_m_V_addr_179, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_179"/></StgValue>
</operation>

<operation id="3406" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.preheader928.preheader.5_ifconv:41  store i2 %word_buffer_m_V_load_179, i2* %line_buffer_m_V_addr_192, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3407" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:42  %word_buffer_m_V_load_180 = load i2* %word_buffer_m_V_addr_180, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_180"/></StgValue>
</operation>

<operation id="3408" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.preheader928.preheader.5_ifconv:43  store i2 %word_buffer_m_V_load_180, i2* %line_buffer_m_V_addr_193, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3409" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:44  %word_buffer_m_V_load_181 = load i2* %word_buffer_m_V_addr_181, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_181"/></StgValue>
</operation>

<operation id="3410" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:46  %word_buffer_m_V_load_182 = load i2* %word_buffer_m_V_addr_182, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_182"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="3411" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.5_ifconv:26  %add_ln180_295 = add i9 7, %add_ln180_289

]]></Node>
<StgValue><ssdm name="add_ln180_295"/></StgValue>
</operation>

<operation id="3412" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.5_ifconv:27  %zext_ln180_380 = zext i9 %add_ln180_295 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_380"/></StgValue>
</operation>

<operation id="3413" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.5_ifconv:28  %word_buffer_m_V_addr_183 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_380

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_183"/></StgValue>
</operation>

<operation id="3414" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.5_ifconv:29  %add_ln180_296 = add i9 8, %add_ln180_289

]]></Node>
<StgValue><ssdm name="add_ln180_296"/></StgValue>
</operation>

<operation id="3415" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.5_ifconv:30  %zext_ln180_381 = zext i9 %add_ln180_296 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_381"/></StgValue>
</operation>

<operation id="3416" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.5_ifconv:31  %word_buffer_m_V_addr_184 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_381

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_184"/></StgValue>
</operation>

<operation id="3417" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:44  %word_buffer_m_V_load_181 = load i2* %word_buffer_m_V_addr_181, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_181"/></StgValue>
</operation>

<operation id="3418" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.preheader928.preheader.5_ifconv:45  store i2 %word_buffer_m_V_load_181, i2* %line_buffer_m_V_addr_194, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3419" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:46  %word_buffer_m_V_load_182 = load i2* %word_buffer_m_V_addr_182, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_182"/></StgValue>
</operation>

<operation id="3420" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.preheader928.preheader.5_ifconv:47  store i2 %word_buffer_m_V_load_182, i2* %line_buffer_m_V_addr_195, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3421" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:48  %word_buffer_m_V_load_183 = load i2* %word_buffer_m_V_addr_183, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_183"/></StgValue>
</operation>

<operation id="3422" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:50  %word_buffer_m_V_load_184 = load i2* %word_buffer_m_V_addr_184, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_184"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="3423" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_5_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.5_ifconv:7  %zext_ln180_373 = zext i9 %add_ln180_289 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_373"/></StgValue>
</operation>

<operation id="3424" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_5_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.5_ifconv:32  %word_buffer_m_V_addr_185 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_373

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_185"/></StgValue>
</operation>

<operation id="3425" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_5_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.5_ifconv:33  %add_ln167_5 = add i9 9, %add_ln180_289

]]></Node>
<StgValue><ssdm name="add_ln167_5"/></StgValue>
</operation>

<operation id="3426" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_5_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.5_ifconv:34  %zext_ln167_5 = zext i9 %add_ln167_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln167_5"/></StgValue>
</operation>

<operation id="3427" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_5_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.5_ifconv:35  %word_buffer_m_V_addr_186 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln167_5

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_186"/></StgValue>
</operation>

<operation id="3428" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:48  %word_buffer_m_V_load_183 = load i2* %word_buffer_m_V_addr_183, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_183"/></StgValue>
</operation>

<operation id="3429" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.preheader928.preheader.5_ifconv:49  store i2 %word_buffer_m_V_load_183, i2* %line_buffer_m_V_addr_196, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3430" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:50  %word_buffer_m_V_load_184 = load i2* %word_buffer_m_V_addr_184, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_184"/></StgValue>
</operation>

<operation id="3431" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.preheader928.preheader.5_ifconv:51  store i2 %word_buffer_m_V_load_184, i2* %line_buffer_m_V_addr_197, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3432" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_5_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:52  %word_buffer_m_V_load_185 = load i2* %word_buffer_m_V_addr_185, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_185"/></StgValue>
</operation>

<operation id="3433" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_5_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:55  %word_buffer_m_V_load_186 = load i2* %word_buffer_m_V_addr_186, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_186"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="3434" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
<literal name="lb_5_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:52  %word_buffer_m_V_load_185 = load i2* %word_buffer_m_V_addr_185, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_185"/></StgValue>
</operation>

<operation id="3435" st_id="150" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader928.preheader.5_ifconv:53  %select_ln107_15 = select i1 %lb_5_read_1, i2 0, i2 %word_buffer_m_V_load_185

]]></Node>
<StgValue><ssdm name="select_ln107_15"/></StgValue>
</operation>

<operation id="3436" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.preheader928.preheader.5_ifconv:54  store i2 %select_ln107_15, i2* %line_buffer_m_V_addr_198, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="3437" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
<literal name="rb_5_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.5_ifconv:55  %word_buffer_m_V_load_186 = load i2* %word_buffer_m_V_addr_186, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_186"/></StgValue>
</operation>

<operation id="3438" st_id="150" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader928.preheader.5_ifconv:56  %select_ln108_18 = select i1 %rb_5_read_1, i2 0, i2 %word_buffer_m_V_load_186

]]></Node>
<StgValue><ssdm name="select_ln108_18"/></StgValue>
</operation>

<operation id="3439" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="0" op_0_bw="0">
<![CDATA[
.preheader928.preheader.5_ifconv:57  br label %_ifconv4

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="3440" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge939.5.7_ifconv:2  %or_ln174_4 = or i1 %first_wrd, %lb_5_read_1

]]></Node>
<StgValue><ssdm name="or_ln174_4"/></StgValue>
</operation>

<operation id="3441" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3361" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.5.7_ifconv:3  %old_word_buffer_m_0_22 = load i2* %old_word_buffer_m_0_23, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_22"/></StgValue>
</operation>

<operation id="3442" st_id="150" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge939.5.7_ifconv:4  %select_ln174_4 = select i1 %or_ln174_4, i2 0, i2 %old_word_buffer_m_0_22

]]></Node>
<StgValue><ssdm name="select_ln174_4"/></StgValue>
</operation>

<operation id="3443" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.5.7_ifconv:5  store i2 %select_ln174_4, i2* %line_buffer_m_V_addr_198, align 1

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="3444" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge939.5.7_ifconv:6  %or_ln175_5 = or i1 %first_wrd, %rb_5_read_1

]]></Node>
<StgValue><ssdm name="or_ln175_5"/></StgValue>
</operation>

<operation id="3445" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.5.7_ifconv:7  %old_word_buffer_m_9_26 = load i2* %old_word_buffer_m_9_27, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_26"/></StgValue>
</operation>

<operation id="3446" st_id="150" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3366" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge939.5.7_ifconv:8  %select_ln175_5 = select i1 %or_ln175_5, i2 0, i2 %old_word_buffer_m_9_26

]]></Node>
<StgValue><ssdm name="select_ln175_5"/></StgValue>
</operation>

<operation id="3447" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.5.7_ifconv:9  br label %_ifconv4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3448" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ifconv4:0  %storemerge14 = phi i2 [ %select_ln175_5, %._crit_edge939.5.7_ifconv ], [ %select_ln108_18, %.preheader928.preheader.5_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge14"/></StgValue>
</operation>

<operation id="3449" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="640" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="0" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0" op_192_bw="0" op_193_bw="0" op_194_bw="0" op_195_bw="0" op_196_bw="0" op_197_bw="0" op_198_bw="0" op_199_bw="0" op_200_bw="0" op_201_bw="0" op_202_bw="0" op_203_bw="0" op_204_bw="0" op_205_bw="0" op_206_bw="0" op_207_bw="0" op_208_bw="0" op_209_bw="0" op_210_bw="0" op_211_bw="0" op_212_bw="0" op_213_bw="0" op_214_bw="0" op_215_bw="0" op_216_bw="0" op_217_bw="0" op_218_bw="0" op_219_bw="0" op_220_bw="0" op_221_bw="0" op_222_bw="0" op_223_bw="0" op_224_bw="0" op_225_bw="0" op_226_bw="0" op_227_bw="0" op_228_bw="0" op_229_bw="0" op_230_bw="0" op_231_bw="0" op_232_bw="0" op_233_bw="0" op_234_bw="0" op_235_bw="0" op_236_bw="0" op_237_bw="0" op_238_bw="0" op_239_bw="0" op_240_bw="0" op_241_bw="0" op_242_bw="0" op_243_bw="0" op_244_bw="0" op_245_bw="0" op_246_bw="0" op_247_bw="0" op_248_bw="0" op_249_bw="0" op_250_bw="0" op_251_bw="0" op_252_bw="0" op_253_bw="0" op_254_bw="0" op_255_bw="0" op_256_bw="0" op_257_bw="0" op_258_bw="0" op_259_bw="0" op_260_bw="0" op_261_bw="0" op_262_bw="0" op_263_bw="0" op_264_bw="0" op_265_bw="0" op_266_bw="0" op_267_bw="0" op_268_bw="0" op_269_bw="0" op_270_bw="0" op_271_bw="0" op_272_bw="0" op_273_bw="0" op_274_bw="0" op_275_bw="0" op_276_bw="0" op_277_bw="0" op_278_bw="0" op_279_bw="0" op_280_bw="0" op_281_bw="0" op_282_bw="0" op_283_bw="0" op_284_bw="0" op_285_bw="0" op_286_bw="0" op_287_bw="0" op_288_bw="0" op_289_bw="0" op_290_bw="0" op_291_bw="0" op_292_bw="0" op_293_bw="0" op_294_bw="0" op_295_bw="0" op_296_bw="0" op_297_bw="0" op_298_bw="0" op_299_bw="0" op_300_bw="0" op_301_bw="0" op_302_bw="0" op_303_bw="0" op_304_bw="0" op_305_bw="0" op_306_bw="0" op_307_bw="0" op_308_bw="0" op_309_bw="0" op_310_bw="0" op_311_bw="0" op_312_bw="0" op_313_bw="0" op_314_bw="0" op_315_bw="0" op_316_bw="0" op_317_bw="0" op_318_bw="0" op_319_bw="0" op_320_bw="0" op_321_bw="0" op_322_bw="0" op_323_bw="0" op_324_bw="0" op_325_bw="0" op_326_bw="0" op_327_bw="0" op_328_bw="0">
<![CDATA[
_ifconv4:1  store i2 %storemerge14, i2* %line_buffer_m_V_addr_199, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="3450" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="2" op_0_bw="8">
<![CDATA[
_ifconv4:2  %word_buffer_m_V_load_187 = load i2* %word_buffer_m_V_addr_187, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_187"/></StgValue>
</operation>

<operation id="3451" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="2" op_0_bw="8">
<![CDATA[
_ifconv4:4  %word_buffer_m_V_load_188 = load i2* %word_buffer_m_V_addr_188, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_188"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="3452" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.5.0:0  %old_word_buffer_m_1_26 = load i2* %old_word_buffer_m_1_27, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_26"/></StgValue>
</operation>

<operation id="3453" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.5.0:1  store i2 %old_word_buffer_m_1_26, i2* %line_buffer_m_V_addr_190, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3454" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.5.0:2  %old_word_buffer_m_2_26 = load i2* %old_word_buffer_m_2_27, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_26"/></StgValue>
</operation>

<operation id="3455" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.5.0:3  br label %._crit_edge939.5.1

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3456" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.5.1.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_190, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3457" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.5.1.critedge:1  br label %._crit_edge939.5.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3458" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.5.1:0  %p_0438_0_5_1 = phi i2 [ %old_word_buffer_m_2_26, %._crit_edge939.5.0 ], [ 0, %._crit_edge939.5.1.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_5_1"/></StgValue>
</operation>

<operation id="3459" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.5.1:1  store i2 %p_0438_0_5_1, i2* %line_buffer_m_V_addr_191, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3460" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.5.1:2  br i1 %first_wrd, label %._crit_edge939.5.3.critedge, label %._crit_edge939.5.2

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3461" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.5.2:0  %old_word_buffer_m_3_26 = load i2* %old_word_buffer_m_3_27, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_26"/></StgValue>
</operation>

<operation id="3462" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.5.2:2  %old_word_buffer_m_4_26 = load i2* %old_word_buffer_m_4_27, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_26"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="3463" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.5.2:0  %old_word_buffer_m_3_26 = load i2* %old_word_buffer_m_3_27, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_26"/></StgValue>
</operation>

<operation id="3464" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.5.2:1  store i2 %old_word_buffer_m_3_26, i2* %line_buffer_m_V_addr_192, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3465" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.5.2:2  %old_word_buffer_m_4_26 = load i2* %old_word_buffer_m_4_27, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_26"/></StgValue>
</operation>

<operation id="3466" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.5.2:3  br label %._crit_edge939.5.3

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3467" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.5.3.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_192, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3468" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.5.3.critedge:1  br label %._crit_edge939.5.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3469" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.5.3:0  %p_0438_0_5_3 = phi i2 [ %old_word_buffer_m_4_26, %._crit_edge939.5.2 ], [ 0, %._crit_edge939.5.3.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_5_3"/></StgValue>
</operation>

<operation id="3470" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.5.3:1  store i2 %p_0438_0_5_3, i2* %line_buffer_m_V_addr_193, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3471" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.5.3:2  br i1 %first_wrd, label %._crit_edge939.5.5.critedge, label %._crit_edge939.5.4

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3472" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.5.4:0  %old_word_buffer_m_5_26 = load i2* %old_word_buffer_m_5_27, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_26"/></StgValue>
</operation>

<operation id="3473" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.5.4:2  %old_word_buffer_m_6_26 = load i2* %old_word_buffer_m_6_27, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_26"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="3474" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.5.4:0  %old_word_buffer_m_5_26 = load i2* %old_word_buffer_m_5_27, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_26"/></StgValue>
</operation>

<operation id="3475" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.5.4:1  store i2 %old_word_buffer_m_5_26, i2* %line_buffer_m_V_addr_194, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3476" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.5.4:2  %old_word_buffer_m_6_26 = load i2* %old_word_buffer_m_6_27, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_26"/></StgValue>
</operation>

<operation id="3477" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.5.4:3  br label %._crit_edge939.5.5

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3478" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.5.5.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_194, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3479" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.5.5.critedge:1  br label %._crit_edge939.5.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3480" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.5.5:0  %p_0438_0_5_5 = phi i2 [ %old_word_buffer_m_6_26, %._crit_edge939.5.4 ], [ 0, %._crit_edge939.5.5.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_5_5"/></StgValue>
</operation>

<operation id="3481" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.5.5:1  store i2 %p_0438_0_5_5, i2* %line_buffer_m_V_addr_195, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3482" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.5.5:2  br i1 %first_wrd, label %._crit_edge939.5.7.critedge, label %._crit_edge939.5.6

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3483" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.5.6:0  %old_word_buffer_m_7_26 = load i2* %old_word_buffer_m_7_27, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_26"/></StgValue>
</operation>

<operation id="3484" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.5.6:2  %old_word_buffer_m_8_26 = load i2* %old_word_buffer_m_8_27, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_26"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="3485" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.5.6:0  %old_word_buffer_m_7_26 = load i2* %old_word_buffer_m_7_27, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_26"/></StgValue>
</operation>

<operation id="3486" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.5.6:1  store i2 %old_word_buffer_m_7_26, i2* %line_buffer_m_V_addr_196, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3487" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.5.6:2  %old_word_buffer_m_8_26 = load i2* %old_word_buffer_m_8_27, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_26"/></StgValue>
</operation>

<operation id="3488" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.5.6:3  br label %._crit_edge939.5.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3489" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.5.7.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_196, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3490" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.5.7.critedge:1  br label %._crit_edge939.5.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3491" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.5.7_ifconv:0  %p_0438_0_5_7 = phi i2 [ %old_word_buffer_m_8_26, %._crit_edge939.5.6 ], [ 0, %._crit_edge939.5.7.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_5_7"/></StgValue>
</operation>

<operation id="3492" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge939.5.7_ifconv:1  store i2 %p_0438_0_5_7, i2* %line_buffer_m_V_addr_197, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3493" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.5.7_ifconv:3  %old_word_buffer_m_0_22 = load i2* %old_word_buffer_m_0_23, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_22"/></StgValue>
</operation>

<operation id="3494" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.5.7_ifconv:7  %old_word_buffer_m_9_26 = load i2* %old_word_buffer_m_9_27, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_26"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="3495" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="2" op_0_bw="8">
<![CDATA[
_ifconv4:2  %word_buffer_m_V_load_187 = load i2* %word_buffer_m_V_addr_187, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_187"/></StgValue>
</operation>

<operation id="3496" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ifconv4:3  store i2 %word_buffer_m_V_load_187, i2* %line_buffer_m_V_addr_180, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3497" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="2" op_0_bw="8">
<![CDATA[
_ifconv4:4  %word_buffer_m_V_load_188 = load i2* %word_buffer_m_V_addr_188, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_188"/></StgValue>
</operation>

<operation id="3498" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ifconv4:5  store i2 %word_buffer_m_V_load_188, i2* %line_buffer_m_V_addr_181, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3499" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="2" op_0_bw="8">
<![CDATA[
_ifconv4:6  %word_buffer_m_V_load_189 = load i2* %word_buffer_m_V_addr_189, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_189"/></StgValue>
</operation>

<operation id="3500" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="2" op_0_bw="8">
<![CDATA[
_ifconv4:8  %word_buffer_m_V_load_190 = load i2* %word_buffer_m_V_addr_190, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_190"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="3501" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="2" op_0_bw="8">
<![CDATA[
_ifconv4:6  %word_buffer_m_V_load_189 = load i2* %word_buffer_m_V_addr_189, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_189"/></StgValue>
</operation>

<operation id="3502" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ifconv4:7  store i2 %word_buffer_m_V_load_189, i2* %line_buffer_m_V_addr_182, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3503" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="2" op_0_bw="8">
<![CDATA[
_ifconv4:8  %word_buffer_m_V_load_190 = load i2* %word_buffer_m_V_addr_190, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_190"/></StgValue>
</operation>

<operation id="3504" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ifconv4:9  store i2 %word_buffer_m_V_load_190, i2* %line_buffer_m_V_addr_183, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3505" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="2" op_0_bw="8">
<![CDATA[
_ifconv4:10  %word_buffer_m_V_load_191 = load i2* %word_buffer_m_V_addr_191, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_191"/></StgValue>
</operation>

<operation id="3506" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="2" op_0_bw="8">
<![CDATA[
_ifconv4:12  %word_buffer_m_V_load_192 = load i2* %word_buffer_m_V_addr_192, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_192"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="3507" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="2" op_0_bw="8">
<![CDATA[
_ifconv4:10  %word_buffer_m_V_load_191 = load i2* %word_buffer_m_V_addr_191, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_191"/></StgValue>
</operation>

<operation id="3508" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ifconv4:11  store i2 %word_buffer_m_V_load_191, i2* %line_buffer_m_V_addr_184, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3509" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="2" op_0_bw="8">
<![CDATA[
_ifconv4:12  %word_buffer_m_V_load_192 = load i2* %word_buffer_m_V_addr_192, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_192"/></StgValue>
</operation>

<operation id="3510" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ifconv4:13  store i2 %word_buffer_m_V_load_192, i2* %line_buffer_m_V_addr_185, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3511" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="2" op_0_bw="8">
<![CDATA[
_ifconv4:14  %word_buffer_m_V_load_193 = load i2* %word_buffer_m_V_addr_193, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_193"/></StgValue>
</operation>

<operation id="3512" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="2" op_0_bw="8">
<![CDATA[
_ifconv4:16  %word_buffer_m_V_load_194 = load i2* %word_buffer_m_V_addr_194, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_194"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="3513" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="2" op_0_bw="8">
<![CDATA[
_ifconv4:14  %word_buffer_m_V_load_193 = load i2* %word_buffer_m_V_addr_193, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_193"/></StgValue>
</operation>

<operation id="3514" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ifconv4:15  store i2 %word_buffer_m_V_load_193, i2* %line_buffer_m_V_addr_186, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3515" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="2" op_0_bw="8">
<![CDATA[
_ifconv4:16  %word_buffer_m_V_load_194 = load i2* %word_buffer_m_V_addr_194, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_194"/></StgValue>
</operation>

<operation id="3516" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ifconv4:17  store i2 %word_buffer_m_V_load_194, i2* %line_buffer_m_V_addr_187, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3517" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_5_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="2" op_0_bw="8">
<![CDATA[
_ifconv4:18  %word_buffer_m_V_load_195 = load i2* %word_buffer_m_V_addr_195, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_195"/></StgValue>
</operation>

<operation id="3518" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_5_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="2" op_0_bw="8">
<![CDATA[
_ifconv4:21  %word_buffer_m_V_load_196 = load i2* %word_buffer_m_V_addr_196, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_196"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="3519" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_5_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="2" op_0_bw="8">
<![CDATA[
_ifconv4:18  %word_buffer_m_V_load_195 = load i2* %word_buffer_m_V_addr_195, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_195"/></StgValue>
</operation>

<operation id="3520" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv4:19  %select_ln107_16 = select i1 %lb_5_read_1, i2 0, i2 %word_buffer_m_V_load_195

]]></Node>
<StgValue><ssdm name="select_ln107_16"/></StgValue>
</operation>

<operation id="3521" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ifconv4:20  store i2 %select_ln107_16, i2* %line_buffer_m_V_addr_188, align 1

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="3522" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_5_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="2" op_0_bw="8">
<![CDATA[
_ifconv4:21  %word_buffer_m_V_load_196 = load i2* %word_buffer_m_V_addr_196, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_196"/></StgValue>
</operation>

<operation id="3523" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv4:22  %select_ln108_19 = select i1 %rb_5_read_1, i2 0, i2 %word_buffer_m_V_load_196

]]></Node>
<StgValue><ssdm name="select_ln108_19"/></StgValue>
</operation>

<operation id="3524" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ifconv4:23  store i2 %select_ln108_19, i2* %line_buffer_m_V_addr_189, align 1

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="3525" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv4:24  %sub_ln1354_6 = sub i6 6, %rhs_V

]]></Node>
<StgValue><ssdm name="sub_ln1354_6"/></StgValue>
</operation>

<operation id="3526" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ifconv4:25  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %sub_ln1354_6, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="3527" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv4:26  br i1 %tmp_48, label %.preheader.preheader.6, label %.preheader928.preheader.6_ifconv

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3528" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="5" op_0_bw="6">
<![CDATA[
.preheader928.preheader.6_ifconv:0  %trunc_ln180_13 = trunc i6 %sub_ln1354_6 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln180_13"/></StgValue>
</operation>

<operation id="3529" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader928.preheader.6_ifconv:1  %add_ln180_297 = add i5 %zext_ln180_251, %trunc_ln180_13

]]></Node>
<StgValue><ssdm name="add_ln180_297"/></StgValue>
</operation>

<operation id="3530" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader928.preheader.6_ifconv:2  %tmp_49 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %add_ln180_297, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="3531" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="9" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:3  %zext_ln180_382 = zext i8 %tmp_49 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_382"/></StgValue>
</operation>

<operation id="3532" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader928.preheader.6_ifconv:4  %tmp_50 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln180_297, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="3533" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="9" op_0_bw="6">
<![CDATA[
.preheader928.preheader.6_ifconv:5  %zext_ln180_383 = zext i6 %tmp_50 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_383"/></StgValue>
</operation>

<operation id="3534" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.6_ifconv:6  %add_ln180_298 = add i9 %zext_ln180_383, %zext_ln180_382

]]></Node>
<StgValue><ssdm name="add_ln180_298"/></StgValue>
</operation>

<operation id="3535" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.6_ifconv:8  %or_ln180_77 = or i9 %add_ln180_298, 1

]]></Node>
<StgValue><ssdm name="or_ln180_77"/></StgValue>
</operation>

<operation id="3536" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.6_ifconv:9  %zext_ln180_385 = zext i9 %or_ln180_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_385"/></StgValue>
</operation>

<operation id="3537" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.6_ifconv:10  %word_buffer_m_V_addr_197 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_385

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_197"/></StgValue>
</operation>

<operation id="3538" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.6_ifconv:11  %add_ln180_299 = add i9 2, %add_ln180_298

]]></Node>
<StgValue><ssdm name="add_ln180_299"/></StgValue>
</operation>

<operation id="3539" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.6_ifconv:12  %zext_ln180_386 = zext i9 %add_ln180_299 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_386"/></StgValue>
</operation>

<operation id="3540" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.6_ifconv:13  %word_buffer_m_V_addr_198 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_386

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_198"/></StgValue>
</operation>

<operation id="3541" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:36  %word_buffer_m_V_load_197 = load i2* %word_buffer_m_V_addr_197, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_197"/></StgValue>
</operation>

<operation id="3542" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3435" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:38  %word_buffer_m_V_load_198 = load i2* %word_buffer_m_V_addr_198, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_198"/></StgValue>
</operation>

<operation id="3543" st_id="159" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.6:0  %add_ln1353_12 = add i6 %sub_ln1354_6, 8

]]></Node>
<StgValue><ssdm name="add_ln1353_12"/></StgValue>
</operation>

<operation id="3544" st_id="159" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.6:1  %add_ln174_5 = add i6 %zext_ln139, %add_ln1353_12

]]></Node>
<StgValue><ssdm name="add_ln174_5"/></StgValue>
</operation>

<operation id="3545" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.6:2  %sext_ln174_5 = sext i6 %add_ln174_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln174_5"/></StgValue>
</operation>

<operation id="3546" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.6:3  %old_word_buffer_m_0_25 = getelementptr [16 x i2]* %old_word_buffer_m_0_V, i64 0, i64 %sext_ln174_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_25"/></StgValue>
</operation>

<operation id="3547" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.6:4  %old_word_buffer_m_1_29 = getelementptr [16 x i2]* %old_word_buffer_m_1_V, i64 0, i64 %sext_ln174_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_29"/></StgValue>
</operation>

<operation id="3548" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3461" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.6:5  %old_word_buffer_m_2_29 = getelementptr [16 x i2]* %old_word_buffer_m_2_V, i64 0, i64 %sext_ln174_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_29"/></StgValue>
</operation>

<operation id="3549" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.6:6  %old_word_buffer_m_3_29 = getelementptr [16 x i2]* %old_word_buffer_m_3_V, i64 0, i64 %sext_ln174_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_29"/></StgValue>
</operation>

<operation id="3550" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.6:7  %old_word_buffer_m_4_29 = getelementptr [16 x i2]* %old_word_buffer_m_4_V, i64 0, i64 %sext_ln174_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_29"/></StgValue>
</operation>

<operation id="3551" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3464" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.6:8  %old_word_buffer_m_5_29 = getelementptr [16 x i2]* %old_word_buffer_m_5_V, i64 0, i64 %sext_ln174_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_29"/></StgValue>
</operation>

<operation id="3552" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.6:9  %old_word_buffer_m_6_29 = getelementptr [16 x i2]* %old_word_buffer_m_6_V, i64 0, i64 %sext_ln174_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_29"/></StgValue>
</operation>

<operation id="3553" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.6:10  %old_word_buffer_m_7_29 = getelementptr [16 x i2]* %old_word_buffer_m_7_V, i64 0, i64 %sext_ln174_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_29"/></StgValue>
</operation>

<operation id="3554" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3467" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.6:11  %old_word_buffer_m_8_29 = getelementptr [16 x i2]* %old_word_buffer_m_8_V, i64 0, i64 %sext_ln174_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_29"/></StgValue>
</operation>

<operation id="3555" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3468" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.6:12  %old_word_buffer_m_9_29 = getelementptr [16 x i2]* %old_word_buffer_m_9_V, i64 0, i64 %sext_ln174_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_29"/></StgValue>
</operation>

<operation id="3556" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.6:13  br i1 %first_wrd, label %._crit_edge939.6.1.critedge, label %._crit_edge939.6.0

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3557" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.6.0:0  %old_word_buffer_m_1_28 = load i2* %old_word_buffer_m_1_29, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_28"/></StgValue>
</operation>

<operation id="3558" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.6.0:2  %old_word_buffer_m_2_28 = load i2* %old_word_buffer_m_2_29, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_28"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="3559" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.6_ifconv:14  %add_ln180_300 = add i9 3, %add_ln180_298

]]></Node>
<StgValue><ssdm name="add_ln180_300"/></StgValue>
</operation>

<operation id="3560" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.6_ifconv:15  %zext_ln180_387 = zext i9 %add_ln180_300 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_387"/></StgValue>
</operation>

<operation id="3561" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.6_ifconv:16  %word_buffer_m_V_addr_199 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_387

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_199"/></StgValue>
</operation>

<operation id="3562" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.6_ifconv:17  %add_ln180_301 = add i9 4, %add_ln180_298

]]></Node>
<StgValue><ssdm name="add_ln180_301"/></StgValue>
</operation>

<operation id="3563" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.6_ifconv:18  %zext_ln180_388 = zext i9 %add_ln180_301 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_388"/></StgValue>
</operation>

<operation id="3564" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.6_ifconv:19  %word_buffer_m_V_addr_200 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_388

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_200"/></StgValue>
</operation>

<operation id="3565" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:36  %word_buffer_m_V_load_197 = load i2* %word_buffer_m_V_addr_197, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_197"/></StgValue>
</operation>

<operation id="3566" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
.preheader928.preheader.6_ifconv:37  store i2 %word_buffer_m_V_load_197, i2* %line_buffer_m_V_addr_210, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3567" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:38  %word_buffer_m_V_load_198 = load i2* %word_buffer_m_V_addr_198, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_198"/></StgValue>
</operation>

<operation id="3568" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
.preheader928.preheader.6_ifconv:39  store i2 %word_buffer_m_V_load_198, i2* %line_buffer_m_V_addr_211, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3569" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:40  %word_buffer_m_V_load_199 = load i2* %word_buffer_m_V_addr_199, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_199"/></StgValue>
</operation>

<operation id="3570" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:42  %word_buffer_m_V_load_200 = load i2* %word_buffer_m_V_addr_200, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_200"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="3571" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.6_ifconv:20  %add_ln180_302 = add i9 5, %add_ln180_298

]]></Node>
<StgValue><ssdm name="add_ln180_302"/></StgValue>
</operation>

<operation id="3572" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.6_ifconv:21  %zext_ln180_389 = zext i9 %add_ln180_302 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_389"/></StgValue>
</operation>

<operation id="3573" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.6_ifconv:22  %word_buffer_m_V_addr_201 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_389

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_201"/></StgValue>
</operation>

<operation id="3574" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.6_ifconv:23  %add_ln180_303 = add i9 6, %add_ln180_298

]]></Node>
<StgValue><ssdm name="add_ln180_303"/></StgValue>
</operation>

<operation id="3575" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.6_ifconv:24  %zext_ln180_390 = zext i9 %add_ln180_303 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_390"/></StgValue>
</operation>

<operation id="3576" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.6_ifconv:25  %word_buffer_m_V_addr_202 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_390

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_202"/></StgValue>
</operation>

<operation id="3577" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:40  %word_buffer_m_V_load_199 = load i2* %word_buffer_m_V_addr_199, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_199"/></StgValue>
</operation>

<operation id="3578" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
.preheader928.preheader.6_ifconv:41  store i2 %word_buffer_m_V_load_199, i2* %line_buffer_m_V_addr_212, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3579" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:42  %word_buffer_m_V_load_200 = load i2* %word_buffer_m_V_addr_200, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_200"/></StgValue>
</operation>

<operation id="3580" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
.preheader928.preheader.6_ifconv:43  store i2 %word_buffer_m_V_load_200, i2* %line_buffer_m_V_addr_213, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3581" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:44  %word_buffer_m_V_load_201 = load i2* %word_buffer_m_V_addr_201, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_201"/></StgValue>
</operation>

<operation id="3582" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:46  %word_buffer_m_V_load_202 = load i2* %word_buffer_m_V_addr_202, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_202"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="3583" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.6_ifconv:26  %add_ln180_304 = add i9 7, %add_ln180_298

]]></Node>
<StgValue><ssdm name="add_ln180_304"/></StgValue>
</operation>

<operation id="3584" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.6_ifconv:27  %zext_ln180_391 = zext i9 %add_ln180_304 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_391"/></StgValue>
</operation>

<operation id="3585" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.6_ifconv:28  %word_buffer_m_V_addr_203 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_391

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_203"/></StgValue>
</operation>

<operation id="3586" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.6_ifconv:29  %add_ln180_305 = add i9 8, %add_ln180_298

]]></Node>
<StgValue><ssdm name="add_ln180_305"/></StgValue>
</operation>

<operation id="3587" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.6_ifconv:30  %zext_ln180_392 = zext i9 %add_ln180_305 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_392"/></StgValue>
</operation>

<operation id="3588" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.6_ifconv:31  %word_buffer_m_V_addr_204 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_392

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_204"/></StgValue>
</operation>

<operation id="3589" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:44  %word_buffer_m_V_load_201 = load i2* %word_buffer_m_V_addr_201, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_201"/></StgValue>
</operation>

<operation id="3590" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
.preheader928.preheader.6_ifconv:45  store i2 %word_buffer_m_V_load_201, i2* %line_buffer_m_V_addr_214, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3591" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:46  %word_buffer_m_V_load_202 = load i2* %word_buffer_m_V_addr_202, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_202"/></StgValue>
</operation>

<operation id="3592" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
.preheader928.preheader.6_ifconv:47  store i2 %word_buffer_m_V_load_202, i2* %line_buffer_m_V_addr_215, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3593" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:48  %word_buffer_m_V_load_203 = load i2* %word_buffer_m_V_addr_203, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_203"/></StgValue>
</operation>

<operation id="3594" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:50  %word_buffer_m_V_load_204 = load i2* %word_buffer_m_V_addr_204, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_204"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="3595" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_6_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.6_ifconv:7  %zext_ln180_384 = zext i9 %add_ln180_298 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_384"/></StgValue>
</operation>

<operation id="3596" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_6_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3429" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.6_ifconv:32  %word_buffer_m_V_addr_205 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_384

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_205"/></StgValue>
</operation>

<operation id="3597" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_6_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.6_ifconv:33  %add_ln167_6 = add i9 9, %add_ln180_298

]]></Node>
<StgValue><ssdm name="add_ln167_6"/></StgValue>
</operation>

<operation id="3598" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_6_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.6_ifconv:34  %zext_ln167_6 = zext i9 %add_ln167_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln167_6"/></StgValue>
</operation>

<operation id="3599" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_6_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3432" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.6_ifconv:35  %word_buffer_m_V_addr_206 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln167_6

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_206"/></StgValue>
</operation>

<operation id="3600" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:48  %word_buffer_m_V_load_203 = load i2* %word_buffer_m_V_addr_203, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_203"/></StgValue>
</operation>

<operation id="3601" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
.preheader928.preheader.6_ifconv:49  store i2 %word_buffer_m_V_load_203, i2* %line_buffer_m_V_addr_216, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3602" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:50  %word_buffer_m_V_load_204 = load i2* %word_buffer_m_V_addr_204, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_204"/></StgValue>
</operation>

<operation id="3603" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
.preheader928.preheader.6_ifconv:51  store i2 %word_buffer_m_V_load_204, i2* %line_buffer_m_V_addr_217, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3604" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_6_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3449" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:52  %word_buffer_m_V_load_205 = load i2* %word_buffer_m_V_addr_205, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_205"/></StgValue>
</operation>

<operation id="3605" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_6_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3452" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:55  %word_buffer_m_V_load_206 = load i2* %word_buffer_m_V_addr_206, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_206"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="3606" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
<literal name="lb_6_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3449" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:52  %word_buffer_m_V_load_205 = load i2* %word_buffer_m_V_addr_205, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_205"/></StgValue>
</operation>

<operation id="3607" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3450" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader928.preheader.6_ifconv:53  %select_ln107_17 = select i1 %lb_6_read_1, i2 0, i2 %word_buffer_m_V_load_205

]]></Node>
<StgValue><ssdm name="select_ln107_17"/></StgValue>
</operation>

<operation id="3608" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
.preheader928.preheader.6_ifconv:54  store i2 %select_ln107_17, i2* %line_buffer_m_V_addr_218, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="3609" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
<literal name="rb_6_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3452" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.6_ifconv:55  %word_buffer_m_V_load_206 = load i2* %word_buffer_m_V_addr_206, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_206"/></StgValue>
</operation>

<operation id="3610" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3453" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader928.preheader.6_ifconv:56  %select_ln108_20 = select i1 %rb_6_read_1, i2 0, i2 %word_buffer_m_V_load_206

]]></Node>
<StgValue><ssdm name="select_ln108_20"/></StgValue>
</operation>

<operation id="3611" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="0" op_0_bw="0">
<![CDATA[
.preheader928.preheader.6_ifconv:57  br label %_ifconv5

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="3612" st_id="164" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge939.6.7_ifconv:2  %or_ln174_5 = or i1 %first_wrd, %lb_6_read_1

]]></Node>
<StgValue><ssdm name="or_ln174_5"/></StgValue>
</operation>

<operation id="3613" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.6.7_ifconv:3  %old_word_buffer_m_0_24 = load i2* %old_word_buffer_m_0_25, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_24"/></StgValue>
</operation>

<operation id="3614" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3519" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge939.6.7_ifconv:4  %select_ln174_5 = select i1 %or_ln174_5, i2 0, i2 %old_word_buffer_m_0_24

]]></Node>
<StgValue><ssdm name="select_ln174_5"/></StgValue>
</operation>

<operation id="3615" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
._crit_edge939.6.7_ifconv:5  store i2 %select_ln174_5, i2* %line_buffer_m_V_addr_218, align 1

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="3616" st_id="164" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge939.6.7_ifconv:6  %or_ln175_6 = or i1 %first_wrd, %rb_6_read_1

]]></Node>
<StgValue><ssdm name="or_ln175_6"/></StgValue>
</operation>

<operation id="3617" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.6.7_ifconv:7  %old_word_buffer_m_9_28 = load i2* %old_word_buffer_m_9_29, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_28"/></StgValue>
</operation>

<operation id="3618" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3523" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge939.6.7_ifconv:8  %select_ln175_6 = select i1 %or_ln175_6, i2 0, i2 %old_word_buffer_m_9_28

]]></Node>
<StgValue><ssdm name="select_ln175_6"/></StgValue>
</operation>

<operation id="3619" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.6.7_ifconv:9  br label %_ifconv5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3620" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ifconv5:0  %storemerge15 = phi i2 [ %select_ln175_6, %._crit_edge939.6.7_ifconv ], [ %select_ln108_20, %.preheader928.preheader.6_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge15"/></StgValue>
</operation>

<operation id="3621" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="640" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="0" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0" op_192_bw="0" op_193_bw="0" op_194_bw="0" op_195_bw="0" op_196_bw="0" op_197_bw="0" op_198_bw="0" op_199_bw="0" op_200_bw="0" op_201_bw="0" op_202_bw="0" op_203_bw="0" op_204_bw="0" op_205_bw="0" op_206_bw="0" op_207_bw="0" op_208_bw="0" op_209_bw="0" op_210_bw="0" op_211_bw="0" op_212_bw="0" op_213_bw="0" op_214_bw="0" op_215_bw="0" op_216_bw="0" op_217_bw="0" op_218_bw="0" op_219_bw="0" op_220_bw="0" op_221_bw="0" op_222_bw="0" op_223_bw="0" op_224_bw="0" op_225_bw="0" op_226_bw="0" op_227_bw="0" op_228_bw="0" op_229_bw="0" op_230_bw="0" op_231_bw="0" op_232_bw="0" op_233_bw="0" op_234_bw="0" op_235_bw="0" op_236_bw="0" op_237_bw="0" op_238_bw="0" op_239_bw="0" op_240_bw="0" op_241_bw="0" op_242_bw="0" op_243_bw="0" op_244_bw="0" op_245_bw="0" op_246_bw="0" op_247_bw="0" op_248_bw="0" op_249_bw="0" op_250_bw="0" op_251_bw="0" op_252_bw="0" op_253_bw="0" op_254_bw="0" op_255_bw="0" op_256_bw="0" op_257_bw="0" op_258_bw="0" op_259_bw="0" op_260_bw="0" op_261_bw="0" op_262_bw="0" op_263_bw="0" op_264_bw="0" op_265_bw="0" op_266_bw="0" op_267_bw="0" op_268_bw="0" op_269_bw="0" op_270_bw="0" op_271_bw="0" op_272_bw="0" op_273_bw="0" op_274_bw="0" op_275_bw="0" op_276_bw="0" op_277_bw="0" op_278_bw="0" op_279_bw="0" op_280_bw="0" op_281_bw="0" op_282_bw="0" op_283_bw="0" op_284_bw="0" op_285_bw="0" op_286_bw="0" op_287_bw="0" op_288_bw="0" op_289_bw="0" op_290_bw="0" op_291_bw="0" op_292_bw="0" op_293_bw="0" op_294_bw="0" op_295_bw="0" op_296_bw="0" op_297_bw="0" op_298_bw="0" op_299_bw="0" op_300_bw="0" op_301_bw="0" op_302_bw="0" op_303_bw="0" op_304_bw="0" op_305_bw="0" op_306_bw="0" op_307_bw="0" op_308_bw="0" op_309_bw="0" op_310_bw="0" op_311_bw="0" op_312_bw="0" op_313_bw="0" op_314_bw="0" op_315_bw="0" op_316_bw="0" op_317_bw="0" op_318_bw="0" op_319_bw="0" op_320_bw="0" op_321_bw="0" op_322_bw="0" op_323_bw="0" op_324_bw="0" op_325_bw="0" op_326_bw="0" op_327_bw="0" op_328_bw="0" op_329_bw="0" op_330_bw="0" op_331_bw="0" op_332_bw="0" op_333_bw="0" op_334_bw="0" op_335_bw="0" op_336_bw="0" op_337_bw="0" op_338_bw="0" op_339_bw="0" op_340_bw="0" op_341_bw="0" op_342_bw="0" op_343_bw="0" op_344_bw="0" op_345_bw="0" op_346_bw="0" op_347_bw="0" op_348_bw="0" op_349_bw="0" op_350_bw="0" op_351_bw="0" op_352_bw="0" op_353_bw="0" op_354_bw="0" op_355_bw="0" op_356_bw="0" op_357_bw="0" op_358_bw="0" op_359_bw="0" op_360_bw="0" op_361_bw="0">
<![CDATA[
_ifconv5:1  store i2 %storemerge15, i2* %line_buffer_m_V_addr_219, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="3622" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="2" op_0_bw="8">
<![CDATA[
_ifconv5:2  %word_buffer_m_V_load_207 = load i2* %word_buffer_m_V_addr_207, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_207"/></StgValue>
</operation>

<operation id="3623" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="2" op_0_bw="8">
<![CDATA[
_ifconv5:4  %word_buffer_m_V_load_208 = load i2* %word_buffer_m_V_addr_208, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_208"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="3624" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.6.0:0  %old_word_buffer_m_1_28 = load i2* %old_word_buffer_m_1_29, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_28"/></StgValue>
</operation>

<operation id="3625" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3472" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
._crit_edge939.6.0:1  store i2 %old_word_buffer_m_1_28, i2* %line_buffer_m_V_addr_210, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3626" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.6.0:2  %old_word_buffer_m_2_28 = load i2* %old_word_buffer_m_2_29, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_28"/></StgValue>
</operation>

<operation id="3627" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.6.0:3  br label %._crit_edge939.6.1

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3628" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
._crit_edge939.6.1.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_210, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3629" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.6.1.critedge:1  br label %._crit_edge939.6.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3630" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.6.1:0  %p_0438_0_6_1 = phi i2 [ %old_word_buffer_m_2_28, %._crit_edge939.6.0 ], [ 0, %._crit_edge939.6.1.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_6_1"/></StgValue>
</operation>

<operation id="3631" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
._crit_edge939.6.1:1  store i2 %p_0438_0_6_1, i2* %line_buffer_m_V_addr_211, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3632" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.6.1:2  br i1 %first_wrd, label %._crit_edge939.6.3.critedge, label %._crit_edge939.6.2

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3633" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.6.2:0  %old_word_buffer_m_3_28 = load i2* %old_word_buffer_m_3_29, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_28"/></StgValue>
</operation>

<operation id="3634" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.6.2:2  %old_word_buffer_m_4_28 = load i2* %old_word_buffer_m_4_29, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_28"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="3635" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.6.2:0  %old_word_buffer_m_3_28 = load i2* %old_word_buffer_m_3_29, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_28"/></StgValue>
</operation>

<operation id="3636" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
._crit_edge939.6.2:1  store i2 %old_word_buffer_m_3_28, i2* %line_buffer_m_V_addr_212, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3637" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.6.2:2  %old_word_buffer_m_4_28 = load i2* %old_word_buffer_m_4_29, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_28"/></StgValue>
</operation>

<operation id="3638" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.6.2:3  br label %._crit_edge939.6.3

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3639" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
._crit_edge939.6.3.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_212, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3640" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.6.3.critedge:1  br label %._crit_edge939.6.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3641" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.6.3:0  %p_0438_0_6_3 = phi i2 [ %old_word_buffer_m_4_28, %._crit_edge939.6.2 ], [ 0, %._crit_edge939.6.3.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_6_3"/></StgValue>
</operation>

<operation id="3642" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
._crit_edge939.6.3:1  store i2 %p_0438_0_6_3, i2* %line_buffer_m_V_addr_213, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3643" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.6.3:2  br i1 %first_wrd, label %._crit_edge939.6.5.critedge, label %._crit_edge939.6.4

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3644" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.6.4:0  %old_word_buffer_m_5_28 = load i2* %old_word_buffer_m_5_29, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_28"/></StgValue>
</operation>

<operation id="3645" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.6.4:2  %old_word_buffer_m_6_28 = load i2* %old_word_buffer_m_6_29, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_28"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="3646" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.6.4:0  %old_word_buffer_m_5_28 = load i2* %old_word_buffer_m_5_29, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_28"/></StgValue>
</operation>

<operation id="3647" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
._crit_edge939.6.4:1  store i2 %old_word_buffer_m_5_28, i2* %line_buffer_m_V_addr_214, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3648" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.6.4:2  %old_word_buffer_m_6_28 = load i2* %old_word_buffer_m_6_29, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_28"/></StgValue>
</operation>

<operation id="3649" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.6.4:3  br label %._crit_edge939.6.5

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3650" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
._crit_edge939.6.5.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_214, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3651" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.6.5.critedge:1  br label %._crit_edge939.6.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3652" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.6.5:0  %p_0438_0_6_5 = phi i2 [ %old_word_buffer_m_6_28, %._crit_edge939.6.4 ], [ 0, %._crit_edge939.6.5.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_6_5"/></StgValue>
</operation>

<operation id="3653" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
._crit_edge939.6.5:1  store i2 %p_0438_0_6_5, i2* %line_buffer_m_V_addr_215, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3654" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.6.5:2  br i1 %first_wrd, label %._crit_edge939.6.7.critedge, label %._crit_edge939.6.6

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3655" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3507" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.6.6:0  %old_word_buffer_m_7_28 = load i2* %old_word_buffer_m_7_29, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_28"/></StgValue>
</operation>

<operation id="3656" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.6.6:2  %old_word_buffer_m_8_28 = load i2* %old_word_buffer_m_8_29, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_28"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="3657" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3507" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.6.6:0  %old_word_buffer_m_7_28 = load i2* %old_word_buffer_m_7_29, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_28"/></StgValue>
</operation>

<operation id="3658" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
._crit_edge939.6.6:1  store i2 %old_word_buffer_m_7_28, i2* %line_buffer_m_V_addr_216, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3659" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.6.6:2  %old_word_buffer_m_8_28 = load i2* %old_word_buffer_m_8_29, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_28"/></StgValue>
</operation>

<operation id="3660" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.6.6:3  br label %._crit_edge939.6.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3661" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
._crit_edge939.6.7.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_216, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3662" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.6.7.critedge:1  br label %._crit_edge939.6.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3663" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.6.7_ifconv:0  %p_0438_0_6_7 = phi i2 [ %old_word_buffer_m_8_28, %._crit_edge939.6.6 ], [ 0, %._crit_edge939.6.7.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_6_7"/></StgValue>
</operation>

<operation id="3664" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
._crit_edge939.6.7_ifconv:1  store i2 %p_0438_0_6_7, i2* %line_buffer_m_V_addr_217, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3665" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.6.7_ifconv:3  %old_word_buffer_m_0_24 = load i2* %old_word_buffer_m_0_25, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_24"/></StgValue>
</operation>

<operation id="3666" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.6.7_ifconv:7  %old_word_buffer_m_9_28 = load i2* %old_word_buffer_m_9_29, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_28"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="3667" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="2" op_0_bw="8">
<![CDATA[
_ifconv5:2  %word_buffer_m_V_load_207 = load i2* %word_buffer_m_V_addr_207, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_207"/></StgValue>
</operation>

<operation id="3668" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv5:3  store i2 %word_buffer_m_V_load_207, i2* %line_buffer_m_V_addr_200, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3669" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="2" op_0_bw="8">
<![CDATA[
_ifconv5:4  %word_buffer_m_V_load_208 = load i2* %word_buffer_m_V_addr_208, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_208"/></StgValue>
</operation>

<operation id="3670" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv5:5  store i2 %word_buffer_m_V_load_208, i2* %line_buffer_m_V_addr_201, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3671" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="2" op_0_bw="8">
<![CDATA[
_ifconv5:6  %word_buffer_m_V_load_209 = load i2* %word_buffer_m_V_addr_209, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_209"/></StgValue>
</operation>

<operation id="3672" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="2" op_0_bw="8">
<![CDATA[
_ifconv5:8  %word_buffer_m_V_load_210 = load i2* %word_buffer_m_V_addr_210, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_210"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="3673" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="2" op_0_bw="8">
<![CDATA[
_ifconv5:6  %word_buffer_m_V_load_209 = load i2* %word_buffer_m_V_addr_209, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_209"/></StgValue>
</operation>

<operation id="3674" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv5:7  store i2 %word_buffer_m_V_load_209, i2* %line_buffer_m_V_addr_202, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3675" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="2" op_0_bw="8">
<![CDATA[
_ifconv5:8  %word_buffer_m_V_load_210 = load i2* %word_buffer_m_V_addr_210, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_210"/></StgValue>
</operation>

<operation id="3676" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv5:9  store i2 %word_buffer_m_V_load_210, i2* %line_buffer_m_V_addr_203, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3677" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="2" op_0_bw="8">
<![CDATA[
_ifconv5:10  %word_buffer_m_V_load_211 = load i2* %word_buffer_m_V_addr_211, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_211"/></StgValue>
</operation>

<operation id="3678" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="2" op_0_bw="8">
<![CDATA[
_ifconv5:12  %word_buffer_m_V_load_212 = load i2* %word_buffer_m_V_addr_212, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_212"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="3679" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="2" op_0_bw="8">
<![CDATA[
_ifconv5:10  %word_buffer_m_V_load_211 = load i2* %word_buffer_m_V_addr_211, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_211"/></StgValue>
</operation>

<operation id="3680" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv5:11  store i2 %word_buffer_m_V_load_211, i2* %line_buffer_m_V_addr_204, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3681" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="2" op_0_bw="8">
<![CDATA[
_ifconv5:12  %word_buffer_m_V_load_212 = load i2* %word_buffer_m_V_addr_212, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_212"/></StgValue>
</operation>

<operation id="3682" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv5:13  store i2 %word_buffer_m_V_load_212, i2* %line_buffer_m_V_addr_205, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3683" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="2" op_0_bw="8">
<![CDATA[
_ifconv5:14  %word_buffer_m_V_load_213 = load i2* %word_buffer_m_V_addr_213, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_213"/></StgValue>
</operation>

<operation id="3684" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="2" op_0_bw="8">
<![CDATA[
_ifconv5:16  %word_buffer_m_V_load_214 = load i2* %word_buffer_m_V_addr_214, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_214"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="3685" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="2" op_0_bw="8">
<![CDATA[
_ifconv5:14  %word_buffer_m_V_load_213 = load i2* %word_buffer_m_V_addr_213, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_213"/></StgValue>
</operation>

<operation id="3686" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv5:15  store i2 %word_buffer_m_V_load_213, i2* %line_buffer_m_V_addr_206, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3687" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="2" op_0_bw="8">
<![CDATA[
_ifconv5:16  %word_buffer_m_V_load_214 = load i2* %word_buffer_m_V_addr_214, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_214"/></StgValue>
</operation>

<operation id="3688" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv5:17  store i2 %word_buffer_m_V_load_214, i2* %line_buffer_m_V_addr_207, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3689" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_6_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="2" op_0_bw="8">
<![CDATA[
_ifconv5:18  %word_buffer_m_V_load_215 = load i2* %word_buffer_m_V_addr_215, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_215"/></StgValue>
</operation>

<operation id="3690" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_6_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3547" bw="2" op_0_bw="8">
<![CDATA[
_ifconv5:21  %word_buffer_m_V_load_216 = load i2* %word_buffer_m_V_addr_216, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_216"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="3691" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_6_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="2" op_0_bw="8">
<![CDATA[
_ifconv5:18  %word_buffer_m_V_load_215 = load i2* %word_buffer_m_V_addr_215, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_215"/></StgValue>
</operation>

<operation id="3692" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv5:19  %select_ln107_18 = select i1 %lb_6_read_1, i2 0, i2 %word_buffer_m_V_load_215

]]></Node>
<StgValue><ssdm name="select_ln107_18"/></StgValue>
</operation>

<operation id="3693" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv5:20  store i2 %select_ln107_18, i2* %line_buffer_m_V_addr_208, align 1

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="3694" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_6_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3547" bw="2" op_0_bw="8">
<![CDATA[
_ifconv5:21  %word_buffer_m_V_load_216 = load i2* %word_buffer_m_V_addr_216, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_216"/></StgValue>
</operation>

<operation id="3695" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv5:22  %select_ln108_21 = select i1 %rb_6_read_1, i2 0, i2 %word_buffer_m_V_load_216

]]></Node>
<StgValue><ssdm name="select_ln108_21"/></StgValue>
</operation>

<operation id="3696" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv5:23  store i2 %select_ln108_21, i2* %line_buffer_m_V_addr_209, align 1

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="3697" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv5:24  %sub_ln1354_7 = sub i6 7, %rhs_V

]]></Node>
<StgValue><ssdm name="sub_ln1354_7"/></StgValue>
</operation>

<operation id="3698" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ifconv5:25  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %sub_ln1354_7, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="3699" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv5:26  br i1 %tmp_51, label %.preheader.preheader.7, label %.preheader928.preheader.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3700" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3554" bw="5" op_0_bw="6">
<![CDATA[
.preheader928.preheader.7_ifconv:0  %trunc_ln180_14 = trunc i6 %sub_ln1354_7 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln180_14"/></StgValue>
</operation>

<operation id="3701" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader928.preheader.7_ifconv:1  %add_ln180_306 = add i5 %zext_ln180_251, %trunc_ln180_14

]]></Node>
<StgValue><ssdm name="add_ln180_306"/></StgValue>
</operation>

<operation id="3702" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader928.preheader.7_ifconv:2  %tmp_52 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %add_ln180_306, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="3703" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="9" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:3  %zext_ln180_393 = zext i8 %tmp_52 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_393"/></StgValue>
</operation>

<operation id="3704" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3558" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader928.preheader.7_ifconv:4  %tmp_53 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln180_306, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="3705" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3559" bw="9" op_0_bw="6">
<![CDATA[
.preheader928.preheader.7_ifconv:5  %zext_ln180_394 = zext i6 %tmp_53 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_394"/></StgValue>
</operation>

<operation id="3706" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.7_ifconv:6  %add_ln180_307 = add i9 %zext_ln180_394, %zext_ln180_393

]]></Node>
<StgValue><ssdm name="add_ln180_307"/></StgValue>
</operation>

<operation id="3707" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3562" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.7_ifconv:8  %or_ln180_78 = or i9 %add_ln180_307, 1

]]></Node>
<StgValue><ssdm name="or_ln180_78"/></StgValue>
</operation>

<operation id="3708" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.7_ifconv:9  %zext_ln180_396 = zext i9 %or_ln180_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_396"/></StgValue>
</operation>

<operation id="3709" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3564" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.7_ifconv:10  %word_buffer_m_V_addr_217 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_396

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_217"/></StgValue>
</operation>

<operation id="3710" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.7_ifconv:11  %add_ln180_308 = add i9 2, %add_ln180_307

]]></Node>
<StgValue><ssdm name="add_ln180_308"/></StgValue>
</operation>

<operation id="3711" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3566" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.7_ifconv:12  %zext_ln180_397 = zext i9 %add_ln180_308 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_397"/></StgValue>
</operation>

<operation id="3712" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3567" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.7_ifconv:13  %word_buffer_m_V_addr_218 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_397

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_218"/></StgValue>
</operation>

<operation id="3713" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:36  %word_buffer_m_V_load_217 = load i2* %word_buffer_m_V_addr_217, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_217"/></StgValue>
</operation>

<operation id="3714" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:38  %word_buffer_m_V_load_218 = load i2* %word_buffer_m_V_addr_218, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_218"/></StgValue>
</operation>

<operation id="3715" st_id="173" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.7:0  %add_ln1353_13 = add i6 %sub_ln1354_7, 8

]]></Node>
<StgValue><ssdm name="add_ln1353_13"/></StgValue>
</operation>

<operation id="3716" st_id="173" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3614" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.7:1  %add_ln174_6 = add i6 %zext_ln139, %add_ln1353_13

]]></Node>
<StgValue><ssdm name="add_ln174_6"/></StgValue>
</operation>

<operation id="3717" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.7:2  %sext_ln174_6 = sext i6 %add_ln174_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln174_6"/></StgValue>
</operation>

<operation id="3718" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.7:3  %old_word_buffer_m_0_27 = getelementptr [16 x i2]* %old_word_buffer_m_0_V, i64 0, i64 %sext_ln174_6

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_27"/></StgValue>
</operation>

<operation id="3719" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3617" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.7:4  %old_word_buffer_m_1_31 = getelementptr [16 x i2]* %old_word_buffer_m_1_V, i64 0, i64 %sext_ln174_6

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_31"/></StgValue>
</operation>

<operation id="3720" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.7:5  %old_word_buffer_m_2_31 = getelementptr [16 x i2]* %old_word_buffer_m_2_V, i64 0, i64 %sext_ln174_6

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_31"/></StgValue>
</operation>

<operation id="3721" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3619" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.7:6  %old_word_buffer_m_3_31 = getelementptr [16 x i2]* %old_word_buffer_m_3_V, i64 0, i64 %sext_ln174_6

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_31"/></StgValue>
</operation>

<operation id="3722" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.7:7  %old_word_buffer_m_4_31 = getelementptr [16 x i2]* %old_word_buffer_m_4_V, i64 0, i64 %sext_ln174_6

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_31"/></StgValue>
</operation>

<operation id="3723" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3621" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.7:8  %old_word_buffer_m_5_31 = getelementptr [16 x i2]* %old_word_buffer_m_5_V, i64 0, i64 %sext_ln174_6

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_31"/></StgValue>
</operation>

<operation id="3724" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.7:9  %old_word_buffer_m_6_31 = getelementptr [16 x i2]* %old_word_buffer_m_6_V, i64 0, i64 %sext_ln174_6

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_31"/></StgValue>
</operation>

<operation id="3725" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.7:10  %old_word_buffer_m_7_31 = getelementptr [16 x i2]* %old_word_buffer_m_7_V, i64 0, i64 %sext_ln174_6

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_31"/></StgValue>
</operation>

<operation id="3726" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3624" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.7:11  %old_word_buffer_m_8_31 = getelementptr [16 x i2]* %old_word_buffer_m_8_V, i64 0, i64 %sext_ln174_6

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_31"/></StgValue>
</operation>

<operation id="3727" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.7:12  %old_word_buffer_m_9_31 = getelementptr [16 x i2]* %old_word_buffer_m_9_V, i64 0, i64 %sext_ln174_6

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_31"/></StgValue>
</operation>

<operation id="3728" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3626" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.7:13  br i1 %first_wrd, label %._crit_edge939.7.1.critedge, label %._crit_edge939.7.0

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3729" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.7.0:0  %old_word_buffer_m_1_30 = load i2* %old_word_buffer_m_1_31, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_30"/></StgValue>
</operation>

<operation id="3730" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.7.0:2  %old_word_buffer_m_2_30 = load i2* %old_word_buffer_m_2_31, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_30"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="3731" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.7_ifconv:14  %add_ln180_309 = add i9 3, %add_ln180_307

]]></Node>
<StgValue><ssdm name="add_ln180_309"/></StgValue>
</operation>

<operation id="3732" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.7_ifconv:15  %zext_ln180_398 = zext i9 %add_ln180_309 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_398"/></StgValue>
</operation>

<operation id="3733" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.7_ifconv:16  %word_buffer_m_V_addr_219 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_398

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_219"/></StgValue>
</operation>

<operation id="3734" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.7_ifconv:17  %add_ln180_310 = add i9 4, %add_ln180_307

]]></Node>
<StgValue><ssdm name="add_ln180_310"/></StgValue>
</operation>

<operation id="3735" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.7_ifconv:18  %zext_ln180_399 = zext i9 %add_ln180_310 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_399"/></StgValue>
</operation>

<operation id="3736" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.7_ifconv:19  %word_buffer_m_V_addr_220 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_399

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_220"/></StgValue>
</operation>

<operation id="3737" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:36  %word_buffer_m_V_load_217 = load i2* %word_buffer_m_V_addr_217, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_217"/></StgValue>
</operation>

<operation id="3738" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader928.preheader.7_ifconv:37  store i2 %word_buffer_m_V_load_217, i2* %line_buffer_m_V_addr_230, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3739" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:38  %word_buffer_m_V_load_218 = load i2* %word_buffer_m_V_addr_218, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_218"/></StgValue>
</operation>

<operation id="3740" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader928.preheader.7_ifconv:39  store i2 %word_buffer_m_V_load_218, i2* %line_buffer_m_V_addr_231, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3741" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:40  %word_buffer_m_V_load_219 = load i2* %word_buffer_m_V_addr_219, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_219"/></StgValue>
</operation>

<operation id="3742" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:42  %word_buffer_m_V_load_220 = load i2* %word_buffer_m_V_addr_220, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_220"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="3743" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.7_ifconv:20  %add_ln180_311 = add i9 5, %add_ln180_307

]]></Node>
<StgValue><ssdm name="add_ln180_311"/></StgValue>
</operation>

<operation id="3744" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.7_ifconv:21  %zext_ln180_400 = zext i9 %add_ln180_311 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_400"/></StgValue>
</operation>

<operation id="3745" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.7_ifconv:22  %word_buffer_m_V_addr_221 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_400

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_221"/></StgValue>
</operation>

<operation id="3746" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.7_ifconv:23  %add_ln180_312 = add i9 6, %add_ln180_307

]]></Node>
<StgValue><ssdm name="add_ln180_312"/></StgValue>
</operation>

<operation id="3747" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.7_ifconv:24  %zext_ln180_401 = zext i9 %add_ln180_312 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_401"/></StgValue>
</operation>

<operation id="3748" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.7_ifconv:25  %word_buffer_m_V_addr_222 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_401

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_222"/></StgValue>
</operation>

<operation id="3749" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:40  %word_buffer_m_V_load_219 = load i2* %word_buffer_m_V_addr_219, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_219"/></StgValue>
</operation>

<operation id="3750" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader928.preheader.7_ifconv:41  store i2 %word_buffer_m_V_load_219, i2* %line_buffer_m_V_addr_232, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3751" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:42  %word_buffer_m_V_load_220 = load i2* %word_buffer_m_V_addr_220, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_220"/></StgValue>
</operation>

<operation id="3752" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader928.preheader.7_ifconv:43  store i2 %word_buffer_m_V_load_220, i2* %line_buffer_m_V_addr_233, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3753" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:44  %word_buffer_m_V_load_221 = load i2* %word_buffer_m_V_addr_221, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_221"/></StgValue>
</operation>

<operation id="3754" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:46  %word_buffer_m_V_load_222 = load i2* %word_buffer_m_V_addr_222, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_222"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="3755" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.7_ifconv:26  %add_ln180_313 = add i9 7, %add_ln180_307

]]></Node>
<StgValue><ssdm name="add_ln180_313"/></StgValue>
</operation>

<operation id="3756" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.7_ifconv:27  %zext_ln180_402 = zext i9 %add_ln180_313 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_402"/></StgValue>
</operation>

<operation id="3757" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.7_ifconv:28  %word_buffer_m_V_addr_223 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_402

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_223"/></StgValue>
</operation>

<operation id="3758" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.7_ifconv:29  %add_ln180_314 = add i9 8, %add_ln180_307

]]></Node>
<StgValue><ssdm name="add_ln180_314"/></StgValue>
</operation>

<operation id="3759" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.7_ifconv:30  %zext_ln180_403 = zext i9 %add_ln180_314 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_403"/></StgValue>
</operation>

<operation id="3760" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.7_ifconv:31  %word_buffer_m_V_addr_224 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_403

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_224"/></StgValue>
</operation>

<operation id="3761" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:44  %word_buffer_m_V_load_221 = load i2* %word_buffer_m_V_addr_221, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_221"/></StgValue>
</operation>

<operation id="3762" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader928.preheader.7_ifconv:45  store i2 %word_buffer_m_V_load_221, i2* %line_buffer_m_V_addr_234, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3763" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:46  %word_buffer_m_V_load_222 = load i2* %word_buffer_m_V_addr_222, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_222"/></StgValue>
</operation>

<operation id="3764" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader928.preheader.7_ifconv:47  store i2 %word_buffer_m_V_load_222, i2* %line_buffer_m_V_addr_235, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3765" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:48  %word_buffer_m_V_load_223 = load i2* %word_buffer_m_V_addr_223, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_223"/></StgValue>
</operation>

<operation id="3766" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:50  %word_buffer_m_V_load_224 = load i2* %word_buffer_m_V_addr_224, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_224"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="3767" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_7_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.7_ifconv:7  %zext_ln180_395 = zext i9 %add_ln180_307 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_395"/></StgValue>
</operation>

<operation id="3768" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_7_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.7_ifconv:32  %word_buffer_m_V_addr_225 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_395

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_225"/></StgValue>
</operation>

<operation id="3769" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_7_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader.7_ifconv:33  %add_ln167_7 = add i9 9, %add_ln180_307

]]></Node>
<StgValue><ssdm name="add_ln167_7"/></StgValue>
</operation>

<operation id="3770" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_7_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader.7_ifconv:34  %zext_ln167_7 = zext i9 %add_ln167_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln167_7"/></StgValue>
</operation>

<operation id="3771" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_7_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader.7_ifconv:35  %word_buffer_m_V_addr_226 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln167_7

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_226"/></StgValue>
</operation>

<operation id="3772" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:48  %word_buffer_m_V_load_223 = load i2* %word_buffer_m_V_addr_223, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_223"/></StgValue>
</operation>

<operation id="3773" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader928.preheader.7_ifconv:49  store i2 %word_buffer_m_V_load_223, i2* %line_buffer_m_V_addr_236, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3774" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:50  %word_buffer_m_V_load_224 = load i2* %word_buffer_m_V_addr_224, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_224"/></StgValue>
</operation>

<operation id="3775" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader928.preheader.7_ifconv:51  store i2 %word_buffer_m_V_load_224, i2* %line_buffer_m_V_addr_237, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="3776" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_7_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:52  %word_buffer_m_V_load_225 = load i2* %word_buffer_m_V_addr_225, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_225"/></StgValue>
</operation>

<operation id="3777" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_7_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:55  %word_buffer_m_V_load_226 = load i2* %word_buffer_m_V_addr_226, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_226"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="3778" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
<literal name="lb_7_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:52  %word_buffer_m_V_load_225 = load i2* %word_buffer_m_V_addr_225, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_225"/></StgValue>
</operation>

<operation id="3779" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader928.preheader.7_ifconv:53  %select_ln107_19 = select i1 %lb_7_read_1, i2 0, i2 %word_buffer_m_V_load_225

]]></Node>
<StgValue><ssdm name="select_ln107_19"/></StgValue>
</operation>

<operation id="3780" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader928.preheader.7_ifconv:54  store i2 %select_ln107_19, i2* %line_buffer_m_V_addr_238, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="3781" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
<literal name="rb_7_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="2" op_0_bw="8">
<![CDATA[
.preheader928.preheader.7_ifconv:55  %word_buffer_m_V_load_226 = load i2* %word_buffer_m_V_addr_226, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_226"/></StgValue>
</operation>

<operation id="3782" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader928.preheader.7_ifconv:56  %select_ln108_22 = select i1 %rb_7_read_1, i2 0, i2 %word_buffer_m_V_load_226

]]></Node>
<StgValue><ssdm name="select_ln108_22"/></StgValue>
</operation>

<operation id="3783" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3611" bw="0" op_0_bw="0">
<![CDATA[
.preheader928.preheader.7_ifconv:57  br label %_ifconv6

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="3784" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge939.7.7_ifconv:2  %or_ln174_6 = or i1 %first_wrd, %lb_7_read_1

]]></Node>
<StgValue><ssdm name="or_ln174_6"/></StgValue>
</operation>

<operation id="3785" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3675" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.7.7_ifconv:3  %old_word_buffer_m_0_26 = load i2* %old_word_buffer_m_0_27, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_26"/></StgValue>
</operation>

<operation id="3786" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge939.7.7_ifconv:4  %select_ln174_6 = select i1 %or_ln174_6, i2 0, i2 %old_word_buffer_m_0_26

]]></Node>
<StgValue><ssdm name="select_ln174_6"/></StgValue>
</operation>

<operation id="3787" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3677" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge939.7.7_ifconv:5  store i2 %select_ln174_6, i2* %line_buffer_m_V_addr_238, align 1

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="3788" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge939.7.7_ifconv:6  %or_ln175_7 = or i1 %first_wrd, %rb_7_read_1

]]></Node>
<StgValue><ssdm name="or_ln175_7"/></StgValue>
</operation>

<operation id="3789" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.7.7_ifconv:7  %old_word_buffer_m_9_30 = load i2* %old_word_buffer_m_9_31, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_30"/></StgValue>
</operation>

<operation id="3790" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge939.7.7_ifconv:8  %select_ln175_7 = select i1 %or_ln175_7, i2 0, i2 %old_word_buffer_m_9_30

]]></Node>
<StgValue><ssdm name="select_ln175_7"/></StgValue>
</operation>

<operation id="3791" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3681" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.7.7_ifconv:9  br label %_ifconv6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3792" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ifconv6:0  %storemerge16 = phi i2 [ %select_ln175_7, %._crit_edge939.7.7_ifconv ], [ %select_ln108_22, %.preheader928.preheader.7_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge16"/></StgValue>
</operation>

<operation id="3793" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="640" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="0" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0" op_192_bw="0" op_193_bw="0" op_194_bw="0" op_195_bw="0" op_196_bw="0" op_197_bw="0" op_198_bw="0" op_199_bw="0" op_200_bw="0" op_201_bw="0" op_202_bw="0" op_203_bw="0" op_204_bw="0" op_205_bw="0" op_206_bw="0" op_207_bw="0" op_208_bw="0" op_209_bw="0" op_210_bw="0" op_211_bw="0" op_212_bw="0" op_213_bw="0" op_214_bw="0" op_215_bw="0" op_216_bw="0" op_217_bw="0" op_218_bw="0" op_219_bw="0" op_220_bw="0" op_221_bw="0" op_222_bw="0" op_223_bw="0" op_224_bw="0" op_225_bw="0" op_226_bw="0" op_227_bw="0" op_228_bw="0" op_229_bw="0" op_230_bw="0" op_231_bw="0" op_232_bw="0" op_233_bw="0" op_234_bw="0" op_235_bw="0" op_236_bw="0" op_237_bw="0" op_238_bw="0" op_239_bw="0" op_240_bw="0" op_241_bw="0" op_242_bw="0" op_243_bw="0" op_244_bw="0" op_245_bw="0" op_246_bw="0" op_247_bw="0" op_248_bw="0" op_249_bw="0" op_250_bw="0" op_251_bw="0" op_252_bw="0" op_253_bw="0" op_254_bw="0" op_255_bw="0" op_256_bw="0" op_257_bw="0" op_258_bw="0" op_259_bw="0" op_260_bw="0" op_261_bw="0" op_262_bw="0" op_263_bw="0" op_264_bw="0" op_265_bw="0" op_266_bw="0" op_267_bw="0" op_268_bw="0" op_269_bw="0" op_270_bw="0" op_271_bw="0" op_272_bw="0" op_273_bw="0" op_274_bw="0" op_275_bw="0" op_276_bw="0" op_277_bw="0" op_278_bw="0" op_279_bw="0" op_280_bw="0" op_281_bw="0" op_282_bw="0" op_283_bw="0" op_284_bw="0" op_285_bw="0" op_286_bw="0" op_287_bw="0" op_288_bw="0" op_289_bw="0" op_290_bw="0" op_291_bw="0" op_292_bw="0" op_293_bw="0" op_294_bw="0" op_295_bw="0" op_296_bw="0" op_297_bw="0" op_298_bw="0" op_299_bw="0" op_300_bw="0" op_301_bw="0" op_302_bw="0" op_303_bw="0" op_304_bw="0" op_305_bw="0" op_306_bw="0" op_307_bw="0" op_308_bw="0" op_309_bw="0" op_310_bw="0" op_311_bw="0" op_312_bw="0" op_313_bw="0" op_314_bw="0" op_315_bw="0" op_316_bw="0" op_317_bw="0" op_318_bw="0" op_319_bw="0" op_320_bw="0" op_321_bw="0" op_322_bw="0" op_323_bw="0" op_324_bw="0" op_325_bw="0" op_326_bw="0" op_327_bw="0" op_328_bw="0" op_329_bw="0" op_330_bw="0" op_331_bw="0" op_332_bw="0" op_333_bw="0" op_334_bw="0" op_335_bw="0" op_336_bw="0" op_337_bw="0" op_338_bw="0" op_339_bw="0" op_340_bw="0" op_341_bw="0" op_342_bw="0" op_343_bw="0" op_344_bw="0" op_345_bw="0" op_346_bw="0" op_347_bw="0" op_348_bw="0" op_349_bw="0" op_350_bw="0" op_351_bw="0" op_352_bw="0" op_353_bw="0" op_354_bw="0" op_355_bw="0" op_356_bw="0" op_357_bw="0" op_358_bw="0" op_359_bw="0" op_360_bw="0" op_361_bw="0" op_362_bw="0" op_363_bw="0" op_364_bw="0" op_365_bw="0" op_366_bw="0" op_367_bw="0" op_368_bw="0" op_369_bw="0" op_370_bw="0" op_371_bw="0" op_372_bw="0" op_373_bw="0" op_374_bw="0" op_375_bw="0" op_376_bw="0" op_377_bw="0" op_378_bw="0" op_379_bw="0" op_380_bw="0" op_381_bw="0" op_382_bw="0" op_383_bw="0" op_384_bw="0" op_385_bw="0" op_386_bw="0" op_387_bw="0" op_388_bw="0" op_389_bw="0" op_390_bw="0" op_391_bw="0" op_392_bw="0" op_393_bw="0" op_394_bw="0">
<![CDATA[
_ifconv6:1  store i2 %storemerge16, i2* %line_buffer_m_V_addr_239, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="3794" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:2  %word_buffer_m_V_load_227 = load i2* %word_buffer_m_V_addr_227, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_227"/></StgValue>
</operation>

<operation id="3795" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:4  %word_buffer_m_V_load_228 = load i2* %word_buffer_m_V_addr_228, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_228"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="3796" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.7.0:0  %old_word_buffer_m_1_30 = load i2* %old_word_buffer_m_1_31, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_1_30"/></StgValue>
</operation>

<operation id="3797" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3629" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge939.7.0:1  store i2 %old_word_buffer_m_1_30, i2* %line_buffer_m_V_addr_230, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3798" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.7.0:2  %old_word_buffer_m_2_30 = load i2* %old_word_buffer_m_2_31, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_2_30"/></StgValue>
</operation>

<operation id="3799" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3631" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.7.0:3  br label %._crit_edge939.7.1

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3800" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3633" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge939.7.1.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_230, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3801" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3634" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.7.1.critedge:1  br label %._crit_edge939.7.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3802" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.7.1:0  %p_0438_0_7_1 = phi i2 [ %old_word_buffer_m_2_30, %._crit_edge939.7.0 ], [ 0, %._crit_edge939.7.1.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_7_1"/></StgValue>
</operation>

<operation id="3803" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge939.7.1:1  store i2 %p_0438_0_7_1, i2* %line_buffer_m_V_addr_231, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3804" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.7.1:2  br i1 %first_wrd, label %._crit_edge939.7.3.critedge, label %._crit_edge939.7.2

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3805" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.7.2:0  %old_word_buffer_m_3_30 = load i2* %old_word_buffer_m_3_31, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_30"/></StgValue>
</operation>

<operation id="3806" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.7.2:2  %old_word_buffer_m_4_30 = load i2* %old_word_buffer_m_4_31, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_30"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="3807" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.7.2:0  %old_word_buffer_m_3_30 = load i2* %old_word_buffer_m_3_31, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_3_30"/></StgValue>
</operation>

<operation id="3808" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge939.7.2:1  store i2 %old_word_buffer_m_3_30, i2* %line_buffer_m_V_addr_232, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3809" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.7.2:2  %old_word_buffer_m_4_30 = load i2* %old_word_buffer_m_4_31, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_4_30"/></StgValue>
</operation>

<operation id="3810" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.7.2:3  br label %._crit_edge939.7.3

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3811" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge939.7.3.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_232, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3812" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.7.3.critedge:1  br label %._crit_edge939.7.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3813" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.7.3:0  %p_0438_0_7_3 = phi i2 [ %old_word_buffer_m_4_30, %._crit_edge939.7.2 ], [ 0, %._crit_edge939.7.3.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_7_3"/></StgValue>
</operation>

<operation id="3814" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge939.7.3:1  store i2 %p_0438_0_7_3, i2* %line_buffer_m_V_addr_233, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3815" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.7.3:2  br i1 %first_wrd, label %._crit_edge939.7.5.critedge, label %._crit_edge939.7.4

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3816" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.7.4:0  %old_word_buffer_m_5_30 = load i2* %old_word_buffer_m_5_31, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_30"/></StgValue>
</operation>

<operation id="3817" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.7.4:2  %old_word_buffer_m_6_30 = load i2* %old_word_buffer_m_6_31, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_30"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="3818" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.7.4:0  %old_word_buffer_m_5_30 = load i2* %old_word_buffer_m_5_31, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_5_30"/></StgValue>
</operation>

<operation id="3819" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3653" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge939.7.4:1  store i2 %old_word_buffer_m_5_30, i2* %line_buffer_m_V_addr_234, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3820" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.7.4:2  %old_word_buffer_m_6_30 = load i2* %old_word_buffer_m_6_31, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_6_30"/></StgValue>
</operation>

<operation id="3821" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3655" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.7.4:3  br label %._crit_edge939.7.5

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3822" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge939.7.5.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_234, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3823" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.7.5.critedge:1  br label %._crit_edge939.7.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3824" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.7.5:0  %p_0438_0_7_5 = phi i2 [ %old_word_buffer_m_6_30, %._crit_edge939.7.4 ], [ 0, %._crit_edge939.7.5.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_7_5"/></StgValue>
</operation>

<operation id="3825" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge939.7.5:1  store i2 %p_0438_0_7_5, i2* %line_buffer_m_V_addr_235, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3826" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge939.7.5:2  br i1 %first_wrd, label %._crit_edge939.7.7.critedge, label %._crit_edge939.7.6

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3827" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.7.6:0  %old_word_buffer_m_7_30 = load i2* %old_word_buffer_m_7_31, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_30"/></StgValue>
</operation>

<operation id="3828" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3666" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.7.6:2  %old_word_buffer_m_8_30 = load i2* %old_word_buffer_m_8_31, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_30"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="3829" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.7.6:0  %old_word_buffer_m_7_30 = load i2* %old_word_buffer_m_7_31, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_7_30"/></StgValue>
</operation>

<operation id="3830" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3665" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge939.7.6:1  store i2 %old_word_buffer_m_7_30, i2* %line_buffer_m_V_addr_236, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3831" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3666" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.7.6:2  %old_word_buffer_m_8_30 = load i2* %old_word_buffer_m_8_31, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_8_30"/></StgValue>
</operation>

<operation id="3832" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3667" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.7.6:3  br label %._crit_edge939.7.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="3833" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3669" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge939.7.7.critedge:0  store i2 0, i2* %line_buffer_m_V_addr_236, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3834" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3670" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge939.7.7.critedge:1  br label %._crit_edge939.7.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3835" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge939.7.7_ifconv:0  %p_0438_0_7_7 = phi i2 [ %old_word_buffer_m_8_30, %._crit_edge939.7.6 ], [ 0, %._crit_edge939.7.7.critedge ]

]]></Node>
<StgValue><ssdm name="p_0438_0_7_7"/></StgValue>
</operation>

<operation id="3836" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge939.7.7_ifconv:1  store i2 %p_0438_0_7_7, i2* %line_buffer_m_V_addr_237, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="3837" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.7.7_ifconv:3  %old_word_buffer_m_0_26 = load i2* %old_word_buffer_m_0_27, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_0_26"/></StgValue>
</operation>

<operation id="3838" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge939.7.7_ifconv:7  %old_word_buffer_m_9_30 = load i2* %old_word_buffer_m_9_31, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_9_30"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="3839" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:2  %word_buffer_m_V_load_227 = load i2* %word_buffer_m_V_addr_227, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_227"/></StgValue>
</operation>

<operation id="3840" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv6:3  store i2 %word_buffer_m_V_load_227, i2* %line_buffer_m_V_addr_220, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3841" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:4  %word_buffer_m_V_load_228 = load i2* %word_buffer_m_V_addr_228, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_228"/></StgValue>
</operation>

<operation id="3842" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv6:5  store i2 %word_buffer_m_V_load_228, i2* %line_buffer_m_V_addr_221, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3843" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:6  %word_buffer_m_V_load_229 = load i2* %word_buffer_m_V_addr_229, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_229"/></StgValue>
</operation>

<operation id="3844" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:8  %word_buffer_m_V_load_230 = load i2* %word_buffer_m_V_addr_230, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_230"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="3845" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:6  %word_buffer_m_V_load_229 = load i2* %word_buffer_m_V_addr_229, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_229"/></StgValue>
</operation>

<operation id="3846" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv6:7  store i2 %word_buffer_m_V_load_229, i2* %line_buffer_m_V_addr_222, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3847" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:8  %word_buffer_m_V_load_230 = load i2* %word_buffer_m_V_addr_230, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_230"/></StgValue>
</operation>

<operation id="3848" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv6:9  store i2 %word_buffer_m_V_load_230, i2* %line_buffer_m_V_addr_223, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3849" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:10  %word_buffer_m_V_load_231 = load i2* %word_buffer_m_V_addr_231, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_231"/></StgValue>
</operation>

<operation id="3850" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:12  %word_buffer_m_V_load_232 = load i2* %word_buffer_m_V_addr_232, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_232"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="3851" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:10  %word_buffer_m_V_load_231 = load i2* %word_buffer_m_V_addr_231, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_231"/></StgValue>
</operation>

<operation id="3852" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv6:11  store i2 %word_buffer_m_V_load_231, i2* %line_buffer_m_V_addr_224, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3853" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:12  %word_buffer_m_V_load_232 = load i2* %word_buffer_m_V_addr_232, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_232"/></StgValue>
</operation>

<operation id="3854" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv6:13  store i2 %word_buffer_m_V_load_232, i2* %line_buffer_m_V_addr_225, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3855" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:14  %word_buffer_m_V_load_233 = load i2* %word_buffer_m_V_addr_233, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_233"/></StgValue>
</operation>

<operation id="3856" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:16  %word_buffer_m_V_load_234 = load i2* %word_buffer_m_V_addr_234, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_234"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="3857" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:14  %word_buffer_m_V_load_233 = load i2* %word_buffer_m_V_addr_233, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_233"/></StgValue>
</operation>

<operation id="3858" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv6:15  store i2 %word_buffer_m_V_load_233, i2* %line_buffer_m_V_addr_226, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3859" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:16  %word_buffer_m_V_load_234 = load i2* %word_buffer_m_V_addr_234, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_234"/></StgValue>
</operation>

<operation id="3860" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv6:17  store i2 %word_buffer_m_V_load_234, i2* %line_buffer_m_V_addr_227, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="3861" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_7_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:18  %word_buffer_m_V_load_235 = load i2* %word_buffer_m_V_addr_235, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_235"/></StgValue>
</operation>

<operation id="3862" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_7_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:21  %word_buffer_m_V_load_236 = load i2* %word_buffer_m_V_addr_236, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_236"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="3863" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lb_7_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:18  %word_buffer_m_V_load_235 = load i2* %word_buffer_m_V_addr_235, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_235"/></StgValue>
</operation>

<operation id="3864" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv6:19  %select_ln107_20 = select i1 %lb_7_read_1, i2 0, i2 %word_buffer_m_V_load_235

]]></Node>
<StgValue><ssdm name="select_ln107_20"/></StgValue>
</operation>

<operation id="3865" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv6:20  store i2 %select_ln107_20, i2* %line_buffer_m_V_addr_228, align 1

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="3866" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_7_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:21  %word_buffer_m_V_load_236 = load i2* %word_buffer_m_V_addr_236, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_236"/></StgValue>
</operation>

<operation id="3867" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv6:22  %select_ln108_23 = select i1 %rb_7_read_1, i2 0, i2 %word_buffer_m_V_load_236

]]></Node>
<StgValue><ssdm name="select_ln108_23"/></StgValue>
</operation>

<operation id="3868" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="0" op_0_bw="2" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="640" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv6:23  store i2 %select_ln108_23, i2* %line_buffer_m_V_addr_229, align 1

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="3869" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="0" op_0_bw="640">
<![CDATA[
_ifconv6:24  ret { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret1

]]></Node>
<StgValue><ssdm name="ret_ln193"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
