// Seed: 3361611230
module module_0 #(
    parameter id_15 = 32'd57
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout logic [7:0] id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  assign module_1.id_37 = 0;
  input wire id_2;
  output wire id_1;
  localparam id_15 = 1 || 1'b0;
  assign id_1 = id_8;
  assign id_6[id_15+-1] = -1;
endmodule
module module_1 #(
    parameter id_40 = 32'd18
) (
    input supply0 id_0,
    output supply1 id_1,
    input tri1 id_2,
    output wor id_3,
    input wire id_4,
    input wire id_5,
    output tri id_6,
    input tri1 id_7
    , id_52,
    input uwire id_8,
    input tri0 id_9,
    input tri id_10,
    input wand id_11,
    input supply1 id_12,
    input wor id_13,
    output wor id_14,
    input tri id_15,
    input wand id_16,
    input wire id_17,
    input supply1 id_18,
    input tri1 id_19,
    output tri0 id_20,
    output supply0 id_21,
    input tri id_22,
    input supply1 id_23,
    input wire id_24,
    output tri1 id_25,
    input uwire id_26,
    input wand id_27,
    output supply0 id_28,
    input tri0 id_29,
    input tri id_30,
    input tri1 id_31,
    input tri1 id_32,
    input tri1 id_33,
    input wire id_34,
    input uwire id_35,
    input wor id_36,
    output uwire id_37,
    input tri1 id_38,
    output tri id_39,
    input wire _id_40,
    input supply1 id_41,
    input supply0 id_42,
    output supply1 id_43,
    input supply1 id_44,
    input wire id_45
    , id_53,
    input wand id_46,
    output tri id_47,
    output supply1 id_48,
    output wor id_49,
    input wire id_50
);
  always @(posedge 1);
  wire [-1 : -1] id_54;
  logic [id_40 : 1 'b0] id_55;
  ;
  module_0 modCall_1 (
      id_55,
      id_54,
      id_54,
      id_55,
      id_55,
      id_52,
      id_55,
      id_54,
      id_55,
      id_54,
      id_55,
      id_54,
      id_54,
      id_55
  );
  assign id_53[1 : 1] = -1'b0 > id_18 - 1;
  assign id_55 = -1;
endmodule
