/*
 / _____)             _              | |
( (____  _____ ____ _| |_ _____  ____| |__
 \____ \| ___ |    (_   _) ___ |/ ___)  _ \
 _____) ) ____| | | || |_| ____( (___| | | |
(______/|_____)_|_|_| \__)_____)\____)_| |_|
  (C)2018 Semtech

Description:
    TODO

License: Revised BSD License, see LICENSE.TXT file include in the project
*/


#ifndef _LORAGW_REG_H
#define _LORAGW_REG_H

/* -------------------------------------------------------------------------- */
/* --- DEPENDANCIES --------------------------------------------------------- */

#include <stdint.h>     /* C99 types */
#include <stdbool.h>    /* bool type */

#include "config.h"     /* library configuration options (dynamically generated) */

/* -------------------------------------------------------------------------- */
/* --- INTERNAL SHARED TYPES ------------------------------------------------ */

struct lgw_reg_s {
    int8_t   page;        /*!< page containing the register (-1 for all pages) */
    uint16_t addr;        /*!< base address of the register (15 bit) */
    uint8_t  offs;        /*!< position of the register LSB (between 0 to 7) */
    bool     sign;        /*!< 1 indicates the register is signed (2 complem.) */
    uint8_t  leng;        /*!< number of bits in the register */
    bool     rdon;        /*!< 1 indicates a read-only register */
    int32_t  dflt;        /*!< register default value */
};

/* -------------------------------------------------------------------------- */
/* --- INTERNAL SHARED FUNCTIONS -------------------------------------------- */

int reg_w_align32(void *spi_target, uint8_t spi_mux_target, struct lgw_reg_s r, int32_t reg_value);
int reg_r_align32(void *spi_target, uint8_t spi_mux_target, struct lgw_reg_s r, int32_t *reg_value);

/* -------------------------------------------------------------------------- */
/* --- PUBLIC MACROS -------------------------------------------------------- */

/* -------------------------------------------------------------------------- */
/* --- PUBLIC CONSTANTS ----------------------------------------------------- */

#define LGW_REG_SUCCESS  0
#define LGW_REG_ERROR    -1

#define SX1302_REG_COMMON_PAGE_PAGE 0
#define SX1302_REG_COMMON_CTRL0_CLK32_RIF_CTRL 1
#define SX1302_REG_COMMON_CTRL0_HOST_RADIO_CTRL 2
#define SX1302_REG_COMMON_CTRL0_RADIO_MISC_EN 3
#define SX1302_REG_COMMON_CTRL0_SX1261_MODE_RADIO_B 4
#define SX1302_REG_COMMON_CTRL0_SX1261_MODE_RADIO_A 5
#define SX1302_REG_COMMON_CTRL1_SWAP_IQ_RADIO_B 6
#define SX1302_REG_COMMON_CTRL1_SAMPLING_EDGE_RADIO_B 7
#define SX1302_REG_COMMON_CTRL1_SWAP_IQ_RADIO_A 8
#define SX1302_REG_COMMON_CTRL1_SAMPLING_EDGE_RADIO_A 9
#define SX1302_REG_COMMON_SPI_DIV_RATIO_SPI_HALF_PERIOD 10
#define SX1302_REG_COMMON_RADIO_SELECT_RADIO_SELECT 11
#define SX1302_REG_COMMON_GEN_GLOBAL_EN 12
#define SX1302_REG_COMMON_GEN_FSK_MODEM_ENABLE 13
#define SX1302_REG_COMMON_GEN_CONCENTRATOR_MODEM_ENABLE 14
#define SX1302_REG_COMMON_GEN_MBWSSF_MODEM_ENABLE 15
#define SX1302_REG_COMMON_VERSION_VERSION 16
#define SX1302_REG_COMMON_DUMMY_DUMMY 17
#define SX1302_REG_AGC_MCU_CTRL_FORCE_HOST_FE_CTRL 18
#define SX1302_REG_AGC_MCU_CTRL_MCU_CLEAR 19
#define SX1302_REG_AGC_MCU_CTRL_HOST_PROG 20
#define SX1302_REG_AGC_MCU_CTRL_PARITY_ERROR 21
#define SX1302_REG_AGC_MCU_MCU_AGC_STATUS_MCU_AGC_STATUS 22
#define SX1302_REG_AGC_MCU_PA_GAIN_PA_B_GAIN 23
#define SX1302_REG_AGC_MCU_PA_GAIN_PA_A_GAIN 24
#define SX1302_REG_AGC_MCU_RF_EN_A_RADIO_RST 25
#define SX1302_REG_AGC_MCU_RF_EN_A_RADIO_EN 26
#define SX1302_REG_AGC_MCU_RF_EN_A_PA_EN 27
#define SX1302_REG_AGC_MCU_RF_EN_A_LNA_EN 28
#define SX1302_REG_AGC_MCU_RF_EN_B_RADIO_RST 29
#define SX1302_REG_AGC_MCU_RF_EN_B_RADIO_EN 30
#define SX1302_REG_AGC_MCU_RF_EN_B_PA_EN 31
#define SX1302_REG_AGC_MCU_RF_EN_B_LNA_EN 32
#define SX1302_REG_AGC_MCU_LUT_TABLE_A_PA_LUT 33
#define SX1302_REG_AGC_MCU_LUT_TABLE_A_LNA_LUT 34
#define SX1302_REG_AGC_MCU_LUT_TABLE_B_PA_LUT 35
#define SX1302_REG_AGC_MCU_LUT_TABLE_B_LNA_LUT 36
#define SX1302_REG_AGC_MCU_UART_CFG_MSBF 37
#define SX1302_REG_AGC_MCU_UART_CFG_PAR_EN 38
#define SX1302_REG_AGC_MCU_UART_CFG_PAR_MODE 39
#define SX1302_REG_AGC_MCU_UART_CFG_START_LEN 40
#define SX1302_REG_AGC_MCU_UART_CFG_STOP_LEN 41
#define SX1302_REG_AGC_MCU_UART_CFG_WORD_LEN 42
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE3_MCU_MAIL_BOX_WR_DATA 43
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE2_MCU_MAIL_BOX_WR_DATA 44
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE1_MCU_MAIL_BOX_WR_DATA 45
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE0_MCU_MAIL_BOX_WR_DATA 46
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE3_MCU_MAIL_BOX_RD_DATA 47
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE2_MCU_MAIL_BOX_RD_DATA 48
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE1_MCU_MAIL_BOX_RD_DATA 49
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE0_MCU_MAIL_BOX_RD_DATA 50
#define SX1302_REG_AGC_MCU_DUMMY_DUMMY3 51
#define SX1302_REG_CLK_CTRL_CLK_SEL_CLKDIV_EN 52
#define SX1302_REG_CLK_CTRL_CLK_SEL_CLK_RADIO_B_SEL 53
#define SX1302_REG_CLK_CTRL_CLK_SEL_CLK_RADIO_A_SEL 54
#define SX1302_REG_CLK_CTRL_DUMMY_DUMMY 55
#define SX1302_REG_TX_TOP_A_TX_TRIG_TX_FSM_CLR 56
#define SX1302_REG_TX_TOP_A_TX_TRIG_TX_TRIG_GPS 57
#define SX1302_REG_TX_TOP_A_TX_TRIG_TX_TRIG_DELAYED 58
#define SX1302_REG_TX_TOP_A_TX_TRIG_TX_TRIG_IMMEDIATE 59
#define SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE3_TIMER_DELAYED_TRIG 60
#define SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE2_TIMER_DELAYED_TRIG 61
#define SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE1_TIMER_DELAYED_TRIG 62
#define SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE0_TIMER_DELAYED_TRIG 63
#define SX1302_REG_TX_TOP_A_TX_START_DELAY_MSB_TX_START_DELAY 64
#define SX1302_REG_TX_TOP_A_TX_START_DELAY_LSB_TX_START_DELAY 65
#define SX1302_REG_TX_TOP_A_TX_CTRL_WRITE_BUFFER 66
#define SX1302_REG_TX_TOP_A_TX_RAMP_DURATION_TX_RAMP_DURATION 67
#define SX1302_REG_TX_TOP_A_GEN_CFG_0_MODULATION_TYPE 68
#define SX1302_REG_TX_TOP_A_TX_FLAG_TX_TIMEOUT 69
#define SX1302_REG_TX_TOP_A_TX_FLAG_PKT_DONE 70
#define SX1302_REG_TX_TOP_A_AGC_TX_BW_AGC_TX_BW 71
#define SX1302_REG_TX_TOP_A_AGC_TX_PWR_AGC_TX_PWR 72
#define SX1302_REG_TX_TOP_A_TIMEOUT_CNT_BYTE_2_TIMEOUT_CNT 73
#define SX1302_REG_TX_TOP_A_TIMEOUT_CNT_BYTE_1_TIMEOUT_CNT 74
#define SX1302_REG_TX_TOP_A_TIMEOUT_CNT_BYTE_0_TIMEOUT_CNT 75
#define SX1302_REG_TX_TOP_A_TX_FSM_STATUS_TX_STATUS 76
#define SX1302_REG_TX_TOP_A_DUMMY_CONTROL_DUMMY 77
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_PLL_DIV_CTRL 78
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_CLK_EDGE 79
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_MODE 80
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_IF_DST 81
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_IF_SRC 82
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_IQ_GAIN_IQ_GAIN 83
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_I_OFFSET_I_OFFSET 84
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_Q_OFFSET_Q_OFFSET 85
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_RF_H_FREQ_RF 86
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_RF_M_FREQ_RF 87
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_RF_L_FREQ_RF 88
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_DEV_H_FREQ_DEV 89
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_DEV_L_FREQ_DEV 90
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_TEST_MOD_FREQ 91
#define SX1302_REG_TX_TOP_A_DUMMY_MODULATOR_DUMMY 92
#define SX1302_REG_TX_TOP_A_FSK_PKT_LEN_PKT_LENGTH 93
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_TX_CONT 94
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_CRC_IBM 95
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_DCFREE_ENC 96
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_CRC_EN 97
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_PKT_MODE 98
#define SX1302_REG_TX_TOP_A_FSK_PREAMBLE_SIZE_MSB_PREAMBLE_SIZE 99
#define SX1302_REG_TX_TOP_A_FSK_PREAMBLE_SIZE_LSB_PREAMBLE_SIZE 100
#define SX1302_REG_TX_TOP_A_FSK_BIT_RATE_MSB_BIT_RATE 101
#define SX1302_REG_TX_TOP_A_FSK_BIT_RATE_LSB_BIT_RATE 102
#define SX1302_REG_TX_TOP_A_FSK_MOD_FSK_REF_PATTERN_SIZE 103
#define SX1302_REG_TX_TOP_A_FSK_MOD_FSK_PREAMBLE_SEQ 104
#define SX1302_REG_TX_TOP_A_FSK_MOD_FSK_REF_PATTERN_EN 105
#define SX1302_REG_TX_TOP_A_FSK_MOD_FSK_GAUSSIAN_SELECT_BT 106
#define SX1302_REG_TX_TOP_A_FSK_MOD_FSK_GAUSSIAN_EN 107
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE7_FSK_REF_PATTERN 108
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE6_FSK_REF_PATTERN 109
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE5_FSK_REF_PATTERN 110
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE4_FSK_REF_PATTERN 111
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE3_FSK_REF_PATTERN 112
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE2_FSK_REF_PATTERN 113
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE1_FSK_REF_PATTERN 114
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE0_FSK_REF_PATTERN 115
#define SX1302_REG_TX_TOP_A_DUMMY_GSFK_DUMMY 116
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_0_MODEM_BW 117
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_0_MODEM_SF 118
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_1_PPM_OFFSET_HDR_CTRL 119
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_1_PPM_OFFSET 120
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_1_POST_PREAMBLE_GAP_LONG 121
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_1_CODING_RATE 122
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_FINE_SYNCH_EN 123
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_MODEM_EN 124
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_CADRXTX 125
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_IMPLICIT_HEADER 126
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_CRC_EN 127
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_3_PAYLOAD_LENGTH 128
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_0_INT_STEP_ORIDE_EN 129
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_0_INT_STEP_ORIDE 130
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_1_MODEM_START 131
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_1_HEADER_DIFF_MODE 132
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_1_ZERO_PAD 133
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_2_PREAMBLE_SYMB_NB 134
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_3_PREAMBLE_SYMB_NB 135
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_4_AUTO_ACK_INT_DELAY 136
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_4_AUTO_ACK_RX 137
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_4_AUTO_ACK_TX 138
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_CHIRP_LOWPASS 139
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_PPM_OFFSET_SIG 140
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_CONTCHIRP 141
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_CHIRP_INVERT 142
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_CONTINUOUS 143
#define SX1302_REG_TX_TOP_A_TX_CFG0_1_POWER_RANGING 144
#define SX1302_REG_TX_TOP_A_TX_CFG1_0_FRAME_NB 145
#define SX1302_REG_TX_TOP_A_TX_CFG1_1_HOP_CTRL 146
#define SX1302_REG_TX_TOP_A_TX_CFG1_1_IFS 147
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_AUTO_SCALE 148
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_DROP_ON_SYNCH 149
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_GAIN 150
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_PEAK1_POS 151
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_1_FINETIME_ON_LAST 152
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_1_TIMEOUT_OPT 153
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_1_PEAK2_POS 154
#define SX1302_REG_TX_TOP_A_LORA_TX_STATE_STATUS 155
#define SX1302_REG_TX_TOP_A_LORA_TX_FLAG_FRAME_DONE 156
#define SX1302_REG_TX_TOP_A_LORA_TX_FLAG_CONT_DONE 157
#define SX1302_REG_TX_TOP_A_LORA_TX_FLAG_PLD_DONE 158
#define SX1302_REG_TX_TOP_A_DUMMY_LORA_DUMMY 159
#define SX1302_REG_TX_TOP_B_TX_TRIG_TX_FSM_CLR 160
#define SX1302_REG_TX_TOP_B_TX_TRIG_TX_TRIG_GPS 161
#define SX1302_REG_TX_TOP_B_TX_TRIG_TX_TRIG_DELAYED 162
#define SX1302_REG_TX_TOP_B_TX_TRIG_TX_TRIG_IMMEDIATE 163
#define SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE3_TIMER_DELAYED_TRIG 164
#define SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE2_TIMER_DELAYED_TRIG 165
#define SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE1_TIMER_DELAYED_TRIG 166
#define SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE0_TIMER_DELAYED_TRIG 167
#define SX1302_REG_TX_TOP_B_TX_START_DELAY_MSB_TX_START_DELAY 168
#define SX1302_REG_TX_TOP_B_TX_START_DELAY_LSB_TX_START_DELAY 169
#define SX1302_REG_TX_TOP_B_TX_CTRL_WRITE_BUFFER 170
#define SX1302_REG_TX_TOP_B_TX_RAMP_DURATION_TX_RAMP_DURATION 171
#define SX1302_REG_TX_TOP_B_GEN_CFG_0_MODULATION_TYPE 172
#define SX1302_REG_TX_TOP_B_TX_FLAG_TX_TIMEOUT 173
#define SX1302_REG_TX_TOP_B_TX_FLAG_PKT_DONE 174
#define SX1302_REG_TX_TOP_B_AGC_TX_BW_AGC_TX_BW 175
#define SX1302_REG_TX_TOP_B_AGC_TX_PWR_AGC_TX_PWR 176
#define SX1302_REG_TX_TOP_B_TIMEOUT_CNT_BYTE_2_TIMEOUT_CNT 177
#define SX1302_REG_TX_TOP_B_TIMEOUT_CNT_BYTE_1_TIMEOUT_CNT 178
#define SX1302_REG_TX_TOP_B_TIMEOUT_CNT_BYTE_0_TIMEOUT_CNT 179
#define SX1302_REG_TX_TOP_B_TX_FSM_STATUS_TX_STATUS 180
#define SX1302_REG_TX_TOP_B_DUMMY_CONTROL_DUMMY 181
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_PLL_DIV_CTRL 182
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_CLK_EDGE 183
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_MODE 184
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_IF_DST 185
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_IF_SRC 186
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_IQ_GAIN_IQ_GAIN 187
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_I_OFFSET_I_OFFSET 188
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_Q_OFFSET_Q_OFFSET 189
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_RF_H_FREQ_RF 190
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_RF_M_FREQ_RF 191
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_RF_L_FREQ_RF 192
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_DEV_H_FREQ_DEV 193
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_DEV_L_FREQ_DEV 194
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_TEST_MOD_FREQ 195
#define SX1302_REG_TX_TOP_B_DUMMY_MODULATOR_DUMMY 196
#define SX1302_REG_TX_TOP_B_FSK_PKT_LEN_PKT_LENGTH 197
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_TX_CONT 198
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_CRC_IBM 199
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_DCFREE_ENC 200
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_CRC_EN 201
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_PKT_MODE 202
#define SX1302_REG_TX_TOP_B_FSK_PREAMBLE_SIZE_MSB_PREAMBLE_SIZE 203
#define SX1302_REG_TX_TOP_B_FSK_PREAMBLE_SIZE_LSB_PREAMBLE_SIZE 204
#define SX1302_REG_TX_TOP_B_FSK_BIT_RATE_MSB_BIT_RATE 205
#define SX1302_REG_TX_TOP_B_FSK_BIT_RATE_LSB_BIT_RATE 206
#define SX1302_REG_TX_TOP_B_FSK_MOD_FSK_REF_PATTERN_SIZE 207
#define SX1302_REG_TX_TOP_B_FSK_MOD_FSK_PREAMBLE_SEQ 208
#define SX1302_REG_TX_TOP_B_FSK_MOD_FSK_REF_PATTERN_EN 209
#define SX1302_REG_TX_TOP_B_FSK_MOD_FSK_GAUSSIAN_SELECT_BT 210
#define SX1302_REG_TX_TOP_B_FSK_MOD_FSK_GAUSSIAN_EN 211
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE7_FSK_REF_PATTERN 212
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE6_FSK_REF_PATTERN 213
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE5_FSK_REF_PATTERN 214
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE4_FSK_REF_PATTERN 215
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE3_FSK_REF_PATTERN 216
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE2_FSK_REF_PATTERN 217
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE1_FSK_REF_PATTERN 218
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE0_FSK_REF_PATTERN 219
#define SX1302_REG_TX_TOP_B_DUMMY_GSFK_DUMMY 220
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_0_MODEM_BW 221
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_0_MODEM_SF 222
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_1_PPM_OFFSET_HDR_CTRL 223
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_1_PPM_OFFSET 224
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_1_POST_PREAMBLE_GAP_LONG 225
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_1_CODING_RATE 226
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_FINE_SYNCH_EN 227
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_MODEM_EN 228
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_CADRXTX 229
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_IMPLICIT_HEADER 230
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_CRC_EN 231
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_3_PAYLOAD_LENGTH 232
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_0_INT_STEP_ORIDE_EN 233
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_0_INT_STEP_ORIDE 234
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_1_MODEM_START 235
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_1_HEADER_DIFF_MODE 236
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_1_ZERO_PAD 237
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_2_PREAMBLE_SYMB_NB 238
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_3_PREAMBLE_SYMB_NB 239
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_4_AUTO_ACK_INT_DELAY 240
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_4_AUTO_ACK_RX 241
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_4_AUTO_ACK_TX 242
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_CHIRP_LOWPASS 243
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_PPM_OFFSET_SIG 244
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_CONTCHIRP 245
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_CHIRP_INVERT 246
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_CONTINUOUS 247
#define SX1302_REG_TX_TOP_B_TX_CFG0_1_POWER_RANGING 248
#define SX1302_REG_TX_TOP_B_TX_CFG1_0_FRAME_NB 249
#define SX1302_REG_TX_TOP_B_TX_CFG1_1_HOP_CTRL 250
#define SX1302_REG_TX_TOP_B_TX_CFG1_1_IFS 251
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_AUTO_SCALE 252
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_DROP_ON_SYNCH 253
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_GAIN 254
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_PEAK1_POS 255
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_1_FINETIME_ON_LAST 256
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_1_TIMEOUT_OPT 257
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_1_PEAK2_POS 258
#define SX1302_REG_TX_TOP_B_LORA_TX_STATE_STATUS 259
#define SX1302_REG_TX_TOP_B_LORA_TX_FLAG_FRAME_DONE 260
#define SX1302_REG_TX_TOP_B_LORA_TX_FLAG_CONT_DONE 261
#define SX1302_REG_TX_TOP_B_LORA_TX_FLAG_PLD_DONE 262
#define SX1302_REG_TX_TOP_B_DUMMY_LORA_DUMMY 263
#define SX1302_REG_GPIO_GPIO_DIR_H_DIRECTION 264
#define SX1302_REG_GPIO_GPIO_DIR_L_DIRECTION 265
#define SX1302_REG_GPIO_GPIO_OUT_H_OUT_VALUE 266
#define SX1302_REG_GPIO_GPIO_OUT_L_OUT_VALUE 267
#define SX1302_REG_GPIO_GPIO_IN_H_IN_VALUE 268
#define SX1302_REG_GPIO_GPIO_IN_L_IN_VALUE 269
#define SX1302_REG_GPIO_GPIO_PD_H_PD_VALUE 270
#define SX1302_REG_GPIO_GPIO_PD_L_PD_VALUE 271
#define SX1302_REG_GPIO_GPIO_SEL_0_SELECTION 272
#define SX1302_REG_GPIO_GPIO_SEL_1_SELECTION 273
#define SX1302_REG_GPIO_GPIO_SEL_2_SELECTION 274
#define SX1302_REG_GPIO_GPIO_SEL_3_SELECTION 275
#define SX1302_REG_GPIO_GPIO_SEL_4_SELECTION 276
#define SX1302_REG_GPIO_GPIO_SEL_5_SELECTION 277
#define SX1302_REG_GPIO_GPIO_SEL_6_SELECTION 278
#define SX1302_REG_GPIO_GPIO_SEL_7_SELECTION 279
#define SX1302_REG_GPIO_GPIO_SEL_8_SELECTION 280
#define SX1302_REG_GPIO_GPIO_SEL_9_SELECTION 281
#define SX1302_REG_GPIO_GPIO_SEL_10_SELECTION 282
#define SX1302_REG_GPIO_GPIO_SEL_11_SELECTION 283
#define SX1302_REG_GPIO_DUMMY_DUMMY 284
#define SX1302_REG_TIMESTAMP_GPS_CTRL_GPS_POL 285
#define SX1302_REG_TIMESTAMP_GPS_CTRL_GPS_EN 286
#define SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_MSB2_TIMESTAMP_PPS 287
#define SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_MSB1_TIMESTAMP_PPS 288
#define SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_LSB2_TIMESTAMP_PPS 289
#define SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_LSB1_TIMESTAMP_PPS 290
#define SX1302_REG_TIMESTAMP_TIMESTAMP_MSB2_TIMESTAMP 291
#define SX1302_REG_TIMESTAMP_TIMESTAMP_MSB1_TIMESTAMP 292
#define SX1302_REG_TIMESTAMP_TIMESTAMP_LSB2_TIMESTAMP 293
#define SX1302_REG_TIMESTAMP_TIMESTAMP_LSB1_TIMESTAMP 294
#define SX1302_REG_TIMESTAMP_TIMESTAMP_SET3_TIMESTAMP 295
#define SX1302_REG_TIMESTAMP_TIMESTAMP_SET2_TIMESTAMP 296
#define SX1302_REG_TIMESTAMP_TIMESTAMP_SET1_TIMESTAMP 297
#define SX1302_REG_TIMESTAMP_TIMESTAMP_SET0_TIMESTAMP 298
#define SX1302_REG_TIMESTAMP_DUMMY_DUMMY 299
#define SX1302_REG_RX_TOP_FREQ_0_MSB_IF_FREQ_0 300
#define SX1302_REG_RX_TOP_FREQ_0_LSB_IF_FREQ_0 301
#define SX1302_REG_RX_TOP_FREQ_1_MSB_IF_FREQ_1 302
#define SX1302_REG_RX_TOP_FREQ_1_LSB_IF_FREQ_1 303
#define SX1302_REG_RX_TOP_FREQ_2_MSB_IF_FREQ_2 304
#define SX1302_REG_RX_TOP_FREQ_2_LSB_IF_FREQ_2 305
#define SX1302_REG_RX_TOP_FREQ_3_MSB_IF_FREQ_3 306
#define SX1302_REG_RX_TOP_FREQ_3_LSB_IF_FREQ_3 307
#define SX1302_REG_RX_TOP_FREQ_4_MSB_IF_FREQ_4 308
#define SX1302_REG_RX_TOP_FREQ_4_LSB_IF_FREQ_4 309
#define SX1302_REG_RX_TOP_FREQ_5_MSB_IF_FREQ_5 310
#define SX1302_REG_RX_TOP_FREQ_5_LSB_IF_FREQ_5 311
#define SX1302_REG_RX_TOP_FREQ_6_MSB_IF_FREQ_6 312
#define SX1302_REG_RX_TOP_FREQ_6_LSB_IF_FREQ_6 313
#define SX1302_REG_RX_TOP_FREQ_7_MSB_IF_FREQ_7 314
#define SX1302_REG_RX_TOP_FREQ_7_LSB_IF_FREQ_7 315
#define SX1302_REG_RX_TOP_RADIO_SELECT_RADIO_SELECT 316
#define SX1302_REG_RX_TOP_RSSI_CONTROL_RSSI_FILTER_ALPHA 317
#define SX1302_REG_RX_TOP_RSSI_CONTROL_SELECT_RSSI 318
#define SX1302_REG_RX_TOP_RSSI_DEF_VALUE_CHAN_RSSI_DEF_VALUE 319
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG1_CHAN_DAGC_THRESHOLD_HIGH 320
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG2_CHAN_DAGC_THRESHOLD_LOW 321
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG3_CHAN_DAGC_MAX_ATTEN 322
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG3_CHAN_DAGC_MIN_ATTEN 323
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG4_CHAN_DAGC_STEP 324
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG5_CHAN_DAGC_MODE 325
#define SX1302_REG_RX_TOP_RSSI_VALUE_CHAN_RSSI 326
#define SX1302_REG_RX_TOP_GAIN_CONTROL_CHAN_GAIN_VALID 327
#define SX1302_REG_RX_TOP_GAIN_CONTROL_CHAN_GAIN 328
#define SX1302_REG_RX_TOP_DUMMY0_DUMMY0 329
#define SX1302_REG_RX_TOP_CORR_CLOCK_ENABLE_CLK_EN 330
#define SX1302_REG_RX_TOP_CORRELATOR_EN_CORR_EN 331
#define SX1302_REG_RX_TOP_CORRELATOR_SF_EN_CORR_SF_EN 332
#define SX1302_REG_RX_TOP_CORRELATOR_ENABLE_ONLY_FIRST_DET_EDGE_ENABLE_ONLY_FIRST_DET_EDGE 333
#define SX1302_REG_RX_TOP_CORRELATOR_ENABLE_ACC_CLEAR_ENABLE_CORR_ACC_CLEAR 334
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_PEAK_SUM_EN 335
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_PEAK_POS_SEL 336
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_COEFF 337
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_AUTO_RESCALE 338
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_2_SAME_PEAKS 339
#define SX1302_REG_RX_TOP_SF5_CFG2_ACC_PNR 340
#define SX1302_REG_RX_TOP_SF5_CFG3_MIN_SINGLE_PEAK 341
#define SX1302_REG_RX_TOP_SF5_CFG4_MSP_PNR 342
#define SX1302_REG_RX_TOP_SF5_CFG5_MSP2_PNR 343
#define SX1302_REG_RX_TOP_SF5_CFG6_MSP_PEAK_NB 344
#define SX1302_REG_RX_TOP_SF5_CFG6_MSP_CNT_MODE 345
#define SX1302_REG_RX_TOP_SF5_CFG6_MSP_POS_SEL 346
#define SX1302_REG_RX_TOP_SF5_CFG7_MSP2_PEAK_NB 347
#define SX1302_REG_RX_TOP_SF5_CFG7_NOISE_COEFF 348
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_PEAK_SUM_EN 349
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_PEAK_POS_SEL 350
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_COEFF 351
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_AUTO_RESCALE 352
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_2_SAME_PEAKS 353
#define SX1302_REG_RX_TOP_SF6_CFG2_ACC_PNR 354
#define SX1302_REG_RX_TOP_SF6_CFG3_MIN_SINGLE_PEAK 355
#define SX1302_REG_RX_TOP_SF6_CFG4_MSP_PNR 356
#define SX1302_REG_RX_TOP_SF6_CFG5_MSP2_PNR 357
#define SX1302_REG_RX_TOP_SF6_CFG6_MSP_PEAK_NB 358
#define SX1302_REG_RX_TOP_SF6_CFG6_MSP_CNT_MODE 359
#define SX1302_REG_RX_TOP_SF6_CFG6_MSP_POS_SEL 360
#define SX1302_REG_RX_TOP_SF6_CFG7_MSP2_PEAK_NB 361
#define SX1302_REG_RX_TOP_SF6_CFG7_NOISE_COEFF 362
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_PEAK_SUM_EN 363
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_PEAK_POS_SEL 364
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_COEFF 365
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_AUTO_RESCALE 366
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_2_SAME_PEAKS 367
#define SX1302_REG_RX_TOP_SF7_CFG2_ACC_PNR 368
#define SX1302_REG_RX_TOP_SF7_CFG3_MIN_SINGLE_PEAK 369
#define SX1302_REG_RX_TOP_SF7_CFG4_MSP_PNR 370
#define SX1302_REG_RX_TOP_SF7_CFG5_MSP2_PNR 371
#define SX1302_REG_RX_TOP_SF7_CFG6_MSP_PEAK_NB 372
#define SX1302_REG_RX_TOP_SF7_CFG6_MSP_CNT_MODE 373
#define SX1302_REG_RX_TOP_SF7_CFG6_MSP_POS_SEL 374
#define SX1302_REG_RX_TOP_SF7_CFG7_MSP2_PEAK_NB 375
#define SX1302_REG_RX_TOP_SF7_CFG7_NOISE_COEFF 376
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_PEAK_SUM_EN 377
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_PEAK_POS_SEL 378
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_COEFF 379
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_AUTO_RESCALE 380
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_2_SAME_PEAKS 381
#define SX1302_REG_RX_TOP_SF8_CFG2_ACC_PNR 382
#define SX1302_REG_RX_TOP_SF8_CFG3_MIN_SINGLE_PEAK 383
#define SX1302_REG_RX_TOP_SF8_CFG4_MSP_PNR 384
#define SX1302_REG_RX_TOP_SF8_CFG5_MSP2_PNR 385
#define SX1302_REG_RX_TOP_SF8_CFG6_MSP_PEAK_NB 386
#define SX1302_REG_RX_TOP_SF8_CFG6_MSP_CNT_MODE 387
#define SX1302_REG_RX_TOP_SF8_CFG6_MSP_POS_SEL 388
#define SX1302_REG_RX_TOP_SF8_CFG7_MSP2_PEAK_NB 389
#define SX1302_REG_RX_TOP_SF8_CFG7_NOISE_COEFF 390
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_PEAK_SUM_EN 391
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_PEAK_POS_SEL 392
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_COEFF 393
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_AUTO_RESCALE 394
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_2_SAME_PEAKS 395
#define SX1302_REG_RX_TOP_SF9_CFG2_ACC_PNR 396
#define SX1302_REG_RX_TOP_SF9_CFG3_MIN_SINGLE_PEAK 397
#define SX1302_REG_RX_TOP_SF9_CFG4_MSP_PNR 398
#define SX1302_REG_RX_TOP_SF9_CFG5_MSP2_PNR 399
#define SX1302_REG_RX_TOP_SF9_CFG6_MSP_PEAK_NB 400
#define SX1302_REG_RX_TOP_SF9_CFG6_MSP_CNT_MODE 401
#define SX1302_REG_RX_TOP_SF9_CFG6_MSP_POS_SEL 402
#define SX1302_REG_RX_TOP_SF9_CFG7_MSP2_PEAK_NB 403
#define SX1302_REG_RX_TOP_SF9_CFG7_NOISE_COEFF 404
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_PEAK_SUM_EN 405
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_PEAK_POS_SEL 406
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_COEFF 407
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_AUTO_RESCALE 408
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_2_SAME_PEAKS 409
#define SX1302_REG_RX_TOP_SF10_CFG2_ACC_PNR 410
#define SX1302_REG_RX_TOP_SF10_CFG3_MIN_SINGLE_PEAK 411
#define SX1302_REG_RX_TOP_SF10_CFG4_MSP_PNR 412
#define SX1302_REG_RX_TOP_SF10_CFG5_MSP2_PNR 413
#define SX1302_REG_RX_TOP_SF10_CFG6_MSP_PEAK_NB 414
#define SX1302_REG_RX_TOP_SF10_CFG6_MSP_CNT_MODE 415
#define SX1302_REG_RX_TOP_SF10_CFG6_MSP_POS_SEL 416
#define SX1302_REG_RX_TOP_SF10_CFG7_MSP2_PEAK_NB 417
#define SX1302_REG_RX_TOP_SF10_CFG7_NOISE_COEFF 418
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_PEAK_SUM_EN 419
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_PEAK_POS_SEL 420
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_COEFF 421
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_AUTO_RESCALE 422
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_2_SAME_PEAKS 423
#define SX1302_REG_RX_TOP_SF11_CFG2_ACC_PNR 424
#define SX1302_REG_RX_TOP_SF11_CFG3_MIN_SINGLE_PEAK 425
#define SX1302_REG_RX_TOP_SF11_CFG4_MSP_PNR 426
#define SX1302_REG_RX_TOP_SF11_CFG5_MSP2_PNR 427
#define SX1302_REG_RX_TOP_SF11_CFG6_MSP_PEAK_NB 428
#define SX1302_REG_RX_TOP_SF11_CFG6_MSP_CNT_MODE 429
#define SX1302_REG_RX_TOP_SF11_CFG6_MSP_POS_SEL 430
#define SX1302_REG_RX_TOP_SF11_CFG7_MSP2_PEAK_NB 431
#define SX1302_REG_RX_TOP_SF11_CFG7_NOISE_COEFF 432
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_PEAK_SUM_EN 433
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_PEAK_POS_SEL 434
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_COEFF 435
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_AUTO_RESCALE 436
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_2_SAME_PEAKS 437
#define SX1302_REG_RX_TOP_SF12_CFG2_ACC_PNR 438
#define SX1302_REG_RX_TOP_SF12_CFG3_MIN_SINGLE_PEAK 439
#define SX1302_REG_RX_TOP_SF12_CFG4_MSP_PNR 440
#define SX1302_REG_RX_TOP_SF12_CFG5_MSP2_PNR 441
#define SX1302_REG_RX_TOP_SF12_CFG6_MSP_PEAK_NB 442
#define SX1302_REG_RX_TOP_SF12_CFG6_MSP_CNT_MODE 443
#define SX1302_REG_RX_TOP_SF12_CFG6_MSP_POS_SEL 444
#define SX1302_REG_RX_TOP_SF12_CFG7_MSP2_PEAK_NB 445
#define SX1302_REG_RX_TOP_SF12_CFG7_NOISE_COEFF 446
#define SX1302_REG_RX_TOP_DUMMY1_DUMMY1 447
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_BW_START 448
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_AUTO_BW_RED 449
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_NO_FAST_START 450
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_BYPASS 451
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_ENABLE 452
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG2_BW_LOCKED 453
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG2_BW 454
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG3_BW_RED 455
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG4_IIR_DCC_TIME 456
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_0_FIR1_COEFF_0 457
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_1_FIR1_COEFF_1 458
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_2_FIR1_COEFF_2 459
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_3_FIR1_COEFF_3 460
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_4_FIR1_COEFF_4 461
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_5_FIR1_COEFF_5 462
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_6_FIR1_COEFF_6 463
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_7_FIR1_COEFF_7 464
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_0_FIR2_COEFF_0 465
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_1_FIR2_COEFF_1 466
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_2_FIR2_COEFF_2 467
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_3_FIR2_COEFF_3 468
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_4_FIR2_COEFF_4 469
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_5_FIR2_COEFF_5 470
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_6_FIR2_COEFF_6 471
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_7_FIR2_COEFF_7 472
#define SX1302_REG_RX_TOP_RX_DFE_AGC0_RADIO_GAIN_RED_SEL 473
#define SX1302_REG_RX_TOP_RX_DFE_AGC0_RADIO_GAIN_RED_DB 474
#define SX1302_REG_RX_TOP_RX_DFE_AGC1_DC_COMP_EN 475
#define SX1302_REG_RX_TOP_RX_DFE_AGC1_FORCE_DEFAULT_FIR 476
#define SX1302_REG_RX_TOP_RX_DFE_AGC1_RSSI_EARLY_LATCH 477
#define SX1302_REG_RX_TOP_RX_DFE_AGC1_FREEZE_ON_SYNC 478
#define SX1302_REG_RX_TOP_RX_DFE_AGC2_RSSI_MAX_SAMPLE 479
#define SX1302_REG_RX_TOP_RX_DFE_AGC2_RSSI_MIN_SAMPLE 480
#define SX1302_REG_RX_TOP_RX_DFE_GAIN0_FORCE_GAIN_FIR 481
#define SX1302_REG_RX_TOP_RX_DFE_GAIN0_GAIN_FIR1 482
#define SX1302_REG_RX_TOP_RX_DFE_GAIN0_GAIN_FIR2 483
#define SX1302_REG_RX_TOP_DAGC_CFG_TARGET_LVL 484
#define SX1302_REG_RX_TOP_DAGC_CFG_GAIN_INCR_STEP 485
#define SX1302_REG_RX_TOP_DAGC_CFG_GAIN_DROP_COMP 486
#define SX1302_REG_RX_TOP_DAGC_CFG_COMB_FILTER_EN 487
#define SX1302_REG_RX_TOP_DAGC_CFG_NO_FREEZE_START 488
#define SX1302_REG_RX_TOP_DAGC_CFG_FREEZE_ON_SYNC 489
#define SX1302_REG_RX_TOP_DAGC_CNT0_SAMPLE 490
#define SX1302_REG_RX_TOP_DAGC_CNT1_THR_M6 491
#define SX1302_REG_RX_TOP_DAGC_CNT2_THR_M12 492
#define SX1302_REG_RX_TOP_DAGC_CNT3_THR_M18 493
#define SX1302_REG_RX_TOP_TXRX_CFG1_PPM_OFFSET_HDR_CTRL 494
#define SX1302_REG_RX_TOP_TXRX_CFG1_PPM_OFFSET 495
#define SX1302_REG_RX_TOP_TXRX_CFG1_MODEM_EN 496
#define SX1302_REG_RX_TOP_TXRX_CFG1_CODING_RATE 497
#define SX1302_REG_RX_TOP_TXRX_CFG2_MODEM_START 498
#define SX1302_REG_RX_TOP_TXRX_CFG2_CADRXTX 499
#define SX1302_REG_RX_TOP_TXRX_CFG2_IMPLICIT_HEADER 500
#define SX1302_REG_RX_TOP_TXRX_CFG2_CRC_EN 501
#define SX1302_REG_RX_TOP_TXRX_CFG3_PAYLOAD_LENGTH 502
#define SX1302_REG_RX_TOP_TXRX_CFG4_INT_STEP_ORIDE_EN 503
#define SX1302_REG_RX_TOP_TXRX_CFG4_INT_STEP_ORIDE 504
#define SX1302_REG_RX_TOP_TXRX_CFG5_HEADER_DIFF_MODE 505
#define SX1302_REG_RX_TOP_TXRX_CFG5_ZERO_PAD 506
#define SX1302_REG_RX_TOP_TXRX_CFG6_PREAMBLE_SYMB_NB 507
#define SX1302_REG_RX_TOP_TXRX_CFG7_PREAMBLE_SYMB_NB 508
#define SX1302_REG_RX_TOP_TXRX_CFG8_AUTO_ACK_INT_DELAY 509
#define SX1302_REG_RX_TOP_TXRX_CFG8_AUTO_ACK_RX 510
#define SX1302_REG_RX_TOP_TXRX_CFG8_AUTO_ACK_TX 511
#define SX1302_REG_RX_TOP_TXRX_CFG8_POST_PREAMBLE_GAP_LONG 512
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF12 513
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF11 514
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF10 515
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF9 516
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF8 517
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF7 518
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF6 519
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF5 520
#define SX1302_REG_RX_TOP_RX_CFG0_DFT_PEAK_EN 521
#define SX1302_REG_RX_TOP_RX_CFG0_CHIRP_INVERT 522
#define SX1302_REG_RX_TOP_RX_CFG0_SWAP_IQ 523
#define SX1302_REG_RX_TOP_RX_CFG0_CONTINUOUS 524
#define SX1302_REG_RX_TOP_RX_CFG1_SYNCH_TIMEOUT 525
#define SX1302_REG_RX_TOP_RX_CFG3_CLK_EN_RESYNC_DIN 526
#define SX1302_REG_RX_TOP_RX_CFG3_LLR_SCALE 527
#define SX1302_REG_RX_TOP_FRAME_SYNCH0_PEAK1_POS 528
#define SX1302_REG_RX_TOP_FRAME_SYNCH1_PEAK2_POS 529
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_FINETIME_ON_LAST 530
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_AUTO_SCALE 531
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_DROP_ON_SYNCH 532
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_GAIN 533
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_TIMEOUT_OPT 534
#define SX1302_REG_RX_TOP_FINE_TIMING0_GAIN_P_PREAMB 535
#define SX1302_REG_RX_TOP_FINE_TIMING0_GAIN_P_AUTO 536
#define SX1302_REG_RX_TOP_FINE_TIMING0_MODE 537
#define SX1302_REG_RX_TOP_FINE_TIMING1_FINESYNCH_GAIN 538
#define SX1302_REG_RX_TOP_FINE_TIMING1_FINESYNCH_SUM 539
#define SX1302_REG_RX_TOP_FINE_TIMING1_SUM_SIZE 540
#define SX1302_REG_RX_TOP_FINE_TIMING1_GAIN_P_PAYLOAD 541
#define SX1302_REG_RX_TOP_FINE_TIMING2_GAIN_I_AUTO 542
#define SX1302_REG_RX_TOP_FINE_TIMING2_POS_LIMIT 543
#define SX1302_REG_RX_TOP_FINE_TIMING3_GAIN_I_EN 544
#define SX1302_REG_RX_TOP_FINE_TIMING3_GAIN_I_PAYLOAD 545
#define SX1302_REG_RX_TOP_FINE_TIMING3_GAIN_I_PREAMB 546
#define SX1302_REG_RX_TOP_FREQ_TO_TIME0_FREQ_TO_TIME_DRIFT_MANT 547
#define SX1302_REG_RX_TOP_FREQ_TO_TIME1_FREQ_TO_TIME_DRIFT_MANT 548
#define SX1302_REG_RX_TOP_FREQ_TO_TIME2_FREQ_TO_TIME_DRIFT_EXP 549
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FREQ_DELTA 550
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FINE_DELTA 551
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FREQ_ERROR 552
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_TIME_SYMB 553
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_TIME_OFFSET 554
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_DETECT 555
#define SX1302_REG_RX_TOP_FREQ_TO_TIME4_FREQ_TO_TIME_INVERT_RNG 556
#define SX1302_REG_RX_TOP_FREQ_TRACK0_FREQ_TRACK_HDR_SKIP 557
#define SX1302_REG_RX_TOP_FREQ_TRACK0_FREQ_TRACK_EN 558
#define SX1302_REG_RX_TOP_FREQ_TRACK1_FREQ_SYNCH_GAIN 559
#define SX1302_REG_RX_TOP_FREQ_TRACK1_FREQ_TRACK_AUTO_THR 560
#define SX1302_REG_RX_TOP_FREQ_TRACK2_FREQ_SYNCH_THR 561
#define SX1302_REG_RX_TOP_DETECT_MSP0_MSP_PNR 562
#define SX1302_REG_RX_TOP_DETECT_MSP1_MSP2_PNR 563
#define SX1302_REG_RX_TOP_DETECT_MSP2_MSP2_PEAK_NB 564
#define SX1302_REG_RX_TOP_DETECT_MSP2_MSP_PEAK_NB 565
#define SX1302_REG_RX_TOP_DETECT_MSP3_MSP_POS_SEL 566
#define SX1302_REG_RX_TOP_DETECT_MSP3_MSP_CNT_MODE 567
#define SX1302_REG_RX_TOP_DETECT_ACC1_ACC_PNR 568
#define SX1302_REG_RX_TOP_DETECT_ACC2_NOISE_COEFF 569
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_COEFF 570
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_2_SAME_PEAKS 571
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_AUTO_RESCALE 572
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_PEAK_POS_SEL 573
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_PEAK_SUM_EN 574
#define SX1302_REG_RX_TOP_DETECT_ACC3_MIN_SINGLE_PEAK 575
#define SX1302_REG_RX_TOP_TIMESTAMP_ENABLE 576
#define SX1302_REG_RX_TOP_TIMESTAMP_NB_SYMB 577
#define SX1302_REG_RX_TOP_MODEM_BUSY_MSB_RX_MODEM_BUSY 578
#define SX1302_REG_RX_TOP_MODEM_BUSY_LSB_RX_MODEM_BUSY 579
#define SX1302_REG_RX_TOP_MODEM_STATE_RX_MODEM_STS_SPARE 580
#define SX1302_REG_RX_TOP_MODEM_STATE_RX_MODEM_STATE 581
#define SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_MSB_MODEM_SYNC_DELTA 582
#define SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_LSB_MODEM_SYNC_DELTA 583
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF8 584
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF7 585
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF6 586
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF5 587
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF12 588
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF11 589
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF10 590
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF9 591
#define SX1302_REG_RX_TOP_MODEM_CLOCK_GATE_OVERRIDE_3_CLK_OVERRIDE 592
#define SX1302_REG_RX_TOP_MODEM_CLOCK_GATE_OVERRIDE_2_CLK_OVERRIDE 593
#define SX1302_REG_RX_TOP_MODEM_CLOCK_GATE_OVERRIDE_1_CLK_OVERRIDE 594
#define SX1302_REG_RX_TOP_MODEM_CLOCK_GATE_OVERRIDE_0_CLK_OVERRIDE 595
#define SX1302_REG_RX_TOP_DUMMY2_DUMMY2 596
#define SX1302_REG_RX_TOP_RX_BUFFER_LEGACY_TIMESTAMP 597
#define SX1302_REG_RX_TOP_RX_BUFFER_STORE_HEADER_ERR_META 598
#define SX1302_REG_RX_TOP_RX_BUFFER_STORE_SYNC_FAIL_META 599
#define SX1302_REG_RX_TOP_RX_BUFFER_TIMESTAMP_CFG_MAX_TS_METRICS 600
#define SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_READ_MSB_LAST_ADDR_READ 601
#define SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_READ_LSB_LAST_ADDR_READ 602
#define SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_WRITE_MSB_LAST_ADDR_WRITE 603
#define SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_WRITE_LSB_LAST_ADDR_WRITE 604
#define SX1302_REG_RX_TOP_RX_BUFFER_NB_BYTES_MSB_RX_BUFFER_NB_BYTES 605
#define SX1302_REG_RX_TOP_RX_BUFFER_NB_BYTES_LSB_RX_BUFFER_NB_BYTES 606
#define SX1302_REG_RX_TOP_CLOCK_GATE_OVERRIDE_0_CLK_OVERRIDE 607
#define SX1302_REG_RX_TOP_DUMMY3_DUMMY3 608
#define SX1302_REG_ARB_MCU_CTRL_RADIO_RST 609
#define SX1302_REG_ARB_MCU_CTRL_FORCE_HOST_FE_CTRL 610
#define SX1302_REG_ARB_MCU_CTRL_MCU_CLEAR 611
#define SX1302_REG_ARB_MCU_CTRL_HOST_PROG 612
#define SX1302_REG_ARB_MCU_CTRL_PARITY_ERROR 613
#define SX1302_REG_ARB_MCU_MCU_ARB_STATUS_MCU_ARB_STATUS 614
#define SX1302_REG_ARB_MCU_UART_CFG_MSBF 615
#define SX1302_REG_ARB_MCU_UART_CFG_PAR_EN 616
#define SX1302_REG_ARB_MCU_UART_CFG_PAR_MODE 617
#define SX1302_REG_ARB_MCU_UART_CFG_START_LEN 618
#define SX1302_REG_ARB_MCU_UART_CFG_STOP_LEN 619
#define SX1302_REG_ARB_MCU_UART_CFG_WORD_LEN 620
#define SX1302_REG_ARB_MCU_ARB_DEBUG_CFG_0_ARB_DEBUG_CFG_0 621
#define SX1302_REG_ARB_MCU_ARB_DEBUG_CFG_1_ARB_DEBUG_CFG_1 622
#define SX1302_REG_ARB_MCU_ARB_DEBUG_CFG_2_ARB_DEBUG_CFG_2 623
#define SX1302_REG_ARB_MCU_ARB_DEBUG_CFG_3_ARB_DEBUG_CFG_3 624
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_0_ARB_DEBUG_STS_0 625
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_1_ARB_DEBUG_STS_1 626
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_2_ARB_DEBUG_STS_2 627
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_3_ARB_DEBUG_STS_3 628
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_4_ARB_DEBUG_STS_4 629
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_5_ARB_DEBUG_STS_5 630
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_6_ARB_DEBUG_STS_6 631
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_7_ARB_DEBUG_STS_7 632
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_8_ARB_DEBUG_STS_8 633
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_9_ARB_DEBUG_STS_9 634
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_10_ARB_DEBUG_STS_10 635
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_11_ARB_DEBUG_STS_11 636
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_12_ARB_DEBUG_STS_12 637
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_13_ARB_DEBUG_STS_13 638
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_14_ARB_DEBUG_STS_14 639
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_15_ARB_DEBUG_STS_15 640
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_01_CHANNEL_1_OFFSET 641
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_01_CHANNEL_0_OFFSET 642
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_23_CHANNEL_3_OFFSET 643
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_23_CHANNEL_2_OFFSET 644
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_45_CHANNEL_5_OFFSET 645
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_45_CHANNEL_4_OFFSET 646
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_67_CHANNEL_7_OFFSET 647
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_67_CHANNEL_6_OFFSET 648
#define SX1302_REG_ARB_MCU_DUMMY_DUMMY3 649
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_A_DECIM_CLR 650
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_A_DC_NOTCH_EN 651
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_A_FORCE_HOST_FILTER_GAIN 652
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_A_HOST_FILTER_GAIN 653
#define SX1302_REG_RADIO_FE_RSSI_DB_DEF_RADIO_A_RSSI_DB_DEFAULT_VALUE 654
#define SX1302_REG_RADIO_FE_RSSI_DEC_DEF_RADIO_A_RSSI_DEC_DEFAULT_VALUE 655
#define SX1302_REG_RADIO_FE_RSSI_DEC_RD_RADIO_A_RSSI_DEC_OUT 656
#define SX1302_REG_RADIO_FE_RSSI_BB_RD_RADIO_A_RSSI_BB_OUT 657
#define SX1302_REG_RADIO_FE_DEC_FILTER_RD_RADIO_A_DEC_FILTER_GAIN 658
#define SX1302_REG_RADIO_FE_RSSI_BB_FILTER_ALPHA_RADIO_A_RSSI_BB_FILTER_ALPHA 659
#define SX1302_REG_RADIO_FE_RSSI_DEC_FILTER_ALPHA_RADIO_A_RSSI_DEC_FILTER_ALPHA 660
#define SX1302_REG_RADIO_FE_IQ_COMP_AMP_COEFF_RADIO_A_AMP_COEFF 661
#define SX1302_REG_RADIO_FE_IQ_COMP_PHI_COEFF_RADIO_A_PHI_COEFF 662
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_B_DECIM_CLR 663
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_B_DC_NOTCH_EN 664
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_B_FORCE_HOST_FILTER_GAIN 665
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_B_HOST_FILTER_GAIN 666
#define SX1302_REG_RADIO_FE_RSSI_DB_DEF_RADIO_B_RSSI_DB_DEFAULT_VALUE 667
#define SX1302_REG_RADIO_FE_RSSI_DEC_DEF_RADIO_B_RSSI_DEC_DEFAULT_VALUE 668
#define SX1302_REG_RADIO_FE_RSSI_DEC_RD_RADIO_B_RSSI_DEC_OUT 669
#define SX1302_REG_RADIO_FE_RSSI_BB_RD_RADIO_B_RSSI_BB_OUT 670
#define SX1302_REG_RADIO_FE_DEC_FILTER_RD_RADIO_B_DEC_FILTER_GAIN 671
#define SX1302_REG_RADIO_FE_RSSI_BB_FILTER_ALPHA_RADIO_B_RSSI_BB_FILTER_ALPHA 672
#define SX1302_REG_RADIO_FE_RSSI_DEC_FILTER_ALPHA_RADIO_B_RSSI_DEC_FILTER_ALPHA 673
#define SX1302_REG_RADIO_FE_IQ_COMP_AMP_COEFF_RADIO_B_AMP_COEFF 674
#define SX1302_REG_RADIO_FE_IQ_COMP_PHI_COEFF_RADIO_B_PHI_COEFF 675
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_VALID 676
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_CORR_AVG_LEN 677
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_CORR_PREC_IN 678
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_RADIO_SEL 679
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_EN 680
#define SX1302_REG_RADIO_FE_SIG_ANA_FREQ_FREQ 681
#define SX1302_REG_RADIO_FE_SIG_ANA_CORR_I_OUT_CORR_I_OUT 682
#define SX1302_REG_RADIO_FE_SIG_ANA_CORR_Q_OUT_CORR_Q_OUT 683
#define SX1302_REG_RADIO_FE_DUMMY_DUMMY 684
#define SX1302_REG_OTP_BYTE_ADDR_ADDR 685
#define SX1302_REG_OTP_RD_DATA_RD_DATA 686
#define SX1302_REG_OTP_STATUS_CHECKSUM_STATUS 687
#define SX1302_REG_OTP_STATUS_FSM_READY 688
#define SX1302_REG_OTP_CFG_ACCESS_MODE 689
#define SX1302_REG_OTP_BIT_POS_POS 690
#define SX1302_REG_OTP_PIN_CTRL_0_TM 691
#define SX1302_REG_OTP_PIN_CTRL_0_STROBE 692
#define SX1302_REG_OTP_PIN_CTRL_0_PGENB 693
#define SX1302_REG_OTP_PIN_CTRL_0_LOAD 694
#define SX1302_REG_OTP_PIN_CTRL_0_CSB 695
#define SX1302_REG_OTP_PIN_CTRL_1_FSCK 696
#define SX1302_REG_OTP_PIN_CTRL_1_FSI 697
#define SX1302_REG_OTP_PIN_CTRL_1_FRST 698
#define SX1302_REG_OTP_PIN_STATUS_FSO 699
#define SX1302_REG_OTP_MODEM_EN_0_MODEM_EN 700
#define SX1302_REG_OTP_MODEM_EN_1_MODEM_EN 701
#define SX1302_REG_OTP_MODEM_SF_EN_SF_EN 702
#define SX1302_REG_OTP_TIMESTAMP_EN_TIMESTAMP_EN 703
#define SX1302_REG_OTP_DUMMY_DUMMY 704
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_LORA_SERVICE_FREQ_MSB_IF_FREQ_0 705
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_LORA_SERVICE_FREQ_LSB_IF_FREQ_0 706
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_LORA_SERVICE_RADIO_SEL_RADIO_SELECT 707
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_BW_START 708
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_AUTO_BW_RED 709
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_NO_FAST_START 710
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_BYPASS 711
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_ENABLE 712
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG2_BW_LOCKED 713
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG2_BW 714
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG3_BW_RED 715
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG4_IIR_DCC_TIME 716
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_0_FIR1_COEFF_0 717
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_1_FIR1_COEFF_1 718
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_2_FIR1_COEFF_2 719
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_3_FIR1_COEFF_3 720
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_4_FIR1_COEFF_4 721
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_5_FIR1_COEFF_5 722
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_6_FIR1_COEFF_6 723
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_7_FIR1_COEFF_7 724
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_0_FIR2_COEFF_0 725
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_1_FIR2_COEFF_1 726
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_2_FIR2_COEFF_2 727
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_3_FIR2_COEFF_3 728
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_4_FIR2_COEFF_4 729
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_5_FIR2_COEFF_5 730
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_6_FIR2_COEFF_6 731
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_7_FIR2_COEFF_7 732
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC0_RADIO_GAIN_RED_SEL 733
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC0_RADIO_GAIN_RED_DB 734
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC1_DC_COMP_EN 735
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC1_FORCE_DEFAULT_FIR 736
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC1_RSSI_EARLY_LATCH 737
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC1_FREEZE_ON_SYNC 738
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC2_RSSI_MAX_SAMPLE 739
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC2_RSSI_MIN_SAMPLE 740
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_GAIN0_FORCE_GAIN_FIR 741
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_GAIN0_GAIN_FIR1 742
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_GAIN0_GAIN_FIR2 743
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_TARGET_LVL 744
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_GAIN_INCR_STEP 745
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_GAIN_DROP_COMP 746
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_COMB_FILTER_EN 747
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_NO_FREEZE_START 748
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_FREEZE_ON_SYNC 749
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT0_SAMPLE 750
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT1_THR_M6 751
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT2_THR_M12 752
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT3_THR_M18 753
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG0_MODEM_BW 754
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG0_MODEM_SF 755
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG1_PPM_OFFSET_HDR_CTRL 756
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG1_PPM_OFFSET 757
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG1_MODEM_EN 758
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG1_CODING_RATE 759
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_FINE_SYNCH_EN 760
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_MODEM_START 761
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_CADRXTX 762
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_IMPLICIT_HEADER 763
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_CRC_EN 764
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG3_PAYLOAD_LENGTH 765
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG4_INT_STEP_ORIDE_EN 766
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG4_INT_STEP_ORIDE 767
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG5_HEADER_DIFF_MODE 768
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG5_ZERO_PAD 769
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG6_PREAMBLE_SYMB_NB 770
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG7_PREAMBLE_SYMB_NB 771
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG8_AUTO_ACK_INT_DELAY 772
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG8_AUTO_ACK_RX 773
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG8_AUTO_ACK_TX 774
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG8_POST_PREAMBLE_GAP_LONG 775
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG0_DFT_PEAK_EN 776
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG0_CHIRP_INVERT 777
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG0_SWAP_IQ 778
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG0_CONTINUOUS 779
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG1_SYNCH_TIMEOUT 780
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG2_AUTO_ACK_RANGE 781
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG2_AUTO_ACK_DELAY 782
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG3_RESTART_ON_HDR_ERR 783
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG3_CLK_EN_RESYNC_DIN 784
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG3_LLR_SCALE 785
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH0_PEAK1_POS 786
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH1_PEAK2_POS 787
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_FINETIME_ON_LAST 788
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_AUTO_SCALE 789
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_DROP_ON_SYNCH 790
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_GAIN 791
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_TIMEOUT_OPT 792
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_GAIN_P_PREAMB 793
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_GAIN_P_AUTO 794
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_MODE 795
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING1_FINESYNCH_GAIN 796
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING1_FINESYNCH_SUM 797
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING1_SUM_SIZE 798
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING1_GAIN_P_PAYLOAD 799
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING2_GAIN_I_AUTO 800
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING2_POS_LIMIT 801
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING3_GAIN_I_EN 802
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING3_GAIN_I_PAYLOAD 803
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING3_GAIN_I_PREAMB 804
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME0_FREQ_TO_TIME_DRIFT_MANT 805
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME1_FREQ_TO_TIME_DRIFT_MANT 806
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME2_FREQ_TO_TIME_DRIFT_EXP 807
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FREQ_DELTA 808
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FINE_DELTA 809
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FREQ_ERROR 810
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_TIME_SYMB 811
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_TIME_OFFSET 812
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_DETECT 813
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME4_FREQ_TO_TIME_INVERT_RNG 814
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK0_FREQ_TRACK_HDR_SKIP 815
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK0_FREQ_TRACK_EN 816
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK1_FREQ_SYNCH_GAIN 817
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK1_FREQ_TRACK_AUTO_THR 818
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK2_FREQ_SYNCH_THR 819
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP0_MSP_PNR 820
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP1_MSP2_PNR 821
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP2_MSP2_PEAK_NB 822
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP2_MSP_PEAK_NB 823
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP3_MSP_POS_SEL 824
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP3_MSP_CNT_MODE 825
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC1_ACC_PNR 826
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_NOISE_COEFF 827
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_COEFF 828
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_2_SAME_PEAKS 829
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_AUTO_RESCALE 830
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_PEAK_POS_SEL 831
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_PEAK_SUM_EN 832
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC3_MIN_SINGLE_PEAK 833
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TIMESTAMP_ENABLE 834
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TIMESTAMP_NB_SYMB 835
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_CLOCK_GATE_OVERRIDE_FSK_TRANSPOSE_CLK_OVERRIDE 836
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_CLOCK_GATE_OVERRIDE_FSK_MODEM_CLK_OVERRIDE 837
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_CLOCK_GATE_OVERRIDE_TRANSPOSE_CLK_OVERRIDE 838
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_CLOCK_GATE_OVERRIDE_MODEM_CLK_OVERRIDE 839
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DUMMY0_DUMMY0 840
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_FREQ_MSB_IF_FREQ_0 841
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_FREQ_LSB_IF_FREQ_0 842
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_0_CRC_IBM 843
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_0_DCFREE_ENC 844
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_0_CRC_EN 845
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_0_PKT_MODE 846
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_1_ADRS_COMP 847
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_1_PSIZE 848
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_1_CH_BW_EXPO 849
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_3_MODEM_INVERT_IQ 850
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_3_AUTO_AFC 851
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_3_RADIO_SELECT 852
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_3_RX_INVERT 853
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_4_RSSI_LENGTH 854
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_4_ERROR_OSR_TOL 855
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_NODE_ADRS_NODE_ADRS 856
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_BROADCAST_BROADCAST 857
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_PKT_LENGTH_PKT_LENGTH 858
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_TIMEOUT_MSB_TIMEOUT 859
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_TIMEOUT_LSB_TIMEOUT 860
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_BIT_RATE_MSB_BIT_RATE 861
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_BIT_RATE_LSB_BIT_RATE 862
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE7_FSK_REF_PATTERN 863
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE6_FSK_REF_PATTERN 864
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE5_FSK_REF_PATTERN 865
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE4_FSK_REF_PATTERN 866
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE3_FSK_REF_PATTERN 867
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE2_FSK_REF_PATTERN 868
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE1_FSK_REF_PATTERN 869
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE0_FSK_REF_PATTERN 870
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DUMMY1_DUMMY1 871

#define LGW_TOTALREGS 872

/* -------------------------------------------------------------------------- */
/* --- PUBLIC FUNCTIONS PROTOTYPES ------------------------------------------ */

/**
@brief Connect LoRa concentrator by opening SPI link
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_connect(void);

/**
@brief Disconnect LoRa concentrator by closing SPI link
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_disconnect(void);

/**
@brief LoRa concentrator register write
@param register_id register number in the data structure describing registers
@param reg_value signed value to write to the register (for u32, use cast)
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_reg_w(uint16_t register_id, int32_t reg_value);

/**
@brief LoRa concentrator register read
@param register_id register number in the data structure describing registers
@param reg_value pointer to a variable where to write register read value
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_reg_r(uint16_t register_id, int32_t *reg_value);

/**
@brief LoRa concentrator register burst write
@param register_id register number in the data structure describing registers
@param data pointer to byte array that will be sent to the LoRa concentrator
@param size size of the transfer, in byte(s)
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_reg_wb(uint16_t register_id, uint8_t *data, uint16_t size);

/**
@brief LoRa concentrator register burst read
@param register_id register number in the data structure describing registers
@param data pointer to byte array that will be written from the LoRa concentrator
@param size size of the transfer, in byte(s)
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_reg_rb(uint16_t register_id, uint8_t *data, uint16_t size);

int lgw_mem_wb(uint16_t mem_addr, const uint8_t *data, uint16_t size);
int lgw_mem_rb(uint16_t mem_addr, uint8_t *data, uint16_t size);

#endif

/* --- EOF ------------------------------------------------------------------ */
