// Seed: 3441387142
module module_0 #(
    parameter id_1 = 32'd21
);
  logic _id_1;
  ;
  logic ['b0 : -1] module_0;
  ;
  parameter id_2 = 1;
  wor id_3 = id_1;
  assign id_3 = -1 !== id_3;
  wire id_4 = id_2;
  tri [1 : -1] id_5 = id_2[id_1] | id_1;
  wire id_6 = id_5;
  parameter id_7 = id_2;
endmodule
module module_1 #(
    parameter id_6 = 32'd96
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input logic [7:0] id_10;
  output wire id_9;
  inout supply1 id_8;
  nor primCall (id_11, id_13, id_14, id_15, id_16, id_2, id_3, id_4, id_5, id_8);
  output reg id_7;
  inout wire _id_6;
  input wire id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  input logic [7:0] id_2;
  input wire id_1;
  assign id_8 = -1;
  initial begin : LABEL_0
    disable id_12;
  end
  assign id_8 = 1 ? id_10 : -1;
  assign id_9 = id_1 && "";
  logic id_13 = 1'b0;
  supply1 id_14 = 1'b0;
  wire [1 : -1] id_15 = 1;
  wor [-1 : 1 'b0] id_16 = -1'b0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  initial begin : LABEL_1
    id_7 <= 1;
  end
  localparam id_17 = 1;
  initial begin : LABEL_2
    id_7  <= id_10[1'b0];
    id_13 <= id_8;
  end
  assign id_14 = ~1;
  wire id_18 = id_10;
  id_19 :
  assert property (@(posedge 1) id_2[id_6 :-1])
  else $signed(62);
  ;
endmodule
