+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                           design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/buffer_reg[0]/D|
| sample_rate_30_72_design_1_clk_DSP_0 |clk_out1_design_1_clk_wiz_0_0 |                            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/count_reg[0]/D|
| sample_rate_30_72_design_1_clk_DSP_0 |clk_out1_design_1_clk_wiz_0_0 |                           design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/buffer_reg[3]/R|
| sample_rate_30_72_design_1_clk_DSP_0 |clk_out1_design_1_clk_wiz_0_0 |                           design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/buffer_reg[1]/R|
| sample_rate_30_72_design_1_clk_DSP_0 |clk_out1_design_1_clk_wiz_0_0 |                           design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/buffer_reg[4]/R|
| sample_rate_30_72_design_1_clk_DSP_0 |clk_out1_design_1_clk_wiz_0_0 |                           design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/buffer_reg[5]/R|
| sample_rate_30_72_design_1_clk_DSP_0 |clk_out1_design_1_clk_wiz_0_0 |                           design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/buffer_reg[2]/R|
| sample_rate_30_72_design_1_clk_DSP_0 |clk_out1_design_1_clk_wiz_0_0 |                          design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/buffer_reg[1]/CE|
| sample_rate_30_72_design_1_clk_DSP_0 |clk_out1_design_1_clk_wiz_0_0 |                          design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/buffer_reg[2]/CE|
| sample_rate_30_72_design_1_clk_DSP_0 |clk_out1_design_1_clk_wiz_0_0 |                          design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/buffer_reg[4]/CE|
| sample_rate_30_72_design_1_clk_DSP_0 |clk_out1_design_1_clk_wiz_0_0 |                          design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/buffer_reg[5]/CE|
| sample_rate_30_72_design_1_clk_DSP_0 |clk_out1_design_1_clk_wiz_0_0 |                          design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/buffer_reg[3]/CE|
| sample_rate_30_72_design_1_clk_DSP_0 |clk_out1_design_1_clk_wiz_0_0 |                             design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/loc_req_reg/D|
| sample_rate_30_72_design_1_clk_DSP_0 |clk_out1_design_1_clk_wiz_0_0 |                                design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oval_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
