{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 20:02:10 2024 " "Info: Processing started: Mon Dec 02 20:02:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modeloLSD -c modeloLSD " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off modeloLSD -c modeloLSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uc2024208610/desktop/lsd_pl2g6/lab07/reg_2b.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/uc2024208610/desktop/lsd_pl2g6/lab07/reg_2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registo_2b-behavior " "Info: Found design unit 1: registo_2b-behavior" {  } { { "../LSD_PL2G6/LAB07/reg_2b.vhd" "" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB07/reg_2b.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registo_2b " "Info: Found entity 1: registo_2b" {  } { { "../LSD_PL2G6/LAB07/reg_2b.vhd" "" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB07/reg_2b.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/de2/char_rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/de2/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Char_ROM-a " "Info: Found design unit 1: Char_ROM-a" {  } { { "../../../../altera/de2/CHAR_ROM.VHD" "" { Text "C:/altera/de2/CHAR_ROM.VHD" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Char_ROM " "Info: Found entity 1: Char_ROM" {  } { { "../../../../altera/de2/CHAR_ROM.VHD" "" { Text "C:/altera/de2/CHAR_ROM.VHD" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/de2/clk_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/de2/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-Behavior " "Info: Found design unit 1: clk_div-Behavior" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/de2/dec_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/de2/dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-a " "Info: Found design unit 1: dec_7seg-a" {  } { { "../../../../altera/de2/DEC_7SEG.VHD" "" { Text "C:/altera/de2/DEC_7SEG.VHD" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Info: Found entity 1: dec_7seg" {  } { { "../../../../altera/de2/DEC_7SEG.VHD" "" { Text "C:/altera/de2/DEC_7SEG.VHD" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/de2/dec_7seg_b.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/de2/dec_7seg_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg_b-a " "Info: Found design unit 1: dec_7seg_b-a" {  } { { "../../../../altera/de2/dec_7seg_b.vhd" "" { Text "C:/altera/de2/dec_7seg_b.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg_b " "Info: Found entity 1: dec_7seg_b" {  } { { "../../../../altera/de2/dec_7seg_b.vhd" "" { Text "C:/altera/de2/dec_7seg_b.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/de2/keyboard.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/de2/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Info: Found design unit 1: keyboard-a" {  } { { "../../../../altera/de2/KEYBOARD.VHD" "" { Text "C:/altera/de2/KEYBOARD.VHD" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Info: Found entity 1: keyboard" {  } { { "../../../../altera/de2/KEYBOARD.VHD" "" { Text "C:/altera/de2/KEYBOARD.VHD" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/de2/lcd_display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/de2/lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-Behavior " "Info: Found design unit 1: LCD_Display-Behavior" {  } { { "../../../../altera/de2/LCD_Display.vhd" "" { Text "C:/altera/de2/LCD_Display.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Info: Found entity 1: LCD_Display" {  } { { "../../../../altera/de2/LCD_Display.vhd" "" { Text "C:/altera/de2/LCD_Display.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/de2/mouse.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/de2/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Info: Found design unit 1: MOUSE-behavior" {  } { { "../../../../altera/de2/MOUSE.VHD" "" { Text "C:/altera/de2/MOUSE.VHD" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Info: Found entity 1: MOUSE" {  } { { "../../../../altera/de2/MOUSE.VHD" "" { Text "C:/altera/de2/MOUSE.VHD" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/de2/vga_sync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/de2/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Info: Found design unit 1: VGA_SYNC-a" {  } { { "../../../../altera/de2/vga_sync.vhd" "" { Text "C:/altera/de2/vga_sync.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Info: Found entity 1: VGA_SYNC" {  } { { "../../../../altera/de2/vga_sync.vhd" "" { Text "C:/altera/de2/vga_sync.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/de2/video_pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/de2/video_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_pll-SYN " "Info: Found design unit 1: video_pll-SYN" {  } { { "../../../../altera/de2/video_PLL.vhd" "" { Text "C:/altera/de2/video_PLL.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 video_PLL " "Info: Found entity 1: video_PLL" {  } { { "../../../../altera/de2/video_PLL.vhd" "" { Text "C:/altera/de2/video_PLL.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_modelo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comb_modelo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comb_modelo-behavior " "Info: Found design unit 1: comb_modelo-behavior" {  } { { "comb_modelo.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/comb_modelo.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comb_modelo " "Info: Found entity 1: comb_modelo" {  } { { "comb_modelo.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/comb_modelo.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff0-SYN " "Info: Found design unit 1: lpm_ff0-SYN" {  } { { "lpm_ff0.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/lpm_ff0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff0 " "Info: Found entity 1: lpm_ff0" {  } { { "lpm_ff0.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/lpm_ff0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uc2024208610/desktop/lsd_pl2g6/lab08/lpm_compare2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/uc2024208610/desktop/lsd_pl2g6/lab08/lpm_compare2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare2-SYN " "Info: Found design unit 1: lpm_compare2-SYN" {  } { { "../LSD_PL2G6/LAB08/lpm_compare2.vhd" "" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB08/lpm_compare2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare2 " "Info: Found entity 1: lpm_compare2" {  } { { "../LSD_PL2G6/LAB08/lpm_compare2.vhd" "" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB08/lpm_compare2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uc2024208610/desktop/lsd_pl2g6/lab08/lpm_add_sub1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/uc2024208610/desktop/lsd_pl2g6/lab08/lpm_add_sub1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub1-SYN " "Info: Found design unit 1: lpm_add_sub1-SYN" {  } { { "../LSD_PL2G6/LAB08/lpm_add_sub1.vhd" "" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB08/lpm_add_sub1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Info: Found entity 1: lpm_add_sub1" {  } { { "../LSD_PL2G6/LAB08/lpm_add_sub1.vhd" "" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB08/lpm_add_sub1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "processor.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/processor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file controlador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Info: Found entity 1: controlador" {  } { { "controlador.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/lpm_counter0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file controlador2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlador2 " "Info: Found entity 1: controlador2" {  } { { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlador2 " "Info: Elaborating entity \"controlador2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg dec_7seg:inst7 " "Info: Elaborating entity \"dec_7seg\" for hierarchy \"dec_7seg:inst7\"" {  } { { "controlador2.bdf" "inst7" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 272 968 1144 432 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registo_2b registo_2b:inst22 " "Info: Elaborating entity \"registo_2b\" for hierarchy \"registo_2b:inst22\"" {  } { { "controlador2.bdf" "inst22" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 456 624 744 552 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst8 " "Info: Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst8\"" {  } { { "controlador2.bdf" "inst8" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 272 224 408 432 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb_modelo comb_modelo:inst " "Info: Elaborating entity \"comb_modelo\" for hierarchy \"comb_modelo:inst\"" {  } { { "controlador2.bdf" "inst" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 104 600 696 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 comb_modelo.vhd(14) " "Warning (10492): VHDL Process Statement warning at comb_modelo.vhd(14): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comb_modelo.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/comb_modelo.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s0 comb_modelo.vhd(14) " "Warning (10492): VHDL Process Statement warning at comb_modelo.vhd(14): signal \"s0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comb_modelo.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/comb_modelo.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s0 comb_modelo.vhd(15) " "Warning (10492): VHDL Process Statement warning at comb_modelo.vhd(15): signal \"s0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comb_modelo.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/comb_modelo.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 comb_modelo.vhd(15) " "Warning (10492): VHDL Process Statement warning at comb_modelo.vhd(15): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comb_modelo.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/comb_modelo.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 comb_modelo.vhd(16) " "Warning (10492): VHDL Process Statement warning at comb_modelo.vhd(16): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comb_modelo.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/comb_modelo.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s0 comb_modelo.vhd(16) " "Warning (10492): VHDL Process Statement warning at comb_modelo.vhd(16): signal \"s0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comb_modelo.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/comb_modelo.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 comb_modelo.vhd(17) " "Warning (10492): VHDL Process Statement warning at comb_modelo.vhd(17): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comb_modelo.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/comb_modelo.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s0 comb_modelo.vhd(17) " "Warning (10492): VHDL Process Statement warning at comb_modelo.vhd(17): signal \"s0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comb_modelo.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/comb_modelo.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 comb_modelo.vhd(18) " "Warning (10492): VHDL Process Statement warning at comb_modelo.vhd(18): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comb_modelo.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/comb_modelo.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s0 comb_modelo.vhd(18) " "Warning (10492): VHDL Process Statement warning at comb_modelo.vhd(18): signal \"s0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comb_modelo.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/comb_modelo.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 comb_modelo.vhd(19) " "Warning (10492): VHDL Process Statement warning at comb_modelo.vhd(19): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comb_modelo.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/comb_modelo.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s0 comb_modelo.vhd(19) " "Warning (10492): VHDL Process Statement warning at comb_modelo.vhd(19): signal \"s0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comb_modelo.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/comb_modelo.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:inst25 " "Info: Elaborating entity \"processor\" for hierarchy \"processor:inst25\"" {  } { { "controlador2.bdf" "inst25" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 336 544 680 432 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare2 processor:inst25\|lpm_compare2:inst1 " "Info: Elaborating entity \"lpm_compare2\" for hierarchy \"processor:inst25\|lpm_compare2:inst1\"" {  } { { "processor.bdf" "inst1" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/processor.bdf" { { 88 248 376 184 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare processor:inst25\|lpm_compare2:inst1\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"processor:inst25\|lpm_compare2:inst1\|lpm_compare:lpm_compare_component\"" {  } { { "../LSD_PL2G6/LAB08/lpm_compare2.vhd" "lpm_compare_component" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB08/lpm_compare2.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:inst25\|lpm_compare2:inst1\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"processor:inst25\|lpm_compare2:inst1\|lpm_compare:lpm_compare_component\"" {  } { { "../LSD_PL2G6/LAB08/lpm_compare2.vhd" "" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB08/lpm_compare2.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:inst25\|lpm_compare2:inst1\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"processor:inst25\|lpm_compare2:inst1\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../LSD_PL2G6/LAB08/lpm_compare2.vhd" "" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB08/lpm_compare2.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9hg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_9hg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9hg " "Info: Found entity 1: cmpr_9hg" {  } { { "db/cmpr_9hg.tdf" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/db/cmpr_9hg.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9hg processor:inst25\|lpm_compare2:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated " "Info: Elaborating entity \"cmpr_9hg\" for hierarchy \"processor:inst25\|lpm_compare2:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter1.tdf 1 1 " "Warning: Using design file lpm_counter1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Info: Found entity 1: lpm_counter1" {  } { { "lpm_counter1.tdf" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/lpm_counter1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 processor:inst25\|lpm_counter1:inst2 " "Info: Elaborating entity \"lpm_counter1\" for hierarchy \"processor:inst25\|lpm_counter1:inst2\"" {  } { { "processor.bdf" "inst2" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/processor.bdf" { { 312 256 400 408 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter processor:inst25\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"processor:inst25\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.tdf" "lpm_counter_component" { Text "C:/Users/uc2024208610/Desktop/teste modelo/lpm_counter1.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:inst25\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"processor:inst25\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.tdf" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/lpm_counter1.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:inst25\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"processor:inst25\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter1.tdf" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/lpm_counter1.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c3i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_c3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c3i " "Info: Found entity 1: cntr_c3i" {  } { { "db/cntr_c3i.tdf" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/db/cntr_c3i.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c3i processor:inst25\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_c3i:auto_generated " "Info: Elaborating entity \"cntr_c3i\" for hierarchy \"processor:inst25\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_c3i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "segment_b GND " "Warning (13410): Pin \"segment_b\" is stuck at GND" {  } { { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 312 1160 1336 328 "segment_b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Info: Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Info: Implemented 54 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 20:02:11 2024 " "Info: Processing ended: Mon Dec 02 20:02:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 20:02:12 2024 " "Info: Processing started: Mon Dec 02 20:02:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off modeloLSD -c modeloLSD " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off modeloLSD -c modeloLSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "modeloLSD EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"modeloLSD\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 161 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 162 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 163 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50Mhz (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock_50Mhz (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst8\|clock_1Hz " "Info: Destination node clk_div:inst8\|clock_1Hz" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst8\|clock_1Mhz_int " "Info: Destination node clk_div:inst8\|clock_1Mhz_int" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_1Mhz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock_50Mhz } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_50Mhz" } } } } { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 296 8 176 312 "clock_50Mhz" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst8\|clock_1Hz  " "Info: Automatically promoted node clk_div:inst8\|clock_1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst8\|clock_10Hz_int  " "Info: Automatically promoted node clk_div:inst8\|clock_10Hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst8\|clock_10Hz_int~0 " "Info: Destination node clk_div:inst8\|clock_10Hz_int~0" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_10Hz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_10Hz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst8\|clock_100hz_int  " "Info: Automatically promoted node clk_div:inst8\|clock_100hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst8\|clock_10Hz_int " "Info: Destination node clk_div:inst8\|clock_10Hz_int" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_10Hz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst8\|clock_100hz_int~0 " "Info: Destination node clk_div:inst8\|clock_100hz_int~0" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_100hz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_100hz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst8\|clock_100Khz_int  " "Info: Automatically promoted node clk_div:inst8\|clock_100Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst8\|clock_10Khz_int " "Info: Destination node clk_div:inst8\|clock_10Khz_int" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_10Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst8\|clock_100Khz_int~0 " "Info: Destination node clk_div:inst8\|clock_100Khz_int~0" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_100Khz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 140 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_100Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst8\|clock_10Khz_int  " "Info: Automatically promoted node clk_div:inst8\|clock_10Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst8\|clock_1Khz_int " "Info: Destination node clk_div:inst8\|clock_1Khz_int" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_1Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst8\|clock_10Khz_int~0 " "Info: Destination node clk_div:inst8\|clock_10Khz_int~0" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_10Khz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_10Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst8\|clock_1Khz_int  " "Info: Automatically promoted node clk_div:inst8\|clock_1Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst8\|clock_100hz_int " "Info: Destination node clk_div:inst8\|clock_100hz_int" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_100hz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst8\|clock_1Khz_int~0 " "Info: Destination node clk_div:inst8\|clock_1Khz_int~0" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_1Khz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 132 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_1Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst8\|clock_1Mhz_int  " "Info: Automatically promoted node clk_div:inst8\|clock_1Mhz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst8\|clock_100Khz_int " "Info: Destination node clk_div:inst8\|clock_100Khz_int" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_100Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_1Mhz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/uc2024208610/Desktop/teste modelo/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "t " "Warning: Node \"t\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "t" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.015 ns register register " "Info: Estimated most critical path is register to register delay of 1.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_div:inst8\|clock_1Hz_int 1 REG LAB_X27_Y17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X27_Y17; Fanout = 2; REG Node = 'clk_div:inst8\|clock_1Hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.084 ns) 1.015 ns clk_div:inst8\|clock_1Hz 2 REG LAB_X27_Y18 1 " "Info: 2: + IC(0.931 ns) + CELL(0.084 ns) = 1.015 ns; Loc. = LAB_X27_Y18; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { clk_div:inst8|clock_1Hz_int clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 8.28 % ) " "Info: Total cell delay = 0.084 ns ( 8.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 91.72 % ) " "Info: Total interconnect delay = 0.931 ns ( 91.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { clk_div:inst8|clock_1Hz_int clk_div:inst8|clock_1Hz } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Warning: Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_a 0 " "Info: Pin \"segment_a\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_b 0 " "Info: Pin \"segment_b\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_c 0 " "Info: Pin \"segment_c\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_d 0 " "Info: Pin \"segment_d\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_e 0 " "Info: Pin \"segment_e\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_f 0 " "Info: Pin \"segment_f\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_g 0 " "Info: Pin \"segment_g\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "280 " "Info: Peak virtual memory: 280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 20:02:16 2024 " "Info: Processing ended: Mon Dec 02 20:02:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 20:02:16 2024 " "Info: Processing started: Mon Dec 02 20:02:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off modeloLSD -c modeloLSD " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off modeloLSD -c modeloLSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 20:02:18 2024 " "Info: Processing ended: Mon Dec 02 20:02:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 20:02:18 2024 " "Info: Processing started: Mon Dec 02 20:02:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off modeloLSD -c modeloLSD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off modeloLSD -c modeloLSD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50Mhz " "Info: Assuming node \"clock_50Mhz\" is an undefined clock" {  } { { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 296 8 176 312 "clock_50Mhz" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_1Mhz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_1Mhz_int\" as buffer" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_1Mhz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_100Khz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_100Khz_int\" as buffer" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_100Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_10Khz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_10Khz_int\" as buffer" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_10Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_1Khz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_1Khz_int\" as buffer" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_1Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_100hz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_100hz_int\" as buffer" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_100hz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_10Hz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_10Hz_int\" as buffer" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_10Hz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_1Hz " "Info: Detected ripple clock \"clk_div:inst8\|clock_1Hz\" as buffer" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_1Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50Mhz register clk_div:inst8\|clock_1Hz_int register clk_div:inst8\|clock_1Hz 74.19 MHz 13.479 ns Internal " "Info: Clock \"clock_50Mhz\" has Internal fmax of 74.19 MHz between source register \"clk_div:inst8\|clock_1Hz_int\" and destination register \"clk_div:inst8\|clock_1Hz\" (period= 13.479 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.715 ns + Longest register register " "Info: + Longest register to register delay is 0.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_div:inst8\|clock_1Hz_int 1 REG LCFF_X27_Y17_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y17_N1; Fanout = 2; REG Node = 'clk_div:inst8\|clock_1Hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.149 ns) 0.631 ns clk_div:inst8\|clock_1Hz~feeder 2 COMB LCCOMB_X27_Y18_N14 1 " "Info: 2: + IC(0.482 ns) + CELL(0.149 ns) = 0.631 ns; Loc. = LCCOMB_X27_Y18_N14; Fanout = 1; COMB Node = 'clk_div:inst8\|clock_1Hz~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { clk_div:inst8|clock_1Hz_int clk_div:inst8|clock_1Hz~feeder } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.715 ns clk_div:inst8\|clock_1Hz 3 REG LCFF_X27_Y18_N15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.715 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clk_div:inst8|clock_1Hz~feeder clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 32.59 % ) " "Info: Total cell delay = 0.233 ns ( 32.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.482 ns ( 67.41 % ) " "Info: Total interconnect delay = 0.482 ns ( 67.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { clk_div:inst8|clock_1Hz_int clk_div:inst8|clock_1Hz~feeder clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { clk_div:inst8|clock_1Hz_int {} clk_div:inst8|clock_1Hz~feeder {} clk_div:inst8|clock_1Hz {} } { 0.000ns 0.482ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-12.550 ns - Smallest " "Info: - Smallest clock skew is -12.550 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz destination 2.560 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50Mhz\" to destination register is 2.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 296 8 176 312 "clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.560 ns clk_div:inst8\|clock_1Hz 2 REG LCFF_X27_Y18_N15 1 " "Info: 2: + IC(1.024 ns) + CELL(0.537 ns) = 2.560 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { clock_50Mhz clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 60.00 % ) " "Info: Total cell delay = 1.536 ns ( 60.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 40.00 % ) " "Info: Total interconnect delay = 1.024 ns ( 40.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { clock_50Mhz clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.560 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Hz {} } { 0.000ns 0.000ns 1.024ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz source 15.110 ns - Longest register " "Info: - Longest clock path from clock \"clock_50Mhz\" to source register is 15.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 296 8 176 312 "clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 2.810 ns clk_div:inst8\|clock_1Mhz_int 2 REG LCFF_X27_Y18_N29 2 " "Info: 2: + IC(1.024 ns) + CELL(0.787 ns) = 2.810 ns; Loc. = LCFF_X27_Y18_N29; Fanout = 2; REG Node = 'clk_div:inst8\|clock_1Mhz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { clock_50Mhz clk_div:inst8|clock_1Mhz_int } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.787 ns) 5.157 ns clk_div:inst8\|clock_100Khz_int 3 REG LCFF_X33_Y26_N5 3 " "Info: 3: + IC(1.560 ns) + CELL(0.787 ns) = 5.157 ns; Loc. = LCFF_X33_Y26_N5; Fanout = 3; REG Node = 'clk_div:inst8\|clock_100Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { clk_div:inst8|clock_1Mhz_int clk_div:inst8|clock_100Khz_int } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.787 ns) 7.251 ns clk_div:inst8\|clock_10Khz_int 4 REG LCFF_X36_Y21_N17 3 " "Info: 4: + IC(1.307 ns) + CELL(0.787 ns) = 7.251 ns; Loc. = LCFF_X36_Y21_N17; Fanout = 3; REG Node = 'clk_div:inst8\|clock_10Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.094 ns" { clk_div:inst8|clock_100Khz_int clk_div:inst8|clock_10Khz_int } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.787 ns) 8.731 ns clk_div:inst8\|clock_1Khz_int 5 REG LCFF_X37_Y20_N21 3 " "Info: 5: + IC(0.693 ns) + CELL(0.787 ns) = 8.731 ns; Loc. = LCFF_X37_Y20_N21; Fanout = 3; REG Node = 'clk_div:inst8\|clock_1Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { clk_div:inst8|clock_10Khz_int clk_div:inst8|clock_1Khz_int } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.787 ns) 10.312 ns clk_div:inst8\|clock_100hz_int 6 REG LCFF_X36_Y16_N21 3 " "Info: 6: + IC(0.794 ns) + CELL(0.787 ns) = 10.312 ns; Loc. = LCFF_X36_Y16_N21; Fanout = 3; REG Node = 'clk_div:inst8\|clock_100hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clk_div:inst8|clock_1Khz_int clk_div:inst8|clock_100hz_int } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.787 ns) 12.481 ns clk_div:inst8\|clock_10Hz_int 7 REG LCFF_X36_Y4_N17 2 " "Info: 7: + IC(1.382 ns) + CELL(0.787 ns) = 12.481 ns; Loc. = LCFF_X36_Y4_N17; Fanout = 2; REG Node = 'clk_div:inst8\|clock_10Hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.169 ns" { clk_div:inst8|clock_100hz_int clk_div:inst8|clock_10Hz_int } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.000 ns) 13.527 ns clk_div:inst8\|clock_10Hz_int~clkctrl 8 COMB CLKCTRL_G15 4 " "Info: 8: + IC(1.046 ns) + CELL(0.000 ns) = 13.527 ns; Loc. = CLKCTRL_G15; Fanout = 4; COMB Node = 'clk_div:inst8\|clock_10Hz_int~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { clk_div:inst8|clock_10Hz_int clk_div:inst8|clock_10Hz_int~clkctrl } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.537 ns) 15.110 ns clk_div:inst8\|clock_1Hz_int 9 REG LCFF_X27_Y17_N1 2 " "Info: 9: + IC(1.046 ns) + CELL(0.537 ns) = 15.110 ns; Loc. = LCFF_X27_Y17_N1; Fanout = 2; REG Node = 'clk_div:inst8\|clock_1Hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clk_div:inst8|clock_10Hz_int~clkctrl clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.258 ns ( 41.42 % ) " "Info: Total cell delay = 6.258 ns ( 41.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.852 ns ( 58.58 % ) " "Info: Total interconnect delay = 8.852 ns ( 58.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.110 ns" { clock_50Mhz clk_div:inst8|clock_1Mhz_int clk_div:inst8|clock_100Khz_int clk_div:inst8|clock_10Khz_int clk_div:inst8|clock_1Khz_int clk_div:inst8|clock_100hz_int clk_div:inst8|clock_10Hz_int clk_div:inst8|clock_10Hz_int~clkctrl clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.110 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Mhz_int {} clk_div:inst8|clock_100Khz_int {} clk_div:inst8|clock_10Khz_int {} clk_div:inst8|clock_1Khz_int {} clk_div:inst8|clock_100hz_int {} clk_div:inst8|clock_10Hz_int {} clk_div:inst8|clock_10Hz_int~clkctrl {} clk_div:inst8|clock_1Hz_int {} } { 0.000ns 0.000ns 1.024ns 1.560ns 1.307ns 0.693ns 0.794ns 1.382ns 1.046ns 1.046ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { clock_50Mhz clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.560 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Hz {} } { 0.000ns 0.000ns 1.024ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.110 ns" { clock_50Mhz clk_div:inst8|clock_1Mhz_int clk_div:inst8|clock_100Khz_int clk_div:inst8|clock_10Khz_int clk_div:inst8|clock_1Khz_int clk_div:inst8|clock_100hz_int clk_div:inst8|clock_10Hz_int clk_div:inst8|clock_10Hz_int~clkctrl clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.110 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Mhz_int {} clk_div:inst8|clock_100Khz_int {} clk_div:inst8|clock_10Khz_int {} clk_div:inst8|clock_1Khz_int {} clk_div:inst8|clock_100hz_int {} clk_div:inst8|clock_10Hz_int {} clk_div:inst8|clock_10Hz_int~clkctrl {} clk_div:inst8|clock_1Hz_int {} } { 0.000ns 0.000ns 1.024ns 1.560ns 1.307ns 0.693ns 0.794ns 1.382ns 1.046ns 1.046ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { clk_div:inst8|clock_1Hz_int clk_div:inst8|clock_1Hz~feeder clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { clk_div:inst8|clock_1Hz_int {} clk_div:inst8|clock_1Hz~feeder {} clk_div:inst8|clock_1Hz {} } { 0.000ns 0.482ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { clock_50Mhz clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.560 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Hz {} } { 0.000ns 0.000ns 1.024ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.110 ns" { clock_50Mhz clk_div:inst8|clock_1Mhz_int clk_div:inst8|clock_100Khz_int clk_div:inst8|clock_10Khz_int clk_div:inst8|clock_1Khz_int clk_div:inst8|clock_100hz_int clk_div:inst8|clock_10Hz_int clk_div:inst8|clock_10Hz_int~clkctrl clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.110 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Mhz_int {} clk_div:inst8|clock_100Khz_int {} clk_div:inst8|clock_10Khz_int {} clk_div:inst8|clock_1Khz_int {} clk_div:inst8|clock_100hz_int {} clk_div:inst8|clock_10Hz_int {} clk_div:inst8|clock_10Hz_int~clkctrl {} clk_div:inst8|clock_1Hz_int {} } { 0.000ns 0.000ns 1.024ns 1.560ns 1.307ns 0.693ns 0.794ns 1.382ns 1.046ns 1.046ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "processor:inst25\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_c3i:auto_generated\|safe_q\[2\] SW\[15\] clock_50Mhz 1.920 ns register " "Info: tsu for register \"processor:inst25\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_c3i:auto_generated\|safe_q\[2\]\" (data pin = \"SW\[15\]\", clock pin = \"clock_50Mhz\") is 1.920 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.888 ns + Longest pin register " "Info: + Longest pin to register delay is 7.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[15\] 1 PIN PIN_U4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 1; PIN Node = 'SW\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 504 144 312 520 "SW\[14\]" "" } { 528 160 328 544 "SW\[15\]" "" } { 568 176 344 584 "SW\[16\]" "" } { 600 176 344 616 "SW\[17\]" "" } { 496 312 400 512 "SW\[14\]" "" } { 520 328 392 536 "SW\[15\]" "" } { 560 344 408 576 "SW\[16\]" "" } { 592 344 400 608 "SW\[17\]" "" } { 352 488 553 368 "SW\[17..14\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.182 ns) + CELL(0.438 ns) 6.452 ns processor:inst25\|lpm_compare2:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\|aneb_result_wire\[0\]~1 2 COMB LCCOMB_X7_Y10_N20 3 " "Info: 2: + IC(5.182 ns) + CELL(0.438 ns) = 6.452 ns; Loc. = LCCOMB_X7_Y10_N20; Fanout = 3; COMB Node = 'processor:inst25\|lpm_compare2:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.620 ns" { SW[15] processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_9hg.tdf" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/db/cmpr_9hg.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 7.000 ns processor:inst25\|lpm_compare2:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X7_Y10_N4 4 " "Info: 3: + IC(0.273 ns) + CELL(0.275 ns) = 7.000 ns; Loc. = LCCOMB_X7_Y10_N4; Fanout = 4; COMB Node = 'processor:inst25\|lpm_compare2:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0]~1 processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_9hg.tdf" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/db/cmpr_9hg.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.659 ns) 7.888 ns processor:inst25\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_c3i:auto_generated\|safe_q\[2\] 4 REG LCFF_X7_Y10_N15 3 " "Info: 4: + IC(0.229 ns) + CELL(0.659 ns) = 7.888 ns; Loc. = LCFF_X7_Y10_N15; Fanout = 3; REG Node = 'processor:inst25\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_c3i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0] processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_c3i.tdf" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/db/cntr_c3i.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.204 ns ( 27.94 % ) " "Info: Total cell delay = 2.204 ns ( 27.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.684 ns ( 72.06 % ) " "Info: Total interconnect delay = 5.684 ns ( 72.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.888 ns" { SW[15] processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0]~1 processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0] processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.888 ns" { SW[15] {} SW[15]~combout {} processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0]~1 {} processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0] {} processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 5.182ns 0.273ns 0.229ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_c3i.tdf" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/db/cntr_c3i.tdf" 62 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz destination 5.932 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50Mhz\" to destination register is 5.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 296 8 176 312 "clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 2.810 ns clk_div:inst8\|clock_1Hz 2 REG LCFF_X27_Y18_N15 1 " "Info: 2: + IC(1.024 ns) + CELL(0.787 ns) = 2.810 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { clock_50Mhz clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.000 ns) 4.399 ns clk_div:inst8\|clock_1Hz~clkctrl 3 COMB CLKCTRL_G0 6 " "Info: 3: + IC(1.589 ns) + CELL(0.000 ns) = 4.399 ns; Loc. = CLKCTRL_G0; Fanout = 6; COMB Node = 'clk_div:inst8\|clock_1Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 5.932 ns processor:inst25\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_c3i:auto_generated\|safe_q\[2\] 4 REG LCFF_X7_Y10_N15 3 " "Info: 4: + IC(0.996 ns) + CELL(0.537 ns) = 5.932 ns; Loc. = LCFF_X7_Y10_N15; Fanout = 3; REG Node = 'processor:inst25\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_c3i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { clk_div:inst8|clock_1Hz~clkctrl processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_c3i.tdf" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/db/cntr_c3i.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 39.16 % ) " "Info: Total cell delay = 2.323 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.609 ns ( 60.84 % ) " "Info: Total interconnect delay = 3.609 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { clock_50Mhz clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.932 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.024ns 1.589ns 0.996ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.888 ns" { SW[15] processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0]~1 processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0] processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.888 ns" { SW[15] {} SW[15]~combout {} processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0]~1 {} processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0] {} processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 5.182ns 0.273ns 0.229ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.659ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { clock_50Mhz clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.932 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.024ns 1.589ns 0.996ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50Mhz LEDR\[1\] registo_2b:inst22\|Q\[0\] 13.894 ns register " "Info: tco from clock \"clock_50Mhz\" to destination pin \"LEDR\[1\]\" through register \"registo_2b:inst22\|Q\[0\]\" is 13.894 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz source 5.932 ns + Longest register " "Info: + Longest clock path from clock \"clock_50Mhz\" to source register is 5.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 296 8 176 312 "clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 2.810 ns clk_div:inst8\|clock_1Hz 2 REG LCFF_X27_Y18_N15 1 " "Info: 2: + IC(1.024 ns) + CELL(0.787 ns) = 2.810 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { clock_50Mhz clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.000 ns) 4.399 ns clk_div:inst8\|clock_1Hz~clkctrl 3 COMB CLKCTRL_G0 6 " "Info: 3: + IC(1.589 ns) + CELL(0.000 ns) = 4.399 ns; Loc. = CLKCTRL_G0; Fanout = 6; COMB Node = 'clk_div:inst8\|clock_1Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 5.932 ns registo_2b:inst22\|Q\[0\] 4 REG LCFF_X7_Y10_N19 9 " "Info: 4: + IC(0.996 ns) + CELL(0.537 ns) = 5.932 ns; Loc. = LCFF_X7_Y10_N19; Fanout = 9; REG Node = 'registo_2b:inst22\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { clk_div:inst8|clock_1Hz~clkctrl registo_2b:inst22|Q[0] } "NODE_NAME" } } { "../LSD_PL2G6/LAB07/reg_2b.vhd" "" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB07/reg_2b.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 39.16 % ) " "Info: Total cell delay = 2.323 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.609 ns ( 60.84 % ) " "Info: Total interconnect delay = 3.609 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { clock_50Mhz clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl registo_2b:inst22|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.932 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} registo_2b:inst22|Q[0] {} } { 0.000ns 0.000ns 1.024ns 1.589ns 0.996ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../LSD_PL2G6/LAB07/reg_2b.vhd" "" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB07/reg_2b.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.712 ns + Longest register pin " "Info: + Longest register to pin delay is 7.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registo_2b:inst22\|Q\[0\] 1 REG LCFF_X7_Y10_N19 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y10_N19; Fanout = 9; REG Node = 'registo_2b:inst22\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { registo_2b:inst22|Q[0] } "NODE_NAME" } } { "../LSD_PL2G6/LAB07/reg_2b.vhd" "" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB07/reg_2b.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.371 ns) 0.708 ns comb_modelo:inst\|ledr1~1 2 COMB LCCOMB_X7_Y10_N28 4 " "Info: 2: + IC(0.337 ns) + CELL(0.371 ns) = 0.708 ns; Loc. = LCCOMB_X7_Y10_N28; Fanout = 4; COMB Node = 'comb_modelo:inst\|ledr1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { registo_2b:inst22|Q[0] comb_modelo:inst|ledr1~1 } "NODE_NAME" } } { "comb_modelo.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/comb_modelo.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.186 ns) + CELL(2.818 ns) 7.712 ns LEDR\[1\] 3 PIN PIN_AF23 0 " "Info: 3: + IC(4.186 ns) + CELL(2.818 ns) = 7.712 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'LEDR\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.004 ns" { comb_modelo:inst|ledr1~1 LEDR[1] } "NODE_NAME" } } { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 192 824 1000 208 "LEDR\[1\]" "" } { 208 824 1000 224 "LEDR\[2\]" "" } { 176 824 1000 192 "LEDR\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.189 ns ( 41.35 % ) " "Info: Total cell delay = 3.189 ns ( 41.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.523 ns ( 58.65 % ) " "Info: Total interconnect delay = 4.523 ns ( 58.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.712 ns" { registo_2b:inst22|Q[0] comb_modelo:inst|ledr1~1 LEDR[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { registo_2b:inst22|Q[0] {} comb_modelo:inst|ledr1~1 {} LEDR[1] {} } { 0.000ns 0.337ns 4.186ns } { 0.000ns 0.371ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { clock_50Mhz clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl registo_2b:inst22|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.932 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} registo_2b:inst22|Q[0] {} } { 0.000ns 0.000ns 1.024ns 1.589ns 0.996ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.712 ns" { registo_2b:inst22|Q[0] comb_modelo:inst|ledr1~1 LEDR[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { registo_2b:inst22|Q[0] {} comb_modelo:inst|ledr1~1 {} LEDR[1] {} } { 0.000ns 0.337ns 4.186ns } { 0.000ns 0.371ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "registo_2b:inst22\|Q\[1\] h clock_50Mhz 1.997 ns register " "Info: th for register \"registo_2b:inst22\|Q\[1\]\" (data pin = \"h\", clock pin = \"clock_50Mhz\") is 1.997 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz destination 5.932 ns + Longest register " "Info: + Longest clock path from clock \"clock_50Mhz\" to destination register is 5.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 296 8 176 312 "clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 2.810 ns clk_div:inst8\|clock_1Hz 2 REG LCFF_X27_Y18_N15 1 " "Info: 2: + IC(1.024 ns) + CELL(0.787 ns) = 2.810 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { clock_50Mhz clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.000 ns) 4.399 ns clk_div:inst8\|clock_1Hz~clkctrl 3 COMB CLKCTRL_G0 6 " "Info: 3: + IC(1.589 ns) + CELL(0.000 ns) = 4.399 ns; Loc. = CLKCTRL_G0; Fanout = 6; COMB Node = 'clk_div:inst8\|clock_1Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 5.932 ns registo_2b:inst22\|Q\[1\] 4 REG LCFF_X7_Y10_N1 9 " "Info: 4: + IC(0.996 ns) + CELL(0.537 ns) = 5.932 ns; Loc. = LCFF_X7_Y10_N1; Fanout = 9; REG Node = 'registo_2b:inst22\|Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { clk_div:inst8|clock_1Hz~clkctrl registo_2b:inst22|Q[1] } "NODE_NAME" } } { "../LSD_PL2G6/LAB07/reg_2b.vhd" "" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB07/reg_2b.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 39.16 % ) " "Info: Total cell delay = 2.323 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.609 ns ( 60.84 % ) " "Info: Total interconnect delay = 3.609 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { clock_50Mhz clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl registo_2b:inst22|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.932 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} registo_2b:inst22|Q[1] {} } { 0.000ns 0.000ns 1.024ns 1.589ns 0.996ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../LSD_PL2G6/LAB07/reg_2b.vhd" "" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB07/reg_2b.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.201 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns h 1 PIN PIN_P25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; PIN Node = 'h'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 144 392 560 160 "h" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.471 ns) + CELL(0.150 ns) 3.620 ns comb_modelo:inst\|n1~0 2 COMB LCCOMB_X7_Y10_N8 1 " "Info: 2: + IC(2.471 ns) + CELL(0.150 ns) = 3.620 ns; Loc. = LCCOMB_X7_Y10_N8; Fanout = 1; COMB Node = 'comb_modelo:inst\|n1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { h comb_modelo:inst|n1~0 } "NODE_NAME" } } { "comb_modelo.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/comb_modelo.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.245 ns) 4.117 ns comb_modelo:inst\|n1~2 3 COMB LCCOMB_X7_Y10_N0 1 " "Info: 3: + IC(0.252 ns) + CELL(0.245 ns) = 4.117 ns; Loc. = LCCOMB_X7_Y10_N0; Fanout = 1; COMB Node = 'comb_modelo:inst\|n1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.497 ns" { comb_modelo:inst|n1~0 comb_modelo:inst|n1~2 } "NODE_NAME" } } { "comb_modelo.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/comb_modelo.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.201 ns registo_2b:inst22\|Q\[1\] 4 REG LCFF_X7_Y10_N1 9 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.201 ns; Loc. = LCFF_X7_Y10_N1; Fanout = 9; REG Node = 'registo_2b:inst22\|Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { comb_modelo:inst|n1~2 registo_2b:inst22|Q[1] } "NODE_NAME" } } { "../LSD_PL2G6/LAB07/reg_2b.vhd" "" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB07/reg_2b.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.478 ns ( 35.18 % ) " "Info: Total cell delay = 1.478 ns ( 35.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.723 ns ( 64.82 % ) " "Info: Total interconnect delay = 2.723 ns ( 64.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.201 ns" { h comb_modelo:inst|n1~0 comb_modelo:inst|n1~2 registo_2b:inst22|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.201 ns" { h {} h~combout {} comb_modelo:inst|n1~0 {} comb_modelo:inst|n1~2 {} registo_2b:inst22|Q[1] {} } { 0.000ns 0.000ns 2.471ns 0.252ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { clock_50Mhz clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl registo_2b:inst22|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.932 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} registo_2b:inst22|Q[1] {} } { 0.000ns 0.000ns 1.024ns 1.589ns 0.996ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.201 ns" { h comb_modelo:inst|n1~0 comb_modelo:inst|n1~2 registo_2b:inst22|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.201 ns" { h {} h~combout {} comb_modelo:inst|n1~0 {} comb_modelo:inst|n1~2 {} registo_2b:inst22|Q[1] {} } { 0.000ns 0.000ns 2.471ns 0.252ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.245ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 20:02:19 2024 " "Info: Processing ended: Mon Dec 02 20:02:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Info: Quartus II Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
