port
dynamic scheduling
wb
forwarding lines
stages
write ports
mux
cycle
memory structure
register file
static scheduling
deep pipelining
ports
bubble
control hazards
hdu
compiler reordering
flushes
mem
read ports
stalls
use-after-load-hazard
hazard detection unit
memory wall
comparator
if
pipeline stages
decoders
pipeline stage
forward
stage
i-cache
stall
delays slots
two register write+two register read ports
ins.decoder
no-ops
nop
pointer analysis
cpi
pipeline
power wall
compiler
memory's
delay slot
id
d-cache,
data forwarded
write port
memories
power
data hazard
pipeline hazards
alu
contention
frequency
instruction memory
structural hazards
flushed
control signals
delay slots
forwarded
duplicate contentious resource
stalling
forwarding
reorder
memory
muxes
structural hazard
ex
cache
control hazard
nops
critical path
pipelined
reordered
data dependencies
pc
reordering
bubbles
data hazards
dependencies
separate instruction and data caches
data memory
forwarding unit
hardware duplication
superscalar processor
forwarding paths
data forwarding
