5 18 1fda1 13 3 ffffffff TOP
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (concat9.vcd) 2 -o (concat9.cdd) 2 -v (concat9.verilator.v) 2 -i (TOP.v) 1 -ep 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 concat9.verilator.v 8 22 1 
2 1 13 13 13 310034 1 0 21008 0 0 1 16 1 0
2 2 13 13 13 2a002f 1 0 a1008 0 0 10 16 2a 0
2 3 13 13 13 250028 1 0 21008 0 0 1 16 1 0
2 4 13 13 13 25002f 1 31 1008 2 3 11 18 0 7ff 3d5 42a 0 0
2 5 13 13 13 250034 1 31 1008 1 4 12 18 0 fff 7aa 855 0 0
2 6 13 13 13 240035 1 26 1008 5 0 12 18 0 fff 7aa 855 0 0
2 7 13 13 13 1c001f 1 0 21008 0 0 1 16 1 0
2 8 13 13 13 15001a 1 0 a1008 0 0 10 16 2c 0
2 9 13 13 13 100013 1 0 21004 0 0 1 16 0 0
2 10 13 13 13 10001a 1 31 1008 8 9 11 18 0 7ff 7d3 2c 0 0
2 11 13 13 13 10001f 1 31 1008 7 10 12 18 0 fff fa6 59 0 0
2 12 13 13 13 f0020 1 26 1008 11 0 12 18 0 fff fa6 59 0 0
2 13 13 13 13 b0020 2 1a 1008 6 12 12 18 0 fff 7aa 855 0 0
2 14 13 13 13 b000b 1 1 1004 0 0 1 1 b
2 15 13 13 13 b0035 2 19 1008 13 14 12 18 0 fff 7aa 855 0 0
2 16 13 13 13 70007 0 1 1410 0 0 12 1 a
2 17 13 13 13 70035 2 35 a 15 16
1 verilatorclock 1 8 13 1 0 0 0 1 17 1 1 0 1 1 0
1 a 2 10 6000c 1 0 11 0 12 17 fff fff 0 0 0 0
1 b 3 11 7000c 1 0 0 0 1 17 0 1 0 0 0 0
4 17 f 17 17 17
7 0 16 16
