

================================================================
== Vitis HLS Report for 'neural_network'
================================================================
* Date:           Sun Sep 15 03:27:00 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_activities
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.958 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      249|      249|  2.490 us|  2.490 us|  250|  250|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422  |neural_network_Pipeline_VITIS_LOOP_58_1  |       42|       42|   0.420 us|   0.420 us|   42|   42|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_70_3_fu_520  |neural_network_Pipeline_VITIS_LOOP_70_3  |       28|       28|   0.280 us|   0.280 us|   28|   28|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_23_1_fu_591  |neural_network_Pipeline_VITIS_LOOP_23_1  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_29_2_fu_601  |neural_network_Pipeline_VITIS_LOOP_29_2  |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_36_3_fu_628  |neural_network_Pipeline_VITIS_LOOP_36_3  |      152|      152|   1.520 us|   1.520 us|  152|  152|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sum_4_loc = alloca i64 1"   --->   Operation 11 'alloca' 'sum_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%max_val_loc = alloca i64 1"   --->   Operation 12 'alloca' 'max_val_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer2_output_loc = alloca i64 1"   --->   Operation 13 'alloca' 'layer2_output_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_output_1_loc = alloca i64 1"   --->   Operation 14 'alloca' 'layer2_output_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_output_2_loc = alloca i64 1"   --->   Operation 15 'alloca' 'layer2_output_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer2_output_3_loc = alloca i64 1"   --->   Operation 16 'alloca' 'layer2_output_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer2_output_4_loc = alloca i64 1"   --->   Operation 17 'alloca' 'layer2_output_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%layer1_output_loc = alloca i64 1"   --->   Operation 18 'alloca' 'layer1_output_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%layer1_output_1_loc = alloca i64 1"   --->   Operation 19 'alloca' 'layer1_output_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%layer1_output_2_loc = alloca i64 1"   --->   Operation 20 'alloca' 'layer1_output_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%layer1_output_3_loc = alloca i64 1"   --->   Operation 21 'alloca' 'layer1_output_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%layer1_output_4_loc = alloca i64 1"   --->   Operation 22 'alloca' 'layer1_output_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%layer1_output_5_loc = alloca i64 1"   --->   Operation 23 'alloca' 'layer1_output_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%layer1_output_6_loc = alloca i64 1"   --->   Operation 24 'alloca' 'layer1_output_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%layer1_output_7_loc = alloca i64 1"   --->   Operation 25 'alloca' 'layer1_output_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%layer1_output_8_loc = alloca i64 1"   --->   Operation 26 'alloca' 'layer1_output_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%layer1_output_9_loc = alloca i64 1"   --->   Operation 27 'alloca' 'layer1_output_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer1_output_10_loc = alloca i64 1"   --->   Operation 28 'alloca' 'layer1_output_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layer1_output_11_loc = alloca i64 1"   --->   Operation 29 'alloca' 'layer1_output_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer1_output_12_loc = alloca i64 1"   --->   Operation 30 'alloca' 'layer1_output_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer1_output_13_loc = alloca i64 1"   --->   Operation 31 'alloca' 'layer1_output_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer1_output_14_loc = alloca i64 1"   --->   Operation 32 'alloca' 'layer1_output_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer1_output_15_loc = alloca i64 1"   --->   Operation 33 'alloca' 'layer1_output_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer1_output_16_loc = alloca i64 1"   --->   Operation 34 'alloca' 'layer1_output_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer1_output_17_loc = alloca i64 1"   --->   Operation 35 'alloca' 'layer1_output_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%layer1_output_18_loc = alloca i64 1"   --->   Operation 36 'alloca' 'layer1_output_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%layer1_output_19_loc = alloca i64 1"   --->   Operation 37 'alloca' 'layer1_output_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%input_0_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_0"   --->   Operation 38 'read' 'input_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%input_1_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_1"   --->   Operation 39 'read' 'input_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%input_2_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_2"   --->   Operation 40 'read' 'input_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%input_3_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_3"   --->   Operation 41 'read' 'input_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%input_4_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_4"   --->   Operation 42 'read' 'input_4_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%input_5_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_5"   --->   Operation 43 'read' 'input_5_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%input_6_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_6"   --->   Operation 44 'read' 'input_6_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%input_7_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_7"   --->   Operation 45 'read' 'input_7_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (1.00ns)   --->   "%input_8_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_8"   --->   Operation 46 'read' 'input_8_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%input_9_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_9"   --->   Operation 47 'read' 'input_9_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "%input_10_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_10"   --->   Operation 48 'read' 'input_10_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%input_11_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_11"   --->   Operation 49 'read' 'input_11_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "%input_12_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_12"   --->   Operation 50 'read' 'input_12_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%input_13_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_13"   --->   Operation 51 'read' 'input_13_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%input_14_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_14"   --->   Operation 52 'read' 'input_14_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%input_15_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_15"   --->   Operation 53 'read' 'input_15_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%input_16_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_16"   --->   Operation 54 'read' 'input_16_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%input_17_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_17"   --->   Operation 55 'read' 'input_17_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_58_1, i16 %input_0_read, i16 %input_1_read, i16 %input_2_read, i16 %input_3_read, i16 %input_4_read, i16 %input_5_read, i16 %input_6_read, i16 %input_7_read, i16 %input_8_read, i16 %input_9_read, i16 %input_10_read, i16 %input_11_read, i16 %input_12_read, i16 %input_13_read, i16 %input_14_read, i16 %input_15_read, i16 %input_16_read, i16 %input_17_read, i16 %layer1_output_19_loc, i16 %layer1_output_18_loc, i16 %layer1_output_17_loc, i16 %layer1_output_16_loc, i16 %layer1_output_15_loc, i16 %layer1_output_14_loc, i16 %layer1_output_13_loc, i16 %layer1_output_12_loc, i16 %layer1_output_11_loc, i16 %layer1_output_10_loc, i16 %layer1_output_9_loc, i16 %layer1_output_8_loc, i16 %layer1_output_7_loc, i16 %layer1_output_6_loc, i16 %layer1_output_5_loc, i16 %layer1_output_4_loc, i16 %layer1_output_3_loc, i16 %layer1_output_2_loc, i16 %layer1_output_1_loc, i16 %layer1_output_loc, i10 %layer1_weights_0, i9 %layer1_weights_1, i10 %layer1_weights_2, i9 %layer1_weights_3, i10 %layer1_weights_4, i9 %layer1_weights_5, i10 %layer1_weights_6, i11 %layer1_weights_7, i10 %layer1_weights_8, i9 %layer1_weights_9, i11 %layer1_weights_10, i11 %layer1_weights_11, i11 %layer1_weights_12, i12 %layer1_weights_13, i11 %layer1_weights_14, i10 %layer1_weights_15, i10 %layer1_weights_16, i10 %layer1_weights_17, i10 %layer1_bias"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_58_1, i16 %input_0_read, i16 %input_1_read, i16 %input_2_read, i16 %input_3_read, i16 %input_4_read, i16 %input_5_read, i16 %input_6_read, i16 %input_7_read, i16 %input_8_read, i16 %input_9_read, i16 %input_10_read, i16 %input_11_read, i16 %input_12_read, i16 %input_13_read, i16 %input_14_read, i16 %input_15_read, i16 %input_16_read, i16 %input_17_read, i16 %layer1_output_19_loc, i16 %layer1_output_18_loc, i16 %layer1_output_17_loc, i16 %layer1_output_16_loc, i16 %layer1_output_15_loc, i16 %layer1_output_14_loc, i16 %layer1_output_13_loc, i16 %layer1_output_12_loc, i16 %layer1_output_11_loc, i16 %layer1_output_10_loc, i16 %layer1_output_9_loc, i16 %layer1_output_8_loc, i16 %layer1_output_7_loc, i16 %layer1_output_6_loc, i16 %layer1_output_5_loc, i16 %layer1_output_4_loc, i16 %layer1_output_3_loc, i16 %layer1_output_2_loc, i16 %layer1_output_1_loc, i16 %layer1_output_loc, i10 %layer1_weights_0, i9 %layer1_weights_1, i10 %layer1_weights_2, i9 %layer1_weights_3, i10 %layer1_weights_4, i9 %layer1_weights_5, i10 %layer1_weights_6, i11 %layer1_weights_7, i10 %layer1_weights_8, i9 %layer1_weights_9, i11 %layer1_weights_10, i11 %layer1_weights_11, i11 %layer1_weights_12, i12 %layer1_weights_13, i11 %layer1_weights_14, i10 %layer1_weights_15, i10 %layer1_weights_16, i10 %layer1_weights_17, i10 %layer1_bias"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%layer1_output_19_loc_load = load i16 %layer1_output_19_loc"   --->   Operation 58 'load' 'layer1_output_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%layer1_output_18_loc_load = load i16 %layer1_output_18_loc"   --->   Operation 59 'load' 'layer1_output_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%layer1_output_17_loc_load = load i16 %layer1_output_17_loc"   --->   Operation 60 'load' 'layer1_output_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%layer1_output_16_loc_load = load i16 %layer1_output_16_loc"   --->   Operation 61 'load' 'layer1_output_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%layer1_output_15_loc_load = load i16 %layer1_output_15_loc"   --->   Operation 62 'load' 'layer1_output_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%layer1_output_14_loc_load = load i16 %layer1_output_14_loc"   --->   Operation 63 'load' 'layer1_output_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%layer1_output_13_loc_load = load i16 %layer1_output_13_loc"   --->   Operation 64 'load' 'layer1_output_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%layer1_output_12_loc_load = load i16 %layer1_output_12_loc"   --->   Operation 65 'load' 'layer1_output_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%layer1_output_11_loc_load = load i16 %layer1_output_11_loc"   --->   Operation 66 'load' 'layer1_output_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%layer1_output_10_loc_load = load i16 %layer1_output_10_loc"   --->   Operation 67 'load' 'layer1_output_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%layer1_output_9_loc_load = load i16 %layer1_output_9_loc"   --->   Operation 68 'load' 'layer1_output_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%layer1_output_8_loc_load = load i16 %layer1_output_8_loc"   --->   Operation 69 'load' 'layer1_output_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%layer1_output_7_loc_load = load i16 %layer1_output_7_loc"   --->   Operation 70 'load' 'layer1_output_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%layer1_output_6_loc_load = load i16 %layer1_output_6_loc"   --->   Operation 71 'load' 'layer1_output_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%layer1_output_5_loc_load = load i16 %layer1_output_5_loc"   --->   Operation 72 'load' 'layer1_output_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%layer1_output_4_loc_load = load i16 %layer1_output_4_loc"   --->   Operation 73 'load' 'layer1_output_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%layer1_output_3_loc_load = load i16 %layer1_output_3_loc"   --->   Operation 74 'load' 'layer1_output_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%layer1_output_2_loc_load = load i16 %layer1_output_2_loc"   --->   Operation 75 'load' 'layer1_output_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%layer1_output_1_loc_load = load i16 %layer1_output_1_loc"   --->   Operation 76 'load' 'layer1_output_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%layer1_output_loc_load = load i16 %layer1_output_loc"   --->   Operation 77 'load' 'layer1_output_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_70_3, i16 %layer1_output_loc_load, i16 %layer1_output_1_loc_load, i16 %layer1_output_2_loc_load, i16 %layer1_output_3_loc_load, i16 %layer1_output_4_loc_load, i16 %layer1_output_5_loc_load, i16 %layer1_output_6_loc_load, i16 %layer1_output_7_loc_load, i16 %layer1_output_8_loc_load, i16 %layer1_output_9_loc_load, i16 %layer1_output_10_loc_load, i16 %layer1_output_11_loc_load, i16 %layer1_output_12_loc_load, i16 %layer1_output_13_loc_load, i16 %layer1_output_14_loc_load, i16 %layer1_output_15_loc_load, i16 %layer1_output_16_loc_load, i16 %layer1_output_17_loc_load, i16 %layer1_output_18_loc_load, i16 %layer1_output_19_loc_load, i16 %layer2_output_4_loc, i16 %layer2_output_3_loc, i16 %layer2_output_2_loc, i16 %layer2_output_1_loc, i16 %layer2_output_loc, i11 %layer2_weights_0, i11 %layer2_weights_1, i11 %layer2_weights_2, i11 %layer2_weights_3, i10 %layer2_weights_4, i10 %layer2_weights_5, i10 %layer2_weights_6, i10 %layer2_weights_7, i11 %layer2_weights_8, i11 %layer2_weights_9, i11 %layer2_weights_10, i10 %layer2_weights_11, i12 %layer2_weights_12, i11 %layer2_weights_13, i11 %layer2_weights_14, i10 %layer2_weights_15, i11 %layer2_weights_16, i11 %layer2_weights_17, i11 %layer2_weights_18, i11 %layer2_weights_19, i9 %layer2_bias"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_70_3, i16 %layer1_output_loc_load, i16 %layer1_output_1_loc_load, i16 %layer1_output_2_loc_load, i16 %layer1_output_3_loc_load, i16 %layer1_output_4_loc_load, i16 %layer1_output_5_loc_load, i16 %layer1_output_6_loc_load, i16 %layer1_output_7_loc_load, i16 %layer1_output_8_loc_load, i16 %layer1_output_9_loc_load, i16 %layer1_output_10_loc_load, i16 %layer1_output_11_loc_load, i16 %layer1_output_12_loc_load, i16 %layer1_output_13_loc_load, i16 %layer1_output_14_loc_load, i16 %layer1_output_15_loc_load, i16 %layer1_output_16_loc_load, i16 %layer1_output_17_loc_load, i16 %layer1_output_18_loc_load, i16 %layer1_output_19_loc_load, i16 %layer2_output_4_loc, i16 %layer2_output_3_loc, i16 %layer2_output_2_loc, i16 %layer2_output_1_loc, i16 %layer2_output_loc, i11 %layer2_weights_0, i11 %layer2_weights_1, i11 %layer2_weights_2, i11 %layer2_weights_3, i10 %layer2_weights_4, i10 %layer2_weights_5, i10 %layer2_weights_6, i10 %layer2_weights_7, i11 %layer2_weights_8, i11 %layer2_weights_9, i11 %layer2_weights_10, i10 %layer2_weights_11, i12 %layer2_weights_12, i11 %layer2_weights_13, i11 %layer2_weights_14, i10 %layer2_weights_15, i11 %layer2_weights_16, i11 %layer2_weights_17, i11 %layer2_weights_18, i11 %layer2_weights_19, i9 %layer2_bias"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.75>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%layer2_output_4_loc_load = load i16 %layer2_output_4_loc"   --->   Operation 80 'load' 'layer2_output_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%layer2_output_3_loc_load = load i16 %layer2_output_3_loc"   --->   Operation 81 'load' 'layer2_output_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%layer2_output_2_loc_load = load i16 %layer2_output_2_loc"   --->   Operation 82 'load' 'layer2_output_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%layer2_output_1_loc_load = load i16 %layer2_output_1_loc"   --->   Operation 83 'load' 'layer2_output_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%layer2_output_loc_load = load i16 %layer2_output_loc"   --->   Operation 84 'load' 'layer2_output_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [2/2] (6.75ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_23_1, i16 %layer2_output_loc_load, i16 %layer2_output_1_loc_load, i16 %layer2_output_2_loc_load, i16 %layer2_output_3_loc_load, i16 %layer2_output_4_loc_load, i16 %max_val_loc"   --->   Operation 85 'call' 'call_ln0' <Predicate = true> <Delay = 6.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.29>
ST_6 : Operation 86 [1/2] (3.29ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_23_1, i16 %layer2_output_loc_load, i16 %layer2_output_1_loc_load, i16 %layer2_output_2_loc_load, i16 %layer2_output_3_loc_load, i16 %layer2_output_4_loc_load, i16 %max_val_loc"   --->   Operation 86 'call' 'call_ln0' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 6.95>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%max_val_loc_load = load i16 %max_val_loc"   --->   Operation 87 'load' 'max_val_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (6.95ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_29_2, i16 %output_0, i16 %output_4, i16 %output_3, i16 %output_2, i16 %output_1, i16 %layer2_output_loc_load, i16 %layer2_output_1_loc_load, i16 %layer2_output_2_loc_load, i16 %layer2_output_3_loc_load, i16 %layer2_output_4_loc_load, i16 %max_val_loc_load, i16 %sum_4_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 6.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.45>
ST_8 : Operation 89 [1/2] (6.45ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_29_2, i16 %output_0, i16 %output_4, i16 %output_3, i16 %output_2, i16 %output_1, i16 %layer2_output_loc_load, i16 %layer2_output_1_loc_load, i16 %layer2_output_2_loc_load, i16 %layer2_output_3_loc_load, i16 %layer2_output_4_loc_load, i16 %max_val_loc_load, i16 %sum_4_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table"   --->   Operation 89 'call' 'call_ln0' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.63>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%sum_4_loc_load = load i16 %sum_4_loc"   --->   Operation 90 'load' 'sum_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [2/2] (5.63ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_36_3, i16 %output_0, i16 %output_4, i16 %output_3, i16 %output_2, i16 %output_1, i16 %sum_4_loc_load"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 5.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 6.39>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%spectopmodule_ln42 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_23" [nn.cpp:42]   --->   Operation 92 'spectopmodule' 'spectopmodule_ln42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_0"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_9, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_1"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_7, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_2"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_6, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_3"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_5, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_4"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_4, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_4, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_4, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_5"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_5, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_3, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_5, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_6"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_6, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_2, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_6, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_7"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_7, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_1, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_7, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_8"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_8, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_0, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_8, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_9"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_9, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_11, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_9, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_10"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_10, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_12, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_10, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_11"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_11, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_27, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_11, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_12"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_12, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_16, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_12, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_13"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_13, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_28, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_13, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_14"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_14, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_17, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_14, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_15"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_15, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_14, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_15, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_16"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_16, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_15, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_16, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_17"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_17, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty, void @empty_26, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_17, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_0"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_25, void @empty_9, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_1"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_25, void @empty_6, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_2"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_25, void @empty_4, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_3"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_3, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_25, void @empty_2, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_3, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_4"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_4, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_25, void @empty_0, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_4, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_24, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/2] (6.39ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_36_3, i16 %output_0, i16 %output_4, i16 %output_3, i16 %output_2, i16 %output_1, i16 %sum_4_loc_load"   --->   Operation 163 'call' 'call_ln0' <Predicate = true> <Delay = 6.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln83 = ret" [nn.cpp:83]   --->   Operation 164 'ret' 'ret_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ layer1_weights_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_4_loc                 (alloca       ) [ 00111111110]
max_val_loc               (alloca       ) [ 00111111000]
layer2_output_loc         (alloca       ) [ 00111100000]
layer2_output_1_loc       (alloca       ) [ 00111100000]
layer2_output_2_loc       (alloca       ) [ 00111100000]
layer2_output_3_loc       (alloca       ) [ 00111100000]
layer2_output_4_loc       (alloca       ) [ 00111100000]
layer1_output_loc         (alloca       ) [ 01110000000]
layer1_output_1_loc       (alloca       ) [ 01110000000]
layer1_output_2_loc       (alloca       ) [ 01110000000]
layer1_output_3_loc       (alloca       ) [ 01110000000]
layer1_output_4_loc       (alloca       ) [ 01110000000]
layer1_output_5_loc       (alloca       ) [ 01110000000]
layer1_output_6_loc       (alloca       ) [ 01110000000]
layer1_output_7_loc       (alloca       ) [ 01110000000]
layer1_output_8_loc       (alloca       ) [ 01110000000]
layer1_output_9_loc       (alloca       ) [ 01110000000]
layer1_output_10_loc      (alloca       ) [ 01110000000]
layer1_output_11_loc      (alloca       ) [ 01110000000]
layer1_output_12_loc      (alloca       ) [ 01110000000]
layer1_output_13_loc      (alloca       ) [ 01110000000]
layer1_output_14_loc      (alloca       ) [ 01110000000]
layer1_output_15_loc      (alloca       ) [ 01110000000]
layer1_output_16_loc      (alloca       ) [ 01110000000]
layer1_output_17_loc      (alloca       ) [ 01110000000]
layer1_output_18_loc      (alloca       ) [ 01110000000]
layer1_output_19_loc      (alloca       ) [ 01110000000]
input_0_read              (read         ) [ 00100000000]
input_1_read              (read         ) [ 00100000000]
input_2_read              (read         ) [ 00100000000]
input_3_read              (read         ) [ 00100000000]
input_4_read              (read         ) [ 00100000000]
input_5_read              (read         ) [ 00100000000]
input_6_read              (read         ) [ 00100000000]
input_7_read              (read         ) [ 00100000000]
input_8_read              (read         ) [ 00100000000]
input_9_read              (read         ) [ 00100000000]
input_10_read             (read         ) [ 00100000000]
input_11_read             (read         ) [ 00100000000]
input_12_read             (read         ) [ 00100000000]
input_13_read             (read         ) [ 00100000000]
input_14_read             (read         ) [ 00100000000]
input_15_read             (read         ) [ 00100000000]
input_16_read             (read         ) [ 00100000000]
input_17_read             (read         ) [ 00100000000]
call_ln0                  (call         ) [ 00000000000]
layer1_output_19_loc_load (load         ) [ 00001000000]
layer1_output_18_loc_load (load         ) [ 00001000000]
layer1_output_17_loc_load (load         ) [ 00001000000]
layer1_output_16_loc_load (load         ) [ 00001000000]
layer1_output_15_loc_load (load         ) [ 00001000000]
layer1_output_14_loc_load (load         ) [ 00001000000]
layer1_output_13_loc_load (load         ) [ 00001000000]
layer1_output_12_loc_load (load         ) [ 00001000000]
layer1_output_11_loc_load (load         ) [ 00001000000]
layer1_output_10_loc_load (load         ) [ 00001000000]
layer1_output_9_loc_load  (load         ) [ 00001000000]
layer1_output_8_loc_load  (load         ) [ 00001000000]
layer1_output_7_loc_load  (load         ) [ 00001000000]
layer1_output_6_loc_load  (load         ) [ 00001000000]
layer1_output_5_loc_load  (load         ) [ 00001000000]
layer1_output_4_loc_load  (load         ) [ 00001000000]
layer1_output_3_loc_load  (load         ) [ 00001000000]
layer1_output_2_loc_load  (load         ) [ 00001000000]
layer1_output_1_loc_load  (load         ) [ 00001000000]
layer1_output_loc_load    (load         ) [ 00001000000]
call_ln0                  (call         ) [ 00000000000]
layer2_output_4_loc_load  (load         ) [ 00000011100]
layer2_output_3_loc_load  (load         ) [ 00000011100]
layer2_output_2_loc_load  (load         ) [ 00000011100]
layer2_output_1_loc_load  (load         ) [ 00000011100]
layer2_output_loc_load    (load         ) [ 00000011100]
call_ln0                  (call         ) [ 00000000000]
max_val_loc_load          (load         ) [ 00000000100]
call_ln0                  (call         ) [ 00000000000]
sum_4_loc_load            (load         ) [ 00000000001]
spectopmodule_ln42        (spectopmodule) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specbitsmap_ln0           (specbitsmap  ) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
specinterface_ln0         (specinterface) [ 00000000000]
call_ln0                  (call         ) [ 00000000000]
ret_ln83                  (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="input_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="input_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="output_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="output_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="layer1_weights_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="layer1_weights_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="layer1_weights_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="layer1_weights_3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="layer1_weights_4">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="layer1_weights_5">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="layer1_weights_6">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="layer1_weights_7">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="layer1_weights_8">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="layer1_weights_9">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="layer1_weights_10">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="layer1_weights_11">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="layer1_weights_12">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="layer1_weights_13">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="layer1_weights_14">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="layer1_weights_15">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="layer1_weights_16">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="layer1_weights_17">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="layer1_bias">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="layer2_weights_0">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="layer2_weights_1">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="layer2_weights_2">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="layer2_weights_3">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="layer2_weights_4">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="layer2_weights_5">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="layer2_weights_6">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="layer2_weights_7">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="layer2_weights_8">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="layer2_weights_9">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="layer2_weights_10">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="layer2_weights_11">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="layer2_weights_12">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="layer2_weights_13">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="layer2_weights_14">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="layer2_weights_15">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="layer2_weights_16">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="layer2_weights_17">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="layer2_weights_18">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="layer2_weights_19">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="layer2_bias">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="f_x_lsb_table">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="exp_x_msb_2_m_1_table">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="exp_x_msb_1_table">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_58_1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_70_3"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_23_1"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_29_2"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_36_3"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="206" class="1004" name="sum_4_loc_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_4_loc/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="max_val_loc_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_loc/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="layer2_output_loc_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_loc/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="layer2_output_1_loc_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_1_loc/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="layer2_output_2_loc_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_2_loc/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="layer2_output_3_loc_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_3_loc/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="layer2_output_4_loc_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_4_loc/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="layer1_output_loc_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_loc/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="layer1_output_1_loc_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_1_loc/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="layer1_output_2_loc_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_2_loc/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="layer1_output_3_loc_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_3_loc/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="layer1_output_4_loc_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_4_loc/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="layer1_output_5_loc_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_5_loc/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="layer1_output_6_loc_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_6_loc/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="layer1_output_7_loc_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_7_loc/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="layer1_output_8_loc_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_8_loc/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="layer1_output_9_loc_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_9_loc/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="layer1_output_10_loc_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_10_loc/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="layer1_output_11_loc_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_11_loc/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="layer1_output_12_loc_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_12_loc/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="layer1_output_13_loc_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_13_loc/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="layer1_output_14_loc_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_14_loc/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="layer1_output_15_loc_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_15_loc/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="layer1_output_16_loc_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_16_loc/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="layer1_output_17_loc_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_17_loc/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="layer1_output_18_loc_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_18_loc/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="layer1_output_19_loc_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_19_loc/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="input_0_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_0_read/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="input_1_read_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_1_read/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="input_2_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_2_read/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="input_3_read_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_3_read/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="input_4_read_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_4_read/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="input_5_read_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="0" index="1" bw="16" slack="0"/>
<pin id="347" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_5_read/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="input_6_read_read_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="0" index="1" bw="16" slack="0"/>
<pin id="353" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_6_read/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="input_7_read_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_7_read/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="input_8_read_read_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="16" slack="0"/>
<pin id="365" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_8_read/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="input_9_read_read_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="16" slack="0"/>
<pin id="371" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_9_read/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="input_10_read_read_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="0" index="1" bw="16" slack="0"/>
<pin id="377" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_10_read/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="input_11_read_read_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="0" index="1" bw="16" slack="0"/>
<pin id="383" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_11_read/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="input_12_read_read_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_12_read/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="input_13_read_read_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="0"/>
<pin id="395" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_13_read/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="input_14_read_read_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_14_read/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="input_15_read_read_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="0"/>
<pin id="407" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_15_read/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="input_16_read_read_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="0" index="1" bw="16" slack="0"/>
<pin id="413" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_16_read/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="input_17_read_read_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="0" index="1" bw="16" slack="0"/>
<pin id="419" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_17_read/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="0" slack="0"/>
<pin id="424" dir="0" index="1" bw="16" slack="0"/>
<pin id="425" dir="0" index="2" bw="16" slack="0"/>
<pin id="426" dir="0" index="3" bw="16" slack="0"/>
<pin id="427" dir="0" index="4" bw="16" slack="0"/>
<pin id="428" dir="0" index="5" bw="16" slack="0"/>
<pin id="429" dir="0" index="6" bw="16" slack="0"/>
<pin id="430" dir="0" index="7" bw="16" slack="0"/>
<pin id="431" dir="0" index="8" bw="16" slack="0"/>
<pin id="432" dir="0" index="9" bw="16" slack="0"/>
<pin id="433" dir="0" index="10" bw="16" slack="0"/>
<pin id="434" dir="0" index="11" bw="16" slack="0"/>
<pin id="435" dir="0" index="12" bw="16" slack="0"/>
<pin id="436" dir="0" index="13" bw="16" slack="0"/>
<pin id="437" dir="0" index="14" bw="16" slack="0"/>
<pin id="438" dir="0" index="15" bw="16" slack="0"/>
<pin id="439" dir="0" index="16" bw="16" slack="0"/>
<pin id="440" dir="0" index="17" bw="16" slack="0"/>
<pin id="441" dir="0" index="18" bw="16" slack="0"/>
<pin id="442" dir="0" index="19" bw="16" slack="0"/>
<pin id="443" dir="0" index="20" bw="16" slack="0"/>
<pin id="444" dir="0" index="21" bw="16" slack="0"/>
<pin id="445" dir="0" index="22" bw="16" slack="0"/>
<pin id="446" dir="0" index="23" bw="16" slack="0"/>
<pin id="447" dir="0" index="24" bw="16" slack="0"/>
<pin id="448" dir="0" index="25" bw="16" slack="0"/>
<pin id="449" dir="0" index="26" bw="16" slack="0"/>
<pin id="450" dir="0" index="27" bw="16" slack="0"/>
<pin id="451" dir="0" index="28" bw="16" slack="0"/>
<pin id="452" dir="0" index="29" bw="16" slack="0"/>
<pin id="453" dir="0" index="30" bw="16" slack="0"/>
<pin id="454" dir="0" index="31" bw="16" slack="0"/>
<pin id="455" dir="0" index="32" bw="16" slack="0"/>
<pin id="456" dir="0" index="33" bw="16" slack="0"/>
<pin id="457" dir="0" index="34" bw="16" slack="0"/>
<pin id="458" dir="0" index="35" bw="16" slack="0"/>
<pin id="459" dir="0" index="36" bw="16" slack="0"/>
<pin id="460" dir="0" index="37" bw="16" slack="0"/>
<pin id="461" dir="0" index="38" bw="16" slack="0"/>
<pin id="462" dir="0" index="39" bw="10" slack="0"/>
<pin id="463" dir="0" index="40" bw="9" slack="0"/>
<pin id="464" dir="0" index="41" bw="10" slack="0"/>
<pin id="465" dir="0" index="42" bw="9" slack="0"/>
<pin id="466" dir="0" index="43" bw="10" slack="0"/>
<pin id="467" dir="0" index="44" bw="9" slack="0"/>
<pin id="468" dir="0" index="45" bw="10" slack="0"/>
<pin id="469" dir="0" index="46" bw="11" slack="0"/>
<pin id="470" dir="0" index="47" bw="10" slack="0"/>
<pin id="471" dir="0" index="48" bw="9" slack="0"/>
<pin id="472" dir="0" index="49" bw="11" slack="0"/>
<pin id="473" dir="0" index="50" bw="11" slack="0"/>
<pin id="474" dir="0" index="51" bw="11" slack="0"/>
<pin id="475" dir="0" index="52" bw="12" slack="0"/>
<pin id="476" dir="0" index="53" bw="11" slack="0"/>
<pin id="477" dir="0" index="54" bw="10" slack="0"/>
<pin id="478" dir="0" index="55" bw="10" slack="0"/>
<pin id="479" dir="0" index="56" bw="10" slack="0"/>
<pin id="480" dir="0" index="57" bw="10" slack="0"/>
<pin id="481" dir="1" index="58" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_70_3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="0" slack="0"/>
<pin id="522" dir="0" index="1" bw="16" slack="0"/>
<pin id="523" dir="0" index="2" bw="16" slack="0"/>
<pin id="524" dir="0" index="3" bw="16" slack="0"/>
<pin id="525" dir="0" index="4" bw="16" slack="0"/>
<pin id="526" dir="0" index="5" bw="16" slack="0"/>
<pin id="527" dir="0" index="6" bw="16" slack="0"/>
<pin id="528" dir="0" index="7" bw="16" slack="0"/>
<pin id="529" dir="0" index="8" bw="16" slack="0"/>
<pin id="530" dir="0" index="9" bw="16" slack="0"/>
<pin id="531" dir="0" index="10" bw="16" slack="0"/>
<pin id="532" dir="0" index="11" bw="16" slack="0"/>
<pin id="533" dir="0" index="12" bw="16" slack="0"/>
<pin id="534" dir="0" index="13" bw="16" slack="0"/>
<pin id="535" dir="0" index="14" bw="16" slack="0"/>
<pin id="536" dir="0" index="15" bw="16" slack="0"/>
<pin id="537" dir="0" index="16" bw="16" slack="0"/>
<pin id="538" dir="0" index="17" bw="16" slack="0"/>
<pin id="539" dir="0" index="18" bw="16" slack="0"/>
<pin id="540" dir="0" index="19" bw="16" slack="0"/>
<pin id="541" dir="0" index="20" bw="16" slack="0"/>
<pin id="542" dir="0" index="21" bw="16" slack="2"/>
<pin id="543" dir="0" index="22" bw="16" slack="2"/>
<pin id="544" dir="0" index="23" bw="16" slack="2"/>
<pin id="545" dir="0" index="24" bw="16" slack="2"/>
<pin id="546" dir="0" index="25" bw="16" slack="2"/>
<pin id="547" dir="0" index="26" bw="11" slack="0"/>
<pin id="548" dir="0" index="27" bw="11" slack="0"/>
<pin id="549" dir="0" index="28" bw="11" slack="0"/>
<pin id="550" dir="0" index="29" bw="11" slack="0"/>
<pin id="551" dir="0" index="30" bw="10" slack="0"/>
<pin id="552" dir="0" index="31" bw="10" slack="0"/>
<pin id="553" dir="0" index="32" bw="10" slack="0"/>
<pin id="554" dir="0" index="33" bw="10" slack="0"/>
<pin id="555" dir="0" index="34" bw="11" slack="0"/>
<pin id="556" dir="0" index="35" bw="11" slack="0"/>
<pin id="557" dir="0" index="36" bw="11" slack="0"/>
<pin id="558" dir="0" index="37" bw="10" slack="0"/>
<pin id="559" dir="0" index="38" bw="12" slack="0"/>
<pin id="560" dir="0" index="39" bw="11" slack="0"/>
<pin id="561" dir="0" index="40" bw="11" slack="0"/>
<pin id="562" dir="0" index="41" bw="10" slack="0"/>
<pin id="563" dir="0" index="42" bw="11" slack="0"/>
<pin id="564" dir="0" index="43" bw="11" slack="0"/>
<pin id="565" dir="0" index="44" bw="11" slack="0"/>
<pin id="566" dir="0" index="45" bw="11" slack="0"/>
<pin id="567" dir="0" index="46" bw="9" slack="0"/>
<pin id="568" dir="1" index="47" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_23_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="0" slack="0"/>
<pin id="593" dir="0" index="1" bw="16" slack="0"/>
<pin id="594" dir="0" index="2" bw="16" slack="0"/>
<pin id="595" dir="0" index="3" bw="16" slack="0"/>
<pin id="596" dir="0" index="4" bw="16" slack="0"/>
<pin id="597" dir="0" index="5" bw="16" slack="0"/>
<pin id="598" dir="0" index="6" bw="16" slack="4"/>
<pin id="599" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_29_2_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="0" slack="0"/>
<pin id="603" dir="0" index="1" bw="16" slack="0"/>
<pin id="604" dir="0" index="2" bw="16" slack="0"/>
<pin id="605" dir="0" index="3" bw="16" slack="0"/>
<pin id="606" dir="0" index="4" bw="16" slack="0"/>
<pin id="607" dir="0" index="5" bw="16" slack="0"/>
<pin id="608" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="609" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="610" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="611" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="612" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="613" dir="0" index="11" bw="16" slack="0"/>
<pin id="614" dir="0" index="12" bw="16" slack="6"/>
<pin id="615" dir="0" index="13" bw="11" slack="0"/>
<pin id="616" dir="0" index="14" bw="25" slack="0"/>
<pin id="617" dir="0" index="15" bw="25" slack="0"/>
<pin id="618" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="628" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_36_3_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="0" slack="0"/>
<pin id="630" dir="0" index="1" bw="16" slack="0"/>
<pin id="631" dir="0" index="2" bw="16" slack="0"/>
<pin id="632" dir="0" index="3" bw="16" slack="0"/>
<pin id="633" dir="0" index="4" bw="16" slack="0"/>
<pin id="634" dir="0" index="5" bw="16" slack="0"/>
<pin id="635" dir="0" index="6" bw="16" slack="0"/>
<pin id="636" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="643" class="1004" name="layer1_output_19_loc_load_load_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="2"/>
<pin id="645" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_19_loc_load/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="layer1_output_18_loc_load_load_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="2"/>
<pin id="649" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_18_loc_load/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="layer1_output_17_loc_load_load_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="2"/>
<pin id="653" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_17_loc_load/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="layer1_output_16_loc_load_load_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="2"/>
<pin id="657" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_16_loc_load/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="layer1_output_15_loc_load_load_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="16" slack="2"/>
<pin id="661" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_15_loc_load/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="layer1_output_14_loc_load_load_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="16" slack="2"/>
<pin id="665" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_14_loc_load/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="layer1_output_13_loc_load_load_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="16" slack="2"/>
<pin id="669" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_13_loc_load/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="layer1_output_12_loc_load_load_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="16" slack="2"/>
<pin id="673" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_12_loc_load/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="layer1_output_11_loc_load_load_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="16" slack="2"/>
<pin id="677" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_11_loc_load/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="layer1_output_10_loc_load_load_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="2"/>
<pin id="681" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_10_loc_load/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="layer1_output_9_loc_load_load_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="16" slack="2"/>
<pin id="685" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_9_loc_load/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="layer1_output_8_loc_load_load_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="2"/>
<pin id="689" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_8_loc_load/3 "/>
</bind>
</comp>

<comp id="691" class="1004" name="layer1_output_7_loc_load_load_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="16" slack="2"/>
<pin id="693" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_7_loc_load/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="layer1_output_6_loc_load_load_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="16" slack="2"/>
<pin id="697" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_6_loc_load/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="layer1_output_5_loc_load_load_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="2"/>
<pin id="701" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_5_loc_load/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="layer1_output_4_loc_load_load_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="2"/>
<pin id="705" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_4_loc_load/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="layer1_output_3_loc_load_load_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="16" slack="2"/>
<pin id="709" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_3_loc_load/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="layer1_output_2_loc_load_load_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="16" slack="2"/>
<pin id="713" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_2_loc_load/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="layer1_output_1_loc_load_load_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="2"/>
<pin id="717" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_1_loc_load/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="layer1_output_loc_load_load_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="2"/>
<pin id="721" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_loc_load/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="layer2_output_4_loc_load_load_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="16" slack="4"/>
<pin id="725" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_4_loc_load/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="layer2_output_3_loc_load_load_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="16" slack="4"/>
<pin id="729" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_3_loc_load/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="layer2_output_2_loc_load_load_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="4"/>
<pin id="733" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_2_loc_load/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="layer2_output_1_loc_load_load_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="4"/>
<pin id="737" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_1_loc_load/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="layer2_output_loc_load_load_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="16" slack="4"/>
<pin id="741" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_loc_load/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="max_val_loc_load_load_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="6"/>
<pin id="745" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_loc_load/7 "/>
</bind>
</comp>

<comp id="747" class="1004" name="sum_4_loc_load_load_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="8"/>
<pin id="749" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_4_loc_load/9 "/>
</bind>
</comp>

<comp id="751" class="1005" name="sum_4_loc_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="6"/>
<pin id="753" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="sum_4_loc "/>
</bind>
</comp>

<comp id="757" class="1005" name="max_val_loc_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="4"/>
<pin id="759" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="max_val_loc "/>
</bind>
</comp>

<comp id="763" class="1005" name="layer2_output_loc_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="2"/>
<pin id="765" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="layer2_output_loc "/>
</bind>
</comp>

<comp id="769" class="1005" name="layer2_output_1_loc_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="2"/>
<pin id="771" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="layer2_output_1_loc "/>
</bind>
</comp>

<comp id="775" class="1005" name="layer2_output_2_loc_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="2"/>
<pin id="777" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="layer2_output_2_loc "/>
</bind>
</comp>

<comp id="781" class="1005" name="layer2_output_3_loc_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="2"/>
<pin id="783" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="layer2_output_3_loc "/>
</bind>
</comp>

<comp id="787" class="1005" name="layer2_output_4_loc_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="2"/>
<pin id="789" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="layer2_output_4_loc "/>
</bind>
</comp>

<comp id="793" class="1005" name="layer1_output_loc_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="0"/>
<pin id="795" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_loc "/>
</bind>
</comp>

<comp id="799" class="1005" name="layer1_output_1_loc_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="0"/>
<pin id="801" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_1_loc "/>
</bind>
</comp>

<comp id="805" class="1005" name="layer1_output_2_loc_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="16" slack="0"/>
<pin id="807" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_2_loc "/>
</bind>
</comp>

<comp id="811" class="1005" name="layer1_output_3_loc_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="16" slack="0"/>
<pin id="813" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_3_loc "/>
</bind>
</comp>

<comp id="817" class="1005" name="layer1_output_4_loc_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="16" slack="0"/>
<pin id="819" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_4_loc "/>
</bind>
</comp>

<comp id="823" class="1005" name="layer1_output_5_loc_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="16" slack="0"/>
<pin id="825" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_5_loc "/>
</bind>
</comp>

<comp id="829" class="1005" name="layer1_output_6_loc_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="16" slack="0"/>
<pin id="831" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_6_loc "/>
</bind>
</comp>

<comp id="835" class="1005" name="layer1_output_7_loc_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="16" slack="0"/>
<pin id="837" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_7_loc "/>
</bind>
</comp>

<comp id="841" class="1005" name="layer1_output_8_loc_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="16" slack="0"/>
<pin id="843" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_8_loc "/>
</bind>
</comp>

<comp id="847" class="1005" name="layer1_output_9_loc_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="16" slack="0"/>
<pin id="849" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_9_loc "/>
</bind>
</comp>

<comp id="853" class="1005" name="layer1_output_10_loc_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="16" slack="0"/>
<pin id="855" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_10_loc "/>
</bind>
</comp>

<comp id="859" class="1005" name="layer1_output_11_loc_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="16" slack="0"/>
<pin id="861" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_11_loc "/>
</bind>
</comp>

<comp id="865" class="1005" name="layer1_output_12_loc_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="16" slack="0"/>
<pin id="867" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_12_loc "/>
</bind>
</comp>

<comp id="871" class="1005" name="layer1_output_13_loc_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="0"/>
<pin id="873" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_13_loc "/>
</bind>
</comp>

<comp id="877" class="1005" name="layer1_output_14_loc_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="16" slack="0"/>
<pin id="879" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_14_loc "/>
</bind>
</comp>

<comp id="883" class="1005" name="layer1_output_15_loc_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="16" slack="0"/>
<pin id="885" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_15_loc "/>
</bind>
</comp>

<comp id="889" class="1005" name="layer1_output_16_loc_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="16" slack="0"/>
<pin id="891" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_16_loc "/>
</bind>
</comp>

<comp id="895" class="1005" name="layer1_output_17_loc_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="16" slack="0"/>
<pin id="897" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_17_loc "/>
</bind>
</comp>

<comp id="901" class="1005" name="layer1_output_18_loc_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="0"/>
<pin id="903" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_18_loc "/>
</bind>
</comp>

<comp id="907" class="1005" name="layer1_output_19_loc_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="0"/>
<pin id="909" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_19_loc "/>
</bind>
</comp>

<comp id="913" class="1005" name="input_0_read_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="16" slack="1"/>
<pin id="915" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_0_read "/>
</bind>
</comp>

<comp id="918" class="1005" name="input_1_read_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="16" slack="1"/>
<pin id="920" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_1_read "/>
</bind>
</comp>

<comp id="923" class="1005" name="input_2_read_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="16" slack="1"/>
<pin id="925" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_2_read "/>
</bind>
</comp>

<comp id="928" class="1005" name="input_3_read_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="16" slack="1"/>
<pin id="930" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_3_read "/>
</bind>
</comp>

<comp id="933" class="1005" name="input_4_read_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="16" slack="1"/>
<pin id="935" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_4_read "/>
</bind>
</comp>

<comp id="938" class="1005" name="input_5_read_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="16" slack="1"/>
<pin id="940" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_5_read "/>
</bind>
</comp>

<comp id="943" class="1005" name="input_6_read_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="16" slack="1"/>
<pin id="945" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_6_read "/>
</bind>
</comp>

<comp id="948" class="1005" name="input_7_read_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="16" slack="1"/>
<pin id="950" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_7_read "/>
</bind>
</comp>

<comp id="953" class="1005" name="input_8_read_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="16" slack="1"/>
<pin id="955" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_8_read "/>
</bind>
</comp>

<comp id="958" class="1005" name="input_9_read_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="16" slack="1"/>
<pin id="960" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_9_read "/>
</bind>
</comp>

<comp id="963" class="1005" name="input_10_read_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="16" slack="1"/>
<pin id="965" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_10_read "/>
</bind>
</comp>

<comp id="968" class="1005" name="input_11_read_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="16" slack="1"/>
<pin id="970" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_11_read "/>
</bind>
</comp>

<comp id="973" class="1005" name="input_12_read_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="16" slack="1"/>
<pin id="975" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_12_read "/>
</bind>
</comp>

<comp id="978" class="1005" name="input_13_read_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="16" slack="1"/>
<pin id="980" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_13_read "/>
</bind>
</comp>

<comp id="983" class="1005" name="input_14_read_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="16" slack="1"/>
<pin id="985" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_14_read "/>
</bind>
</comp>

<comp id="988" class="1005" name="input_15_read_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="16" slack="1"/>
<pin id="990" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_15_read "/>
</bind>
</comp>

<comp id="993" class="1005" name="input_16_read_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="16" slack="1"/>
<pin id="995" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_16_read "/>
</bind>
</comp>

<comp id="998" class="1005" name="input_17_read_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="16" slack="1"/>
<pin id="1000" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_17_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="209"><net_src comp="132" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="132" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="132" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="132" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="132" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="132" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="132" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="132" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="132" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="132" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="132" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="132" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="132" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="132" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="132" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="132" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="132" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="132" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="132" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="132" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="132" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="132" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="132" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="132" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="132" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="132" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="132" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="134" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="0" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="134" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="2" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="134" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="4" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="134" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="6" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="134" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="8" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="134" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="10" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="134" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="12" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="134" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="14" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="134" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="16" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="134" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="18" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="134" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="20" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="134" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="22" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="134" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="24" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="134" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="26" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="134" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="28" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="134" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="30" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="134" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="32" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="134" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="34" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="482"><net_src comp="136" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="483"><net_src comp="314" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="484"><net_src comp="320" pin="2"/><net_sink comp="422" pin=2"/></net>

<net id="485"><net_src comp="326" pin="2"/><net_sink comp="422" pin=3"/></net>

<net id="486"><net_src comp="332" pin="2"/><net_sink comp="422" pin=4"/></net>

<net id="487"><net_src comp="338" pin="2"/><net_sink comp="422" pin=5"/></net>

<net id="488"><net_src comp="344" pin="2"/><net_sink comp="422" pin=6"/></net>

<net id="489"><net_src comp="350" pin="2"/><net_sink comp="422" pin=7"/></net>

<net id="490"><net_src comp="356" pin="2"/><net_sink comp="422" pin=8"/></net>

<net id="491"><net_src comp="362" pin="2"/><net_sink comp="422" pin=9"/></net>

<net id="492"><net_src comp="368" pin="2"/><net_sink comp="422" pin=10"/></net>

<net id="493"><net_src comp="374" pin="2"/><net_sink comp="422" pin=11"/></net>

<net id="494"><net_src comp="380" pin="2"/><net_sink comp="422" pin=12"/></net>

<net id="495"><net_src comp="386" pin="2"/><net_sink comp="422" pin=13"/></net>

<net id="496"><net_src comp="392" pin="2"/><net_sink comp="422" pin=14"/></net>

<net id="497"><net_src comp="398" pin="2"/><net_sink comp="422" pin=15"/></net>

<net id="498"><net_src comp="404" pin="2"/><net_sink comp="422" pin=16"/></net>

<net id="499"><net_src comp="410" pin="2"/><net_sink comp="422" pin=17"/></net>

<net id="500"><net_src comp="416" pin="2"/><net_sink comp="422" pin=18"/></net>

<net id="501"><net_src comp="46" pin="0"/><net_sink comp="422" pin=39"/></net>

<net id="502"><net_src comp="48" pin="0"/><net_sink comp="422" pin=40"/></net>

<net id="503"><net_src comp="50" pin="0"/><net_sink comp="422" pin=41"/></net>

<net id="504"><net_src comp="52" pin="0"/><net_sink comp="422" pin=42"/></net>

<net id="505"><net_src comp="54" pin="0"/><net_sink comp="422" pin=43"/></net>

<net id="506"><net_src comp="56" pin="0"/><net_sink comp="422" pin=44"/></net>

<net id="507"><net_src comp="58" pin="0"/><net_sink comp="422" pin=45"/></net>

<net id="508"><net_src comp="60" pin="0"/><net_sink comp="422" pin=46"/></net>

<net id="509"><net_src comp="62" pin="0"/><net_sink comp="422" pin=47"/></net>

<net id="510"><net_src comp="64" pin="0"/><net_sink comp="422" pin=48"/></net>

<net id="511"><net_src comp="66" pin="0"/><net_sink comp="422" pin=49"/></net>

<net id="512"><net_src comp="68" pin="0"/><net_sink comp="422" pin=50"/></net>

<net id="513"><net_src comp="70" pin="0"/><net_sink comp="422" pin=51"/></net>

<net id="514"><net_src comp="72" pin="0"/><net_sink comp="422" pin=52"/></net>

<net id="515"><net_src comp="74" pin="0"/><net_sink comp="422" pin=53"/></net>

<net id="516"><net_src comp="76" pin="0"/><net_sink comp="422" pin=54"/></net>

<net id="517"><net_src comp="78" pin="0"/><net_sink comp="422" pin=55"/></net>

<net id="518"><net_src comp="80" pin="0"/><net_sink comp="422" pin=56"/></net>

<net id="519"><net_src comp="82" pin="0"/><net_sink comp="422" pin=57"/></net>

<net id="569"><net_src comp="138" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="570"><net_src comp="84" pin="0"/><net_sink comp="520" pin=26"/></net>

<net id="571"><net_src comp="86" pin="0"/><net_sink comp="520" pin=27"/></net>

<net id="572"><net_src comp="88" pin="0"/><net_sink comp="520" pin=28"/></net>

<net id="573"><net_src comp="90" pin="0"/><net_sink comp="520" pin=29"/></net>

<net id="574"><net_src comp="92" pin="0"/><net_sink comp="520" pin=30"/></net>

<net id="575"><net_src comp="94" pin="0"/><net_sink comp="520" pin=31"/></net>

<net id="576"><net_src comp="96" pin="0"/><net_sink comp="520" pin=32"/></net>

<net id="577"><net_src comp="98" pin="0"/><net_sink comp="520" pin=33"/></net>

<net id="578"><net_src comp="100" pin="0"/><net_sink comp="520" pin=34"/></net>

<net id="579"><net_src comp="102" pin="0"/><net_sink comp="520" pin=35"/></net>

<net id="580"><net_src comp="104" pin="0"/><net_sink comp="520" pin=36"/></net>

<net id="581"><net_src comp="106" pin="0"/><net_sink comp="520" pin=37"/></net>

<net id="582"><net_src comp="108" pin="0"/><net_sink comp="520" pin=38"/></net>

<net id="583"><net_src comp="110" pin="0"/><net_sink comp="520" pin=39"/></net>

<net id="584"><net_src comp="112" pin="0"/><net_sink comp="520" pin=40"/></net>

<net id="585"><net_src comp="114" pin="0"/><net_sink comp="520" pin=41"/></net>

<net id="586"><net_src comp="116" pin="0"/><net_sink comp="520" pin=42"/></net>

<net id="587"><net_src comp="118" pin="0"/><net_sink comp="520" pin=43"/></net>

<net id="588"><net_src comp="120" pin="0"/><net_sink comp="520" pin=44"/></net>

<net id="589"><net_src comp="122" pin="0"/><net_sink comp="520" pin=45"/></net>

<net id="590"><net_src comp="124" pin="0"/><net_sink comp="520" pin=46"/></net>

<net id="600"><net_src comp="140" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="619"><net_src comp="142" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="620"><net_src comp="36" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="621"><net_src comp="44" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="622"><net_src comp="42" pin="0"/><net_sink comp="601" pin=3"/></net>

<net id="623"><net_src comp="40" pin="0"/><net_sink comp="601" pin=4"/></net>

<net id="624"><net_src comp="38" pin="0"/><net_sink comp="601" pin=5"/></net>

<net id="625"><net_src comp="126" pin="0"/><net_sink comp="601" pin=13"/></net>

<net id="626"><net_src comp="128" pin="0"/><net_sink comp="601" pin=14"/></net>

<net id="627"><net_src comp="130" pin="0"/><net_sink comp="601" pin=15"/></net>

<net id="637"><net_src comp="144" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="638"><net_src comp="36" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="639"><net_src comp="44" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="42" pin="0"/><net_sink comp="628" pin=3"/></net>

<net id="641"><net_src comp="40" pin="0"/><net_sink comp="628" pin=4"/></net>

<net id="642"><net_src comp="38" pin="0"/><net_sink comp="628" pin=5"/></net>

<net id="646"><net_src comp="643" pin="1"/><net_sink comp="520" pin=20"/></net>

<net id="650"><net_src comp="647" pin="1"/><net_sink comp="520" pin=19"/></net>

<net id="654"><net_src comp="651" pin="1"/><net_sink comp="520" pin=18"/></net>

<net id="658"><net_src comp="655" pin="1"/><net_sink comp="520" pin=17"/></net>

<net id="662"><net_src comp="659" pin="1"/><net_sink comp="520" pin=16"/></net>

<net id="666"><net_src comp="663" pin="1"/><net_sink comp="520" pin=15"/></net>

<net id="670"><net_src comp="667" pin="1"/><net_sink comp="520" pin=14"/></net>

<net id="674"><net_src comp="671" pin="1"/><net_sink comp="520" pin=13"/></net>

<net id="678"><net_src comp="675" pin="1"/><net_sink comp="520" pin=12"/></net>

<net id="682"><net_src comp="679" pin="1"/><net_sink comp="520" pin=11"/></net>

<net id="686"><net_src comp="683" pin="1"/><net_sink comp="520" pin=10"/></net>

<net id="690"><net_src comp="687" pin="1"/><net_sink comp="520" pin=9"/></net>

<net id="694"><net_src comp="691" pin="1"/><net_sink comp="520" pin=8"/></net>

<net id="698"><net_src comp="695" pin="1"/><net_sink comp="520" pin=7"/></net>

<net id="702"><net_src comp="699" pin="1"/><net_sink comp="520" pin=6"/></net>

<net id="706"><net_src comp="703" pin="1"/><net_sink comp="520" pin=5"/></net>

<net id="710"><net_src comp="707" pin="1"/><net_sink comp="520" pin=4"/></net>

<net id="714"><net_src comp="711" pin="1"/><net_sink comp="520" pin=3"/></net>

<net id="718"><net_src comp="715" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="722"><net_src comp="719" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="726"><net_src comp="723" pin="1"/><net_sink comp="591" pin=5"/></net>

<net id="730"><net_src comp="727" pin="1"/><net_sink comp="591" pin=4"/></net>

<net id="734"><net_src comp="731" pin="1"/><net_sink comp="591" pin=3"/></net>

<net id="738"><net_src comp="735" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="742"><net_src comp="739" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="746"><net_src comp="743" pin="1"/><net_sink comp="601" pin=11"/></net>

<net id="750"><net_src comp="747" pin="1"/><net_sink comp="628" pin=6"/></net>

<net id="754"><net_src comp="206" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="601" pin=12"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="760"><net_src comp="210" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="591" pin=6"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="766"><net_src comp="214" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="520" pin=25"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="772"><net_src comp="218" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="520" pin=24"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="778"><net_src comp="222" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="520" pin=23"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="784"><net_src comp="226" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="520" pin=22"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="790"><net_src comp="230" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="520" pin=21"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="796"><net_src comp="234" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="422" pin=38"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="802"><net_src comp="238" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="422" pin=37"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="808"><net_src comp="242" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="422" pin=36"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="814"><net_src comp="246" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="422" pin=35"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="820"><net_src comp="250" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="422" pin=34"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="826"><net_src comp="254" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="422" pin=33"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="832"><net_src comp="258" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="422" pin=32"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="838"><net_src comp="262" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="422" pin=31"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="844"><net_src comp="266" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="422" pin=30"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="850"><net_src comp="270" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="422" pin=29"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="856"><net_src comp="274" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="422" pin=28"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="862"><net_src comp="278" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="422" pin=27"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="868"><net_src comp="282" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="422" pin=26"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="874"><net_src comp="286" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="422" pin=25"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="880"><net_src comp="290" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="422" pin=24"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="886"><net_src comp="294" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="422" pin=23"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="892"><net_src comp="298" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="422" pin=22"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="898"><net_src comp="302" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="422" pin=21"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="904"><net_src comp="306" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="422" pin=20"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="910"><net_src comp="310" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="422" pin=19"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="916"><net_src comp="314" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="921"><net_src comp="320" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="926"><net_src comp="326" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="422" pin=3"/></net>

<net id="931"><net_src comp="332" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="422" pin=4"/></net>

<net id="936"><net_src comp="338" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="422" pin=5"/></net>

<net id="941"><net_src comp="344" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="422" pin=6"/></net>

<net id="946"><net_src comp="350" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="422" pin=7"/></net>

<net id="951"><net_src comp="356" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="422" pin=8"/></net>

<net id="956"><net_src comp="362" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="422" pin=9"/></net>

<net id="961"><net_src comp="368" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="422" pin=10"/></net>

<net id="966"><net_src comp="374" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="422" pin=11"/></net>

<net id="971"><net_src comp="380" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="422" pin=12"/></net>

<net id="976"><net_src comp="386" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="422" pin=13"/></net>

<net id="981"><net_src comp="392" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="422" pin=14"/></net>

<net id="986"><net_src comp="398" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="422" pin=15"/></net>

<net id="991"><net_src comp="404" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="422" pin=16"/></net>

<net id="996"><net_src comp="410" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="422" pin=17"/></net>

<net id="1001"><net_src comp="416" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="422" pin=18"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {7 8 9 10 }
	Port: output_1 | {7 8 9 10 }
	Port: output_2 | {7 8 9 10 }
	Port: output_3 | {7 8 9 10 }
	Port: output_4 | {7 8 9 10 }
 - Input state : 
	Port: neural_network : input_0 | {1 }
	Port: neural_network : input_1 | {1 }
	Port: neural_network : input_2 | {1 }
	Port: neural_network : input_3 | {1 }
	Port: neural_network : input_4 | {1 }
	Port: neural_network : input_5 | {1 }
	Port: neural_network : input_6 | {1 }
	Port: neural_network : input_7 | {1 }
	Port: neural_network : input_8 | {1 }
	Port: neural_network : input_9 | {1 }
	Port: neural_network : input_10 | {1 }
	Port: neural_network : input_11 | {1 }
	Port: neural_network : input_12 | {1 }
	Port: neural_network : input_13 | {1 }
	Port: neural_network : input_14 | {1 }
	Port: neural_network : input_15 | {1 }
	Port: neural_network : input_16 | {1 }
	Port: neural_network : input_17 | {1 }
	Port: neural_network : output_0 | {9 10 }
	Port: neural_network : output_1 | {9 10 }
	Port: neural_network : output_2 | {9 10 }
	Port: neural_network : output_3 | {9 10 }
	Port: neural_network : output_4 | {9 10 }
	Port: neural_network : layer1_weights_0 | {1 2 }
	Port: neural_network : layer1_weights_1 | {1 2 }
	Port: neural_network : layer1_weights_2 | {1 2 }
	Port: neural_network : layer1_weights_3 | {1 2 }
	Port: neural_network : layer1_weights_4 | {1 2 }
	Port: neural_network : layer1_weights_5 | {1 2 }
	Port: neural_network : layer1_weights_6 | {1 2 }
	Port: neural_network : layer1_weights_7 | {1 2 }
	Port: neural_network : layer1_weights_8 | {1 2 }
	Port: neural_network : layer1_weights_9 | {1 2 }
	Port: neural_network : layer1_weights_10 | {1 2 }
	Port: neural_network : layer1_weights_11 | {1 2 }
	Port: neural_network : layer1_weights_12 | {1 2 }
	Port: neural_network : layer1_weights_13 | {1 2 }
	Port: neural_network : layer1_weights_14 | {1 2 }
	Port: neural_network : layer1_weights_15 | {1 2 }
	Port: neural_network : layer1_weights_16 | {1 2 }
	Port: neural_network : layer1_weights_17 | {1 2 }
	Port: neural_network : layer1_bias | {1 2 }
	Port: neural_network : layer2_weights_0 | {3 4 }
	Port: neural_network : layer2_weights_1 | {3 4 }
	Port: neural_network : layer2_weights_2 | {3 4 }
	Port: neural_network : layer2_weights_3 | {3 4 }
	Port: neural_network : layer2_weights_4 | {3 4 }
	Port: neural_network : layer2_weights_5 | {3 4 }
	Port: neural_network : layer2_weights_6 | {3 4 }
	Port: neural_network : layer2_weights_7 | {3 4 }
	Port: neural_network : layer2_weights_8 | {3 4 }
	Port: neural_network : layer2_weights_9 | {3 4 }
	Port: neural_network : layer2_weights_10 | {3 4 }
	Port: neural_network : layer2_weights_11 | {3 4 }
	Port: neural_network : layer2_weights_12 | {3 4 }
	Port: neural_network : layer2_weights_13 | {3 4 }
	Port: neural_network : layer2_weights_14 | {3 4 }
	Port: neural_network : layer2_weights_15 | {3 4 }
	Port: neural_network : layer2_weights_16 | {3 4 }
	Port: neural_network : layer2_weights_17 | {3 4 }
	Port: neural_network : layer2_weights_18 | {3 4 }
	Port: neural_network : layer2_weights_19 | {3 4 }
	Port: neural_network : layer2_bias | {3 4 }
	Port: neural_network : f_x_lsb_table | {7 8 }
	Port: neural_network : exp_x_msb_2_m_1_table | {7 8 }
	Port: neural_network : exp_x_msb_1_table | {7 8 }
  - Chain level:
	State 1
	State 2
	State 3
		call_ln0 : 1
	State 4
	State 5
		call_ln0 : 1
	State 6
	State 7
		call_ln0 : 1
	State 8
	State 9
		call_ln0 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          | grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422 |    18   | 58.5113 |   1843  |   507   |
|          | grp_neural_network_Pipeline_VITIS_LOOP_70_3_fu_520 |    20   | 65.0161 |   1696  |   487   |
|   call   | grp_neural_network_Pipeline_VITIS_LOOP_23_1_fu_591 |    0    |    0    |    19   |    82   |
|          | grp_neural_network_Pipeline_VITIS_LOOP_29_2_fu_601 |    3    |   4.83  |   192   |   409   |
|          | grp_neural_network_Pipeline_VITIS_LOOP_36_3_fu_628 |    0    |   9.66  |   1581  |   1269  |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |              input_0_read_read_fu_314              |    0    |    0    |    0    |    0    |
|          |              input_1_read_read_fu_320              |    0    |    0    |    0    |    0    |
|          |              input_2_read_read_fu_326              |    0    |    0    |    0    |    0    |
|          |              input_3_read_read_fu_332              |    0    |    0    |    0    |    0    |
|          |              input_4_read_read_fu_338              |    0    |    0    |    0    |    0    |
|          |              input_5_read_read_fu_344              |    0    |    0    |    0    |    0    |
|          |              input_6_read_read_fu_350              |    0    |    0    |    0    |    0    |
|          |              input_7_read_read_fu_356              |    0    |    0    |    0    |    0    |
|   read   |              input_8_read_read_fu_362              |    0    |    0    |    0    |    0    |
|          |              input_9_read_read_fu_368              |    0    |    0    |    0    |    0    |
|          |              input_10_read_read_fu_374             |    0    |    0    |    0    |    0    |
|          |              input_11_read_read_fu_380             |    0    |    0    |    0    |    0    |
|          |              input_12_read_read_fu_386             |    0    |    0    |    0    |    0    |
|          |              input_13_read_read_fu_392             |    0    |    0    |    0    |    0    |
|          |              input_14_read_read_fu_398             |    0    |    0    |    0    |    0    |
|          |              input_15_read_read_fu_404             |    0    |    0    |    0    |    0    |
|          |              input_16_read_read_fu_410             |    0    |    0    |    0    |    0    |
|          |              input_17_read_read_fu_416             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                    |    41   | 138.017 |   5331  |   2754  |
|----------|----------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|  exp_x_msb_1_table  |    0   |   25   |   13   |
|exp_x_msb_2_m_1_table|    0   |   25   |   13   |
|    f_x_lsb_table    |    0   |   11   |    6   |
|     layer1_bias     |    0   |   10   |    4   |
|   layer1_weights_0  |    0   |   10   |    4   |
|   layer1_weights_1  |    0   |    9   |    3   |
|  layer1_weights_10  |    0   |   11   |    4   |
|  layer1_weights_11  |    0   |   11   |    4   |
|  layer1_weights_12  |    0   |   11   |    4   |
|  layer1_weights_13  |    0   |   12   |    4   |
|  layer1_weights_14  |    0   |   11   |    4   |
|  layer1_weights_15  |    0   |   10   |    4   |
|  layer1_weights_16  |    0   |   10   |    4   |
|  layer1_weights_17  |    0   |   10   |    4   |
|   layer1_weights_2  |    0   |   10   |    4   |
|   layer1_weights_3  |    0   |    9   |    3   |
|   layer1_weights_4  |    0   |   10   |    4   |
|   layer1_weights_5  |    0   |    9   |    3   |
|   layer1_weights_6  |    0   |   10   |    4   |
|   layer1_weights_7  |    0   |   11   |    4   |
|   layer1_weights_8  |    0   |   10   |    4   |
|   layer1_weights_9  |    0   |    9   |    3   |
|     layer2_bias     |    0   |    9   |    1   |
|   layer2_weights_0  |    0   |   11   |    1   |
|   layer2_weights_1  |    0   |   11   |    1   |
|  layer2_weights_10  |    0   |   11   |    1   |
|  layer2_weights_11  |    0   |   10   |    1   |
|  layer2_weights_12  |    0   |   12   |    1   |
|  layer2_weights_13  |    0   |   11   |    1   |
|  layer2_weights_14  |    0   |   11   |    1   |
|  layer2_weights_15  |    0   |   10   |    1   |
|  layer2_weights_16  |    0   |   11   |    1   |
|  layer2_weights_17  |    0   |   11   |    1   |
|  layer2_weights_18  |    0   |   11   |    1   |
|  layer2_weights_19  |    0   |   11   |    1   |
|   layer2_weights_2  |    0   |   11   |    1   |
|   layer2_weights_3  |    0   |   11   |    1   |
|   layer2_weights_4  |    0   |   10   |    1   |
|   layer2_weights_5  |    0   |   10   |    1   |
|   layer2_weights_6  |    0   |   10   |    1   |
|   layer2_weights_7  |    0   |   10   |    1   |
|   layer2_weights_8  |    0   |   11   |    1   |
|   layer2_weights_9  |    0   |   11   |    1   |
+---------------------+--------+--------+--------+
|        Total        |    0   |   478  |   125  |
+---------------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    input_0_read_reg_913    |   16   |
|    input_10_read_reg_963   |   16   |
|    input_11_read_reg_968   |   16   |
|    input_12_read_reg_973   |   16   |
|    input_13_read_reg_978   |   16   |
|    input_14_read_reg_983   |   16   |
|    input_15_read_reg_988   |   16   |
|    input_16_read_reg_993   |   16   |
|    input_17_read_reg_998   |   16   |
|    input_1_read_reg_918    |   16   |
|    input_2_read_reg_923    |   16   |
|    input_3_read_reg_928    |   16   |
|    input_4_read_reg_933    |   16   |
|    input_5_read_reg_938    |   16   |
|    input_6_read_reg_943    |   16   |
|    input_7_read_reg_948    |   16   |
|    input_8_read_reg_953    |   16   |
|    input_9_read_reg_958    |   16   |
|layer1_output_10_loc_reg_853|   16   |
|layer1_output_11_loc_reg_859|   16   |
|layer1_output_12_loc_reg_865|   16   |
|layer1_output_13_loc_reg_871|   16   |
|layer1_output_14_loc_reg_877|   16   |
|layer1_output_15_loc_reg_883|   16   |
|layer1_output_16_loc_reg_889|   16   |
|layer1_output_17_loc_reg_895|   16   |
|layer1_output_18_loc_reg_901|   16   |
|layer1_output_19_loc_reg_907|   16   |
| layer1_output_1_loc_reg_799|   16   |
| layer1_output_2_loc_reg_805|   16   |
| layer1_output_3_loc_reg_811|   16   |
| layer1_output_4_loc_reg_817|   16   |
| layer1_output_5_loc_reg_823|   16   |
| layer1_output_6_loc_reg_829|   16   |
| layer1_output_7_loc_reg_835|   16   |
| layer1_output_8_loc_reg_841|   16   |
| layer1_output_9_loc_reg_847|   16   |
|  layer1_output_loc_reg_793 |   16   |
| layer2_output_1_loc_reg_769|   16   |
| layer2_output_2_loc_reg_775|   16   |
| layer2_output_3_loc_reg_781|   16   |
| layer2_output_4_loc_reg_787|   16   |
|  layer2_output_loc_reg_763 |   16   |
|     max_val_loc_reg_757    |   16   |
|      sum_4_loc_reg_751     |   16   |
+----------------------------+--------+
|            Total           |   720  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422 |  p1  |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422 |  p2  |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422 |  p3  |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422 |  p4  |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422 |  p5  |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422 |  p6  |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422 |  p7  |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422 |  p8  |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422 |  p9  |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422 |  p10 |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422 |  p11 |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422 |  p12 |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422 |  p13 |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422 |  p14 |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422 |  p15 |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422 |  p16 |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422 |  p17 |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422 |  p18 |   2  |  16  |   32   ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |   576  ||  28.98  ||   162   |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   41   |   138  |  5331  |  2754  |
|   Memory  |    0   |    -   |    -   |   478  |   125  |
|Multiplexer|    -   |    -   |   28   |    -   |   162  |
|  Register |    -   |    -   |    -   |   720  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   41   |   166  |  6529  |  3041  |
+-----------+--------+--------+--------+--------+--------+
