// Seed: 132672338
module module_0 (
    output tri1 id_0,
    input tri id_1,
    input wire id_2,
    input uwire id_3,
    output uwire id_4,
    output tri id_5,
    output wire id_6,
    output wire id_7,
    output uwire id_8,
    output uwire id_9,
    input supply0 id_10,
    input tri id_11,
    output wire id_12
);
  logic [-1 : -1] id_14 = id_3;
  wire id_15;
  assign module_1.id_4 = 0;
  initial begin : LABEL_0
    id_14 <= id_1;
  end
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input wand id_2,
    input wand id_3,
    output tri1 id_4,
    input tri0 id_5,
    input supply1 id_6
);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_6,
      id_2,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_4,
      id_3,
      id_2,
      id_4
  );
  logic id_8;
  ;
endmodule
