$date
	Sun Oct 23 09:06:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#539128
b1110 !
1"
#539130
b1110 &
b1110 %
1$
#539131
0"
#539134
b111 &
b111 %
#539138
b10110 &
b10110 %
#539142
b1011 &
b1011 %
#539146
b100010 &
b100010 %
#539150
b10001 &
b10001 %
#539154
b110100 &
b110100 %
#539158
b11010 &
b11010 %
#539162
b1101 &
b1101 %
#539166
b101000 &
b101000 %
#539170
b10100 &
b10100 %
#539174
b1010 &
b1010 %
#539178
b101 &
b101 %
#539182
b10000 &
b10000 %
#539186
b1000 &
b1000 %
#539190
b100 &
b100 %
#539194
b10 &
b10 %
#539198
b1 &
1#
b1 %
#539202
b0 &
b0 %
0#
0$
#1569257
b11 !
1"
#1569258
b11 &
b11 %
1$
#1569259
0"
#1569262
b1010 &
b1010 %
#1569266
b101 &
b101 %
#1569270
b10000 &
b10000 %
#1569274
b1000 &
b1000 %
#1569278
b100 &
b100 %
#1569282
b10 &
b10 %
#1569286
b1 &
1#
b1 %
#1569290
b0 &
b0 %
0#
0$
#2503260
b1000 !
1"
#2503262
b1000 &
b1000 %
1$
#2503263
0"
#2503266
b100 &
b100 %
#2503270
b10 &
b10 %
#2503274
b1 &
b1 %
1#
#2503278
b0 &
0#
b0 %
0$
#4500012
