# 0 "arch/arm/dts/.k3-j721e-r5-common-proc-board.dtb.pre.tmp"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/include/linux/kconfig.h" 1



# 1 "include/generated/autoconf.h" 1
# 5 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/include/linux/kconfig.h" 2
# 0 "<command-line>" 2
# 1 "arch/arm/dts/.k3-j721e-r5-common-proc-board.dtb.pre.tmp"





/dts-v1/;

# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e-som-p0.dtsi" 1





/dts-v1/;

# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e.dtsi" 1







# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e.dtsi" 2
# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/include/dt-bindings/interrupt-controller/arm-gic.h" 1
# 10 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e.dtsi" 2
# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/include/dt-bindings/pinctrl/k3.h" 1
# 11 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e.dtsi" 2
# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/include/dt-bindings/soc/ti,sci_pm_domain.h" 1
# 12 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e.dtsi" 2

/ {
 model = "Texas Instruments K3 J721E SoC";
 compatible = "ti,j721e";
 interrupt-parent = <&gic500>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  serial0 = &wkup_uart0;
  serial1 = &mcu_uart0;
  serial2 = &main_uart0;
  serial3 = &main_uart1;
  serial4 = &main_uart2;
  serial5 = &main_uart3;
  serial6 = &main_uart4;
  serial7 = &main_uart5;
  serial8 = &main_uart6;
  serial9 = &main_uart7;
  serial10 = &main_uart8;
  serial11 = &main_uart9;
  ethernet0 = &cpsw_port1;
 };

 chosen { };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu-map {
   cluster0: cluster0 {
    core0 {
     cpu = <&cpu0>;
    };

    core1 {
     cpu = <&cpu1>;
    };
   };

  };

  cpu0: cpu@0 {
   compatible = "arm,cortex-a72";
   reg = <0x000>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&L2_0>;
  };

  cpu1: cpu@1 {
   compatible = "arm,cortex-a72";
   reg = <0x001>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&L2_0>;
  };
 };

 L2_0: l2-cache0 {
  compatible = "cache";
  cache-level = <2>;
  cache-size = <0x100000>;
  cache-line-size = <64>;
  cache-sets = <2048>;
  next-level-cache = <&msmc_l3>;
 };

 msmc_l3: l3-cache0 {
  compatible = "cache";
  cache-level = <3>;
 };

 firmware {
  optee {
   compatible = "linaro,optee-tz";
   method = "smc";
  };

  psci: psci {
   compatible = "arm,psci-1.0";
   method = "smc";
  };
 };

 a72_timer0: timer-cl0-cpu0 {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 pmu: pmu {
  compatible = "arm,cortex-a72-pmu";

  interrupts = <1 7 4>;
 };

 cbass_main: bus@100000 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>,
    <0x00 0x00600000 0x00 0x00600000 0x00 0x00031100>,
    <0x00 0x00700000 0x00 0x00700000 0x00 0x00001000>,
    <0x00 0x00900000 0x00 0x00900000 0x00 0x00012000>,
    <0x00 0x00a40000 0x00 0x00a40000 0x00 0x00000800>,
    <0x00 0x06000000 0x00 0x06000000 0x00 0x00400000>,
    <0x00 0x06400000 0x00 0x06400000 0x00 0x00400000>,
    <0x00 0x01000000 0x00 0x01000000 0x00 0x0af02400>,
    <0x00 0x30000000 0x00 0x30000000 0x00 0x0c400000>,
    <0x00 0x0d000000 0x00 0x0d000000 0x00 0x01800000>,
    <0x00 0x0e000000 0x00 0x0e000000 0x00 0x01800000>,
    <0x00 0x10000000 0x00 0x10000000 0x00 0x10000000>,
    <0x00 0x64800000 0x00 0x64800000 0x00 0x00800000>,
    <0x44 0x00000000 0x44 0x00000000 0x00 0x08000000>,
    <0x44 0x10000000 0x44 0x10000000 0x00 0x08000000>,
    <0x4d 0x80800000 0x4d 0x80800000 0x00 0x00800000>,
    <0x4d 0x81800000 0x4d 0x81800000 0x00 0x00800000>,
    <0x4e 0x20000000 0x4e 0x20000000 0x00 0x00080000>,
    <0x00 0x70000000 0x00 0x70000000 0x00 0x00800000>,


    <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
    <0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>,
    <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>,
    <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>,
    <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>,
    <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>,
    <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,
    <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
    <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>,
    <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>,
    <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>,
    <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>,
    <0x07 0x00000000 0x07 0x00000000 0x01 0x00000000>;

  cbass_mcu_wakeup: bus@28380000 {
   compatible = "simple-bus";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
     <0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>,
     <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>,
     <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>,
     <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>,
     <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>,
     <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,
     <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
     <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>,
     <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>,
     <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>,
     <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>,
     <0x07 0x00000000 0x07 0x00000000 0x01 0x00000000>;
  };
 };
};


# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e-main.dtsi" 1






# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/include/dt-bindings/phy/phy.h" 1
# 8 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e-main.dtsi" 2
# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/include/dt-bindings/mux/mux.h" 1
# 9 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e-main.dtsi" 2
# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/include/dt-bindings/mux/ti-serdes.h" 1
# 10 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e-main.dtsi" 2

/ {
 cmn_refclk: clock-cmnrefclk {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };

 cmn_refclk1: clock-cmnrefclk1 {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };
};

&cbass_main {
 msmc_ram: sram@70000000 {
  compatible = "mmio-sram";
  reg = <0x0 0x70000000 0x0 0x800000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x70000000 0x800000>;

  atf-sram@0 {
   reg = <0x0 0x20000>;
  };
 };

 scm_conf: scm-conf@100000 {
  compatible = "ti,j721e-system-controller", "syscon", "simple-mfd";
  reg = <0 0x00100000 0 0x1c000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x00100000 0x1c000>;

  serdes_ln_ctrl: mux@4080 {
   compatible = "mmio-mux";
   reg = <0x00004080 0x50>;
   #mux-control-cells = <1>;
   mux-reg-masks = <0x4080 0x3>, <0x4084 0x3>,
     <0x4090 0x3>, <0x4094 0x3>,
     <0x40a0 0x3>, <0x40a4 0x3>,
     <0x40b0 0x3>, <0x40b4 0x3>,
     <0x40c0 0x3>, <0x40c4 0x3>, <0x40c8 0x3>, <0x40cc 0x3>;

   idle-states = <0x1>, <0x1>,
          <0x1>, <0x1>,
          <0x1>, <0x1>,
          <(-1)>, <0x2>,
          <0x0>, <0x0>,
          <0x0>, <0x0>;
  };

  usb_serdes_mux: mux-controller@4000 {
   compatible = "mmio-mux";
   #mux-control-cells = <1>;
   mux-reg-masks = <0x4000 0x8000000>,
     <0x4010 0x8000000>;
     };
 };

 gic500: interrupt-controller@1800000 {
  compatible = "arm,gic-v3";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x00 0x01800000 0x00 0x10000>,
        <0x00 0x01900000 0x00 0x100000>;


  interrupts = <1 9 4>;

  gic_its: msi-controller@1820000 {
   compatible = "arm,gic-v3-its";
   reg = <0x00 0x01820000 0x00 0x10000>;
   socionext,synquacer-pre-its = <0x1000000 0x400000>;
   msi-controller;
   #msi-cells = <1>;
  };
 };

 main_gpio_intr: interrupt-controller@a00000 {
  compatible = "ti,sci-intr";
  reg = <0x00 0x00a00000 0x00 0x800>;
  ti,intr-trigger-type = <1>;
  interrupt-controller;
  interrupt-parent = <&gic500>;
  #interrupt-cells = <1>;
  ti,sci = <&dmsc>;
  ti,sci-dev-id = <131>;
  ti,interrupt-ranges = <8 392 56>;
 };

 main_navss: bus@30000000 {
  compatible = "simple-mfd";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x30000000 0x00 0x30000000 0x00 0x0c400000>;
  dma-coherent;
  dma-ranges;

  ti,sci-dev-id = <199>;

  main_navss_intr: interrupt-controller@310e0000 {
   compatible = "ti,sci-intr";
   reg = <0x0 0x310e0000 0x0 0x4000>;
   ti,intr-trigger-type = <4>;
   interrupt-controller;
   interrupt-parent = <&gic500>;
   #interrupt-cells = <1>;
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <213>;
   ti,interrupt-ranges = <0 64 64>,
           <64 448 64>,
           <128 672 64>;
  };

  main_udmass_inta: interrupt-controller@33d00000 {
   compatible = "ti,sci-inta";
   reg = <0x0 0x33d00000 0x0 0x100000>;
   interrupt-controller;
   interrupt-parent = <&main_navss_intr>;
   msi-controller;
   #interrupt-cells = <0>;
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <209>;
   ti,interrupt-ranges = <0 0 256>;
  };

  secure_proxy_main: mailbox@32c00000 {
   compatible = "ti,am654-secure-proxy";
   #mbox-cells = <1>;
   reg-names = "target_data", "rt", "scfg";
   reg = <0x00 0x32c00000 0x00 0x100000>,
         <0x00 0x32400000 0x00 0x100000>,
         <0x00 0x32800000 0x00 0x100000>;
   interrupt-names = "rx_011";
   interrupts = <0 37 4>;
  };

  smmu0: iommu@36600000 {
   compatible = "arm,smmu-v3";
   reg = <0x0 0x36600000 0x0 0x100000>;
   interrupt-parent = <&gic500>;
   interrupts = <0 772 1>,
         <0 768 1>;
   interrupt-names = "eventq", "gerror";
   #iommu-cells = <1>;
  };

  hwspinlock: spinlock@30e00000 {
   compatible = "ti,am654-hwspinlock";
   reg = <0x00 0x30e00000 0x00 0x1000>;
   #hwlock-cells = <1>;
  };

  mailbox0_cluster0: mailbox@31f80000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f80000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
  };

  mailbox0_cluster1: mailbox@31f81000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f81000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
  };

  mailbox0_cluster2: mailbox@31f82000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f82000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
  };

  mailbox0_cluster3: mailbox@31f83000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f83000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
  };

  mailbox0_cluster4: mailbox@31f84000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f84000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
  };

  mailbox0_cluster5: mailbox@31f85000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f85000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
  };

  mailbox0_cluster6: mailbox@31f86000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f86000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
  };

  mailbox0_cluster7: mailbox@31f87000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f87000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
  };

  mailbox0_cluster8: mailbox@31f88000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f88000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
  };

  mailbox0_cluster9: mailbox@31f89000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f89000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
  };

  mailbox0_cluster10: mailbox@31f8a000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f8a000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
  };

  mailbox0_cluster11: mailbox@31f8b000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f8b000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
  };

  main_ringacc: ringacc@3c000000 {
   compatible = "ti,am654-navss-ringacc";
   reg = <0x0 0x3c000000 0x0 0x400000>,
    <0x0 0x38000000 0x0 0x400000>,
    <0x0 0x31120000 0x0 0x100>,
    <0x0 0x33000000 0x0 0x40000>;
   reg-names = "rt", "fifos", "proxy_gcfg", "proxy_target";
   ti,num-rings = <1024>;
   ti,sci-rm-range-gp-rings = <0x1>;
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <211>;
   msi-parent = <&main_udmass_inta>;
  };

  main_udmap: dma-controller@31150000 {
   compatible = "ti,j721e-navss-main-udmap";
   reg = <0x0 0x31150000 0x0 0x100>,
    <0x0 0x34000000 0x0 0x100000>,
    <0x0 0x35000000 0x0 0x100000>;
   reg-names = "gcfg", "rchanrt", "tchanrt";
   msi-parent = <&main_udmass_inta>;
   #dma-cells = <1>;

   ti,sci = <&dmsc>;
   ti,sci-dev-id = <212>;
   ti,ringacc = <&main_ringacc>;

   ti,sci-rm-range-tchan = <0x0d>,
      <0x0f>,
      <0x10>;
   ti,sci-rm-range-rchan = <0x0a>,
      <0x0b>,
      <0x0c>;
   ti,sci-rm-range-rflow = <0x00>;
  };

  cpts@310d0000 {
   compatible = "ti,j721e-cpts";
   reg = <0x0 0x310d0000 0x0 0x400>;
   reg-names = "cpts";
   clocks = <&k3_clks 201 1>;
   clock-names = "cpts";
   interrupts-extended = <&main_navss_intr 391>;
   interrupt-names = "cpts";
   ti,cpts-periodic-outputs = <6>;
   ti,cpts-ext-ts-inputs = <8>;
  };
 };

 main_crypto: crypto@4e00000 {
  compatible = "ti,j721e-sa2ul";
  reg = <0x0 0x4e00000 0x0 0x1200>;
  power-domains = <&k3_pds 264 1>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x0 0x04e00000 0x00 0x04e00000 0x0 0x30000>;

  dmas = <&main_udmap 0xc000>, <&main_udmap 0x4000>,
    <&main_udmap 0x4001>;
  dma-names = "tx", "rx1", "rx2";
  dma-coherent;

  rng: rng@4e10000 {
   compatible = "inside-secure,safexcel-eip76";
   reg = <0x0 0x4e10000 0x0 0x7d>;
   interrupts = <0 11 4>;
   clocks = <&k3_clks 264 1>;
  };
 };

 main_pmx0: pinctrl@11c000 {
  compatible = "pinctrl-single";

  reg = <0x0 0x11c000 0x0 0x2b4>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 serdes_wiz0: wiz@5000000 {
  compatible = "ti,j721e-wiz-16g";
  #address-cells = <1>;
  #size-cells = <1>;
  power-domains = <&k3_pds 292 1>;
  clocks = <&k3_clks 292 5>, <&k3_clks 292 11>, <&cmn_refclk>;
  clock-names = "fck", "core_ref_clk", "ext_ref_clk";
  assigned-clocks = <&k3_clks 292 11>, <&k3_clks 292 0>;
  assigned-clock-parents = <&k3_clks 292 15>, <&k3_clks 292 4>;
  num-lanes = <2>;
  #reset-cells = <1>;
  ranges = <0x5000000 0x0 0x5000000 0x10000>;

  wiz0_pll0_refclk: pll0-refclk {
   clocks = <&k3_clks 292 11>, <&cmn_refclk>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz0_pll0_refclk>;
   assigned-clock-parents = <&k3_clks 292 11>;
  };

  wiz0_pll1_refclk: pll1-refclk {
   clocks = <&k3_clks 292 0>, <&cmn_refclk1>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz0_pll1_refclk>;
   assigned-clock-parents = <&k3_clks 292 0>;
  };

  wiz0_refclk_dig: refclk-dig {
   clocks = <&k3_clks 292 11>, <&k3_clks 292 0>, <&cmn_refclk>, <&cmn_refclk1>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz0_refclk_dig>;
   assigned-clock-parents = <&k3_clks 292 11>;
  };

  wiz0_cmn_refclk_dig_div: cmn-refclk-dig-div {
   clocks = <&wiz0_refclk_dig>;
   #clock-cells = <0>;
  };

  wiz0_cmn_refclk1_dig_div: cmn-refclk1-dig-div {
   clocks = <&wiz0_pll1_refclk>;
   #clock-cells = <0>;
  };

  serdes0: serdes@5000000 {
   compatible = "ti,sierra-phy-t0";
   reg-names = "serdes";
   reg = <0x5000000 0x10000>;
   #address-cells = <1>;
   #size-cells = <0>;
   #clock-cells = <1>;
   resets = <&serdes_wiz0 0>;
   reset-names = "sierra_reset";
   clocks = <&wiz0_cmn_refclk_dig_div>, <&wiz0_cmn_refclk1_dig_div>,
     <&wiz0_pll0_refclk>, <&wiz0_pll1_refclk>;
   clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div",
          "pll0_refclk", "pll1_refclk";
  };
 };

 serdes_wiz1: wiz@5010000 {
  compatible = "ti,j721e-wiz-16g";
  #address-cells = <1>;
  #size-cells = <1>;
  power-domains = <&k3_pds 293 1>;
  clocks = <&k3_clks 293 5>, <&k3_clks 293 13>, <&cmn_refclk>;
  clock-names = "fck", "core_ref_clk", "ext_ref_clk";
  assigned-clocks = <&k3_clks 293 13>, <&k3_clks 293 0>;
  assigned-clock-parents = <&k3_clks 293 17>, <&k3_clks 293 4>;
  num-lanes = <2>;
  #reset-cells = <1>;
  ranges = <0x5010000 0x0 0x5010000 0x10000>;

  wiz1_pll0_refclk: pll0-refclk {
   clocks = <&k3_clks 293 13>, <&cmn_refclk>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz1_pll0_refclk>;
   assigned-clock-parents = <&k3_clks 293 13>;
  };

  wiz1_pll1_refclk: pll1-refclk {
   clocks = <&k3_clks 293 0>, <&cmn_refclk1>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz1_pll1_refclk>;
   assigned-clock-parents = <&k3_clks 293 0>;
  };

  wiz1_refclk_dig: refclk-dig {
   clocks = <&k3_clks 293 13>, <&k3_clks 293 0>, <&cmn_refclk>, <&cmn_refclk1>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz1_refclk_dig>;
   assigned-clock-parents = <&k3_clks 293 13>;
  };

  wiz1_cmn_refclk_dig_div: cmn-refclk-dig-div{
   clocks = <&wiz1_refclk_dig>;
   #clock-cells = <0>;
  };

  wiz1_cmn_refclk1_dig_div: cmn-refclk1-dig-div {
   clocks = <&wiz1_pll1_refclk>;
   #clock-cells = <0>;
  };

  serdes1: serdes@5010000 {
   compatible = "ti,sierra-phy-t0";
   reg-names = "serdes";
   reg = <0x5010000 0x10000>;
   #address-cells = <1>;
   #size-cells = <0>;
   #clock-cells = <1>;
   resets = <&serdes_wiz1 0>;
   reset-names = "sierra_reset";
   clocks = <&wiz1_cmn_refclk_dig_div>, <&wiz1_cmn_refclk1_dig_div>,
     <&wiz1_pll0_refclk>, <&wiz1_pll1_refclk>;
   clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div",
          "pll0_refclk", "pll1_refclk";
  };
 };

 serdes_wiz2: wiz@5020000 {
  compatible = "ti,j721e-wiz-16g";
  #address-cells = <1>;
  #size-cells = <1>;
  power-domains = <&k3_pds 294 1>;
  clocks = <&k3_clks 294 5>, <&k3_clks 294 11>, <&cmn_refclk>;
  clock-names = "fck", "core_ref_clk", "ext_ref_clk";
  assigned-clocks = <&k3_clks 294 11>, <&k3_clks 294 0>;
  assigned-clock-parents = <&k3_clks 294 15>, <&k3_clks 294 4>;
  num-lanes = <2>;
  #reset-cells = <1>;
  ranges = <0x5020000 0x0 0x5020000 0x10000>;

  wiz2_pll0_refclk: pll0-refclk {
   clocks = <&k3_clks 294 11>, <&cmn_refclk>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz2_pll0_refclk>;
   assigned-clock-parents = <&k3_clks 294 11>;
  };

  wiz2_pll1_refclk: pll1-refclk {
   clocks = <&k3_clks 294 0>, <&cmn_refclk1>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz2_pll1_refclk>;
   assigned-clock-parents = <&k3_clks 294 0>;
  };

  wiz2_refclk_dig: refclk-dig {
   clocks = <&k3_clks 294 11>, <&k3_clks 294 0>, <&cmn_refclk>, <&cmn_refclk1>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz2_refclk_dig>;
   assigned-clock-parents = <&k3_clks 294 11>;
  };

  wiz2_cmn_refclk_dig_div: cmn-refclk-dig-div {
   clocks = <&wiz2_refclk_dig>;
   #clock-cells = <0>;
  };

  wiz2_cmn_refclk1_dig_div: cmn-refclk1-dig-div {
   clocks = <&wiz2_pll1_refclk>;
   #clock-cells = <0>;
  };

  serdes2: serdes@5020000 {
   compatible = "ti,sierra-phy-t0";
   reg-names = "serdes";
   reg = <0x5020000 0x10000>;
   #address-cells = <1>;
   #size-cells = <0>;
   #clock-cells = <1>;
   resets = <&serdes_wiz2 0>;
   reset-names = "sierra_reset";
   clocks = <&wiz2_cmn_refclk_dig_div>, <&wiz2_cmn_refclk1_dig_div>,
     <&wiz2_pll0_refclk>, <&wiz2_pll1_refclk>;
   clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div",
          "pll0_refclk", "pll1_refclk";
  };
 };

 serdes_wiz3: wiz@5030000 {
  compatible = "ti,j721e-wiz-16g";
  #address-cells = <1>;
  #size-cells = <1>;
  power-domains = <&k3_pds 295 1>;
  clocks = <&k3_clks 295 5>, <&k3_clks 295 9>, <&cmn_refclk>;
  clock-names = "fck", "core_ref_clk", "ext_ref_clk";
  assigned-clocks = <&k3_clks 295 9>, <&k3_clks 295 0>;
  assigned-clock-parents = <&k3_clks 295 13>, <&k3_clks 295 4>;
  num-lanes = <2>;
  #reset-cells = <1>;
  ranges = <0x5030000 0x0 0x5030000 0x10000>;

  wiz3_pll0_refclk: pll0-refclk {
   clocks = <&k3_clks 295 9>, <&cmn_refclk>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz3_pll0_refclk>;
   assigned-clock-parents = <&k3_clks 295 9>;
  };

  wiz3_pll1_refclk: pll1-refclk {
   clocks = <&k3_clks 295 0>, <&cmn_refclk1>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz3_pll1_refclk>;
   assigned-clock-parents = <&k3_clks 295 0>;
  };

  wiz3_refclk_dig: refclk-dig {
   clocks = <&k3_clks 295 9>, <&k3_clks 295 0>, <&cmn_refclk>, <&cmn_refclk1>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz3_refclk_dig>;
   assigned-clock-parents = <&k3_clks 295 9>;
  };

  wiz3_cmn_refclk_dig_div: cmn-refclk-dig-div {
   clocks = <&wiz3_refclk_dig>;
   #clock-cells = <0>;
  };

  wiz3_cmn_refclk1_dig_div: cmn-refclk1-dig-div {
   clocks = <&wiz3_pll1_refclk>;
   #clock-cells = <0>;
  };

  serdes3: serdes@5030000 {
   compatible = "ti,sierra-phy-t0";
   reg-names = "serdes";
   reg = <0x5030000 0x10000>;
   #address-cells = <1>;
   #size-cells = <0>;
   #clock-cells = <1>;
   resets = <&serdes_wiz3 0>;
   reset-names = "sierra_reset";
   clocks = <&wiz3_cmn_refclk_dig_div>, <&wiz3_cmn_refclk1_dig_div>,
     <&wiz3_pll0_refclk>, <&wiz3_pll1_refclk>;
   clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div",
          "pll0_refclk", "pll1_refclk";
  };
 };

 pcie0_rc: pcie@2900000 {
  compatible = "ti,j721e-pcie-host";
  reg = <0x00 0x02900000 0x00 0x1000>,
        <0x00 0x02907000 0x00 0x400>,
        <0x00 0x0d000000 0x00 0x00800000>,
        <0x00 0x10000000 0x00 0x00001000>;
  reg-names = "intd_cfg", "user_cfg", "reg", "cfg";
  interrupt-names = "link_state";
  interrupts = <0 318 1>;
  device_type = "pci";
  ti,syscon-pcie-ctrl = <&scm_conf 0x4070>;
  max-link-speed = <3>;
  num-lanes = <2>;
  power-domains = <&k3_pds 239 1>;
  clocks = <&k3_clks 239 1>;
  clock-names = "fck";
  #address-cells = <3>;
  #size-cells = <2>;
  bus-range = <0x0 0xf>;
  vendor-id = <0x104c>;
  device-id = <0xb00d>;
  msi-map = <0x0 &gic_its 0x0 0x10000>;
  dma-coherent;
  ranges = <0x01000000 0x0 0x10001000 0x0 0x10001000 0x0 0x0010000>,
    <0x02000000 0x0 0x10011000 0x0 0x10011000 0x0 0x7fef000>;
  dma-ranges = <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>;
 };

 pcie0_ep: pcie-ep@2900000 {
  compatible = "ti,j721e-pcie-ep";
  reg = <0x00 0x02900000 0x00 0x1000>,
        <0x00 0x02907000 0x00 0x400>,
        <0x00 0x0d000000 0x00 0x00800000>,
        <0x00 0x10000000 0x00 0x08000000>;
  reg-names = "intd_cfg", "user_cfg", "reg", "mem";
  interrupt-names = "link_state";
  interrupts = <0 318 1>;
  ti,syscon-pcie-ctrl = <&scm_conf 0x4070>;
  max-link-speed = <3>;
  num-lanes = <2>;
  power-domains = <&k3_pds 239 1>;
  clocks = <&k3_clks 239 1>;
  clock-names = "fck";
  max-functions = /bits/ 8 <6>;
  max-virtual-functions = /bits/ 16 <4 4 4 4 0 0>;
  dma-coherent;
 };

 pcie1_rc: pcie@2910000 {
  compatible = "ti,j721e-pcie-host";
  reg = <0x00 0x02910000 0x00 0x1000>,
        <0x00 0x02917000 0x00 0x400>,
        <0x00 0x0d800000 0x00 0x00800000>,
        <0x00 0x18000000 0x00 0x00001000>;
  reg-names = "intd_cfg", "user_cfg", "reg", "cfg";
  interrupt-names = "link_state";
  interrupts = <0 330 1>;
  device_type = "pci";
  ti,syscon-pcie-ctrl = <&scm_conf 0x4074>;
  max-link-speed = <3>;
  num-lanes = <2>;
  power-domains = <&k3_pds 240 1>;
  clocks = <&k3_clks 240 1>;
  clock-names = "fck";
  #address-cells = <3>;
  #size-cells = <2>;
  bus-range = <0x0 0xf>;
  vendor-id = <0x104c>;
  device-id = <0xb00d>;
  msi-map = <0x0 &gic_its 0x10000 0x10000>;
  dma-coherent;
  ranges = <0x01000000 0x0 0x18001000 0x0 0x18001000 0x0 0x0010000>,
    <0x02000000 0x0 0x18011000 0x0 0x18011000 0x0 0x7fef000>;
  dma-ranges = <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>;
 };

 pcie1_ep: pcie-ep@2910000 {
  compatible = "ti,j721e-pcie-ep";
  reg = <0x00 0x02910000 0x00 0x1000>,
        <0x00 0x02917000 0x00 0x400>,
        <0x00 0x0d800000 0x00 0x00800000>,
        <0x00 0x18000000 0x00 0x08000000>;
  reg-names = "intd_cfg", "user_cfg", "reg", "mem";
  interrupt-names = "link_state";
  interrupts = <0 330 1>;
  ti,syscon-pcie-ctrl = <&scm_conf 0x4074>;
  max-link-speed = <3>;
  num-lanes = <2>;
  power-domains = <&k3_pds 240 1>;
  clocks = <&k3_clks 240 1>;
  clock-names = "fck";
  max-functions = /bits/ 8 <6>;
  max-virtual-functions = /bits/ 16 <4 4 4 4 0 0>;
  dma-coherent;
 };

 pcie2_rc: pcie@2920000 {
  compatible = "ti,j721e-pcie-host";
  reg = <0x00 0x02920000 0x00 0x1000>,
        <0x00 0x02927000 0x00 0x400>,
        <0x00 0x0e000000 0x00 0x00800000>,
        <0x44 0x00000000 0x00 0x00001000>;
  reg-names = "intd_cfg", "user_cfg", "reg", "cfg";
  interrupt-names = "link_state";
  interrupts = <0 342 1>;
  device_type = "pci";
  ti,syscon-pcie-ctrl = <&scm_conf 0x4078>;
  max-link-speed = <3>;
  num-lanes = <2>;
  power-domains = <&k3_pds 241 1>;
  clocks = <&k3_clks 241 1>;
  clock-names = "fck";
  #address-cells = <3>;
  #size-cells = <2>;
  bus-range = <0x0 0xf>;
  vendor-id = <0x104c>;
  device-id = <0xb00d>;
  msi-map = <0x0 &gic_its 0x20000 0x10000>;
  dma-coherent;
  ranges = <0x01000000 0x0 0x00001000 0x44 0x00001000 0x0 0x0010000>,
    <0x02000000 0x0 0x00011000 0x44 0x00011000 0x0 0x7fef000>;
  dma-ranges = <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>;
 };

 pcie2_ep: pcie-ep@2920000 {
  compatible = "ti,j721e-pcie-ep";
  reg = <0x00 0x02920000 0x00 0x1000>,
        <0x00 0x02927000 0x00 0x400>,
        <0x00 0x0e000000 0x00 0x00800000>,
        <0x44 0x00000000 0x00 0x08000000>;
  reg-names = "intd_cfg", "user_cfg", "reg", "mem";
  interrupt-names = "link_state";
  interrupts = <0 342 1>;
  ti,syscon-pcie-ctrl = <&scm_conf 0x4078>;
  max-link-speed = <3>;
  num-lanes = <2>;
  power-domains = <&k3_pds 241 1>;
  clocks = <&k3_clks 241 1>;
  clock-names = "fck";
  max-functions = /bits/ 8 <6>;
  max-virtual-functions = /bits/ 16 <4 4 4 4 0 0>;
  dma-coherent;
 };

 pcie3_rc: pcie@2930000 {
  compatible = "ti,j721e-pcie-host";
  reg = <0x00 0x02930000 0x00 0x1000>,
        <0x00 0x02937000 0x00 0x400>,
        <0x00 0x0e800000 0x00 0x00800000>,
        <0x44 0x10000000 0x00 0x00001000>;
  reg-names = "intd_cfg", "user_cfg", "reg", "cfg";
  interrupt-names = "link_state";
  interrupts = <0 354 1>;
  device_type = "pci";
  ti,syscon-pcie-ctrl = <&scm_conf 0x407c>;
  max-link-speed = <3>;
  num-lanes = <2>;
  power-domains = <&k3_pds 242 1>;
  clocks = <&k3_clks 242 1>;
  clock-names = "fck";
  #address-cells = <3>;
  #size-cells = <2>;
  bus-range = <0x0 0xf>;
  vendor-id = <0x104c>;
  device-id = <0xb00d>;
  msi-map = <0x0 &gic_its 0x30000 0x10000>;
  dma-coherent;
  ranges = <0x01000000 0x0 0x00001000 0x44 0x10001000 0x0 0x0010000>,
    <0x02000000 0x0 0x00011000 0x44 0x10011000 0x0 0x7fef000>;
  dma-ranges = <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>;
 };

 pcie3_ep: pcie-ep@2930000 {
  compatible = "ti,j721e-pcie-ep";
  reg = <0x00 0x02930000 0x00 0x1000>,
        <0x00 0x02937000 0x00 0x400>,
        <0x00 0x0e800000 0x00 0x00800000>,
        <0x44 0x10000000 0x00 0x08000000>;
  reg-names = "intd_cfg", "user_cfg", "reg", "mem";
  interrupt-names = "link_state";
  interrupts = <0 354 1>;
  ti,syscon-pcie-ctrl = <&scm_conf 0x407c>;
  max-link-speed = <3>;
  num-lanes = <2>;
  power-domains = <&k3_pds 242 1>;
  clocks = <&k3_clks 242 1>;
  clock-names = "fck";
  max-functions = /bits/ 8 <6>;
  max-virtual-functions = /bits/ 16 <4 4 4 4 0 0>;
  dma-coherent;
  #address-cells = <2>;
  #size-cells = <2>;
 };

 main_uart0: serial@2800000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02800000 0x00 0x100>;
  interrupts = <0 192 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 146 1>;
  clocks = <&k3_clks 146 0>;
  clock-names = "fclk";
 };

 main_uart1: serial@2810000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02810000 0x00 0x100>;
  interrupts = <0 193 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 278 1>;
  clocks = <&k3_clks 278 0>;
  clock-names = "fclk";
 };

 main_uart2: serial@2820000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02820000 0x00 0x100>;
  interrupts = <0 194 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 279 1>;
  clocks = <&k3_clks 279 0>;
  clock-names = "fclk";
 };

 main_uart3: serial@2830000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02830000 0x00 0x100>;
  interrupts = <0 195 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 280 1>;
  clocks = <&k3_clks 280 0>;
  clock-names = "fclk";
 };

 main_uart4: serial@2840000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02840000 0x00 0x100>;
  interrupts = <0 196 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 281 1>;
  clocks = <&k3_clks 281 0>;
  clock-names = "fclk";
 };

 main_uart5: serial@2850000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02850000 0x00 0x100>;
  interrupts = <0 197 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 282 1>;
  clocks = <&k3_clks 282 0>;
  clock-names = "fclk";
 };

 main_uart6: serial@2860000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02860000 0x00 0x100>;
  interrupts = <0 198 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 283 1>;
  clocks = <&k3_clks 283 0>;
  clock-names = "fclk";
 };

 main_uart7: serial@2870000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02870000 0x00 0x100>;
  interrupts = <0 199 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 284 1>;
  clocks = <&k3_clks 284 0>;
  clock-names = "fclk";
 };

 main_uart8: serial@2880000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02880000 0x00 0x100>;
  interrupts = <0 248 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 285 1>;
  clocks = <&k3_clks 285 0>;
  clock-names = "fclk";
 };

 main_uart9: serial@2890000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02890000 0x00 0x100>;
  interrupts = <0 249 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 286 1>;
  clocks = <&k3_clks 286 0>;
  clock-names = "fclk";
 };

 main_gpio0: gpio@600000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00600000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <256>, <257>, <258>, <259>,
        <260>, <261>, <262>, <263>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <128>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 105 1>;
  clocks = <&k3_clks 105 0>;
  clock-names = "gpio";
 };

 main_gpio1: gpio@601000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00601000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <288>, <289>, <290>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <36>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 106 1>;
  clocks = <&k3_clks 106 0>;
  clock-names = "gpio";
 };

 main_gpio2: gpio@610000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00610000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <264>, <265>, <266>, <267>,
        <268>, <269>, <270>, <271>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <128>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 107 1>;
  clocks = <&k3_clks 107 0>;
  clock-names = "gpio";
 };

 main_gpio3: gpio@611000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00611000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <292>, <293>, <294>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <36>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 108 1>;
  clocks = <&k3_clks 108 0>;
  clock-names = "gpio";
 };

 main_gpio4: gpio@620000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00620000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <272>, <273>, <274>, <275>,
        <276>, <277>, <278>, <279>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <128>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 109 1>;
  clocks = <&k3_clks 109 0>;
  clock-names = "gpio";
 };

 main_gpio5: gpio@621000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00621000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <296>, <297>, <298>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <36>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 110 1>;
  clocks = <&k3_clks 110 0>;
  clock-names = "gpio";
 };

 main_gpio6: gpio@630000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00630000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <280>, <281>, <282>, <283>,
        <284>, <285>, <286>, <287>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <128>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 111 1>;
  clocks = <&k3_clks 111 0>;
  clock-names = "gpio";
 };

 main_gpio7: gpio@631000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00631000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <300>, <301>, <302>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <36>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 112 1>;
  clocks = <&k3_clks 112 0>;
  clock-names = "gpio";
 };

 main_sdhci0: mmc@4f80000 {
  compatible = "ti,j721e-sdhci-8bit";
  reg = <0x0 0x4f80000 0x0 0x1000>, <0x0 0x4f88000 0x0 0x400>;
  interrupts = <0 3 4>;
  power-domains = <&k3_pds 91 1>;
  clock-names = "clk_ahb", "clk_xin";
  clocks = <&k3_clks 91 0>, <&k3_clks 91 1>;
  assigned-clocks = <&k3_clks 91 1>;
  assigned-clock-parents = <&k3_clks 91 2>;
  bus-width = <8>;
  mmc-hs200-1_8v;
  mmc-ddr-1_8v;
  ti,otap-del-sel-legacy = <0xf>;
  ti,otap-del-sel-mmc-hs = <0xf>;
  ti,otap-del-sel-ddr52 = <0x5>;
  ti,otap-del-sel-hs200 = <0x6>;
  ti,otap-del-sel-hs400 = <0x0>;
  ti,itap-del-sel-legacy = <0x10>;
  ti,itap-del-sel-mmc-hs = <0xa>;
  ti,itap-del-sel-ddr52 = <0x3>;
  ti,trm-icp = <0x8>;
  ti,strobe-sel = <0x77>;
  dma-coherent;
 };

 main_sdhci1: mmc@4fb0000 {
  compatible = "ti,j721e-sdhci-4bit";
  reg = <0x0 0x04fb0000 0x0 0x1000>, <0x0 0x4fb8000 0x0 0x400>;
  interrupts = <0 4 4>;
  power-domains = <&k3_pds 92 1>;
  clock-names = "clk_ahb", "clk_xin";
  clocks = <&k3_clks 92 5>, <&k3_clks 92 0>;
  assigned-clocks = <&k3_clks 92 0>;
  assigned-clock-parents = <&k3_clks 92 1>;
  ti,otap-del-sel-legacy = <0x0>;
  ti,otap-del-sel-sd-hs = <0xf>;
  ti,otap-del-sel-sdr12 = <0xf>;
  ti,otap-del-sel-sdr25 = <0xf>;
  ti,otap-del-sel-sdr50 = <0xc>;
  ti,otap-del-sel-ddr50 = <0xc>;
  ti,itap-del-sel-legacy = <0x0>;
  ti,itap-del-sel-sd-hs = <0x0>;
  ti,itap-del-sel-sdr12 = <0x0>;
  ti,itap-del-sel-sdr25 = <0x0>;
  ti,itap-del-sel-ddr50 = <0x2>;
  ti,trm-icp = <0x8>;
  ti,clkbuf-sel = <0x7>;
  dma-coherent;
  sdhci-caps-mask = <0x2 0x0>;
 };

 main_sdhci2: mmc@4f98000 {
  compatible = "ti,j721e-sdhci-4bit";
  reg = <0x0 0x4f98000 0x0 0x1000>, <0x0 0x4f90000 0x0 0x400>;
  interrupts = <0 5 4>;
  power-domains = <&k3_pds 93 1>;
  clock-names = "clk_ahb", "clk_xin";
  clocks = <&k3_clks 93 5>, <&k3_clks 93 0>;
  assigned-clocks = <&k3_clks 93 0>;
  assigned-clock-parents = <&k3_clks 93 1>;
  ti,otap-del-sel-legacy = <0x0>;
  ti,otap-del-sel-sd-hs = <0xf>;
  ti,otap-del-sel-sdr12 = <0xf>;
  ti,otap-del-sel-sdr25 = <0xf>;
  ti,otap-del-sel-sdr50 = <0xc>;
  ti,otap-del-sel-ddr50 = <0xc>;
  ti,itap-del-sel-legacy = <0x0>;
  ti,itap-del-sel-sd-hs = <0x0>;
  ti,itap-del-sel-sdr12 = <0x0>;
  ti,itap-del-sel-sdr25 = <0x0>;
  ti,itap-del-sel-ddr50 = <0x2>;
  ti,trm-icp = <0x8>;
  ti,clkbuf-sel = <0x7>;
  dma-coherent;
  sdhci-caps-mask = <0x2 0x0>;
 };

 usbss0: cdns-usb@4104000 {
  compatible = "ti,j721e-usb";
  reg = <0x00 0x4104000 0x00 0x100>;
  dma-coherent;
  power-domains = <&k3_pds 288 1>;
  clocks = <&k3_clks 288 15>, <&k3_clks 288 3>;
  clock-names = "ref", "lpm";
  assigned-clocks = <&k3_clks 288 15>;
  assigned-clock-parents = <&k3_clks 288 16>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  usb0: usb@6000000 {
   compatible = "cdns,usb3";
   reg = <0x00 0x6000000 0x00 0x10000>,
         <0x00 0x6010000 0x00 0x10000>,
         <0x00 0x6020000 0x00 0x10000>;
   reg-names = "otg", "xhci", "dev";
   interrupts = <0 96 4>,
         <0 102 4>,
         <0 120 4>;
   interrupt-names = "host",
       "peripheral",
       "otg";
   maximum-speed = "super-speed";
   dr_mode = "otg";
  };
 };

 usbss1: cdns-usb@4114000 {
  compatible = "ti,j721e-usb";
  reg = <0x00 0x4114000 0x00 0x100>;
  dma-coherent;
  power-domains = <&k3_pds 289 1>;
  clocks = <&k3_clks 289 15>, <&k3_clks 289 3>;
  clock-names = "ref", "lpm";
  assigned-clocks = <&k3_clks 289 15>;
  assigned-clock-parents = <&k3_clks 289 16>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  usb1: usb@6400000 {
   compatible = "cdns,usb3";
   reg = <0x00 0x6400000 0x00 0x10000>,
         <0x00 0x6410000 0x00 0x10000>,
         <0x00 0x6420000 0x00 0x10000>;
   reg-names = "otg", "xhci", "dev";
   interrupts = <0 104 4>,
         <0 110 4>,
         <0 121 4>;
   interrupt-names = "host",
       "peripheral",
       "otg";
   maximum-speed = "super-speed";
   dr_mode = "otg";
  };
 };

 main_i2c0: i2c@2000000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x0 0x2000000 0x0 0x100>;
  interrupts = <0 200 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 187 0>;
  power-domains = <&k3_pds 187 0>;
 };

 main_i2c1: i2c@2010000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x0 0x2010000 0x0 0x100>;
  interrupts = <0 201 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 188 0>;
  power-domains = <&k3_pds 188 1>;
 };

 main_i2c2: i2c@2020000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x0 0x2020000 0x0 0x100>;
  interrupts = <0 202 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 189 0>;
  power-domains = <&k3_pds 189 1>;
 };

 main_i2c3: i2c@2030000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x0 0x2030000 0x0 0x100>;
  interrupts = <0 203 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 190 0>;
  power-domains = <&k3_pds 190 1>;
 };

 main_i2c4: i2c@2040000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x0 0x2040000 0x0 0x100>;
  interrupts = <0 204 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 191 0>;
  power-domains = <&k3_pds 191 1>;
 };

 main_i2c5: i2c@2050000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x0 0x2050000 0x0 0x100>;
  interrupts = <0 205 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 192 0>;
  power-domains = <&k3_pds 192 1>;
 };

 main_i2c6: i2c@2060000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x0 0x2060000 0x0 0x100>;
  interrupts = <0 206 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 193 0>;
  power-domains = <&k3_pds 193 1>;
 };

 ufs_wrapper: ufs-wrapper@4e80000 {
  compatible = "ti,j721e-ufs";
  reg = <0x0 0x4e80000 0x0 0x100>;
  power-domains = <&k3_pds 277 1>;
  clocks = <&k3_clks 277 1>;
  assigned-clocks = <&k3_clks 277 1>;
  assigned-clock-parents = <&k3_clks 277 4>;
  ranges;
  #address-cells = <2>;
  #size-cells = <2>;

  ufs@4e84000 {
   compatible = "cdns,ufshc-m31-16nm", "jedec,ufs-2.0";
   reg = <0x0 0x4e84000 0x0 0x10000>;
   interrupts = <0 17 4>;
   freq-table-hz = <250000000 250000000>, <19200000 19200000>, <19200000 19200000>;
   clocks = <&k3_clks 277 0>, <&k3_clks 277 1>, <&k3_clks 277 1>;
   clock-names = "core_clk", "phy_clk", "ref_clk";
   dma-coherent;
  };
 };

 dss: dss@4a00000 {
  compatible = "ti,j721e-dss";
  reg =
   <0x00 0x04a00000 0x00 0x10000>,
   <0x00 0x04a10000 0x00 0x10000>,
   <0x00 0x04b00000 0x00 0x10000>,
   <0x00 0x04b10000 0x00 0x10000>,

   <0x00 0x04a20000 0x00 0x10000>,
   <0x00 0x04a30000 0x00 0x10000>,
   <0x00 0x04a50000 0x00 0x10000>,
   <0x00 0x04a60000 0x00 0x10000>,

   <0x00 0x04a70000 0x00 0x10000>,
   <0x00 0x04a90000 0x00 0x10000>,
   <0x00 0x04ab0000 0x00 0x10000>,
   <0x00 0x04ad0000 0x00 0x10000>,

   <0x00 0x04a80000 0x00 0x10000>,
   <0x00 0x04aa0000 0x00 0x10000>,
   <0x00 0x04ac0000 0x00 0x10000>,
   <0x00 0x04ae0000 0x00 0x10000>,
   <0x00 0x04af0000 0x00 0x10000>;

  reg-names = "common_m", "common_s0",
   "common_s1", "common_s2",
   "vidl1", "vidl2","vid1","vid2",
   "ovr1", "ovr2", "ovr3", "ovr4",
   "vp1", "vp2", "vp3", "vp4",
   "wb";

  clocks = <&k3_clks 152 0>,
    <&k3_clks 152 1>,
    <&k3_clks 152 4>,
    <&k3_clks 152 9>,
    <&k3_clks 152 13>;
  clock-names = "fck", "vp1", "vp2", "vp3", "vp4";

  power-domains = <&k3_pds 152 1>;

  interrupts = <0 602 4>,
        <0 603 4>,
        <0 604 4>,
        <0 605 4>;
  interrupt-names = "common_m",
      "common_s0",
      "common_s1",
      "common_s2";

  dss_ports: ports {
   #address-cells = <1>;
   #size-cells = <0>;
  };
 };

 mcasp0: mcasp@2b00000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02b00000 0x0 0x2000>,
   <0x0 0x02b08000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 544 4>,
    <0 545 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc400>, <&main_udmap 0x4400>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 174 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 174 1>;
 };

 mcasp1: mcasp@2b10000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02b10000 0x0 0x2000>,
   <0x0 0x02b18000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 546 4>,
    <0 547 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc401>, <&main_udmap 0x4401>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 175 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 175 1>;
 };

 mcasp2: mcasp@2b20000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02b20000 0x0 0x2000>,
   <0x0 0x02b28000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 548 4>,
    <0 549 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc402>, <&main_udmap 0x4402>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 176 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 176 1>;
 };

 mcasp3: mcasp@2b30000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02b30000 0x0 0x2000>,
   <0x0 0x02b38000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 550 4>,
    <0 551 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc500>, <&main_udmap 0x4500>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 177 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 177 1>;
 };

 mcasp4: mcasp@2b40000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02b40000 0x0 0x2000>,
   <0x0 0x02b48000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 552 4>,
    <0 553 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc501>, <&main_udmap 0x4501>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 178 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 178 1>;
 };

 mcasp5: mcasp@2b50000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02b50000 0x0 0x2000>,
   <0x0 0x02b58000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 554 4>,
    <0 555 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc502>, <&main_udmap 0x4502>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 179 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 179 1>;
 };

 mcasp6: mcasp@2b60000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02b60000 0x0 0x2000>,
   <0x0 0x02b68000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 556 4>,
    <0 557 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc503>, <&main_udmap 0x4503>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 180 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 180 1>;
 };

 mcasp7: mcasp@2b70000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02b70000 0x0 0x2000>,
   <0x0 0x02b78000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 558 4>,
    <0 559 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc504>, <&main_udmap 0x4504>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 181 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 181 1>;
 };

 mcasp8: mcasp@2b80000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02b80000 0x0 0x2000>,
   <0x0 0x02b88000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 560 4>,
    <0 561 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc505>, <&main_udmap 0x4505>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 182 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 182 1>;
 };

 mcasp9: mcasp@2b90000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02b90000 0x0 0x2000>,
   <0x0 0x02b98000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 562 4>,
    <0 563 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc506>, <&main_udmap 0x4506>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 183 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 183 1>;
 };

 mcasp10: mcasp@2ba0000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02ba0000 0x0 0x2000>,
   <0x0 0x02ba8000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 564 4>,
    <0 565 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc507>, <&main_udmap 0x4507>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 184 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 184 1>;
 };

 mcasp11: mcasp@2bb0000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02bb0000 0x0 0x2000>,
   <0x0 0x02bb8000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 566 4>,
    <0 567 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc508>, <&main_udmap 0x4508>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 185 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 185 1>;
 };

 watchdog0: watchdog@2200000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x0 0x2200000 0x0 0x100>;
  clocks = <&k3_clks 252 1>;
  power-domains = <&k3_pds 252 1>;
  assigned-clocks = <&k3_clks 252 1>;
  assigned-clock-parents = <&k3_clks 252 5>;
 };

 watchdog1: watchdog@2210000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x0 0x2210000 0x0 0x100>;
  clocks = <&k3_clks 253 1>;
  power-domains = <&k3_pds 253 1>;
  assigned-clocks = <&k3_clks 253 1>;
  assigned-clock-parents = <&k3_clks 253 5>;
 };

 main_r5fss0: r5fss@5c00000 {
  compatible = "ti,j721e-r5fss";
  ti,cluster-mode = <1>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x5c00000 0x00 0x5c00000 0x20000>,
    <0x5d00000 0x00 0x5d00000 0x20000>;
  power-domains = <&k3_pds 243 1>;

  main_r5fss0_core0: r5f@5c00000 {
   compatible = "ti,j721e-r5f";
   reg = <0x5c00000 0x00008000>,
         <0x5c10000 0x00008000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <245>;
   ti,sci-proc-ids = <0x06 0xff>;
   resets = <&k3_reset 245 1>;
   firmware-name = "j7-main-r5f0_0-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };

  main_r5fss0_core1: r5f@5d00000 {
   compatible = "ti,j721e-r5f";
   reg = <0x5d00000 0x00008000>,
         <0x5d10000 0x00008000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <246>;
   ti,sci-proc-ids = <0x07 0xff>;
   resets = <&k3_reset 246 1>;
   firmware-name = "j7-main-r5f0_1-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };
 };

 main_r5fss1: r5fss@5e00000 {
  compatible = "ti,j721e-r5fss";
  ti,cluster-mode = <1>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x5e00000 0x00 0x5e00000 0x20000>,
    <0x5f00000 0x00 0x5f00000 0x20000>;
  power-domains = <&k3_pds 244 1>;

  main_r5fss1_core0: r5f@5e00000 {
   compatible = "ti,j721e-r5f";
   reg = <0x5e00000 0x00008000>,
         <0x5e10000 0x00008000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <247>;
   ti,sci-proc-ids = <0x08 0xff>;
   resets = <&k3_reset 247 1>;
   firmware-name = "j7-main-r5f1_0-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };

  main_r5fss1_core1: r5f@5f00000 {
   compatible = "ti,j721e-r5f";
   reg = <0x5f00000 0x00008000>,
         <0x5f10000 0x00008000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <248>;
   ti,sci-proc-ids = <0x09 0xff>;
   resets = <&k3_reset 248 1>;
   firmware-name = "j7-main-r5f1_1-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };
 };

 c66_0: dsp@4d80800000 {
  compatible = "ti,j721e-c66-dsp";
  reg = <0x4d 0x80800000 0x00 0x00048000>,
        <0x4d 0x80e00000 0x00 0x00008000>,
        <0x4d 0x80f00000 0x00 0x00008000>;
  reg-names = "l2sram", "l1pram", "l1dram";
  ti,sci = <&dmsc>;
  ti,sci-dev-id = <142>;
  ti,sci-proc-ids = <0x03 0xff>;
  resets = <&k3_reset 142 1>;
  firmware-name = "j7-c66_0-fw";
 };

 c66_1: dsp@4d81800000 {
  compatible = "ti,j721e-c66-dsp";
  reg = <0x4d 0x81800000 0x00 0x00048000>,
        <0x4d 0x81e00000 0x00 0x00008000>,
        <0x4d 0x81f00000 0x00 0x00008000>;
  reg-names = "l2sram", "l1pram", "l1dram";
  ti,sci = <&dmsc>;
  ti,sci-dev-id = <143>;
  ti,sci-proc-ids = <0x04 0xff>;
  resets = <&k3_reset 143 1>;
  firmware-name = "j7-c66_1-fw";
 };

 c71_0: dsp@64800000 {
  compatible = "ti,j721e-c71-dsp";
  reg = <0x00 0x64800000 0x00 0x00080000>,
        <0x00 0x64e00000 0x00 0x0000c000>;
  reg-names = "l2sram", "l1dram";
  ti,sci = <&dmsc>;
  ti,sci-dev-id = <15>;
  ti,sci-proc-ids = <0x30 0xff>;
  resets = <&k3_reset 15 1>;
  firmware-name = "j7-c71_0-fw";
 };

 icssg0: icssg@b000000 {
  compatible = "ti,j721e-icssg";
  reg = <0x00 0xb000000 0x00 0x80000>;
  power-domains = <&k3_pds 119 1>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x00 0x0b000000 0x100000>;

  icssg0_mem: memories@0 {
   reg = <0x0 0x2000>,
         <0x2000 0x2000>,
         <0x10000 0x10000>;
   reg-names = "dram0", "dram1",
        "shrdram2";
  };

  icssg0_cfg: cfg@26000 {
   compatible = "ti,pruss-cfg", "syscon";
   reg = <0x26000 0x200>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x26000 0x2000>;

   clocks {
    #address-cells = <1>;
    #size-cells = <0>;

    icssg0_coreclk_mux: coreclk-mux@3c {
     reg = <0x3c>;
     #clock-cells = <0>;
     clocks = <&k3_clks 119 24>,
       <&k3_clks 119 1>;
     assigned-clocks = <&icssg0_coreclk_mux>;
     assigned-clock-parents = <&k3_clks 119 1>;
    };

    icssg0_iepclk_mux: iepclk-mux@30 {
     reg = <0x30>;
     #clock-cells = <0>;
     clocks = <&k3_clks 119 3>,
       <&icssg0_coreclk_mux>;
     assigned-clocks = <&icssg0_iepclk_mux>;
     assigned-clock-parents = <&icssg0_coreclk_mux>;
    };
   };
  };

  icssg0_mii_rt: mii-rt@32000 {
   compatible = "ti,pruss-mii", "syscon";
   reg = <0x32000 0x100>;
  };

  icssg0_mii_g_rt: mii-g-rt@33000 {
   compatible = "ti,pruss-mii-g", "syscon";
   reg = <0x33000 0x1000>;
  };

  icssg0_intc: interrupt-controller@20000 {
   compatible = "ti,icssg-intc";
   reg = <0x20000 0x2000>;
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupts = <0 254 4>,
         <0 255 4>,
         <0 256 4>,
         <0 257 4>,
         <0 258 4>,
         <0 259 4>,
         <0 260 4>,
         <0 261 4>;
   interrupt-names = "host_intr0", "host_intr1",
       "host_intr2", "host_intr3",
       "host_intr4", "host_intr5",
       "host_intr6", "host_intr7";
  };

  pru0_0: pru@34000 {
   compatible = "ti,j721e-pru";
   reg = <0x34000 0x3000>,
         <0x22000 0x100>,
         <0x22400 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-pru0_0-fw";
  };

  rtu0_0: rtu@4000 {
   compatible = "ti,j721e-rtu";
   reg = <0x4000 0x2000>,
         <0x23000 0x100>,
         <0x23400 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-rtu0_0-fw";
  };

  tx_pru0_0: txpru@a000 {
   compatible = "ti,j721e-tx-pru";
   reg = <0xa000 0x1800>,
         <0x25000 0x100>,
         <0x25400 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-txpru0_0-fw";
  };

  pru0_1: pru@38000 {
   compatible = "ti,j721e-pru";
   reg = <0x38000 0x3000>,
         <0x24000 0x100>,
         <0x24400 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-pru0_1-fw";
  };

  rtu0_1: rtu@6000 {
   compatible = "ti,j721e-rtu";
   reg = <0x6000 0x2000>,
         <0x23800 0x100>,
         <0x23c00 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-rtu0_1-fw";
  };

  tx_pru0_1: txpru@c000 {
   compatible = "ti,j721e-tx-pru";
   reg = <0xc000 0x1800>,
         <0x25800 0x100>,
         <0x25c00 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-txpru0_1-fw";
  };

  icssg0_mdio: mdio@32400 {
   compatible = "ti,davinci_mdio";
   reg = <0x32400 0x100>;
   clocks = <&k3_clks 119 1>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <0>;
   bus_freq = <1000000>;
  };
 };

 icssg1: icssg@b100000 {
  compatible = "ti,j721e-icssg";
  reg = <0x00 0xb100000 0x00 0x80000>;
  power-domains = <&k3_pds 120 1>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x00 0x0b100000 0x100000>;

  icssg1_mem: memories@b100000 {
   reg = <0x0 0x2000>,
         <0x2000 0x2000>,
         <0x10000 0x10000>;
   reg-names = "dram0", "dram1",
        "shrdram2";
  };

  icssg1_cfg: cfg@26000 {
   compatible = "ti,pruss-cfg", "syscon";
   reg = <0x26000 0x200>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x26000 0x2000>;

   clocks {
    #address-cells = <1>;
    #size-cells = <0>;

    icssg1_coreclk_mux: coreclk-mux@3c {
     reg = <0x3c>;
     #clock-cells = <0>;
     clocks = <&k3_clks 120 54>,
       <&k3_clks 120 4>;
     assigned-clocks = <&icssg1_coreclk_mux>;
     assigned-clock-parents = <&k3_clks 120 4>;
    };

    icssg1_iepclk_mux: iepclk-mux@30 {
     reg = <0x30>;
     #clock-cells = <0>;
     clocks = <&k3_clks 120 9>,
       <&icssg1_coreclk_mux>;
     assigned-clocks = <&icssg1_iepclk_mux>;
     assigned-clock-parents = <&icssg1_coreclk_mux>;
    };
   };
  };

  icssg1_mii_rt: mii-rt@32000 {
   compatible = "ti,pruss-mii", "syscon";
   reg = <0x32000 0x100>;
  };

  icssg1_mii_g_rt: mii-g-rt@33000 {
   compatible = "ti,pruss-mii-g", "syscon";
   reg = <0x33000 0x1000>;
  };

  icssg1_intc: interrupt-controller@20000 {
   compatible = "ti,icssg-intc";
   reg = <0x20000 0x2000>;
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupts = <0 262 4>,
         <0 263 4>,
         <0 264 4>,
         <0 265 4>,
         <0 266 4>,
         <0 267 4>,
         <0 268 4>,
         <0 269 4>;
   interrupt-names = "host_intr0", "host_intr1",
       "host_intr2", "host_intr3",
       "host_intr4", "host_intr5",
       "host_intr6", "host_intr7";
  };

  pru1_0: pru@34000 {
   compatible = "ti,j721e-pru";
   reg = <0x34000 0x4000>,
         <0x22000 0x100>,
         <0x22400 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-pru1_0-fw";
  };

  rtu1_0: rtu@4000 {
   compatible = "ti,j721e-rtu";
   reg = <0x4000 0x2000>,
         <0x23000 0x100>,
         <0x23400 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-rtu1_0-fw";
  };

  tx_pru1_0: txpru@a000 {
   compatible = "ti,j721e-tx-pru";
   reg = <0xa000 0x1800>,
         <0x25000 0x100>,
         <0x25400 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-txpru1_0-fw";
  };

  pru1_1: pru@38000 {
   compatible = "ti,j721e-pru";
   reg = <0x38000 0x4000>,
         <0x24000 0x100>,
         <0x24400 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-pru1_1-fw";
  };

  rtu1_1: rtu@6000 {
   compatible = "ti,j721e-rtu";
   reg = <0x6000 0x2000>,
         <0x23800 0x100>,
         <0x23c00 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-rtu1_1-fw";
  };

  tx_pru1_1: txpru@c000 {
   compatible = "ti,j721e-tx-pru";
   reg = <0xc000 0x1800>,
         <0x25800 0x100>,
         <0x25c00 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-txpru1_1-fw";
  };

  icssg1_mdio: mdio@32400 {
   compatible = "ti,davinci_mdio";
   reg = <0x32400 0x100>;
   clocks = <&k3_clks 120 4>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <0>;
   bus_freq = <1000000>;
  };
 };

 main_esm: esm@700000 {
  compatible = "ti,j721e-esm";
  reg = <0x0 0x700000 0x0 0x1000>;
  ti,esm-pins = <344>, <345>;
  bootph-pre-ram;
 };
};
# 185 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e.dtsi" 2
# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e-mcu-wakeup.dtsi" 1







&cbass_mcu_wakeup {
 dmsc: system-controller@44083000 {
  compatible = "ti,k2g-sci";
  ti,host-id = <12>;

  mbox-names = "rx", "tx";

  mboxes= <&secure_proxy_main 11>,
   <&secure_proxy_main 13>;

  reg-names = "debug_messages";
  reg = <0x00 0x44083000 0x0 0x1000>;

  k3_pds: power-controller {
   compatible = "ti,sci-pm-domain";
   #power-domain-cells = <2>;
  };

  k3_clks: clock-controller {
   compatible = "ti,k2g-sci-clk";
   #clock-cells = <2>;
  };

  k3_reset: reset-controller {
   compatible = "ti,sci-reset";
   #reset-cells = <2>;
  };
 };

 mcu_conf: syscon@40f00000 {
  compatible = "syscon", "simple-mfd";
  reg = <0x0 0x40f00000 0x0 0x20000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x40f00000 0x20000>;

  phy_gmii_sel: phy@4040 {
   compatible = "ti,am654-phy-gmii-sel";
   reg = <0x4040 0x4>;
   #phy-cells = <1>;
  };
 };

 chipid@43000014 {
  compatible = "ti,am654-chipid";
  reg = <0x0 0x43000014 0x0 0x4>;
 };

 wkup_pmx0: pinctrl@4301c000 {
  compatible = "pinctrl-single";

  reg = <0x00 0x4301c000 0x00 0x178>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 mcu_ram: sram@41c00000 {
  compatible = "mmio-sram";
  reg = <0x00 0x41c00000 0x00 0x100000>;
  ranges = <0x0 0x00 0x41c00000 0x100000>;
  #address-cells = <1>;
  #size-cells = <1>;
 };

 wkup_uart0: serial@42300000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x42300000 0x00 0x100>;
  interrupts = <0 897 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 287 1>;
  clocks = <&k3_clks 287 0>;
  clock-names = "fclk";
 };

 mcu_uart0: serial@40a00000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x40a00000 0x00 0x100>;
  interrupts = <0 846 4>;
  clock-frequency = <96000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 149 1>;
  clocks = <&k3_clks 149 0>;
  clock-names = "fclk";
 };

 wkup_gpio_intr: interrupt-controller@42200000 {
  compatible = "ti,sci-intr";
  reg = <0x00 0x42200000 0x00 0x400>;
  ti,intr-trigger-type = <1>;
  interrupt-controller;
  interrupt-parent = <&gic500>;
  #interrupt-cells = <1>;
  ti,sci = <&dmsc>;
  ti,sci-dev-id = <137>;
  ti,interrupt-ranges = <16 960 16>;
 };

 wkup_gpio0: gpio@42110000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x42110000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&wkup_gpio_intr>;
  interrupts = <103>, <104>, <105>, <106>, <107>, <108>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <84>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 113 1>;
  clocks = <&k3_clks 113 0>;
  clock-names = "gpio";
 };

 wkup_gpio1: gpio@42100000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x42100000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&wkup_gpio_intr>;
  interrupts = <112>, <113>, <114>, <115>, <116>, <117>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <84>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 114 1>;
  clocks = <&k3_clks 114 0>;
  clock-names = "gpio";
 };

 mcu_i2c0: i2c@40b00000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x0 0x40b00000 0x0 0x100>;
  interrupts = <0 852 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 194 0>;
  power-domains = <&k3_pds 194 1>;
 };

 mcu_i2c1: i2c@40b10000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x0 0x40b10000 0x0 0x100>;
  interrupts = <0 853 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 195 0>;
  power-domains = <&k3_pds 195 1>;
 };

 wkup_i2c0: i2c@42120000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x0 0x42120000 0x0 0x100>;
  interrupts = <0 896 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 197 0>;
  power-domains = <&k3_pds 197 0>;
 };

 fss: fss@47000000 {
  compatible = "syscon", "simple-mfd";
  reg = <0x0 0x47000000 0x0 0x100>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hbmc_mux: hbmc-mux {
   compatible = "mmio-mux";
   #mux-control-cells = <1>;
   mux-reg-masks = <0x4 0x2>;
  };

  hbmc: hyperbus@47034000 {
   compatible = "ti,j721e-hbmc", "ti,am654-hbmc";
   reg = <0x0 0x47030000 0x0 0xc>,
    <0x0 0x47034000 0x0 0x100>,
    <0x5 0x00000000 0x1 0x0000000>;
   power-domains = <&k3_pds 102 1>;
   #address-cells = <2>;
   #size-cells = <1>;
   mux-controls = <&hbmc_mux 0>;
   assigned-clocks = <&k3_clks 102 0>;
   assigned-clock-rates = <250000000>;
  };

  ospi0: spi@47040000 {
   compatible = "ti,am654-ospi", "cdns,qspi-nor";
   reg = <0x0 0x47040000 0x0 0x100>,
    <0x5 0x00000000 0x1 0x0000000>;
   interrupts = <0 840 4>;
   cdns,fifo-depth = <256>;
   cdns,fifo-width = <4>;
   cdns,trigger-address = <0x0>;
   clocks = <&k3_clks 103 0>;
   assigned-clocks = <&k3_clks 103 0>;
   assigned-clock-parents = <&k3_clks 103 2>;
   assigned-clock-rates = <166666666>;
   power-domains = <&k3_pds 103 1>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  ospi1: spi@47050000 {
   compatible = "ti,am654-ospi", "cdns,qspi-nor";
   reg = <0x0 0x47050000 0x0 0x100>,
    <0x7 0x00000000 0x1 0x00000000>;
   interrupts = <0 841 4>;
   cdns,fifo-depth = <256>;
   cdns,fifo-width = <4>;
   cdns,trigger-address = <0x0>;
   clocks = <&k3_clks 104 0>;
   power-domains = <&k3_pds 104 1>;
   #address-cells = <1>;
   #size-cells = <0>;
  };
 };

 tscadc0: tscadc@40200000 {
  compatible = "ti,am3359-tscadc";
  reg = <0x0 0x40200000 0x0 0x1000>;
  interrupts = <0 860 4>;
  power-domains = <&k3_pds 0 1>;
  clocks = <&k3_clks 0 1>;
  assigned-clocks = <&k3_clks 0 3>;
  assigned-clock-rates = <60000000>;
  clock-names = "adc_tsc_fck";
  dmas = <&main_udmap 0x7400>,
   <&main_udmap 0x7401>;
  dma-names = "fifo0", "fifo1";

  adc {
   #io-channel-cells = <1>;
   compatible = "ti,am3359-adc";
  };
 };

 tscadc1: tscadc@40210000 {
  compatible = "ti,am3359-tscadc";
  reg = <0x0 0x40210000 0x0 0x1000>;
  interrupts = <0 861 4>;
  power-domains = <&k3_pds 1 1>;
  clocks = <&k3_clks 1 1>;
  assigned-clocks = <&k3_clks 1 3>;
  assigned-clock-rates = <60000000>;
  clock-names = "adc_tsc_fck";
  dmas = <&main_udmap 0x7402>,
   <&main_udmap 0x7403>;
  dma-names = "fifo0", "fifo1";

  adc {
   #io-channel-cells = <1>;
   compatible = "ti,am3359-adc";
  };
 };

 mcu_navss: bus@28380000 {
  compatible = "simple-mfd";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>;
  dma-coherent;
  dma-ranges;

  ti,sci-dev-id = <232>;

  mcu_ringacc: ringacc@2b800000 {
   compatible = "ti,am654-navss-ringacc";
   reg = <0x0 0x2b800000 0x0 0x400000>,
    <0x0 0x2b000000 0x0 0x400000>,
    <0x0 0x28590000 0x0 0x100>,
    <0x0 0x2a500000 0x0 0x40000>;
   reg-names = "rt", "fifos", "proxy_gcfg", "proxy_target";
   ti,num-rings = <286>;
   ti,sci-rm-range-gp-rings = <0x1>;
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <235>;
   msi-parent = <&main_udmass_inta>;
  };

  mcu_udmap: dma-controller@285c0000 {
   compatible = "ti,j721e-navss-mcu-udmap";
   reg = <0x0 0x285c0000 0x0 0x100>,
    <0x0 0x2a800000 0x0 0x40000>,
    <0x0 0x2aa00000 0x0 0x40000>;
   reg-names = "gcfg", "rchanrt", "tchanrt";
   msi-parent = <&main_udmass_inta>;
   #dma-cells = <1>;

   ti,sci = <&dmsc>;
   ti,sci-dev-id = <236>;
   ti,ringacc = <&mcu_ringacc>;

   ti,sci-rm-range-tchan = <0x0d>,
      <0x0f>;
   ti,sci-rm-range-rchan = <0x0a>,
      <0x0b>;
   ti,sci-rm-range-rflow = <0x00>;
  };
 };

 mcu_cpsw: ethernet@46000000 {
  compatible = "ti,j721e-cpsw-nuss";
  #address-cells = <2>;
  #size-cells = <2>;
  reg = <0x0 0x46000000 0x0 0x200000>;
  reg-names = "cpsw_nuss";
  ranges = <0x0 0x0 0x0 0x46000000 0x0 0x200000>;
  dma-coherent;
  clocks = <&k3_clks 18 22>;
  clock-names = "fck";
  power-domains = <&k3_pds 18 1>;

  dmas = <&mcu_udmap 0xf000>,
         <&mcu_udmap 0xf001>,
         <&mcu_udmap 0xf002>,
         <&mcu_udmap 0xf003>,
         <&mcu_udmap 0xf004>,
         <&mcu_udmap 0xf005>,
         <&mcu_udmap 0xf006>,
         <&mcu_udmap 0xf007>,
         <&mcu_udmap 0x7000>;
  dma-names = "tx0", "tx1", "tx2", "tx3",
       "tx4", "tx5", "tx6", "tx7",
       "rx";

  ethernet-ports {
   #address-cells = <1>;
   #size-cells = <0>;

   cpsw_port1: port@1 {
    reg = <1>;
    ti,mac-only;
    label = "port1";
    ti,syscon-efuse = <&mcu_conf 0x200>;
    phys = <&phy_gmii_sel 1>;
   };
  };

  davinci_mdio: mdio@f00 {
   compatible = "ti,cpsw-mdio","ti,davinci_mdio";
   reg = <0x0 0xf00 0x0 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&k3_clks 18 22>;
   clock-names = "fck";
   bus_freq = <1000000>;
  };

  cpts@3d000 {
   compatible = "ti,am65-cpts";
   reg = <0x0 0x3d000 0x0 0x400>;
   clocks = <&k3_clks 18 2>;
   clock-names = "cpts";
   interrupts-extended = <&gic500 0 858 4>;
   interrupt-names = "cpts";
   ti,cpts-ext-ts-inputs = <4>;
   ti,cpts-periodic-outputs = <2>;
  };
 };

 mcu_r5fss0: r5fss@41000000 {
  compatible = "ti,j721e-r5fss";
  ti,cluster-mode = <1>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x41000000 0x00 0x41000000 0x20000>,
    <0x41400000 0x00 0x41400000 0x20000>;
  power-domains = <&k3_pds 249 1>;

  mcu_r5fss0_core0: r5f@41000000 {
   compatible = "ti,j721e-r5f";
   reg = <0x41000000 0x00008000>,
         <0x41010000 0x00008000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <250>;
   ti,sci-proc-ids = <0x01 0xff>;
   resets = <&k3_reset 250 1>;
   firmware-name = "j7-mcu-r5f0_0-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };

  mcu_r5fss0_core1: r5f@41400000 {
   compatible = "ti,j721e-r5f";
   reg = <0x41400000 0x00008000>,
         <0x41410000 0x00008000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <251>;
   ti,sci-proc-ids = <0x02 0xff>;
   resets = <&k3_reset 251 1>;
   firmware-name = "j7-mcu-r5f0_1-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };
 };
};
# 186 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e.dtsi" 2
# 9 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e-som-p0.dtsi" 2

/ {
 memory@80000000 {
  device_type = "memory";

  reg = <0x00000000 0x80000000 0x00000000 0x80000000>,
        <0x00000008 0x80000000 0x00000000 0x80000000>;
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  secure_ddr: optee@9e800000 {
   reg = <0x00 0x9e800000 0x00 0x01800000>;
   alignment = <0x1000>;
   no-map;
  };

  mcu_r5fss0_core0_dma_memory_region: r5f-dma-memory@a0000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa0000000 0x00 0x100000>;
   no-map;
  };

  mcu_r5fss0_core0_memory_region: r5f-memory@a0100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa0100000 0x00 0xf00000>;
   no-map;
  };

  mcu_r5fss0_core1_dma_memory_region: r5f-dma-memory@a1000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa1000000 0x00 0x100000>;
   no-map;
  };

  mcu_r5fss0_core1_memory_region: r5f-memory@a1100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa1100000 0x00 0xf00000>;
   no-map;
  };

  main_r5fss0_core0_dma_memory_region: r5f-dma-memory@a2000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa2000000 0x00 0x100000>;
   no-map;
  };

  main_r5fss0_core0_memory_region: r5f-memory@a2100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa2100000 0x00 0xf00000>;
   no-map;
  };

  main_r5fss0_core1_dma_memory_region: r5f-dma-memory@a3000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa3000000 0x00 0x100000>;
   no-map;
  };

  main_r5fss0_core1_memory_region: r5f-memory@a3100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa3100000 0x00 0xf00000>;
   no-map;
  };

  main_r5fss1_core0_dma_memory_region: r5f-dma-memory@a4000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa4000000 0x00 0x100000>;
   no-map;
  };

  main_r5fss1_core0_memory_region: r5f-memory@a4100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa4100000 0x00 0xf00000>;
   no-map;
  };

  main_r5fss1_core1_dma_memory_region: r5f-dma-memory@a5000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa5000000 0x00 0x100000>;
   no-map;
  };

  main_r5fss1_core1_memory_region: r5f-memory@a5100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa5100000 0x00 0xf00000>;
   no-map;
  };

  c66_1_dma_memory_region: c66-dma-memory@a6000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa6000000 0x00 0x100000>;
   no-map;
  };

  c66_0_memory_region: c66-memory@a6100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa6100000 0x00 0xf00000>;
   no-map;
  };

  c66_0_dma_memory_region: c66-dma-memory@a7000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa7000000 0x00 0x100000>;
   no-map;
  };

  c66_1_memory_region: c66-memory@a7100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa7100000 0x00 0xf00000>;
   no-map;
  };

  c71_0_dma_memory_region: c71-dma-memory@a8000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa8000000 0x00 0x100000>;
   no-map;
  };

  c71_0_memory_region: c71-memory@a8100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa8100000 0x00 0xf00000>;
   no-map;
  };

  rtos_ipc_memory_region: ipc-memories@aa000000 {
   reg = <0x00 0xaa000000 0x00 0x01c00000>;
   alignment = <0x1000>;
   no-map;
  };
 };
};

&wkup_pmx0 {
 wkup_i2c0_pins_default: wkup-i2c0-pins-default {
  pinctrl-single,pins = <
   (((0xf8) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0xfc) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
  >;
 };

 mcu_fss0_hpb0_pins_default: mcu-fss0-hpb0-pins-default {
  pinctrl-single,pins = <
   (((0x0) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (1))
   (((0x4) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (1))
   (((0x2c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (1))
   (((0x54) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (3))
   (((0x30) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (1))
   (((0x8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0xc) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x10) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x14) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x18) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x1c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x20) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x24) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x28) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
  >;
 };

 mcu_fss0_ospi0_pins_default: mcu-fss0-ospi0-pins-default {
  pinctrl-single,pins = <
   (((0x0000) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x0008) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x000c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0010) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0014) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0018) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x001c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0020) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0024) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0028) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x002c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
 };
};

&hbmc {
 status = "disabled";
 pinctrl-names = "default";
 pinctrl-0 = <&mcu_fss0_hpb0_pins_default>;
 ranges = <0x0 0x0 0x5 0x0 0x4000000>,
   <0x1 0x0 0x5 0x4000000 0x800000>;

 flash@0,0 {
  compatible = "cypress,hyperflash", "cfi-flash";
  reg = <0x0 0x0 0x4000000>;

  partitions {
   compatible = "fixed-partitions";
   #address-cells = <1>;
   #size-cells = <1>;

   partition@0 {
     label = "hbmc.tiboot3";
     reg = <0x0 0x80000>;
   };

   partition@80000 {
     label = "hbmc.tispl";
     reg = <0x80000 0x200000>;
   };

   partition@280000 {
     label = "hbmc.u-boot";
     reg = <0x280000 0x400000>;
   };

   partition@680000 {
     label = "hbmc.env";
     reg = <0x680000 0x40000>;
   };
  };
 };
};

&ospi0 {
 pinctrl-names = "default";
 pinctrl-0 = <&mcu_fss0_ospi0_pins_default>;

 flash@0{
  compatible = "jedec,spi-nor";
  reg = <0x0>;
  spi-tx-bus-width = <8>;
  spi-rx-bus-width = <8>;
  spi-max-frequency = <25000000>;
  cdns,tshsl-ns = <60>;
  cdns,tsd2d-ns = <60>;
  cdns,tchsh-ns = <60>;
  cdns,tslch-ns = <60>;
  cdns,read-delay = <0>;
  cdns,phy-mode;

  partitions {
   compatible = "fixed-partitions";
   #address-cells = <1>;
   #size-cells = <1>;

   partition@0 {
    label = "ospi.tiboot3";
    reg = <0x0 0x80000>;
   };

   partition@80000 {
    label = "ospi.tispl";
    reg = <0x80000 0x200000>;
   };

   partition@280000 {
    label = "ospi.u-boot";
    reg = <0x280000 0x400000>;
   };

   partition@680000 {
    label = "ospi.env";
    reg = <0x680000 0x20000>;
   };

   partition@6a0000 {
    label = "ospi.env.backup";
    reg = <0x6a0000 0x20000>;
   };

   partition@6c0000 {
    label = "ospi.sysfw";
    reg = <0x6c0000 0x100000>;
   };

   partition@800000 {
    label = "ospi.rootfs";
    reg = <0x800000 0x37c0000>;
   };

   partition@3fe0000 {
    label = "ospi.phypattern";
    reg = <0x3fe0000 0x20000>;
   };
  };
 };
};

&mailbox0_cluster0 {
 interrupts = <436>;

 mbox_mcu_r5fss0_core0: mbox-mcu-r5fss0-core0 {
  ti,mbox-rx = <0 0 0>;
  ti,mbox-tx = <1 0 0>;
 };

 mbox_mcu_r5fss0_core1: mbox-mcu-r5fss0-core1 {
  ti,mbox-rx = <2 0 0>;
  ti,mbox-tx = <3 0 0>;
 };
};

&mailbox0_cluster1 {
 interrupts = <432>;

 mbox_main_r5fss0_core0: mbox-main-r5fss0-core0 {
  ti,mbox-rx = <0 0 0>;
  ti,mbox-tx = <1 0 0>;
 };

 mbox_main_r5fss0_core1: mbox-main-r5fss0-core1 {
  ti,mbox-rx = <2 0 0>;
  ti,mbox-tx = <3 0 0>;
 };
};

&mailbox0_cluster2 {
 interrupts = <428>;

 mbox_main_r5fss1_core0: mbox-main-r5fss1-core0 {
  ti,mbox-rx = <0 0 0>;
  ti,mbox-tx = <1 0 0>;
 };

 mbox_main_r5fss1_core1: mbox-main-r5fss1-core1 {
  ti,mbox-rx = <2 0 0>;
  ti,mbox-tx = <3 0 0>;
 };
};

&mailbox0_cluster3 {
 interrupts = <424>;

 mbox_c66_0: mbox-c66-0 {
  ti,mbox-rx = <0 0 0>;
  ti,mbox-tx = <1 0 0>;
 };

 mbox_c66_1: mbox-c66-1 {
  ti,mbox-rx = <2 0 0>;
  ti,mbox-tx = <3 0 0>;
 };
};

&mailbox0_cluster4 {
 interrupts = <420>;

 mbox_c71_0: mbox-c71-0 {
  ti,mbox-rx = <0 0 0>;
  ti,mbox-tx = <1 0 0>;
 };
};

&mailbox0_cluster5 {
 status = "disabled";
};

&mailbox0_cluster6 {
 status = "disabled";
};

&mailbox0_cluster7 {
 status = "disabled";
};

&mailbox0_cluster8 {
 status = "disabled";
};

&mailbox0_cluster9 {
 status = "disabled";
};

&mailbox0_cluster10 {
 status = "disabled";
};

&mailbox0_cluster11 {
 status = "disabled";
};

&mcu_r5fss0_core0 {
 mboxes = <&mailbox0_cluster0 &mbox_mcu_r5fss0_core0>;
 memory-region = <&mcu_r5fss0_core0_dma_memory_region>,
   <&mcu_r5fss0_core0_memory_region>;
};

&mcu_r5fss0_core1 {
 mboxes = <&mailbox0_cluster0 &mbox_mcu_r5fss0_core1>;
 memory-region = <&mcu_r5fss0_core1_dma_memory_region>,
   <&mcu_r5fss0_core1_memory_region>;
};

&main_r5fss0_core0 {
 mboxes = <&mailbox0_cluster1 &mbox_main_r5fss0_core0>;
 memory-region = <&main_r5fss0_core0_dma_memory_region>,
   <&main_r5fss0_core0_memory_region>;
};

&main_r5fss0_core1 {
 mboxes = <&mailbox0_cluster1 &mbox_main_r5fss0_core1>;
 memory-region = <&main_r5fss0_core1_dma_memory_region>,
   <&main_r5fss0_core1_memory_region>;
};

&main_r5fss1_core0 {
 mboxes = <&mailbox0_cluster2 &mbox_main_r5fss1_core0>;
 memory-region = <&main_r5fss1_core0_dma_memory_region>,
   <&main_r5fss1_core0_memory_region>;
};

&main_r5fss1_core1 {
 mboxes = <&mailbox0_cluster2 &mbox_main_r5fss1_core1>;
 memory-region = <&main_r5fss1_core1_dma_memory_region>,
   <&main_r5fss1_core1_memory_region>;
};

&c66_0 {
 mboxes = <&mailbox0_cluster3 &mbox_c66_0>;
 memory-region = <&c66_0_dma_memory_region>,
   <&c66_0_memory_region>;
};

&c66_1 {
 mboxes = <&mailbox0_cluster3 &mbox_c66_1>;
 memory-region = <&c66_1_dma_memory_region>,
   <&c66_1_memory_region>;
};

&c71_0 {
 mboxes = <&mailbox0_cluster4 &mbox_c71_0>;
 memory-region = <&c71_0_dma_memory_region>,
   <&c71_0_memory_region>;
};
# 9 "arch/arm/dts/.k3-j721e-r5-common-proc-board.dtb.pre.tmp" 2
# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e-ddr-evm-lp4-4266.dtsi" 1
# 10 "arch/arm/dts/.k3-j721e-r5-common-proc-board.dtb.pre.tmp" 2
# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e-ddr.dtsi" 1





/ {
 memorycontroller: memorycontroller@0298e000 {
  compatible = "ti,j721e-ddrss";
  reg = <0x0 0x02990000 0x0 0x4000>,
        <0x0 0x0114000 0x0 0x100>;
  reg-names = "cfg", "ctrl_mmr_lp4";
  power-domains = <&k3_pds 47 0>,
   <&k3_pds 90 0>;
  clocks = <&k3_clks 47 2>, <&k3_clks 30 9>;
  ti,ddr-freq1 = <1066500000>;
  ti,ddr-freq2 = <1066500000>;
  ti,ddr-fhs-cnt = <10>;

  bootph-pre-ram;

  ti,ctl-data = <
   0x00000B00
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00002AF8
   0x0001ADAF
   0x00000005
   0x0000006E
   0x000681C8
   0x004111C9
   0x00000005
   0x000010A9
   0x000681C8
   0x004111C9
   0x00000005
   0x000010A9
   0x01010000
   0x02011001
   0x02010000
   0x00020100
   0x0000000B
   0x0000001C
   0x00000000
   0x00000000
   0x03020200
   0x00005656
   0x00100000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x040C0000
   0x12481248
   0x00050804
   0x09040008
   0x15000204
   0x1B60008B
   0x1500422B
   0x1B60008B
   0x2000422B
   0x000A0A09
   0x040003C5
   0x1E161104
   0x1000922C
   0x1E161110
   0x1000922C
   0x02030410
   0x2C040500
   0x082D2C2D
   0x14000E0A
   0x04010A0A
   0x01010004
   0x04585808
   0x04313104
   0x00003131
   0x00010100
   0x03010000
   0x00001008
   0x00000063
   0x00000256
   0x00001035
   0x00000256
   0x00001035
   0x00000005
   0x00040000
   0x00950012
   0x00950408
   0x00400408
   0x00120103
   0x00100005
   0x2F080010
   0x0505012F
   0x0401030A
   0x041E100B
   0x100B0401
   0x0001041E
   0x00100010
   0x02660266
   0x02660266
   0x03050505
   0x03010303
   0x200B100B
   0x04041004
   0x200B100B
   0x04041004
   0x03010000
   0x00010000
   0x00000000
   0x00000000
   0x01000000
   0x80104002
   0x00000000
   0x00040005
   0x00000000
   0x00050000
   0x00000004
   0x00000000
   0x00040005
   0x00000000
   0x000018C0
   0x000018C0
   0x000018C0
   0x000018C0
   0x000018C0
   0x00000000
   0x000002B5
   0x00040D40
   0x00040D40
   0x00040D40
   0x00040D40
   0x00040D40
   0x00000000
   0x00007173
   0x00040D40
   0x00040D40
   0x00040D40
   0x00040D40
   0x00040D40
   0x00000000
   0x00007173
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x0B030500
   0x00040B04
   0x0A090000
   0x0A090701
   0x0900000E
   0x0907010A
   0x00000E0A
   0x07010A09
   0x000E0A09
   0x07000401
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x08080000
   0x01000000
   0x800000C0
   0x800000C0
   0x800000C0
   0x00000000
   0x00001500
   0x00000000
   0x00000001
   0x00000002
   0x0000100E
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x000B0000
   0x000E0006
   0x000E0404
   0x00D601AB
   0x10100216
   0x01AB0216
   0x021600D6
   0x02161010
   0x00000000
   0x00000000
   0x00000000
   0x3FF40084
   0x33003FF4
   0x00003333
   0x56000000
   0x27270056
   0x0F0F0000
   0x16000000
   0x00841616
   0x3FF43FF4
   0x33333300
   0x00000000
   0x00565600
   0x00002727
   0x00000F0F
   0x16161600
   0x00000020
   0x00000000
   0x00000001
   0x00000000
   0x01000000
   0x00000001
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x02000000
   0x01080101
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00001000
   0x006403E8
   0x00000000
   0x00000000
   0x00000000
   0x15110000
   0x00040C18
   0xF000C000
   0x0000F000
   0x00000000
   0x00000000
   0xC0000000
   0xF000F000
   0x00000000
   0x00000000
   0x00000000
   0xF000C000
   0x0000F000
   0x00000000
   0x00000000
   0x00030000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x01000200
   0x00370040
   0x00020008
   0x00400100
   0x00400855
   0x01000200
   0x08550040
   0x00000040
   0x006B0003
   0x0100006B
   0x03030303
   0x01010000
   0x00000202
   0x00000FFF
   0x1FFF1000
   0x01FF0000
   0x000101FF
   0x0FFF0B00
   0x01010001
   0x01010101
   0x01180101
   0x00030000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00040101
   0x04010100
   0x00000000
   0x00000000
   0x03030300
   0x00000001
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x01000000
   0x00020201
   0x01000101
   0x01010001
   0x00010101
   0x050A0A03
   0x10081F1F
   0x00090310
   0x0B0C030F
   0x0B0C0306
   0x0C090006
   0x0100000C
   0x08040801
   0x00000004
   0x00000000
   0x00010000
   0x00280D00
   0x00000001
   0x00030001
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x01000000
   0x00000001
   0x00010100
   0x03030000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x000556AA
   0x000AAAAA
   0x000AA955
   0x00055555
   0x000B3133
   0x0004CD33
   0x0004CECC
   0x000B32CC
   0x00010300
   0x03000100
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00010000
   0x00000404
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x3A3A1B00
   0x000A0000
   0x000000C6
   0x00000200
   0x00000200
   0x00000200
   0x00000200
   0x00000252
   0x000007BC
   0x00000204
   0x0000206A
   0x00000200
   0x00000200
   0x00000200
   0x00000200
   0x0000613E
   0x00014424
   0x00000E15
   0x0000206A
   0x00000200
   0x00000200
   0x00000200
   0x00000200
   0x0000613E
   0x00014424
   0x02020E15
   0x03030202
   0x00000022
   0x00000000
   0x00000000
   0x00001403
   0x000007D0
   0x00000000
   0x00000000
   0x00030000
   0x0007001F
   0x001B0033
   0x001B0033
   0x00000000
   0x00000000
   0x02000000
   0x01000404
   0x0B1E0B1E
   0x00000105
   0x00010101
   0x00010101
   0x00010001
   0x00000101
   0x02000201
   0x02010000
   0x00000200
   0x28060000
   0x00000128
   0xFFFFFFFF
   0xFFFFFFFF
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
  >;

  ti,pi-data = <
   0x00000B00
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000101
   0x00640000
   0x00000001
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000007
   0x00010002
   0x0800000F
   0x00000103
   0x00000005
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00010100
   0x00280A00
   0x00000000
   0x0F000000
   0x00003200
   0x00000000
   0x00000000
   0x01010102
   0x00000000
   0x000000AA
   0x00000055
   0x000000B5
   0x0000004A
   0x00000056
   0x000000A9
   0x000000A9
   0x000000B5
   0x00000000
   0x00000000
   0x000F0F00
   0x0000001B
   0x000007D0
   0x00000300
   0x00000000
   0x00000000
   0x01000000
   0x00010101
   0x00000000
   0x00030000
   0x0F000000
   0x00000017
   0x00000000
   0x00000000
   0x00000000
   0x0A0A140A
   0x10020101
   0x00020805
   0x01000404
   0x00000000
   0x00000000
   0x00000100
   0x0001010F
   0x00340000
   0x00000000
   0x00000000
   0x0000FFFF
   0x00000000
   0x00080100
   0x02000200
   0x01000100
   0x01000000
   0x02000200
   0x00000200
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000400
   0x02010000
   0x00080003
   0x00080000
   0x00000001
   0x00000000
   0x0000AA00
   0x00000000
   0x00000000
   0x00010000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000008
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000002
   0x00000000
   0x00000000
   0x0000000A
   0x00000019
   0x00000100
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x01000000
   0x00010003
   0x02000101
   0x01030001
   0x00010400
   0x06000105
   0x01070001
   0x00000000
   0x00000000
   0x00000000
   0x00010001
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000401
   0x00000000
   0x00010000
   0x00000000
   0x2B2B0200
   0x00000034
   0x00000064
   0x00020064
   0x02000200
   0x48120C04
   0x00104812
   0x00000063
   0x00000256
   0x00001035
   0x00000256
   0x04001035
   0x01010404
   0x00001501
   0x00150015
   0x01000100
   0x00000100
   0x00000000
   0x01010101
   0x00000101
   0x00000000
   0x00000000
   0x15040000
   0x0E0E0215
   0x00040402
   0x000D0035
   0x00218049
   0x00218049
   0x01010101
   0x0004000E
   0x00040216
   0x01000216
   0x000F000F
   0x02170100
   0x01000217
   0x02170217
   0x32103200
   0x01013210
   0x0A070601
   0x1F130A0D
   0x1F130A14
   0x0000C014
   0x00C01000
   0x00C01000
   0x00021000
   0x0024000E
   0x00240216
   0x00110216
   0x32000056
   0x00000301
   0x005B003A
   0x03013212
   0x00003A00
   0x3212005B
   0x09000301
   0x04010504
   0x04000364
   0x0A032001
   0x2C31110A
   0x00002D1C
   0x6000838E
   0x1E202008
   0x2C311116
   0x00002D1C
   0x6000838E
   0x1E202008
   0x0000C616
   0x000007BC
   0x0000206A
   0x00014424
   0x0000206A
   0x00014424
   0x02660010
   0x03030266
   0x002AF803
   0x0001ADAF
   0x00000005
   0x0000006E
   0x00000010
   0x000681C8
   0x0001ADAF
   0x00000005
   0x000010A9
   0x00000266
   0x000681C8
   0x0001ADAF
   0x00000005
   0x000010A9
   0x01000266
   0x00370040
   0x00010008
   0x08550040
   0x00010040
   0x08550040
   0x00000340
   0x006B006B
   0x08040404
   0x00000055
   0x55083C5A
   0x5A000000
   0x0055083C
   0x3C5A0000
   0x00005508
   0x0C3C5A00
   0x080F0E0D
   0x000B0A09
   0x00030201
   0x01000000
   0x04020201
   0x00080804
   0x00000000
   0x00000000
   0x00330084
   0x00160000
   0x56333FF4
   0x00160F27
   0x56333FF4
   0x00160F27
   0x00330084
   0x00160000
   0x56333FF4
   0x00160F27
   0x56333FF4
   0x00160F27
   0x00330084
   0x00160000
   0x56333FF4
   0x00160F27
   0x56333FF4
   0x00160F27
   0x00330084
   0x00160000
   0x56333FF4
   0x00160F27
   0x56333FF4
   0x00160F27
   0x00000000
  >;

  ti,phy-data = <
   0x000004F0
   0x00000000
   0x00030200
   0x00000000
   0x00000000
   0x01030000
   0x00010000
   0x01030004
   0x01000000
   0x00000000
   0x00000000
   0x01000001
   0x00000100
   0x000800C0
   0x060100CC
   0x00030066
   0x00000000
   0x00000301
   0x0000AAAA
   0x00005555
   0x0000B5B5
   0x00004A4A
   0x00005656
   0x0000A9A9
   0x0000A9A9
   0x0000B5B5
   0x00000000
   0x00000000
   0x2A000000
   0x00000808
   0x0F000000
   0x00000F0F
   0x10400000
   0x0C002006
   0x00000000
   0x00000000
   0x55555555
   0xAAAAAAAA
   0x55555555
   0xAAAAAAAA
   0x00005555
   0x01000100
   0x00800180
   0x00000001
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000104
   0x00000120
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000001
   0x07FF0000
   0x0080081F
   0x00081020
   0x04010000
   0x00000000
   0x00000000
   0x00000000
   0x00000100
   0x01CC0C01
   0x1003CC0C
   0x20000140
   0x07FF0200
   0x0000DD01
   0x10100303
   0x10101010
   0x10101010
   0x00021010
   0x00100010
   0x00100010
   0x00100010
   0x00100010
   0x00050010
   0x51517041
   0x31C06001
   0x07AB0340
   0x00C0C001
   0x0E0D0001
   0x10001000
   0x0C083E42
   0x0F0C3701
   0x01000140
   0x0C000420
   0x00000198
   0x0A0000D0
   0x00030200
   0x02800000
   0x80800000
   0x000E2010
   0x76543210
   0x00000008
   0x02800280
   0x02800280
   0x02800280
   0x02800280
   0x00000280
   0x0000A000
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x01C200A0
   0x01A00005
   0x00000000
   0x00000000
   0x00080200
   0x00000000
   0x20202000
   0x20202020
   0xF0F02020
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x000004F0
   0x00000000
   0x00030200
   0x00000000
   0x00000000
   0x01030000
   0x00010000
   0x01030004
   0x01000000
   0x00000000
   0x00000000
   0x01000001
   0x00000100
   0x000800C0
   0x060100CC
   0x00030066
   0x00000000
   0x00000301
   0x0000AAAA
   0x00005555
   0x0000B5B5
   0x00004A4A
   0x00005656
   0x0000A9A9
   0x0000A9A9
   0x0000B5B5
   0x00000000
   0x00000000
   0x2A000000
   0x00000808
   0x0F000000
   0x00000F0F
   0x10400000
   0x0C002006
   0x00000000
   0x00000000
   0x55555555
   0xAAAAAAAA
   0x55555555
   0xAAAAAAAA
   0x00005555
   0x01000100
   0x00800180
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000104
   0x00000120
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000001
   0x07FF0000
   0x0080081F
   0x00081020
   0x04010000
   0x00000000
   0x00000000
   0x00000000
   0x00000100
   0x01CC0C01
   0x1003CC0C
   0x20000140
   0x07FF0200
   0x0000DD01
   0x10100303
   0x10101010
   0x10101010
   0x00021010
   0x00100010
   0x00100010
   0x00100010
   0x00100010
   0x00050010
   0x51517041
   0x31C06001
   0x07AB0340
   0x00C0C001
   0x0E0D0001
   0x10001000
   0x0C083E42
   0x0F0C3701
   0x01000140
   0x0C000420
   0x00000198
   0x0A0000D0
   0x00030200
   0x02800000
   0x80800000
   0x000E2010
   0x76543210
   0x00000008
   0x02800280
   0x02800280
   0x02800280
   0x02800280
   0x00000280
   0x0000A000
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x01C200A0
   0x01A00005
   0x00000000
   0x00000000
   0x00080200
   0x00000000
   0x20202000
   0x20202020
   0xF0F02020
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x000004F0
   0x00000000
   0x00030200
   0x00000000
   0x00000000
   0x01030000
   0x00010000
   0x01030004
   0x01000000
   0x00000000
   0x00000000
   0x01000001
   0x00000100
   0x000800C0
   0x060100CC
   0x00030066
   0x00000000
   0x00000301
   0x0000AAAA
   0x00005555
   0x0000B5B5
   0x00004A4A
   0x00005656
   0x0000A9A9
   0x0000A9A9
   0x0000B5B5
   0x00000000
   0x00000000
   0x2A000000
   0x00000808
   0x0F000000
   0x00000F0F
   0x10400000
   0x0C002006
   0x00000000
   0x00000000
   0x55555555
   0xAAAAAAAA
   0x55555555
   0xAAAAAAAA
   0x00005555
   0x01000100
   0x00800180
   0x00000001
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000104
   0x00000120
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000001
   0x07FF0000
   0x0080081F
   0x00081020
   0x04010000
   0x00000000
   0x00000000
   0x00000000
   0x00000100
   0x01CC0C01
   0x1003CC0C
   0x20000140
   0x07FF0200
   0x0000DD01
   0x10100303
   0x10101010
   0x10101010
   0x00021010
   0x00100010
   0x00100010
   0x00100010
   0x00100010
   0x00050010
   0x51517041
   0x31C06001
   0x07AB0340
   0x00C0C001
   0x0E0D0001
   0x10001000
   0x0C083E42
   0x0F0C3701
   0x01000140
   0x0C000420
   0x00000198
   0x0A0000D0
   0x00030200
   0x02800000
   0x80800000
   0x000E2010
   0x76543210
   0x00000008
   0x02800280
   0x02800280
   0x02800280
   0x02800280
   0x00000280
   0x0000A000
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x01C200A0
   0x01A00005
   0x00000000
   0x00000000
   0x00080200
   0x00000000
   0x20202000
   0x20202020
   0xF0F02020
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x000004F0
   0x00000000
   0x00030200
   0x00000000
   0x00000000
   0x01030000
   0x00010000
   0x01030004
   0x01000000
   0x00000000
   0x00000000
   0x01000001
   0x00000100
   0x000800C0
   0x060100CC
   0x00030066
   0x00000000
   0x00000301
   0x0000AAAA
   0x00005555
   0x0000B5B5
   0x00004A4A
   0x00005656
   0x0000A9A9
   0x0000A9A9
   0x0000B5B5
   0x00000000
   0x00000000
   0x2A000000
   0x00000808
   0x0F000000
   0x00000F0F
   0x10400000
   0x0C002006
   0x00000000
   0x00000000
   0x55555555
   0xAAAAAAAA
   0x55555555
   0xAAAAAAAA
   0x00005555
   0x01000100
   0x00800180
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000104
   0x00000120
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000001
   0x07FF0000
   0x0080081F
   0x00081020
   0x04010000
   0x00000000
   0x00000000
   0x00000000
   0x00000100
   0x01CC0C01
   0x1003CC0C
   0x20000140
   0x07FF0200
   0x0000DD01
   0x10100303
   0x10101010
   0x10101010
   0x00021010
   0x00100010
   0x00100010
   0x00100010
   0x00100010
   0x00050010
   0x51517041
   0x31C06001
   0x07AB0340
   0x00C0C001
   0x0E0D0001
   0x10001000
   0x0C083E42
   0x0F0C3701
   0x01000140
   0x0C000420
   0x00000198
   0x0A0000D0
   0x00030200
   0x02800000
   0x80800000
   0x000E2010
   0x76543210
   0x00000008
   0x02800280
   0x02800280
   0x02800280
   0x02800280
   0x00000280
   0x0000A000
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x00A000A0
   0x01C200A0
   0x01A00005
   0x00000000
   0x00000000
   0x00080200
   0x00000000
   0x20202000
   0x20202020
   0xF0F02020
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000100
   0x00000200
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00400000
   0x00000080
   0x00DCBA98
   0x03000000
   0x00200000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x0000002A
   0x00000015
   0x00000015
   0x0000002A
   0x00000033
   0x0000000C
   0x0000000C
   0x00000033
   0x00543210
   0x003F0000
   0x000F013F
   0x20202003
   0x00202020
   0x20008008
   0x00000810
   0x00000F00
   0x00000000
   0x00000000
   0x00000000
   0x000305FF
   0x00030000
   0x00000300
   0x00000300
   0x00000300
   0x00000300
   0x00000300
   0x42080010
   0x0000803E
   0x00000001
   0x01000102
   0x00008000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00010100
   0x00000000
   0x00000000
   0x00050000
   0x04000000
   0x00000055
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00002001
   0x0000400F
   0x50020028
   0x01010000
   0x80080001
   0x10200000
   0x00000008
   0x00000000
   0x01090E00
   0x00040101
   0x0000010F
   0x00000000
   0x0000FFFF
   0x00000000
   0x01010000
   0x01080402
   0x01200F02
   0x00194280
   0x00000004
   0x00052000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x01000000
   0x00000705
   0x00000054
   0x00030820
   0x00010820
   0x00010820
   0x00010820
   0x00010820
   0x00010820
   0x00010820
   0x00010820
   0x00010820
   0x00000000
   0x00000074
   0x00000400
   0x00000108
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x03000000
   0x00000000
   0x00000000
   0x00000000
   0x04102006
   0x00041020
   0x01C98C98
   0x3F400000
   0x3F3F1F3F
   0x0000001F
   0x00000000
   0x00000000
   0x00000000
   0x00010000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x76543210
   0x00010198
   0x00000000
   0x00000000
   0x00000000
   0x00040700
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000002
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00080000
   0x000007FF
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x000FFFFF
   0x000FFFFF
   0x0000FFFF
   0xFFFFFFF0
   0x030FFFFF
   0x01FFFFFF
   0x0000FFFF
   0x00000000
   0x00000000
   0x00000000
   0x00000000
   0x0001F7C0
   0x00000003
   0x00000000
   0x00001142
   0x010207AB
   0x01000080
   0x03900390
   0x03900390
   0x00000390
   0x00000390
   0x00000390
   0x00000390
   0x00000005
   0x01813FFF
   0x000000FF
   0x0C000DFF
   0x30000DFF
   0x3F0DFF11
   0x000100F0
   0x780DFFFF
   0x00007E31
   0x000CBF11
   0x01FF0010
   0x000CBF11
   0x01FF0010
   0x3F0DFF11
   0x01FF00F0
   0x3F0DFF11
   0x01FF00F0
   0x20040006
  >;
 };
};
# 11 "arch/arm/dts/.k3-j721e-r5-common-proc-board.dtb.pre.tmp" 2
# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e-binman.dtsi" 1





# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-binman.dtsi" 1





/ {
 binman: binman {
  multiple-images;
 };
};

&binman {
 custMpk {
  filename = "custMpk.pem";
  blob-ext {
   filename = "../keys/custMpk.pem";
  };
 };

 ti-degenerate-key {
  filename = "ti-degenerate-key.pem";
  blob-ext {
   filename = "../keys/ti-degenerate-key.pem";
  };
 };
};



&binman {
 board-cfg {
  filename = "board-cfg.bin";
  bcfg_yaml: ti-board-config {
   config = "board-cfg.yaml";
   schema = "../common/schema.yaml";
  };
 };
 pm-cfg {
  filename = "pm-cfg.bin";
  rcfg_yaml: ti-board-config {
   config = "pm-cfg.yaml";
   schema = "../common/schema.yaml";
  };
 };
 rm-cfg {
  filename = "rm-cfg.bin";
  pcfg_yaml: ti-board-config {
   config = "rm-cfg.yaml";
   schema = "../common/schema.yaml";
  };
 };
 sec-cfg {
  filename = "sec-cfg.bin";
  scfg_yaml: ti-board-config {
   config = "sec-cfg.yaml";
   schema = "../common/schema.yaml";
  };
 };
 combined-tifs-cfg {
  filename = "combined-tifs-cfg.bin";
  ti-board-config {
   bcfg_yaml_tifs: board-cfg {
    config = "board-cfg.yaml";
    schema = "../common/schema.yaml";
   };
   scfg_yaml_tifs: sec-cfg {
    config = "sec-cfg.yaml";
    schema = "../common/schema.yaml";
   };
   pcfg_yaml_tifs: pm-cfg {
    config = "pm-cfg.yaml";
    schema = "../common/schema.yaml";
   };
   rcfg_yaml_tifs: rm-cfg {
    config = "rm-cfg.yaml";
    schema = "../common/schema.yaml";
   };
  };
 };
 combined-dm-cfg {
  filename = "combined-dm-cfg.bin";
  ti-board-config {
   pcfg_yaml_dm: pm-cfg {
    config = "pm-cfg.yaml";
    schema = "../common/schema.yaml";
   };
   rcfg_yaml_dm: rm-cfg {
    config = "rm-cfg.yaml";
    schema = "../common/schema.yaml";
   };
  };
 };
 combined-sysfw-cfg {
  filename = "combined-sysfw-cfg.bin";
  ti-board-config {
   board-cfg {
    config = "board-cfg.yaml";
    schema = "../common/schema.yaml";
   };
   sec-cfg {
    config = "sec-cfg.yaml";
    schema = "../common/schema.yaml";
   };
   pm-cfg {
    config = "pm-cfg.yaml";
    schema = "../common/schema.yaml";
   };
   rm-cfg {
    config = "rm-cfg.yaml";
    schema = "../common/schema.yaml";
   };
  };
 };
};
# 7 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e-binman.dtsi" 2



&binman {
 tiboot3-j721e_sr1_1-hs-evm.bin {
  filename = "tiboot3-j721e_sr1_1-hs-evm.bin";
  ti-secure-rom {
   content = <&u_boot_spl>;
   core = "public";
   load = <0x41c00000>;
   keyfile = "custMpk.pem";
  };
  u_boot_spl: u-boot-spl {
   no-expanded;
  };
 };
 sysfw {
  filename = "sysfw.bin";
  ti-secure-rom {
   content = <&ti_fs_cert>;
   core = "secure";
   load = <0x40000>;
   keyfile = "custMpk.pem";
   countersign;
  };
  ti_fs_cert: ti-fs-cert.bin {
   filename = "ti-sysfw/ti-fs-firmware-j721e_sr1_1-hs-cert.bin";
   type = "blob-ext";
   optional;
  };
  ti-fs-firmware-j721e_sr1_1-hs-enc.bin {
   filename = "ti-sysfw/ti-fs-firmware-j721e_sr1_1-hs-enc.bin";
   type = "blob-ext";
   optional;
  };
 };
 itb {
  filename = "sysfw-j721e_sr1_1-hs-evm.itb";
  fit {
   description = "SYSFW and Config fragments";
   #address-cells = <1>;
   images {
    sysfw.bin {
     description = "sysfw";
     type = "firmware";
     arch = "arm";
     compression = "none";
     blob-ext {
         filename = "sysfw.bin";
     };
    };
    board-cfg.bin {
     description = "board-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     ti-secure {
      content = <&board_cfg>;
      keyfile = "custMpk.pem";
     };
     board_cfg: board-cfg {
      filename = "board-cfg.bin";
      type = "blob-ext";
     };

    };
    pm-cfg.bin {
     description = "pm-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     ti-secure {
      content = <&pm_cfg>;
      keyfile = "custMpk.pem";
     };
     pm_cfg: pm-cfg {
      filename = "pm-cfg.bin";
      type = "blob-ext";
     };
    };
    rm-cfg.bin {
     description = "rm-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     ti-secure {
      content = <&rm_cfg>;
      keyfile = "custMpk.pem";
     };
     rm_cfg: rm-cfg {
      filename = "rm-cfg.bin";
      type = "blob-ext";
     };
    };
    sec-cfg.bin {
     description = "sec-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     ti-secure {
      content = <&sec_cfg>;
      keyfile = "custMpk.pem";
     };
     sec_cfg: sec-cfg {
      filename = "sec-cfg.bin";
      type = "blob-ext";
     };
    };
   };
  };
 };
};

&binman {
 tiboot3-j721e_sr2-hs-fs-evm.bin {
  filename = "tiboot3-j721e_sr2-hs-fs-evm.bin";
  ti-secure-rom {
   content = <&u_boot_spl_fs>;
   core = "public";
   load = <0x41c00000>;
   keyfile = "custMpk.pem";
  };
  u_boot_spl_fs: u-boot-spl {
   no-expanded;
  };
 };
 sysfw_fs {
  filename = "sysfw.bin_fs";
  ti-fs-cert-fs.bin {
   filename = "ti-sysfw/ti-fs-firmware-j721e_sr2-hs-fs-cert.bin";
   type = "blob-ext";
   optional;
  };
  ti-fs-firmware-j721e-hs-fs-enc.bin {
   filename = "ti-sysfw/ti-fs-firmware-j721e_sr2-hs-fs-enc.bin";
   type = "blob-ext";
   optional;
  };
 };
 itb_fs {
  filename = "sysfw-j721e_sr2-hs-fs-evm.itb";
  fit {
   description = "SYSFW and Config fragments";
   #address-cells = <1>;
   images {
    sysfw.bin {
     description = "sysfw";
     type = "firmware";
     arch = "arm";
     compression = "none";
     blob-ext {
         filename = "sysfw.bin_fs";
     };
    };
    board-cfg.bin {
     description = "board-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     board-cfg {
      filename = "board-cfg.bin";
      type = "blob-ext";
     };

    };
    pm-cfg.bin {
     description = "pm-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     pm-cfg {
      filename = "pm-cfg.bin";
      type = "blob-ext";
     };
    };
    rm-cfg.bin {
     description = "rm-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     rm-cfg {
      filename = "rm-cfg.bin";
      type = "blob-ext";
     };
    };
    sec-cfg.bin {
     description = "sec-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     sec-cfg {
      filename = "sec-cfg.bin";
      type = "blob-ext";
     };
    };
   };
  };
 };
};

&binman {
 tiboot3-j721e-gp-evm.bin {
  filename = "tiboot3-j721e-gp-evm.bin";
  symlink = "tiboot3.bin";
  ti-secure-rom {
   content = <&u_boot_spl_unsigned>;
   core = "public";
   load = <0x41c00000>;
   sw-rev = <1>;
   keyfile = "ti-degenerate-key.pem";
  };
  u_boot_spl_unsigned: u-boot-spl {
   no-expanded;
  };
 };
 sysfw_gp {
  filename = "sysfw.bin_gp";
  ti-secure-rom {
   content = <&ti_fs>;
   core = "secure";
   load = <0x40000>;
   sw-rev = <1>;
   keyfile = "ti-degenerate-key.pem";
  };
  ti_fs: ti-fs.bin {
   filename = "ti-sysfw/ti-fs-firmware-j721e-gp.bin";
   type = "blob-ext";
   optional;
  };
 };
 itb_gp {
  filename = "sysfw-j721e-gp-evm.itb";
  symlink = "sysfw.itb";
  fit {
   description = "SYSFW and Config fragments";
   #address-cells = <1>;
   images {
    sysfw.bin {
     description = "sysfw";
     type = "firmware";
     arch = "arm";
     compression = "none";
     blob-ext {
         filename = "sysfw.bin_gp";
     };
    };
    board-cfg.bin {
     description = "board-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     blob-ext {
      filename = "board-cfg.bin";
     };
    };
    pm-cfg.bin {
     description = "pm-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     blob-ext {
      filename = "pm-cfg.bin";
     };
    };
    rm-cfg.bin {
     description = "rm-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     blob-ext {
      filename = "rm-cfg.bin";
     };
    };
    sec-cfg.bin {
     description = "sec-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     blob-ext {
      filename = "sec-cfg.bin";
     };
    };
   };
  };
 };
};
# 12 "arch/arm/dts/.k3-j721e-r5-common-proc-board.dtb.pre.tmp" 2
# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/include/dt-bindings/phy/phy-cadence.h" 1
# 13 "arch/arm/dts/.k3-j721e-r5-common-proc-board.dtb.pre.tmp" 2

/ {
 aliases {
  remoteproc0 = &sysctrler;
  remoteproc1 = &a72_0;
 };

 chosen {
  stdout-path = "serial2:115200n8";
  tick-timer = &timer1;
 };

 a72_0: a72@0 {
  compatible = "ti,am654-rproc";
  reg = <0x0 0x00a90000 0x0 0x10>;
  power-domains = <&k3_pds 61 1>,
    <&k3_pds 202 1>,
    <&k3_pds 4 1>;
  resets = <&k3_reset 202 0>;
  clocks = <&k3_clks 61 1>;
  assigned-clocks = <&k3_clks 202 2>, <&k3_clks 61 1>, <&k3_clks 342 0>;
  assigned-clock-parents= <0>, <0>, <&k3_clks 342 2>;
  assigned-clock-rates = <2000000000>, <200000000>;
  ti,sci = <&dmsc>;
  ti,sci-proc-id = <32>;
  ti,sci-host-id = <10>;
  bootph-pre-ram;
 };

 clk_200mhz: dummy_clock_200mhz {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <200000000>;
  bootph-pre-ram;
 };

 clk_19_2mhz: dummy_clock_19_2mhz {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <19200000>;
  bootph-pre-ram;
 };
};

&cbass_mcu_wakeup {
 mcu_secproxy: secproxy@28380000 {
  bootph-pre-ram;
  compatible = "ti,am654-secure-proxy";
  reg = <0x0 0x2a380000 0x0 0x80000>,
        <0x0 0x2a400000 0x0 0x80000>,
        <0x0 0x2a480000 0x0 0x80000>;
  reg-names = "rt", "scfg", "target_data";
  #mbox-cells = <1>;
 };

 sysctrler: sysctrler {
  bootph-pre-ram;
  compatible = "ti,am654-system-controller";
  mboxes= <&mcu_secproxy 4>, <&mcu_secproxy 5>;
  mbox-names = "tx", "rx";
 };

 wkup_vtm0: wkup_vtm@42040000 {
  compatible = "ti,am654-vtm", "ti,j721e-avs";
  reg = <0x0 0x42040000 0x0 0x330>;
  power-domains = <&k3_pds 154 1>;
  #thermal-sensor-cells = <1>;
 };

 dm_tifs: dm-tifs {
  compatible = "ti,j721e-dm-sci";
  ti,host-id = <3>;
  ti,secure-host;
  mbox-names = "rx", "tx";
  mboxes= <&mcu_secproxy 21>,
   <&mcu_secproxy 23>;
  bootph-pre-ram;
 };
};

&dmsc {
 mboxes= <&mcu_secproxy 8>, <&mcu_secproxy 6>, <&mcu_secproxy 5>;
 mbox-names = "tx", "rx", "notify";
 ti,host-id = <4>;
 ti,secure-host;
};

&wkup_pmx0 {
 wkup_uart0_pins_default: wkup_uart0_pins_default {
  bootph-pre-ram;
  pinctrl-single,pins = <
   (((0xa0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0xa4) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
 };

 mcu_uart0_pins_default: mcu_uart0_pins_default {
  bootph-pre-ram;
  pinctrl-single,pins = <
   (((0xe8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0xec) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0xe4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0xe0) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
 };

 wkup_i2c0_pins_default: wkup-i2c0-pins-default {
  pinctrl-single,pins = <
   (((0xf8) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0xfc) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
  >;
 };

 mcu_fss0_hpb0_pins_default: mcu-fss0-hpb0-pins-default {
  pinctrl-single,pins = <
   (((0x0) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (1))
   (((0x4) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (1))
   (((0x2c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (1))
   (((0x54) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (3))
   (((0x30) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (1))
   (((0x8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0xc) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x10) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x14) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x18) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x1c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x20) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x24) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x28) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
  >;
 };

 wkup_gpio_pins_default: wkup-gpio-pins-default {
  pinctrl-single,pins = <
   (((0xd0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };

 mcu_fss0_ospi0_pins_default: mcu-fss0-ospi0-pins-default {
  pinctrl-single,pins = <
   (((0x0000) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x0008) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x000c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0010) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0014) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0018) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x001c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0020) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0024) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0028) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x002c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
 };

 mcu_fss0_ospi1_pins_default: mcu-fss0-ospi1-pins-default {
  bootph-pre-ram;
  pinctrl-single,pins = <
   (((0x34) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x50) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x40) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x44) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x48) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x4c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x3c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x38) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };
};

&main_pmx0 {
 main_uart0_pins_default: main_uart0_pins_default {
  bootph-pre-ram;
  pinctrl-single,pins = <
   (((0x1d4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x1c0) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (1))
   (((0x1e8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x1ec) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
 };

 main_usbss0_pins_default: main_usbss0_pins_default {
  pinctrl-single,pins = <
   (((0x290) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x210) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };

 main_mmc1_pins_default: main_mmc1_pins_default {
  pinctrl-single,pins = <
   (((0x254) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x250) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x2ac) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x24c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x248) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x244) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x240) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x258) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x25c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };

 main_i2c0_pins_default: main-i2c0-pins-default {
  pinctrl-single,pins = <
   (((0x220) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x224) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
  >;
 };
};

&wkup_uart0 {
 bootph-pre-ram;
 pinctrl-names = "default";
 pinctrl-0 = <&wkup_uart0_pins_default>;
 status = "okay";
};

&wkup_gpio0 {
 pinctrl-names = "default";
 pinctrl-0 = <&wkup_gpio_pins_default>;
};

&mcu_uart0 {
 /delete-property/ power-domains;
 /delete-property/ clocks;
 /delete-property/ clock-names;
 pinctrl-names = "default";
 pinctrl-0 = <&mcu_uart0_pins_default>;
 status = "okay";
 clock-frequency = <48000000>;
};

&main_uart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&main_uart0_pins_default>;
 status = "okay";
 power-domains = <&k3_pds 146 0>;
};

&main_sdhci0 {
 /delete-property/ power-domains;
 /delete-property/ assigned-clocks;
 /delete-property/ assigned-clock-parents;
 clock-names = "clk_xin";
 clocks = <&clk_200mhz>;
 ti,driver-strength-ohm = <50>;
 non-removable;
 bus-width = <8>;
};

&main_sdhci1 {
 /delete-property/ power-domains;
 /delete-property/ assigned-clocks;
 /delete-property/ assigned-clock-parents;
 pinctrl-names = "default";
 pinctrl-0 = <&main_mmc1_pins_default>;
 clock-names = "clk_xin";
 clocks = <&clk_200mhz>;
 ti,driver-strength-ohm = <50>;
};

&wkup_i2c0 {
 bootph-pre-ram;
 tps659413a: tps659413a@48 {
  reg = <0x48>;
  compatible = "ti,tps659413";
  bootph-pre-ram;
  pinctrl-names = "default";
  pinctrl-0 = <&wkup_i2c0_pins_default>;
  clock-frequency = <400000>;

  regulators: regulators {
   bootph-pre-ram;
   buck12_reg: buck12 {

    regulator-name = "buck12";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <900000>;
    regulator-always-on;
    regulator-boot-on;
    bootph-pre-ram;
   };
  };
 };
};

&wkup_vtm0 {
 vdd-supply-2 = <&buck12_reg>;
 bootph-pre-ram;
};

&usbss0 {
 /delete-property/ power-domains;
 /delete-property/ assigned-clocks;
 /delete-property/ assigned-clock-parents;
 clocks = <&clk_19_2mhz>;
 clock-names = "ref";
 pinctrl-names = "default";
 pinctrl-0 = <&main_usbss0_pins_default>;
 ti,vbus-divider;
};

&main_i2c0 {
 pinctrl-names = "default";
 pinctrl-0 = <&main_i2c0_pins_default>;
 clock-frequency = <400000>;

 exp1: gpio@20 {
  compatible = "ti,tca6416";
  reg = <0x20>;
  gpio-controller;
  #gpio-cells = <2>;
 };

 exp2: gpio@22 {
  compatible = "ti,tca6424";
  reg = <0x22>;
  gpio-controller;
  #gpio-cells = <2>;
 };
};

&hbmc {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&mcu_fss0_hpb0_pins_default>;
 reg = <0x0 0x47040000 0x0 0x100>,
  <0x0 0x50000000 0x0 0x8000000>;
 ranges = <0x0 0x0 0x0 0x50000000 0x4000000>,
   <0x1 0x0 0x0 0x54000000 0x800000>;

 flash@0,0 {
  compatible = "cypress,hyperflash", "cfi-flash";
  reg = <0x0 0x0 0x4000000>;
 };
};

&ospi0 {
 pinctrl-names = "default";
 pinctrl-0 = <&mcu_fss0_ospi0_pins_default>;

 reg = <0x0 0x47040000 0x0 0x100>,
       <0x0 0x50000000 0x0 0x8000000>;

 flash@0{
  compatible = "jedec,spi-nor";
  reg = <0x0>;
  spi-tx-bus-width = <1>;
  spi-rx-bus-width = <8>;
  spi-max-frequency = <50000000>;
  cdns,tshsl-ns = <60>;
  cdns,tsd2d-ns = <60>;
  cdns,tchsh-ns = <60>;
  cdns,tslch-ns = <60>;
  cdns,read-delay = <0>;
  cdns,phy-mode;
 };
};

&ospi1 {
 pinctrl-names = "default";
 pinctrl-0 = <&mcu_fss0_ospi1_pins_default>;
 bootph-pre-ram;

 reg = <0x0 0x47050000 0x0 0x100>,
       <0x0 0x58000000 0x0 0x8000000>;

 flash@0{
  compatible = "jedec,spi-nor";
  reg = <0x0>;
  spi-tx-bus-width = <1>;
  spi-rx-bus-width = <4>;
  spi-max-frequency = <40000000>;
  cdns,tshsl-ns = <60>;
  cdns,tsd2d-ns = <60>;
  cdns,tchsh-ns = <60>;
  cdns,tslch-ns = <60>;
  cdns,read-delay = <2>;
  bootph-pre-ram;

  partitions {
   compatible = "fixed-partitions";
   #address-cells = <1>;
   #size-cells = <1>;

   partition@0 {
    label = "qspi.tiboot3";
    reg = <0x0 0x80000>;
   };

   partition@80000 {
    label = "qspi.tispl";
    reg = <0x80000 0x200000>;
   };

   partition@280000 {
    label = "qspi.u-boot";
    reg = <0x280000 0x400000>;
   };

   partition@680000 {
    label = "qspi.env";
    reg = <0x680000 0x20000>;
   };

   partition@6a0000 {
    label = "qspi.env.backup";
    reg = <0x6a0000 0x20000>;
   };

   partition@6c0000 {
    label = "qspi.sysfw";
    reg = <0x6c0000 0x100000>;
   };

   partition@800000 {
    label = "qspi.rootfs";
    reg = <0x800000 0x37c0000>;
   };

   partition@3fe0000 {
    label = "qspi.phypattern";
    reg = <0x3fe0000 0x20000>;
   };
  };
 };
};

&mcu_ringacc {
 ti,sci = <&dm_tifs>;
};

&mcu_udmap {
 ti,sci = <&dm_tifs>;
};

&wiz0_pll1_refclk {
 assigned-clocks = <&wiz0_pll1_refclk>;
 assigned-clock-parents = <&cmn_refclk1>;
};

&wiz0_refclk_dig {
 assigned-clocks = <&wiz0_refclk_dig>;
 assigned-clock-parents = <&cmn_refclk1>;
};

&serdes0 {
 assigned-clocks = <&serdes0 0>, <&serdes0 1>;
 assigned-clock-parents = <&wiz0_pll1_refclk>, <&wiz0_pll1_refclk>;

 serdes0_pcie_link: link@0 {
  reg = <0>;
  cdns,num-lanes = <1>;
  #phy-cells = <0>;
  cdns,phy-type = <2>;
  resets = <&serdes_wiz0 1>;
 };

 serdes0_qsgmii_link: phy@1 {
  reg = <1>;
  cdns,num-lanes = <1>;
  #phy-cells = <0>;
  cdns,phy-type = <9>;
  resets = <&serdes_wiz0 2>;
 };
};


&wkup_i2c0 {
 /delete-property/ power-domains;
};
# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e-r5-common-proc-board-u-boot.dtsi" 1





# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e-common-proc-board-u-boot.dtsi" 1





# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/include/dt-bindings/net/ti-dp83867.h" 1
# 7 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e-common-proc-board-u-boot.dtsi" 2
# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e-binman.dtsi" 1





# 1 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-binman.dtsi" 1





/ {
 binman: binman {
  multiple-images;
 };
};

&binman {
 custMpk {
  filename = "custMpk.pem";
  blob-ext {
   filename = "../keys/custMpk.pem";
  };
 };

 ti-degenerate-key {
  filename = "ti-degenerate-key.pem";
  blob-ext {
   filename = "../keys/ti-degenerate-key.pem";
  };
 };
};



&binman {
 board-cfg {
  filename = "board-cfg.bin";
  bcfg_yaml: ti-board-config {
   config = "board-cfg.yaml";
   schema = "../common/schema.yaml";
  };
 };
 pm-cfg {
  filename = "pm-cfg.bin";
  rcfg_yaml: ti-board-config {
   config = "pm-cfg.yaml";
   schema = "../common/schema.yaml";
  };
 };
 rm-cfg {
  filename = "rm-cfg.bin";
  pcfg_yaml: ti-board-config {
   config = "rm-cfg.yaml";
   schema = "../common/schema.yaml";
  };
 };
 sec-cfg {
  filename = "sec-cfg.bin";
  scfg_yaml: ti-board-config {
   config = "sec-cfg.yaml";
   schema = "../common/schema.yaml";
  };
 };
 combined-tifs-cfg {
  filename = "combined-tifs-cfg.bin";
  ti-board-config {
   bcfg_yaml_tifs: board-cfg {
    config = "board-cfg.yaml";
    schema = "../common/schema.yaml";
   };
   scfg_yaml_tifs: sec-cfg {
    config = "sec-cfg.yaml";
    schema = "../common/schema.yaml";
   };
   pcfg_yaml_tifs: pm-cfg {
    config = "pm-cfg.yaml";
    schema = "../common/schema.yaml";
   };
   rcfg_yaml_tifs: rm-cfg {
    config = "rm-cfg.yaml";
    schema = "../common/schema.yaml";
   };
  };
 };
 combined-dm-cfg {
  filename = "combined-dm-cfg.bin";
  ti-board-config {
   pcfg_yaml_dm: pm-cfg {
    config = "pm-cfg.yaml";
    schema = "../common/schema.yaml";
   };
   rcfg_yaml_dm: rm-cfg {
    config = "rm-cfg.yaml";
    schema = "../common/schema.yaml";
   };
  };
 };
 combined-sysfw-cfg {
  filename = "combined-sysfw-cfg.bin";
  ti-board-config {
   board-cfg {
    config = "board-cfg.yaml";
    schema = "../common/schema.yaml";
   };
   sec-cfg {
    config = "sec-cfg.yaml";
    schema = "../common/schema.yaml";
   };
   pm-cfg {
    config = "pm-cfg.yaml";
    schema = "../common/schema.yaml";
   };
   rm-cfg {
    config = "rm-cfg.yaml";
    schema = "../common/schema.yaml";
   };
  };
 };
};
# 7 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e-binman.dtsi" 2



&binman {
 tiboot3-j721e_sr1_1-hs-evm.bin {
  filename = "tiboot3-j721e_sr1_1-hs-evm.bin";
  ti-secure-rom {
   content = <&u_boot_spl>;
   core = "public";
   load = <0x41c00000>;
   keyfile = "custMpk.pem";
  };
  u_boot_spl: u-boot-spl {
   no-expanded;
  };
 };
 sysfw {
  filename = "sysfw.bin";
  ti-secure-rom {
   content = <&ti_fs_cert>;
   core = "secure";
   load = <0x40000>;
   keyfile = "custMpk.pem";
   countersign;
  };
  ti_fs_cert: ti-fs-cert.bin {
   filename = "ti-sysfw/ti-fs-firmware-j721e_sr1_1-hs-cert.bin";
   type = "blob-ext";
   optional;
  };
  ti-fs-firmware-j721e_sr1_1-hs-enc.bin {
   filename = "ti-sysfw/ti-fs-firmware-j721e_sr1_1-hs-enc.bin";
   type = "blob-ext";
   optional;
  };
 };
 itb {
  filename = "sysfw-j721e_sr1_1-hs-evm.itb";
  fit {
   description = "SYSFW and Config fragments";
   #address-cells = <1>;
   images {
    sysfw.bin {
     description = "sysfw";
     type = "firmware";
     arch = "arm";
     compression = "none";
     blob-ext {
         filename = "sysfw.bin";
     };
    };
    board-cfg.bin {
     description = "board-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     ti-secure {
      content = <&board_cfg>;
      keyfile = "custMpk.pem";
     };
     board_cfg: board-cfg {
      filename = "board-cfg.bin";
      type = "blob-ext";
     };

    };
    pm-cfg.bin {
     description = "pm-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     ti-secure {
      content = <&pm_cfg>;
      keyfile = "custMpk.pem";
     };
     pm_cfg: pm-cfg {
      filename = "pm-cfg.bin";
      type = "blob-ext";
     };
    };
    rm-cfg.bin {
     description = "rm-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     ti-secure {
      content = <&rm_cfg>;
      keyfile = "custMpk.pem";
     };
     rm_cfg: rm-cfg {
      filename = "rm-cfg.bin";
      type = "blob-ext";
     };
    };
    sec-cfg.bin {
     description = "sec-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     ti-secure {
      content = <&sec_cfg>;
      keyfile = "custMpk.pem";
     };
     sec_cfg: sec-cfg {
      filename = "sec-cfg.bin";
      type = "blob-ext";
     };
    };
   };
  };
 };
};

&binman {
 tiboot3-j721e_sr2-hs-fs-evm.bin {
  filename = "tiboot3-j721e_sr2-hs-fs-evm.bin";
  ti-secure-rom {
   content = <&u_boot_spl_fs>;
   core = "public";
   load = <0x41c00000>;
   keyfile = "custMpk.pem";
  };
  u_boot_spl_fs: u-boot-spl {
   no-expanded;
  };
 };
 sysfw_fs {
  filename = "sysfw.bin_fs";
  ti-fs-cert-fs.bin {
   filename = "ti-sysfw/ti-fs-firmware-j721e_sr2-hs-fs-cert.bin";
   type = "blob-ext";
   optional;
  };
  ti-fs-firmware-j721e-hs-fs-enc.bin {
   filename = "ti-sysfw/ti-fs-firmware-j721e_sr2-hs-fs-enc.bin";
   type = "blob-ext";
   optional;
  };
 };
 itb_fs {
  filename = "sysfw-j721e_sr2-hs-fs-evm.itb";
  fit {
   description = "SYSFW and Config fragments";
   #address-cells = <1>;
   images {
    sysfw.bin {
     description = "sysfw";
     type = "firmware";
     arch = "arm";
     compression = "none";
     blob-ext {
         filename = "sysfw.bin_fs";
     };
    };
    board-cfg.bin {
     description = "board-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     board-cfg {
      filename = "board-cfg.bin";
      type = "blob-ext";
     };

    };
    pm-cfg.bin {
     description = "pm-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     pm-cfg {
      filename = "pm-cfg.bin";
      type = "blob-ext";
     };
    };
    rm-cfg.bin {
     description = "rm-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     rm-cfg {
      filename = "rm-cfg.bin";
      type = "blob-ext";
     };
    };
    sec-cfg.bin {
     description = "sec-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     sec-cfg {
      filename = "sec-cfg.bin";
      type = "blob-ext";
     };
    };
   };
  };
 };
};

&binman {
 tiboot3-j721e-gp-evm.bin {
  filename = "tiboot3-j721e-gp-evm.bin";
  symlink = "tiboot3.bin";
  ti-secure-rom {
   content = <&u_boot_spl_unsigned>;
   core = "public";
   load = <0x41c00000>;
   sw-rev = <1>;
   keyfile = "ti-degenerate-key.pem";
  };
  u_boot_spl_unsigned: u-boot-spl {
   no-expanded;
  };
 };
 sysfw_gp {
  filename = "sysfw.bin_gp";
  ti-secure-rom {
   content = <&ti_fs>;
   core = "secure";
   load = <0x40000>;
   sw-rev = <1>;
   keyfile = "ti-degenerate-key.pem";
  };
  ti_fs: ti-fs.bin {
   filename = "ti-sysfw/ti-fs-firmware-j721e-gp.bin";
   type = "blob-ext";
   optional;
  };
 };
 itb_gp {
  filename = "sysfw-j721e-gp-evm.itb";
  symlink = "sysfw.itb";
  fit {
   description = "SYSFW and Config fragments";
   #address-cells = <1>;
   images {
    sysfw.bin {
     description = "sysfw";
     type = "firmware";
     arch = "arm";
     compression = "none";
     blob-ext {
         filename = "sysfw.bin_gp";
     };
    };
    board-cfg.bin {
     description = "board-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     blob-ext {
      filename = "board-cfg.bin";
     };
    };
    pm-cfg.bin {
     description = "pm-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     blob-ext {
      filename = "pm-cfg.bin";
     };
    };
    rm-cfg.bin {
     description = "rm-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     blob-ext {
      filename = "rm-cfg.bin";
     };
    };
    sec-cfg.bin {
     description = "sec-cfg";
     type = "firmware";
     arch = "arm";
     compression = "none";
     blob-ext {
      filename = "sec-cfg.bin";
     };
    };
   };
  };
 };
};
# 8 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e-common-proc-board-u-boot.dtsi" 2

/ {
 chosen {
  stdout-path = "serial2:115200n8";
  tick-timer = &timer1;
 };

 aliases {
  ethernet0 = &cpsw_port1;
  spi0 = &ospi0;
  spi1 = &ospi1;
  remoteproc0 = &mcu_r5fss0_core0;
  remoteproc1 = &mcu_r5fss0_core1;
  remoteproc2 = &main_r5fss0_core0;
  remoteproc3 = &main_r5fss0_core1;
  remoteproc4 = &main_r5fss1_core0;
  remoteproc5 = &main_r5fss1_core1;
  remoteproc6 = &c66_0;
  remoteproc7 = &c66_1;
  remoteproc8 = &c71_0;
  i2c0 = &wkup_i2c0;
  i2c1 = &mcu_i2c0;
  i2c2 = &mcu_i2c1;
  i2c3 = &main_i2c0;
 };
};

&cbass_main{
 bootph-pre-ram;

 main_navss: bus@30000000 {
  bootph-pre-ram;
 };
};

&cbass_mcu_wakeup {
 bootph-pre-ram;

 timer1: timer@40400000 {
  compatible = "ti,omap5430-timer";
  reg = <0x0 0x40400000 0x0 0x80>;
  ti,timer-alwon;
  clock-frequency = <250000000>;
  bootph-pre-ram;
 };

 mcu_navss: bus@28380000 {
  bootph-pre-ram;

  ringacc@2b800000 {
   reg = <0x0 0x2b800000 0x0 0x400000>,
    <0x0 0x2b000000 0x0 0x400000>,
    <0x0 0x28590000 0x0 0x100>,
    <0x0 0x2a500000 0x0 0x40000>,
    <0x0 0x28440000 0x0 0x40000>;
   reg-names = "rt", "fifos", "proxy_gcfg", "proxy_target", "cfg";
   bootph-pre-ram;
  };

  dma-controller@285c0000 {
   reg = <0x0 0x285c0000 0x0 0x100>,
    <0x0 0x284c0000 0x0 0x4000>,
    <0x0 0x2a800000 0x0 0x40000>,
    <0x0 0x284a0000 0x0 0x4000>,
    <0x0 0x2aa00000 0x0 0x40000>,
    <0x0 0x28400000 0x0 0x2000>;
   reg-names = "gcfg", "rchan", "rchanrt", "tchan",
         "tchanrt", "rflow";
   bootph-pre-ram;
  };
 };

 chipid@43000014 {
  bootph-pre-ram;
 };
};

&secure_proxy_main {
 bootph-pre-ram;
};

&dmsc {
 bootph-pre-ram;
 k3_sysreset: sysreset-controller {
  compatible = "ti,sci-sysreset";
  bootph-pre-ram;
 };
};

&k3_pds {
 bootph-pre-ram;
};

&k3_clks {
 bootph-pre-ram;
};

&k3_reset {
 bootph-pre-ram;
};

&wkup_pmx0 {
 bootph-pre-ram;
};

&main_pmx0 {
 bootph-pre-ram;
};

&main_uart0 {
 bootph-pre-ram;
};

&mcu_uart0 {
 bootph-pre-ram;
};

&main_sdhci0 {
 bootph-pre-ram;
};

&main_sdhci1 {
 bootph-pre-ram;
};

&wiz3_pll1_refclk {
 assigned-clocks = <&wiz3_pll1_refclk>, <&wiz3_pll0_refclk>;
 assigned-clock-parents = <&k3_clks 295 0>, <&k3_clks 295 9>;
};

&main_usbss0_pins_default {
 bootph-pre-ram;
};

&usbss0 {
 bootph-pre-ram;
};

&usb0 {
 dr_mode = "peripheral";
 bootph-pre-ram;
};

&mcu_cpsw {
 reg = <0x0 0x46000000 0x0 0x200000>,
       <0x0 0x40f00200 0x0 0x2>;
 reg-names = "cpsw_nuss", "mac_efuse";
 /delete-property/ ranges;

 cpsw-phy-sel@40f04040 {
  compatible = "ti,am654-cpsw-phy-sel";
  reg= <0x0 0x40f04040 0x0 0x4>;
  reg-names = "gmii-sel";
 };
};

&main_mmc1_pins_default {
 bootph-pre-ram;
};

&wkup_i2c0_pins_default {
 bootph-pre-ram;
};

&wkup_i2c0 {
 bootph-pre-ram;
};

&main_i2c0 {
 bootph-pre-ram;
};

&main_i2c0_pins_default {
 bootph-pre-ram;
};

&exp2 {
 bootph-pre-ram;
};

&mcu_fss0_ospi0_pins_default {
 bootph-pre-ram;
};

&fss {
 bootph-pre-ram;
};

&hbmc {
 bootph-pre-ram;

 flash@0,0 {
  bootph-pre-ram;
 };
};

&hbmc_mux {
 bootph-pre-ram;
};

&wkup_gpio0 {
 bootph-pre-ram;
};

&ospi0 {
 bootph-pre-ram;

 flash@0 {
  bootph-pre-ram;

  partitions {
   bootph-pre-ram;

   partition@3fe0000 {
    bootph-pre-ram;
   };
  };
 };
};

&ospi1 {
 bootph-pre-ram;

 flash@0 {
  bootph-pre-ram;
 };
};

&mcu_fss0_hpb0_pins_default {
 bootph-pre-ram;
};

&wkup_gpio_pins_default {
 bootph-pre-ram;
};

&mcu_fss0_ospi1_pins_default {
 bootph-pre-ram;
};

&main_r5fss0 {
 ti,cluster-mode = <0>;
};

&main_r5fss1 {
 ti,cluster-mode = <0>;
};

&wiz3_pll1_refclk {
 assigned-clocks = <&wiz3_pll1_refclk>, <&wiz3_pll0_refclk>;
 assigned-clock-parents = <&k3_clks 295 0>, <&k3_clks 295 9>;
};

&serdes_ln_ctrl {
 u-boot,mux-autoprobe;
};

&usb_serdes_mux {
 u-boot,mux-autoprobe;
};

&serdes0 {
 /delete-property/ assigned-clocks;
 /delete-property/ assigned-clock-parents;
};

&serdes0_pcie_link {
 assigned-clocks = <&serdes0 0>;
 assigned-clock-parents = <&wiz0_pll1_refclk>;
};

&serdes0_qsgmii_link {
 assigned-clocks = <&serdes0 1>;
 assigned-clock-parents = <&wiz0_pll1_refclk>;
};
# 7 "/home/james/ti-processor-sdk-linux-adas-j721e-evm-09_00_01_03/board-support/u-boot-2023.04+gitAUTOINC+bd74e615a6-gbd74e615a6/arch/arm/dts/k3-j721e-r5-common-proc-board-u-boot.dtsi" 2

/ {
 chosen {
  firmware-loader = &fs_loader0;
 };

 aliases {
  remoteproc0 = &sysctrler;
  remoteproc1 = &a72_0;
 };

 fs_loader0: fs_loader@0 {
  bootph-all;
  compatible = "u-boot,fs-loader";
 };
};

&tps659413a {
 esm: esm {
  compatible = "ti,tps659413-esm";
  bootph-pre-ram;
 };
};
# 484 "arch/arm/dts/.k3-j721e-r5-common-proc-board.dtb.pre.tmp" 2
