Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sat Nov 18 13:10:43 2017
| Host         : root running 64-bit elementary OS 0.4.1 Loki
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    22 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           15 |
| No           | No                    | Yes                    |              12 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              14 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+-------------------+------------------+------------------+----------------+
|   Clock Signal   |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+-------------------+------------------+------------------+----------------+
|  f/out[0]        |                   | clear_IBUF       |                1 |              3 |
|  cp/CLK          | count1[6]_i_1_n_0 | clear_IBUF       |                2 |              7 |
|  cp/CLK          | sel               | clear_IBUF       |                3 |              7 |
|  cp/CLK          |                   | clear_IBUF       |                3 |              9 |
|  f2/CLK          |                   |                  |                5 |             11 |
|  clock_IBUF_BUFG |                   |                  |               10 |             37 |
+------------------+-------------------+------------------+------------------+----------------+


