

================================================================
== Vivado HLS Report for 'l1tomplane'
================================================================
* Date:           Wed Apr 21 16:04:07 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        4_l1tomplane_bigendian
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.656|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j_V_load = load i2* @j_V, align 1" [4_l1tomplane_bigendian/l1tomplane_bigendian.cpp:15]   --->   Operation 4 'load' 'j_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.65ns)   --->   "store i2 -1, i2* @j_V, align 1" [4_l1tomplane_bigendian/l1tomplane_bigendian.cpp:30]   --->   Operation 5 'store' <Predicate = (j_V_load == 2)> <Delay = 0.65>
ST_1 : Operation 6 [1/1] (0.65ns)   --->   "store i2 -2, i2* @j_V, align 1" [4_l1tomplane_bigendian/l1tomplane_bigendian.cpp:24]   --->   Operation 6 'store' <Predicate = (j_V_load == 1)> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %outdata_V_V, i64 7201256505587269648)" [4_l1tomplane_bigendian/l1tomplane_bigendian.cpp:29]   --->   Operation 7 'write' <Predicate = (j_V_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 8 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %outdata_V_V, i64 6935547824197074943)" [4_l1tomplane_bigendian/l1tomplane_bigendian.cpp:23]   --->   Operation 8 'write' <Predicate = (j_V_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.58>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %outdata_V_V), !map !34"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %state_out_V), !map !38"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @l1tomplane_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %state_out_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [4_l1tomplane_bigendian/l1tomplane_bigendian.cpp:5]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %outdata_V_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [4_l1tomplane_bigendian/l1tomplane_bigendian.cpp:6]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [4_l1tomplane_bigendian/l1tomplane_bigendian.cpp:7]   --->   Operation 14 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [4_l1tomplane_bigendian/l1tomplane_bigendian.cpp:8]   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i2P(i2* %state_out_V, i2 %j_V_load)" [4_l1tomplane_bigendian/l1tomplane_bigendian.cpp:15]   --->   Operation 16 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i2* @j_V, i32 1, [1 x i8]* @p_str1) nounwind" [4_l1tomplane_bigendian/l1tomplane_bigendian.cpp:17]   --->   Operation 17 'specreset' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.58ns)   --->   "switch i2 %j_V_load, label %._crit_edge33 [
    i2 1, label %0
    i2 -2, label %1
  ]" [4_l1tomplane_bigendian/l1tomplane_bigendian.cpp:19]   --->   Operation 18 'switch' <Predicate = true> <Delay = 0.58>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %outdata_V_V, i64 7201256505587269648)" [4_l1tomplane_bigendian/l1tomplane_bigendian.cpp:29]   --->   Operation 19 'write' <Predicate = (j_V_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "br label %._crit_edge33" [4_l1tomplane_bigendian/l1tomplane_bigendian.cpp:31]   --->   Operation 20 'br' <Predicate = (j_V_load == 2)> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %outdata_V_V, i64 6935547824197074943)" [4_l1tomplane_bigendian/l1tomplane_bigendian.cpp:23]   --->   Operation 21 'write' <Predicate = (j_V_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br label %._crit_edge33" [4_l1tomplane_bigendian/l1tomplane_bigendian.cpp:25]   --->   Operation 22 'br' <Predicate = (j_V_load == 1)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [4_l1tomplane_bigendian/l1tomplane_bigendian.cpp:37]   --->   Operation 23 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	'store' operation ('store_ln30', 4_l1tomplane_bigendian/l1tomplane_bigendian.cpp:30) of constant 3 on static variable 'j_V' [17]  (0.656 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0.584ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
