// Seed: 3700857982
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    input tri id_2,
    output wor id_3,
    output tri id_4,
    output supply1 id_5,
    input supply1 id_6
);
  assign id_3 = id_6;
endmodule
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    output tri id_2,
    output supply0 id_3,
    input tri0 id_4,
    input wor id_5,
    output wor id_6,
    input supply0 id_7,
    output supply1 id_8,
    input supply0 id_9,
    input supply0 id_10,
    input wand id_11,
    output uwire id_12,
    input supply0 id_13,
    input tri id_14
    , id_18,
    output logic module_1,
    input tri id_16
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_13,
      id_12,
      id_1,
      id_1,
      id_13
  );
  assign modCall_1.id_4 = 0;
  always @(1) id_15 = id_18;
endmodule
