

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_1nrJnz
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_8dTZg6"
Running: cat _ptx_8dTZg6 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_nssaLD
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_nssaLD --output-file  /dev/null 2> _ptx_8dTZg6info"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_8dTZg6 _ptx2_nssaLD _ptx_8dTZg6info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=46080 (inst/sec) elapsed = 0:0:00:02 / Mon Feb 29 20:26:26 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(34,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1243,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1262,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1262,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1263,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1263,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1264,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1264,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1265,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1265,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1265,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1265,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1266,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1267,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1269,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1270,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1271,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1279,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1279,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1279,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1280,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1280,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1281,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1283,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1283,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1286,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1286,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1287,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1289,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1295,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1296,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1297,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1297,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1300,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1301,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1301,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1302,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1303,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1303,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1304,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1307,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1310,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1311,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1315,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1315,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1316,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1320,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1321,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1324,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1325,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1326,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1326,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1327,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1327,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1328,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1328,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1330,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1330,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1331,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1331,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1332,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1332,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1338,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1339,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1340,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1340,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1341,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1342,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1364,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(142,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1368,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1368,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1369,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1370,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1374,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1375,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1376,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(106,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 472936 (ipc=315.3) sim_rate=157645 (inst/sec) elapsed = 0:0:00:03 / Mon Feb 29 20:26:27 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(165,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1734,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1735,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1752,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1753,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1754,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1755,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1759,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1776,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1784,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1784,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1785,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1793,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1794,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1796,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1797,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1809,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1809,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1810,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1810,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1812,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1812,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1813,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1813,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1815,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1825,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1825,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1826,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1827,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1832,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1832,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1833,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1834,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1835,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1840,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1840,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1841,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1846,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1847,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1847,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1849,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1849,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1850,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1850,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1851,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1852,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1858,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1858,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1859,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1875,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(196,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1875,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1875,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1878,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1883,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1904,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1911,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1911,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1911,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1912,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1913,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1919,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1926,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1926,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1927,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1927,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1933,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1939,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1940,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1941,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1942,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1943,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1944,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1962,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1963,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1965,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1965,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1966,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1966,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1967,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1967,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1977,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1981,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1985,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1986,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1986,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1986,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1986,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1987,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1988,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1994,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(199,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2001,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2029,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2031,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2033,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2033,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(249,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2152,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2190,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2213,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2249,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2255,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2258,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2258,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2266,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2290,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2346,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2365,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2367,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2369,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2379,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2391,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2397,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2427,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2430,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2433,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2435,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2449,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2452,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2458,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 917334 (ipc=366.9) sim_rate=229333 (inst/sec) elapsed = 0:0:00:04 / Mon Feb 29 20:26:28 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2500,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2504,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5903,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5904
gpu_sim_insn = 917736
gpu_ipc =     155.4431
gpu_tot_sim_cycle = 5904
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     155.4431
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 350
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7157	W0_Idle:18424	W0_Scoreboard:23932	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 265 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5903 
mrq_lat_table:393 	41 	40 	52 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	318 	188 	30 	2 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1559         0      5885         0         0         0         0         0         0         0       929       897      1729      1741         0         0 
dram[1]:      1176         0         0         0         0         0         0         0         0         0       934       904      1774      1749         0      3946 
dram[2]:         0         0         0      3069         0      1585         0         0         0      4281       935       907      1738      1510         0         0 
dram[3]:         0         0         0      5079         0      4679         0         0         0         0       944       904      1807      1750         0         0 
dram[4]:         0      3872         0         0         0      5478         0         0         0         0      1250      2561      1746      1754      3138         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       913       916      1754      1785      5550         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1051    none         125    none      none      none      none      none      none      none         269       269       290       266    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         276       268       263       269    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       266       264       271       255    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         280       285       276       266    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         298       258       278       276       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         265       269       274       272       268    none  
maximum mf latency per bank:
dram[0]:        282         0       251         0         0         0         0         0         0         0       294       283       321       301         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       290       284       274       292         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       277       282       313       288         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       289       287       282       280         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       281       285       317       319       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       291       280       318       299       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7fbf91cdd7f0 :  mf: uid= 34626, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5901), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7597 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04697
n_activity=960 dram_eff=0.3812
bk0: 8a 7690i bk1: 0a 7787i bk2: 2a 7768i bk3: 0a 7789i bk4: 0a 7790i bk5: 0a 7792i bk6: 0a 7794i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7678i bk11: 44a 7624i bk12: 44a 7643i bk13: 44a 7620i bk14: 0a 7790i bk15: 0a 7790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.035806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7600 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04774
n_activity=894 dram_eff=0.4161
bk0: 4a 7768i bk1: 0a 7789i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7790i bk5: 0a 7790i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7683i bk11: 44a 7612i bk12: 48a 7664i bk13: 44a 7601i bk14: 0a 7790i bk15: 6a 7766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.025154
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7606 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.04594
n_activity=919 dram_eff=0.3896
bk0: 0a 7792i bk1: 0a 7793i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7791i bk5: 2a 7774i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7794i bk9: 2a 7771i bk10: 40a 7671i bk11: 44a 7616i bk12: 44a 7662i bk13: 42a 7622i bk14: 0a 7789i bk15: 0a 7791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0272074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7612 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04466
n_activity=804 dram_eff=0.4328
bk0: 0a 7790i bk1: 0a 7792i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7792i bk5: 2a 7771i bk6: 0a 7792i bk7: 0a 7793i bk8: 0a 7794i bk9: 0a 7794i bk10: 40a 7679i bk11: 44a 7616i bk12: 44a 7675i bk13: 40a 7646i bk14: 0a 7789i bk15: 0a 7789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0309292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7589 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.04877
n_activity=987 dram_eff=0.385
bk0: 0a 7789i bk1: 2a 7768i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7791i bk5: 2a 7772i bk6: 0a 7795i bk7: 0a 7796i bk8: 0a 7797i bk9: 0a 7797i bk10: 48a 7617i bk11: 46a 7580i bk12: 44a 7655i bk13: 40a 7602i bk14: 4a 7767i bk15: 0a 7787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0547998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7613 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04466
n_activity=756 dram_eff=0.4603
bk0: 0a 7788i bk1: 0a 7789i bk2: 0a 7789i bk3: 0a 7791i bk4: 0a 7791i bk5: 0a 7792i bk6: 0a 7793i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7796i bk10: 44a 7671i bk11: 44a 7598i bk12: 44a 7656i bk13: 40a 7643i bk14: 2a 7773i bk15: 0a 7788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0486396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7273
	minimum = 6
	maximum = 62
Network latency average = 9.96728
	minimum = 6
	maximum = 40
Slowest packet = 14
Flit latency average = 8.89273
	minimum = 6
	maximum = 36
Slowest flit = 1912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Accepted packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Injected flit rate average = 0.0217555
	minimum = 0.00592818 (at node 9)
	maximum = 0.0580962 (at node 15)
Accepted flit rate average= 0.0217555
	minimum = 0.00711382 (at node 19)
	maximum = 0.0447154 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Network latency average = 9.96728 (1 samples)
	minimum = 6 (1 samples)
	maximum = 40 (1 samples)
Flit latency average = 8.89273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Accepted packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Injected flit rate average = 0.0217555 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.0580962 (1 samples)
Accepted flit rate average = 0.0217555 (1 samples)
	minimum = 0.00711382 (1 samples)
	maximum = 0.0447154 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1476 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5904)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (374,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(375,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (387,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(388,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (396,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(397,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (397,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(398,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5904)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(99,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (405,5904), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (407,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(408,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (411,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(412,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (418,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(419,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (422,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(423,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (429,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(430,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(438,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (439,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(440,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (440,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(441,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(447,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (450,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(451,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(459,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (462,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (462,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,5904), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(463,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (463,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(464,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (464,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(466,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(472,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (479,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(480,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (480,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (482,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(483,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (484,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(485,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (485,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(486,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (490,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(491,5904)
GPGPU-Sim uArch: cycles simulated: 6404  inst.: 1279561 (ipc=723.6) sim_rate=255912 (inst/sec) elapsed = 0:0:00:05 / Mon Feb 29 20:26:29 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (500,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(501,5904)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(122,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (536,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(537,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (544,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(545,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (545,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(546,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (555,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (555,5904), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(556,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(557,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (560,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (560,5904), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(561,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(562,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (572,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (572,5904), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(573,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(574,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(574,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(575,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (575,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (575,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(576,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (576,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(577,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(577,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (578,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (578,5904), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(579,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(580,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (584,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (584,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (584,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(585,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(585,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (585,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (585,5904), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(586,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(586,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(587,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (588,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(589,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (589,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (589,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(590,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (590,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (590,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (590,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(591,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(592,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (595,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,5904), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(596,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(597,5904)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(142,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (712,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(713,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (714,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(715,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (724,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(725,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (726,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(727,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (732,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(733,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (772,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(773,5904)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(116,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (779,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(780,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (782,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(783,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (783,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(784,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (794,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(795,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (798,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(799,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (803,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(804,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (805,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(806,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (814,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (814,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(815,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (822,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(823,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (831,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(832,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (836,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(837,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (837,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(838,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (839,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(840,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (844,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(845,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (848,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(849,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (853,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(854,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (856,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(857,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (857,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(858,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (862,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(863,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (866,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(867,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (877,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(878,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (878,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(879,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (880,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(881,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (887,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(888,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (889,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(890,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (893,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(894,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (899,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(900,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (900,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(901,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (903,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(904,5904)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (908,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (908,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(909,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(910,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (910,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(911,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (917,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(918,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (918,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(919,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (919,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (919,5904), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(920,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(921,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (926,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (926,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (926,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(928,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (932,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(933,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (939,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(940,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (941,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(942,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (945,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(946,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (949,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (949,5904), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(950,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(951,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (954,5904), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(956,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (959,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(960,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (966,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(967,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (984,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(985,5904)
GPGPU-Sim uArch: cycles simulated: 6904  inst.: 1647256 (ipc=729.5) sim_rate=274542 (inst/sec) elapsed = 0:0:00:06 / Mon Feb 29 20:26:30 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1008,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1009,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1014,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1015,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1016,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1017,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1020,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1021,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5904)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(198,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1031,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1031,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1032,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1033,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1033,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1034,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1048,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1048,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1049,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1050,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1050,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1050,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1051,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1051,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1051,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1052,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1052,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1054,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1059,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1060,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1070,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1076,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1125,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1135,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1139,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1141,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1144,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1161,5904), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(245,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1163,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1166,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1168,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1179,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1182,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1182,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1183,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1184,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1192,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1194,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1195,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1198,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1200,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1201,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1213,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1215,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1218,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1237,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1242,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1244,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1257,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1260,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1262,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1264,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1265,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1268,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1268,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1273,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1279,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1285,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1288,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1295,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1296,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1296,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1304,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1307,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1307,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1313,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1316,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1318,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1323,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1326,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1328,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1343,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1348,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1351,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1360,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1367,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1381,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1395,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1396,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1408,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1409,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1417,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7404  inst.: 1835108 (ipc=611.6) sim_rate=262158 (inst/sec) elapsed = 0:0:00:07 / Mon Feb 29 20:26:31 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2982,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3843,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4288,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4413,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4856,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5134,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5427,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5869,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5870
gpu_sim_insn = 919016
gpu_ipc =     156.5615
gpu_tot_sim_cycle = 11774
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     156.0007
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 624
gpu_total_sim_rate=262393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 973
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 126, Miss_rate = 0.325, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 318, Miss = 95, Miss_rate = 0.299, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[5]: Access = 380, Miss = 126, Miss_rate = 0.332, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[6]: Access = 380, Miss = 123, Miss_rate = 0.324, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 302, Miss = 83, Miss_rate = 0.275, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 68, Miss_rate = 0.236, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1265
	L1D_total_cache_miss_rate = 0.2752
	L1D_total_cache_pending_hits = 3006
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 172
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 973
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 189, 75, 75, 75, 75, 75, 105, 105, 105, 105, 105, 105, 105, 105, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 370, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1093
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8053	W0_Idle:38331	W0_Scoreboard:47601	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8744 {8:1093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148648 {136:1093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11773 
mrq_lat_table:517 	41 	62 	59 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	687 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1325 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	724 	344 	38 	2 	0 	0 	0 	2 	9 	38 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991         0         0         0      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      1176         0         0         0      4194      3022         0      2706       904         0      1692       904      1774      1749      2338      3946 
dram[2]:         0      4838      4001      3069         0      2577         0      5116         0      4281       935       907      1738      2028      2147      3860 
dram[3]:      1316      3229      2296      5079         0      4679      2554      3174      4435      4213       944       904      1807      1799      2366      2469 
dram[4]:      3422      3872         0         0         0      5478      2804         0      4500      2775      1250      2561      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1429      3449      3504       913       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1051       126       160       128    none      none      none         126       176       124       401       425       446       411       262       263
dram[1]:          0    none      none      none         126       126    none         201       268    none         412       428       401       432       268       373
dram[2]:     none         125       126       160    none         176    none         125    none         152       402       437       421       413       411       268
dram[3]:        268       125       124       160    none         197       125       124       125       268       435       463       444       399       261       260
dram[4]:        126       197    none      none      none         160       124    none         182       131       695       369       409       418       296       309
dram[5]:        270       147       126       269       124       272       125       268       126       126       426       419       432       417       305       260
maximum mf latency per bank:
dram[0]:        282       252       251       256         0         0         0       252       268       251       294       283       321       301       268       268
dram[1]:          0         0         0         0       252       252         0       277       268         0       290       284       274       292       268       268
dram[2]:          0       251       252       252         0       268         0       251         0       277       277       282       313       288       268       268
dram[3]:        268       251       252       252         0       251       251       252       251       268       289       287       282       280       268       268
dram[4]:        252       252         0         0         0       252       251         0       274       262       281       285       317       319       268       268
dram[5]:        270       252       252       269       252       272       251       268       252       252       291       280       318       299       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02883
n_activity=1522 dram_eff=0.2943
bk0: 8a 15435i bk1: 2a 15512i bk2: 4a 15501i bk3: 2a 15515i bk4: 0a 15539i bk5: 0a 15543i bk6: 0a 15547i bk7: 2a 15524i bk8: 4a 15494i bk9: 4a 15504i bk10: 42a 15389i bk11: 46a 15334i bk12: 46a 15383i bk13: 44a 15366i bk14: 6a 15512i bk15: 4a 15515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0232304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15309 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02754
n_activity=1310 dram_eff=0.3267
bk0: 4a 15516i bk1: 0a 15538i bk2: 0a 15539i bk3: 0a 15540i bk4: 2a 15518i bk5: 2a 15516i bk6: 0a 15542i bk7: 6a 15464i bk8: 2a 15524i bk9: 0a 15540i bk10: 42a 15396i bk11: 44a 15358i bk12: 50a 15406i bk13: 46a 15343i bk14: 2a 15521i bk15: 10a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0157658
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15298 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02806
n_activity=1535 dram_eff=0.284
bk0: 0a 15539i bk1: 2a 15518i bk2: 2a 15516i bk3: 4a 15501i bk4: 0a 15539i bk5: 4a 15489i bk6: 0a 15541i bk7: 2a 15521i bk8: 0a 15542i bk9: 12a 15412i bk10: 40a 15417i bk11: 44a 15364i bk12: 46a 15383i bk13: 46a 15314i bk14: 2a 15520i bk15: 2a 15521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0173102
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02934
n_activity=1509 dram_eff=0.3022
bk0: 2a 15520i bk1: 2a 15516i bk2: 4a 15503i bk3: 4a 15501i bk4: 0a 15539i bk5: 2a 15520i bk6: 2a 15519i bk7: 4a 15506i bk8: 2a 15520i bk9: 2a 15525i bk10: 42a 15398i bk11: 44a 15363i bk12: 46a 15420i bk13: 44a 15338i bk14: 8a 15505i bk15: 10a 15503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0175676
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7fbf9257ede0 :  mf: uid= 60634, sid00:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11771), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15279 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03076
n_activity=1456 dram_eff=0.3283
bk0: 2a 15511i bk1: 2a 15514i bk2: 0a 15537i bk3: 0a 15537i bk4: 0a 15540i bk5: 4a 15506i bk6: 4a 15507i bk7: 0a 15545i bk8: 4a 15481i bk9: 2a 15508i bk10: 50a 15334i bk11: 48a 15311i bk12: 44a 15403i bk13: 46a 15337i bk14: 16a 15481i bk15: 6a 15511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0317889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02921
n_activity=1418 dram_eff=0.3202
bk0: 2a 15519i bk1: 6a 15485i bk2: 2a 15515i bk3: 2a 15522i bk4: 4a 15500i bk5: 2a 15518i bk6: 2a 15519i bk7: 2a 15525i bk8: 2a 15519i bk9: 2a 15521i bk10: 46a 15390i bk11: 44a 15345i bk12: 44a 15405i bk13: 42a 15389i bk14: 8a 15460i bk15: 8a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.027027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137, Miss = 55, Miss_rate = 0.401, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 117, Miss = 51, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 55, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 54, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1336
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4843
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5906
icnt_total_pkts_simt_to_mem=1522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.93378
	minimum = 6
	maximum = 32
Network latency average = 8.47095
	minimum = 6
	maximum = 27
Slowest packet = 1412
Flit latency average = 7.29571
	minimum = 6
	maximum = 23
Slowest flit = 4118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Accepted packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Injected flit rate average = 0.0249858
	minimum = 0.00511073 (at node 8)
	maximum = 0.0521295 (at node 23)
Accepted flit rate average= 0.0249858
	minimum = 0.00834753 (at node 19)
	maximum = 0.0541738 (at node 5)
Injected packet length average = 2.67568
Accepted packet length average = 2.67568
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.83057 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47 (2 samples)
Network latency average = 9.21911 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 8.09422 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Accepted packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Injected flit rate average = 0.0233706 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.0551128 (2 samples)
Accepted flit rate average = 0.0233706 (2 samples)
	minimum = 0.00773068 (2 samples)
	maximum = 0.0494446 (2 samples)
Injected packet size average = 2.77961 (2 samples)
Accepted packet size average = 2.77961 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 262393 (inst/sec)
gpgpu_simulation_rate = 1682 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11774)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(83,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(63,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(48,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (377,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(378,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (391,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(392,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (392,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(393,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (395,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(396,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (397,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(398,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (410,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(411,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (411,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(412,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (413,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (413,11774), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(414,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(415,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (415,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(416,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (417,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(418,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,11774)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(109,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (428,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(429,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (429,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(430,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (433,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(434,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (437,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(438,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (442,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(443,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (449,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (449,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (449,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(450,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(450,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (450,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(451,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(451,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (453,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(454,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (455,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (455,11774), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(456,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(457,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (465,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(466,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (466,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(467,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (472,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(473,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (474,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(475,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (475,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(476,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (484,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(485,11774)
GPGPU-Sim uArch: cycles simulated: 12274  inst.: 2197008 (ipc=720.5) sim_rate=274626 (inst/sec) elapsed = 0:0:00:08 / Mon Feb 29 20:26:32 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (529,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (529,11774), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(530,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(531,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (535,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(536,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (541,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(542,11774)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(118,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (560,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (560,11774), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(561,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (561,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (561,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(562,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(562,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(563,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (571,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(572,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (573,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (573,11774), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(574,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (574,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (574,11774), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(575,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(575,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(576,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (576,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(577,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (577,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(578,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (591,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (591,11774), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(592,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(593,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (593,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(594,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (596,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(597,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (615,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(616,11774)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(119,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (702,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(703,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (726,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(727,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (742,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(743,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (743,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(744,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (744,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(745,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (758,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(759,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (766,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (766,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(767,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(767,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (771,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(772,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (780,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (780,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(781,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(781,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (785,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(786,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (791,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(792,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (792,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(793,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (804,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(805,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (812,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (812,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(813,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(813,11774)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(143,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (817,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(818,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (823,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(824,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (831,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(832,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (844,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(845,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (849,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(850,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (850,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(851,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (860,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(861,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (861,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(862,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (864,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(865,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (869,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(870,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (870,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(871,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (872,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(873,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (875,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(876,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (882,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(883,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (885,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(886,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (886,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (886,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (886,11774), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(887,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(888,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(889,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (894,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(895,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (895,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(896,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (902,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(903,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (913,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(914,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (916,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(917,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (918,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(919,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (927,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (927,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(928,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(929,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (930,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(931,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (936,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(937,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (942,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(943,11774)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(205,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (951,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(952,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (956,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(957,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (959,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(960,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (961,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(962,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (976,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(977,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (978,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(979,11774)
GPGPU-Sim uArch: cycles simulated: 12774  inst.: 2551272 (ipc=714.5) sim_rate=283474 (inst/sec) elapsed = 0:0:00:09 / Mon Feb 29 20:26:33 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1009,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1010,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1017,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1018,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1020,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1021,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1027,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1028,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1030,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1031,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1036,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1037,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1039,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1040,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1043,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1044,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1050,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1051,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1056,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1059,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1060,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1066,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1067,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1074,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1075,11774)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(212,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1080,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1081,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1085,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1086,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1122,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1123,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1123,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1124,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1126,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1127,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1128,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1129,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1129,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1130,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1133,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1134,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1136,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1137,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1140,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1141,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1142,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1143,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1157,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1158,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1175,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1176,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1176,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1177,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1177,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1180,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1185,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1199,11774), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(246,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1215,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1217,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1219,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1222,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1222,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1223,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1224,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1226,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1228,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1242,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1253,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1253,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1259,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1275,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1278,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1281,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1282,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1285,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1292,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1295,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1300,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1302,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1302,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1307,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1317,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1320,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1320,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1326,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1349,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1352,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1380,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1385,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1389,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1394,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1399,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1402,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1418,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1430,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1433,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1437,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1456,11774), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 13274  inst.: 2753520 (ipc=611.2) sim_rate=275352 (inst/sec) elapsed = 0:0:00:10 / Mon Feb 29 20:26:34 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2661,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2727,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2750,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3083,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3206,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3277,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3295,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3505,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3625,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3630,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3753,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (3840,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3904,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3922,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4068,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4096,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4174,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4331,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4400,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4402,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4579,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4658,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4684,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4738,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4748,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4765,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4835,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4949,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4981,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5059,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5204,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5309,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5460,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5587,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5892,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5894,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5920,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6003,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6016,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6020,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6132,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6378,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6704,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6705
gpu_sim_insn = 926846
gpu_ipc =     138.2321
gpu_tot_sim_cycle = 18479
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     149.5534
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 886
gpu_total_sim_rate=276359

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 654, Miss = 225, Miss_rate = 0.344, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[1]: Access = 608, Miss = 199, Miss_rate = 0.327, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[2]: Access = 630, Miss = 216, Miss_rate = 0.343, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[3]: Access = 674, Miss = 236, Miss_rate = 0.350, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[4]: Access = 548, Miss = 161, Miss_rate = 0.294, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[5]: Access = 750, Miss = 287, Miss_rate = 0.383, Pending_hits = 295, Reservation_fails = 0
	L1D_cache_core[6]: Access = 654, Miss = 232, Miss_rate = 0.355, Pending_hits = 291, Reservation_fails = 0
	L1D_cache_core[7]: Access = 708, Miss = 260, Miss_rate = 0.367, Pending_hits = 307, Reservation_fails = 0
	L1D_cache_core[8]: Access = 570, Miss = 188, Miss_rate = 0.330, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[9]: Access = 602, Miss = 199, Miss_rate = 0.331, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[10]: Access = 522, Miss = 156, Miss_rate = 0.299, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[11]: Access = 634, Miss = 210, Miss_rate = 0.331, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[12]: Access = 554, Miss = 165, Miss_rate = 0.298, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[13]: Access = 626, Miss = 212, Miss_rate = 0.339, Pending_hits = 318, Reservation_fails = 0
	L1D_cache_core[14]: Access = 562, Miss = 175, Miss_rate = 0.311, Pending_hits = 288, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3121
	L1D_total_cache_miss_rate = 0.3357
	L1D_total_cache_pending_hits = 4445
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2052
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1069
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60299
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 234, 120, 120, 120, 120, 120, 150, 150, 150, 150, 264, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 361, 135, 135, 135, 400, 90, 232, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2052
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8952	W0_Idle:80264	W0_Scoreboard:129704	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16416 {8:2052,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 279072 {136:2052,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 190 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18478 
mrq_lat_table:1232 	57 	81 	119 	40 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2254 	980 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3273 	18 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1484 	543 	38 	2 	0 	0 	0 	2 	9 	38 	938 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991      2221      2769      1525      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      2291      2724      1404      3507      4194      3022      2126      2706       928      3259      1692      2634      1774      1749      2338      3946 
dram[2]:      1116      4838      4001      3069      3015      2577      2640      5116      2322      4281      2784       907      1738      2028      2147      3860 
dram[3]:      1959      3229      2296      5079      1841      4679      2554      3174      4435      4213      2157       904      1807      1799      2366      2469 
dram[4]:      3422      3872      3101      1360      1046      5478      2804      1459      4500      2775      1250      4410      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1577      3449      3504      1164       916      1853      1785      5550      2076 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 15.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  4.000000  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1535/263 = 5.836502
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         8         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         6         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 329
min_bank_accesses = 0!
chip skew: 58/46 = 1.26
average mf latency per bank:
dram[0]:        411       149       169       183       123       139       157       185       155       175       528       547       661       629       360       326
dram[1]:        112       126       157       126       162       138       126       184       187       123       510       595       600       592       328       498
dram[2]:        147       153       148       172       177       179       124       174       135       189       511       681       629       613       311       342
dram[3]:        188       142       176       174       190       186       141       184       181       132       557       638       597       545       361       332
dram[4]:        142       187       127       166       156       166       152       137       192       155      2432       512       556       618       478       347
dram[5]:        152       198       167       183       187       141       168       143       134       174       578       645       516       598       424       314
maximum mf latency per bank:
dram[0]:        282       281       289       278       252       259       271       283       268       283       294       284       321       301       268       277
dram[1]:        277       264       268       252       274       252       267       278       277       252       290       284       288       292       271       278
dram[2]:        268       251       288       279       272       278       252       301       257       282       277       282       313       288       268       268
dram[3]:        280       251       278       279       297       277       251       277       282       268       289       287       282       280       268       268
dram[4]:        257       280       260       277       278       278       251       269       277       265       281       285       317       319       277       294
dram[5]:        270       277       282       277       279       272       253       278       252       277       291       280       318       299       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23862 n_act=41 n_pre=25 n_req=260 n_rd=404 n_write=58 bw_util=0.03788
n_activity=3704 dram_eff=0.2495
bk0: 18a 24156i bk1: 14a 24207i bk2: 16a 24157i bk3: 10a 24252i bk4: 12a 24265i bk5: 10a 24278i bk6: 10a 24300i bk7: 10a 24260i bk8: 14a 24242i bk9: 12a 24240i bk10: 46a 24208i bk11: 56a 24062i bk12: 54a 24211i bk13: 48a 24207i bk14: 34a 24300i bk15: 40a 24232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0280443
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23867 n_act=41 n_pre=25 n_req=256 n_rd=402 n_write=55 bw_util=0.03747
n_activity=3655 dram_eff=0.2501
bk0: 10a 24288i bk1: 6a 24314i bk2: 10a 24262i bk3: 2a 24366i bk4: 14a 24255i bk5: 10a 24309i bk6: 10a 24279i bk7: 32a 24011i bk8: 20a 24207i bk9: 14a 24271i bk10: 50a 24145i bk11: 50a 24107i bk12: 64a 24166i bk13: 56a 24114i bk14: 26a 24288i bk15: 28a 24264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0240262
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23881 n_act=42 n_pre=26 n_req=248 n_rd=386 n_write=55 bw_util=0.03616
n_activity=3656 dram_eff=0.2412
bk0: 8a 24307i bk1: 8a 24324i bk2: 14a 24239i bk3: 16a 24217i bk4: 4a 24337i bk5: 14a 24230i bk6: 6a 24324i bk7: 16a 24178i bk8: 12a 24256i bk9: 32a 24049i bk10: 44a 24199i bk11: 46a 24178i bk12: 56a 24162i bk13: 50a 24153i bk14: 28a 24302i bk15: 32a 24314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0224272
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23884 n_act=46 n_pre=30 n_req=238 n_rd=384 n_write=46 bw_util=0.03526
n_activity=3747 dram_eff=0.2295
bk0: 16a 24180i bk1: 8a 24310i bk2: 10a 24261i bk3: 10a 24272i bk4: 6a 24275i bk5: 6a 24300i bk6: 8a 24323i bk7: 12a 24251i bk8: 20a 24185i bk9: 20a 24203i bk10: 50a 24173i bk11: 50a 24127i bk12: 54a 24250i bk13: 60a 24085i bk14: 30a 24307i bk15: 24a 24330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0224682
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23825 n_act=50 n_pre=34 n_req=269 n_rd=424 n_write=57 bw_util=0.03944
n_activity=3930 dram_eff=0.2448
bk0: 14a 24265i bk1: 12a 24224i bk2: 4a 24333i bk3: 16a 24228i bk4: 18a 24180i bk5: 20a 24157i bk6: 10a 24303i bk7: 14a 24245i bk8: 12a 24237i bk9: 10a 24276i bk10: 52a 24159i bk11: 52a 24102i bk12: 58a 24101i bk13: 54a 24121i bk14: 40a 24228i bk15: 38a 24214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0330463
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23850 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.03854
n_activity=3678 dram_eff=0.2556
bk0: 12a 24284i bk1: 20a 24146i bk2: 20a 24189i bk3: 14a 24238i bk4: 16a 24211i bk5: 10a 24279i bk6: 10a 24302i bk7: 18a 24212i bk8: 14a 24256i bk9: 10a 24270i bk10: 50a 24184i bk11: 44a 24195i bk12: 52a 24214i bk13: 50a 24173i bk14: 34a 24233i bk15: 38a 24247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0259943

========= L2 cache stats =========
L2_cache_bank[0]: Access = 287, Miss = 102, Miss_rate = 0.355, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[1]: Access = 244, Miss = 100, Miss_rate = 0.410, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 273, Miss = 102, Miss_rate = 0.374, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[3]: Access = 246, Miss = 99, Miss_rate = 0.402, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 86, Miss_rate = 0.417, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 258, Miss = 107, Miss_rate = 0.415, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 229, Miss = 97, Miss_rate = 0.424, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 228, Miss = 95, Miss_rate = 0.417, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 607, Miss = 104, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 246, Miss = 108, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 239, Miss = 104, Miss_rate = 0.435, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 231, Miss = 102, Miss_rate = 0.442, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3294
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3661
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=11772
icnt_total_pkts_simt_to_mem=4461
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.00485
	minimum = 6
	maximum = 26
Network latency average = 7.76379
	minimum = 6
	maximum = 22
Slowest packet = 2883
Flit latency average = 6.75945
	minimum = 6
	maximum = 18
Slowest flit = 10469
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0216312
	minimum = 0.011484 (at node 10)
	maximum = 0.0663684 (at node 23)
Accepted packet rate average = 0.0216312
	minimum = 0.011484 (at node 10)
	maximum = 0.0663684 (at node 23)
Injected flit rate average = 0.048637
	minimum = 0.01566 (at node 10)
	maximum = 0.122446 (at node 23)
Accepted flit rate average= 0.048637
	minimum = 0.0252051 (at node 19)
	maximum = 0.118717 (at node 23)
Injected packet length average = 2.24847
Accepted packet length average = 2.24847
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.22199 (3 samples)
	minimum = 6 (3 samples)
	maximum = 40 (3 samples)
Network latency average = 8.73401 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Flit latency average = 7.6493 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0128157 (3 samples)
	minimum = 0.00750763 (3 samples)
	maximum = 0.0324894 (3 samples)
Accepted packet rate average = 0.0128157 (3 samples)
	minimum = 0.00750763 (3 samples)
	maximum = 0.0324894 (3 samples)
Injected flit rate average = 0.0317928 (3 samples)
	minimum = 0.00889962 (3 samples)
	maximum = 0.0775572 (3 samples)
Accepted flit rate average = 0.0317928 (3 samples)
	minimum = 0.0135555 (3 samples)
	maximum = 0.0725355 (3 samples)
Injected packet size average = 2.48078 (3 samples)
Accepted packet size average = 2.48078 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 276359 (inst/sec)
gpgpu_simulation_rate = 1847 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18479)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(3,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(11,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(85,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (397,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(398,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (398,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(399,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (400,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(401,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (404,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(405,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (416,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(417,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (421,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(422,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (422,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(423,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (425,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(426,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (436,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(437,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (440,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(441,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (442,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(443,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (446,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(447,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (447,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(448,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (451,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(452,18479)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(92,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (461,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(462,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (463,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(464,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (472,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(473,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (486,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(487,18479)
GPGPU-Sim uArch: cycles simulated: 18979  inst.: 3102347 (ipc=677.5) sim_rate=258528 (inst/sec) elapsed = 0:0:00:12 / Mon Feb 29 20:26:36 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (508,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(509,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (513,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(514,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (516,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(517,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (524,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(525,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (525,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(526,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (528,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(529,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (532,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(533,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (533,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(534,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (534,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(535,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (536,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(537,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (538,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(539,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (547,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(548,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (592,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(593,18479)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(90,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (663,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(664,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (683,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(684,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (692,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(693,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (703,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(704,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (767,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(768,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (789,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(790,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (798,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(799,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (803,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(804,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (814,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(815,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (815,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(816,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (821,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(822,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (869,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(870,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (963,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(964,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1030,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1031,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1064,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1065,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1089,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1090,18479)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(26,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2339,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2340,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2370,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2371,18479)
GPGPU-Sim uArch: cycles simulated: 20979  inst.: 3275416 (ipc=204.7) sim_rate=251955 (inst/sec) elapsed = 0:0:00:13 / Mon Feb 29 20:26:37 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2643,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2644,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2676,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2677,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2756,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2757,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2792,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2793,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2798,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(2799,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2927,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2928,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2935,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2936,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2978,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2979,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3056,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(3057,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3094,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3095,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3135,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(3136,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3219,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3220,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3284,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3285,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3290,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3291,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3308,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3309,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3403,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3404,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3409,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3410,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3411,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3412,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3502,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3503,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3567,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3568,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3711,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3712,18479)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(161,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3810,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3811,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3816,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3817,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3836,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3837,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3848,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3849,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3914,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(3915,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3923,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3924,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3947,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3948,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (3976,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(3977,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4019,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4020,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4074,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4075,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4162,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4163,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4208,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4209,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4212,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4213,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4308,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4309,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4354,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4355,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4411,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4412,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4426,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4427,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4429,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4430,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4431,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4432,18479)
GPGPU-Sim uArch: cycles simulated: 22979  inst.: 3426602 (ipc=147.3) sim_rate=244757 (inst/sec) elapsed = 0:0:00:14 / Mon Feb 29 20:26:38 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4506,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4507,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4548,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4549,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4566,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4567,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4612,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4613,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4663,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4664,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4671,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4672,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4703,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(4704,18479)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(185,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4769,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4770,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4840,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4841,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4892,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4893,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4987,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4988,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4993,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4994,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5106,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5107,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5151,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5152,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5194,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5195,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5261,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5262,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5270,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5271,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5422,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5423,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5516,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5517,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5586,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5587,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5600,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5601,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5669,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5670,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5673,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5674,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5722,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5723,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5724,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5725,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5779,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5780,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5785,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5786,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5799,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(5800,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5857,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5858,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5888,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5889,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5941,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5942,18479)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(205,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6203,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(6204,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6205,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6206,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6348,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6349,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6425,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6426,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6477,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6478,18479)
GPGPU-Sim uArch: cycles simulated: 24979  inst.: 3566943 (ipc=123.6) sim_rate=237796 (inst/sec) elapsed = 0:0:00:15 / Mon Feb 29 20:26:39 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6500,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6501,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6547,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6548,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6582,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6583,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6590,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6591,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6866,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(6867,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6872,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6873,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6994,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6995,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7000,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7001,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7113,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7114,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7200,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(7201,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7287,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(7288,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7417,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(7418,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7480,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7481,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7820,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7821,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (8241,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(8242,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8342,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8343,18479)
GPGPU-Sim uArch: cycles simulated: 26979  inst.: 3639608 (ipc=103.1) sim_rate=227475 (inst/sec) elapsed = 0:0:00:16 / Mon Feb 29 20:26:40 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(232,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9166,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(9167,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9321,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(9322,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9535,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(9536,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9567,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(9568,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9722,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9723,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9734,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(9735,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9862,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9863,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10031,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(10032,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10150,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10151,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (10410,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(10411,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (10438,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(10439,18479)
GPGPU-Sim uArch: cycles simulated: 28979  inst.: 3688778 (ipc=88.1) sim_rate=216986 (inst/sec) elapsed = 0:0:00:17 / Mon Feb 29 20:26:41 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10969,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10970,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (11564,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(11565,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12056,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(12057,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (12067,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(12068,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (12320,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(12321,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (12456,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(12457,18479)
GPGPU-Sim uArch: cycles simulated: 30979  inst.: 3726840 (ipc=77.1) sim_rate=207046 (inst/sec) elapsed = 0:0:00:18 / Mon Feb 29 20:26:42 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12532,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12533,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (12600,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(12601,18479)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(246,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13275,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13276,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (13570,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(13571,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13590,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13591,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (14367,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(14368,18479)
GPGPU-Sim uArch: cycles simulated: 32979  inst.: 3767251 (ipc=69.2) sim_rate=198276 (inst/sec) elapsed = 0:0:00:19 / Mon Feb 29 20:26:43 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14537,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14778,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14796,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14982,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15083,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15129,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (15298,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15422,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15427,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15514,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15543,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (15554,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15625,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15778,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15996,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (16076,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (16078,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16146,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16164,18479), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 34979  inst.: 3785415 (ipc=61.9) sim_rate=189270 (inst/sec) elapsed = 0:0:00:20 / Mon Feb 29 20:26:44 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16840,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16856,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16880,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17149,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17322,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17341,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17462,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17470,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17607,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17831,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17841,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (18001,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18107,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18266,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (18538,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18563,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (18652,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18727,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (18794,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18980,18479), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37479  inst.: 3807058 (ipc=54.9) sim_rate=181288 (inst/sec) elapsed = 0:0:00:21 / Mon Feb 29 20:26:45 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19004,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (19012,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19195,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (19209,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19296,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19357,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19495,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (19550,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19797,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (19853,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (19981,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (20085,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (20422,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (20615,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20623,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (20761,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20773,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20815,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (20919,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (21007,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21040,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21073,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (21106,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21166,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (21307,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (21368,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (21370,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (21384,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (21521,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (21632,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21681,18479), 2 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(253,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21700,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (21726,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21875,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (21930,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 40479  inst.: 3831982 (ipc=48.6) sim_rate=174181 (inst/sec) elapsed = 0:0:00:22 / Mon Feb 29 20:26:46 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (22010,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (22331,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22376,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22404,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22512,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22674,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (22917,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23044,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23239,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23749,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23758,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (23802,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (23903,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23930,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24177,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (24842,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 24843
gpu_sim_insn = 1073691
gpu_ipc =      43.2191
gpu_tot_sim_cycle = 43322
gpu_tot_sim_insn = 3837289
gpu_tot_ipc =      88.5760
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 5906
gpu_stall_icnt2sh    = 21362
gpu_total_sim_rate=174422

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 147807
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0068
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 3648, Miss = 1951, Miss_rate = 0.535, Pending_hits = 475, Reservation_fails = 10863
	L1D_cache_core[1]: Access = 3518, Miss = 1803, Miss_rate = 0.513, Pending_hits = 401, Reservation_fails = 10328
	L1D_cache_core[2]: Access = 3154, Miss = 1604, Miss_rate = 0.509, Pending_hits = 423, Reservation_fails = 7717
	L1D_cache_core[3]: Access = 3480, Miss = 1914, Miss_rate = 0.550, Pending_hits = 476, Reservation_fails = 9563
	L1D_cache_core[4]: Access = 3801, Miss = 2036, Miss_rate = 0.536, Pending_hits = 495, Reservation_fails = 11114
	L1D_cache_core[5]: Access = 3122, Miss = 1550, Miss_rate = 0.496, Pending_hits = 420, Reservation_fails = 6172
	L1D_cache_core[6]: Access = 3408, Miss = 1731, Miss_rate = 0.508, Pending_hits = 421, Reservation_fails = 7847
	L1D_cache_core[7]: Access = 3671, Miss = 1966, Miss_rate = 0.536, Pending_hits = 451, Reservation_fails = 10407
	L1D_cache_core[8]: Access = 3312, Miss = 1697, Miss_rate = 0.512, Pending_hits = 405, Reservation_fails = 9096
	L1D_cache_core[9]: Access = 3735, Miss = 2016, Miss_rate = 0.540, Pending_hits = 468, Reservation_fails = 9768
	L1D_cache_core[10]: Access = 3668, Miss = 1905, Miss_rate = 0.519, Pending_hits = 397, Reservation_fails = 9935
	L1D_cache_core[11]: Access = 3391, Miss = 1747, Miss_rate = 0.515, Pending_hits = 427, Reservation_fails = 8499
	L1D_cache_core[12]: Access = 3007, Miss = 1592, Miss_rate = 0.529, Pending_hits = 451, Reservation_fails = 9125
	L1D_cache_core[13]: Access = 3865, Miss = 2065, Miss_rate = 0.534, Pending_hits = 484, Reservation_fails = 11587
	L1D_cache_core[14]: Access = 3378, Miss = 1720, Miss_rate = 0.509, Pending_hits = 423, Reservation_fails = 7892
	L1D_total_cache_accesses = 52158
	L1D_total_cache_misses = 27297
	L1D_total_cache_miss_rate = 0.5234
	L1D_total_cache_pending_hits = 6617
	L1D_total_cache_reservation_fails = 139913
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 27059
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11577
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 90756
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26579
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49157
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 146809
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
180, 492, 294, 180, 266, 434, 434, 350, 798, 421, 393, 647, 677, 195, 410, 365, 307, 165, 701, 165, 165, 363, 165, 419, 180, 180, 548, 462, 180, 395, 180, 180, 464, 408, 352, 606, 634, 210, 632, 436, 770, 150, 490, 628, 318, 503, 262, 419, 
gpgpu_n_tot_thrd_icount = 8436768
gpgpu_n_tot_w_icount = 263649
gpgpu_n_stall_shd_mem = 148400
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11577
gpgpu_n_mem_write_global = 16263
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292240
gpgpu_n_store_insn = 17658
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537525
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 145243
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:229195	W0_Idle:100663	W0_Scoreboard:404759	W1:112855	W2:22626	W3:4271	W4:892	W5:28	W6:97	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 92616 {8:11577,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 650520 {40:16263,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1574472 {136:11577,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 130104 {8:16263,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 154 
maxdqlatency = 0 
maxmflatency = 825 
averagemflatency = 318 
max_icnt2mem_latency = 641 
max_icnt2sh_latency = 43321 
mrq_lat_table:4975 	185 	225 	627 	436 	88 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9190 	16144 	2521 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7200 	1034 	1470 	3952 	8293 	5938 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5150 	4597 	1771 	74 	0 	0 	0 	2 	9 	38 	938 	9266 	6010 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        11        16        25        18        20        26        28        26        20        22        27        24        17        17 
dram[1]:        14        10        24        14        22        12        22        14        18        20        20        22        25        23        16        11 
dram[2]:        14        20        16        16        18        18        23        16        24        18        20        22        22        22        14        16 
dram[3]:        22        11        16        18        18        23        25        15        28        18        20        22        27        20        15        12 
dram[4]:        15        18        14        18        14        14        13        15        24        26        22        22        22        23        11        14 
dram[5]:         8        10        12        24        18        22        14        18        16        18        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      3827      3572      5885      3991      5027      7444      5009      5119      6500      3943      6854      3733      4884      4681      2575      5874 
dram[1]:      2853      2841      4472      3507      4194      4329      3786      8650      6078      4761      7552      6277      5175      5384      5508      3946 
dram[2]:      3066      7464      4001      4775      3750      3794      4384      5116      4052      4443      6472      7331     10486      2802      2838      6017 
dram[3]:      3395      3229      4373      5079      3143      4679      3771      3878      4435      4672      4659      5871      2788      2410      3303      3226 
dram[4]:      3623      4175      3437     10980      3872      5478      3500      3625      4500      4040      3720      7019      2330      3287      3138      2841 
dram[5]:      2586      2397      2988      2945      4385      3128      3638      6309      4097      3892      5891      6660      2836      1990      5928      3217 
average row accesses per activate:
dram[0]:  7.444445  5.000000  4.812500  3.857143  3.950000  4.611111  4.764706  4.555555  4.368421  3.458333  4.700000  3.470588  6.285714  4.888889  3.000000  5.750000 
dram[1]:  4.312500  3.812500  6.500000  4.176471  7.727273  3.458333  3.809524  3.680000  3.826087  4.764706  4.066667  3.588235  6.166667  4.625000  6.000000  3.833333 
dram[2]:  4.105263  6.181818  3.500000  4.250000  3.600000  3.416667  3.772727  4.823529  4.450000  3.520000  7.125000  4.416667  3.461539  4.363636  4.300000  6.000000 
dram[3]:  4.210526  4.117647  2.656250  4.263158  8.250000  4.000000  5.000000  3.423077  4.227273  3.666667  4.538462  4.000000  5.285714  3.384615  3.750000  4.555555 
dram[4]:  4.687500  3.320000  6.363636  4.882353  3.500000  5.000000  4.238095  4.277778  3.875000  3.666667  3.473684  3.666667  3.461539  3.142857  3.727273  4.500000 
dram[5]:  3.842105  3.842105  3.818182  5.357143  3.391304  5.312500  3.500000  4.555555  3.909091  3.034483  3.764706  4.166667  4.333333  3.909091  5.375000  3.384615 
average row locality = 6539/1576 = 4.149112
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        38        47        52        49        53        51        54        53        51        38        51        44        44        39        46 
dram[1]:        40        36        45        44        54        53        50        61        57        54        49        50        37        37        42        46 
dram[2]:        44        37        49        53        44        53        49        53        56        57        45        46        45        47        43        42 
dram[3]:        47        39        54        51        37        55        50        55        63        68        48        47        37        44        45        41 
dram[4]:        43        53        40        51        55        47        58        47        62        57        55        45        45        44        41        36 
dram[5]:        45        47        52        46        48        52        63        51        56        60        53        42        39        43        43        44 
total reads: 4611
bank skew: 68/36 = 1.89
chip skew: 784/749 = 1.05
number of total write accesses:
dram[0]:        28        27        30        29        30        30        30        28        30        32         9         8         0         0         0         0 
dram[1]:        29        25        33        27        31        30        30        31        31        27        12        11         0         0         0         0 
dram[2]:        34        31        28        32        28        29        34        29        33        31        12         7         0         1         0         0 
dram[3]:        33        31        31        30        29        33        30        34        30        31        11         9         0         0         0         0 
dram[4]:        32        30        30        32        29        28        31        30        31        31        11        10         0         0         0         0 
dram[5]:        28        26        32        29        30        33        28        31        30        28        11         8         0         0         0         0 
total reads: 1928
min_bank_accesses = 0!
chip skew: 332/311 = 1.07
average mf latency per bank:
dram[0]:        528       455       553       519       546       584       540       626       713       801      1772      1842      2891      3109      3485      2856
dram[1]:        468       489       471       507       587       578       633       583       656       744      1646      1739      3974      3580      2564      2880
dram[2]:        524       566       522       482       540       542       701       594       726       683      1758      1801      3030      3239      2628      3130
dram[3]:        486       458       530       540       449       498       596       583       731       619      1648      1786      3568      2693      2850      2708
dram[4]:        665       519       618       535       704       488       678       660       852       671     26809      1731      3617      3010      3937      3341
dram[5]:        471       453       494       479       542       456       763       687       739       662      1555      1964      3095      3365      2976      2798
maximum mf latency per bank:
dram[0]:        757       622       658       762       719       638       668       690       760       758       649       724       698       649       727       624
dram[1]:        577       603       726       744       680       660       750       751       656       665       701       720       641       688       633       682
dram[2]:        690       735       677       708       633       667       747       657       650       735       609       741       660       701       653       609
dram[3]:        714       722       670       771       692       692       719       724       715       684       691       590       640       629       639       599
dram[4]:        825       653       742       627       781       651       818       707       788       724       825       684       720       708       768       674
dram[5]:        717       709       660       738       720       679       771       696       716       658       777       629       609       760       624       740

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57182 n_nop=54911 n_act=239 n_pre=223 n_req=1060 n_rd=1498 n_write=311 bw_util=0.06327
n_activity=14951 dram_eff=0.242
bk0: 78a 56340i bk1: 76a 56265i bk2: 94a 56137i bk3: 104a 55884i bk4: 98a 55915i bk5: 106a 55857i bk6: 102a 56108i bk7: 108a 55965i bk8: 106a 56010i bk9: 102a 55816i bk10: 76a 56613i bk11: 102a 56324i bk12: 88a 56726i bk13: 88a 56646i bk14: 78a 56650i bk15: 92a 56673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0796404
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57182 n_nop=54877 n_act=247 n_pre=231 n_req=1072 n_rd=1510 n_write=317 bw_util=0.0639
n_activity=15503 dram_eff=0.2357
bk0: 80a 56226i bk1: 72a 56212i bk2: 90a 56090i bk3: 88a 56127i bk4: 108a 56178i bk5: 106a 55925i bk6: 100a 55985i bk7: 122a 55784i bk8: 114a 55879i bk9: 108a 56129i bk10: 98a 56406i bk11: 100a 56305i bk12: 74a 56837i bk13: 74a 56747i bk14: 84a 56805i bk15: 92a 56683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.075933
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57182 n_nop=54821 n_act=261 n_pre=245 n_req=1092 n_rd=1526 n_write=329 bw_util=0.06488
n_activity=15659 dram_eff=0.2369
bk0: 88a 56057i bk1: 74a 56296i bk2: 98a 55923i bk3: 106a 55937i bk4: 88a 56042i bk5: 106a 55800i bk6: 98a 55847i bk7: 106a 55927i bk8: 112a 55918i bk9: 114a 55777i bk10: 90a 56480i bk11: 92a 56497i bk12: 90a 56596i bk13: 94a 56532i bk14: 86a 56653i bk15: 84a 56830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0795705
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57182 n_nop=54752 n_act=276 n_pre=260 n_req=1113 n_rd=1562 n_write=332 bw_util=0.06624
n_activity=16236 dram_eff=0.2333
bk0: 94a 55973i bk1: 78a 56179i bk2: 108a 55606i bk3: 102a 55955i bk4: 74a 56284i bk5: 110a 55762i bk6: 100a 56066i bk7: 110a 55761i bk8: 126a 55859i bk9: 136a 55726i bk10: 96a 56391i bk11: 94a 56414i bk12: 74a 56785i bk13: 88a 56597i bk14: 90a 56646i bk15: 82a 56813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0938582
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57182 n_nop=54764 n_act=275 n_pre=259 n_req=1104 n_rd=1558 n_write=326 bw_util=0.06589
n_activity=16348 dram_eff=0.2305
bk0: 86a 56106i bk1: 106a 55830i bk2: 80a 56275i bk3: 102a 56046i bk4: 110a 55871i bk5: 94a 56107i bk6: 116a 55948i bk7: 94a 56094i bk8: 124a 55861i bk9: 114a 55791i bk10: 110a 56186i bk11: 90a 56398i bk12: 90a 56631i bk13: 88a 56563i bk14: 82a 56719i bk15: 72a 56759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0888391
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57182 n_nop=54760 n_act=278 n_pre=262 n_req=1098 n_rd=1568 n_write=314 bw_util=0.06582
n_activity=16119 dram_eff=0.2335
bk0: 90a 56128i bk1: 94a 56075i bk2: 104a 55966i bk3: 92a 56222i bk4: 96a 55905i bk5: 104a 56029i bk6: 126a 55744i bk7: 102a 55923i bk8: 112a 55963i bk9: 120a 55809i bk10: 106a 56308i bk11: 84a 56441i bk12: 78a 56737i bk13: 86a 56634i bk14: 86a 56745i bk15: 88a 56627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0841349

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1956, Miss = 360, Miss_rate = 0.184, Pending_hits = 11, Reservation_fails = 224
L2_cache_bank[1]: Access = 2031, Miss = 389, Miss_rate = 0.192, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 374, Miss_rate = 0.190, Pending_hits = 8, Reservation_fails = 109
L2_cache_bank[3]: Access = 1943, Miss = 381, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1947, Miss = 375, Miss_rate = 0.193, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 2010, Miss = 388, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 1930, Miss = 381, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1883, Miss = 400, Miss_rate = 0.212, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 6350, Miss = 399, Miss_rate = 0.063, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 1956, Miss = 380, Miss_rate = 0.194, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[10]: Access = 2002, Miss = 399, Miss_rate = 0.199, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 1941, Miss = 385, Miss_rate = 0.198, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 27915
L2_total_cache_misses = 4611
L2_total_cache_miss_rate = 0.1652
L2_total_cache_pending_hits = 80
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8827
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2728
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1878
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=74493
icnt_total_pkts_simt_to_mem=44178
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.8684
	minimum = 6
	maximum = 429
Network latency average = 35.76
	minimum = 6
	maximum = 396
Slowest packet = 10809
Flit latency average = 28.8013
	minimum = 6
	maximum = 396
Slowest flit = 78397
Fragmentation average = 0.0310101
	minimum = 0
	maximum = 204
Injected packet rate average = 0.0734121
	minimum = 0.0518053 (at node 5)
	maximum = 0.231172 (at node 23)
Accepted packet rate average = 0.0734121
	minimum = 0.0518053 (at node 5)
	maximum = 0.231172 (at node 23)
Injected flit rate average = 0.152719
	minimum = 0.0848931 (at node 5)
	maximum = 0.353701 (at node 23)
Accepted flit rate average= 0.152719
	minimum = 0.102443 (at node 15)
	maximum = 0.431711 (at node 23)
Injected packet length average = 2.0803
Accepted packet length average = 2.0803
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3836 (4 samples)
	minimum = 6 (4 samples)
	maximum = 137.25 (4 samples)
Network latency average = 15.4905 (4 samples)
	minimum = 6 (4 samples)
	maximum = 121.25 (4 samples)
Flit latency average = 12.9373 (4 samples)
	minimum = 6 (4 samples)
	maximum = 118.25 (4 samples)
Fragmentation average = 0.00775253 (4 samples)
	minimum = 0 (4 samples)
	maximum = 51 (4 samples)
Injected packet rate average = 0.0279648 (4 samples)
	minimum = 0.0185821 (4 samples)
	maximum = 0.08216 (4 samples)
Accepted packet rate average = 0.0279648 (4 samples)
	minimum = 0.0185821 (4 samples)
	maximum = 0.08216 (4 samples)
Injected flit rate average = 0.0620243 (4 samples)
	minimum = 0.027898 (4 samples)
	maximum = 0.146593 (4 samples)
Accepted flit rate average = 0.0620243 (4 samples)
	minimum = 0.0357774 (4 samples)
	maximum = 0.162329 (4 samples)
Injected packet size average = 2.21795 (4 samples)
Accepted packet size average = 2.21795 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 174422 (inst/sec)
gpgpu_simulation_rate = 1969 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,43322)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,43322)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,43322)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,43322)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,43322)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,43322)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,43322)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,43322)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,43322)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,43322)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,43322)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,43322)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,43322)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,43322)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,43322)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,43322)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,43322)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,43322)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,43322)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,43322)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,43322)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,43322)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,43322)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,43322)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,43322)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,43322)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,43322)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,43322)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,43322)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,43322)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,43322)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,43322)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,43322)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,43322)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,43322)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,43322)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,43322)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,43322)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,43322)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,43322)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,43322)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,43322)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,43322)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,43322)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,43322)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,43322)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,43322)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,43322)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,43322)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,43322)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,43322)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,43322)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,43322)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,43322)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,43322)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,43322)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,43322)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,43322)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,43322)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,43322)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,43322)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,43322)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,43322)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,43322)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,43322)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,43322)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,43322)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,43322)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,43322)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,43322)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,43322)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,43322)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,43322)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,43322)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,43322)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,43322)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,43322)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,43322)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,43322)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,43322)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,43322)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,43322)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,43322)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,43322)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,43322)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,43322)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,43322)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,43322)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,43322)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,43322)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(40,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(56,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(24,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 43822  inst.: 4140843 (ipc=607.1) sim_rate=180036 (inst/sec) elapsed = 0:0:00:23 / Mon Feb 29 20:26:47 2016
GPGPU-Sim uArch: cycles simulated: 44822  inst.: 4157382 (ipc=213.4) sim_rate=173224 (inst/sec) elapsed = 0:0:00:24 / Mon Feb 29 20:26:48 2016
GPGPU-Sim uArch: cycles simulated: 46822  inst.: 4174117 (ipc=96.2) sim_rate=166964 (inst/sec) elapsed = 0:0:00:25 / Mon Feb 29 20:26:49 2016
GPGPU-Sim uArch: cycles simulated: 48322  inst.: 4183296 (ipc=69.2) sim_rate=160896 (inst/sec) elapsed = 0:0:00:26 / Mon Feb 29 20:26:50 2016
GPGPU-Sim uArch: cycles simulated: 50322  inst.: 4198560 (ipc=51.6) sim_rate=155502 (inst/sec) elapsed = 0:0:00:27 / Mon Feb 29 20:26:51 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(1,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 52322  inst.: 4212879 (ipc=41.7) sim_rate=150459 (inst/sec) elapsed = 0:0:00:28 / Mon Feb 29 20:26:52 2016
GPGPU-Sim uArch: cycles simulated: 53822  inst.: 4224157 (ipc=36.8) sim_rate=145660 (inst/sec) elapsed = 0:0:00:29 / Mon Feb 29 20:26:53 2016
GPGPU-Sim uArch: cycles simulated: 55822  inst.: 4239096 (ipc=32.1) sim_rate=141303 (inst/sec) elapsed = 0:0:00:30 / Mon Feb 29 20:26:54 2016
GPGPU-Sim uArch: cycles simulated: 57322  inst.: 4250618 (ipc=29.5) sim_rate=137116 (inst/sec) elapsed = 0:0:00:31 / Mon Feb 29 20:26:55 2016
GPGPU-Sim uArch: cycles simulated: 59322  inst.: 4265073 (ipc=26.7) sim_rate=133283 (inst/sec) elapsed = 0:0:00:32 / Mon Feb 29 20:26:56 2016
GPGPU-Sim uArch: cycles simulated: 61322  inst.: 4279614 (ipc=24.6) sim_rate=129685 (inst/sec) elapsed = 0:0:00:33 / Mon Feb 29 20:26:57 2016
GPGPU-Sim uArch: cycles simulated: 62822  inst.: 4290794 (ipc=23.3) sim_rate=126199 (inst/sec) elapsed = 0:0:00:34 / Mon Feb 29 20:26:58 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(60,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 64822  inst.: 4306707 (ipc=21.8) sim_rate=123048 (inst/sec) elapsed = 0:0:00:35 / Mon Feb 29 20:26:59 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21835,43322), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21836,43322)
GPGPU-Sim uArch: cycles simulated: 66822  inst.: 4324553 (ipc=20.7) sim_rate=120126 (inst/sec) elapsed = 0:0:00:36 / Mon Feb 29 20:27:00 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24745,43322), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24746,43322)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25021,43322), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(25022,43322)
GPGPU-Sim uArch: cycles simulated: 68822  inst.: 4344069 (ipc=19.9) sim_rate=117407 (inst/sec) elapsed = 0:0:00:37 / Mon Feb 29 20:27:01 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25635,43322), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(25636,43322)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25777,43322), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(25778,43322)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (26148,43322), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(26149,43322)
GPGPU-Sim uArch: cycles simulated: 70322  inst.: 4366985 (ipc=19.6) sim_rate=114920 (inst/sec) elapsed = 0:0:00:38 / Mon Feb 29 20:27:02 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27404,43322), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27405,43322)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27407,43322), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27408,43322)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27950,43322), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27951,43322)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (28215,43322), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(28216,43322)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28816,43322), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(28817,43322)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(99,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 72322  inst.: 4393728 (ipc=19.2) sim_rate=112659 (inst/sec) elapsed = 0:0:00:39 / Mon Feb 29 20:27:03 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (29626,43322), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(29627,43322)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29666,43322), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29667,43322)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29738,43322), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(29739,43322)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30016,43322), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(30017,43322)
GPGPU-Sim uArch: cycles simulated: 74322  inst.: 4423126 (ipc=18.9) sim_rate=110578 (inst/sec) elapsed = 0:0:00:40 / Mon Feb 29 20:27:04 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31198,43322), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(31199,43322)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (31411,43322), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(31412,43322)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32390,43322), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(32391,43322)
GPGPU-Sim uArch: cycles simulated: 76322  inst.: 4448689 (ipc=18.5) sim_rate=108504 (inst/sec) elapsed = 0:0:00:41 / Mon Feb 29 20:27:05 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33416,43322), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(33417,43322)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (33443,43322), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(33444,43322)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (33563,43322), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(33564,43322)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (34151,43322), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(34152,43322)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34158,43322), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34159,43322)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (34522,43322), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(34523,43322)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (34796,43322), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(34797,43322)
GPGPU-Sim uArch: cycles simulated: 78322  inst.: 4486369 (ipc=18.5) sim_rate=106818 (inst/sec) elapsed = 0:0:00:42 / Mon Feb 29 20:27:06 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(114,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (35659,43322), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(35660,43322)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (35713,43322), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(35714,43322)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (36689,43322), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(36690,43322)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (36806,43322), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(36807,43322)
GPGPU-Sim uArch: cycles simulated: 80322  inst.: 4516042 (ipc=18.3) sim_rate=105024 (inst/sec) elapsed = 0:0:00:43 / Mon Feb 29 20:27:07 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (37335,43322), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(37336,43322)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (37508,43322), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(37509,43322)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (37710,43322), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(37711,43322)
GPGPU-Sim uArch: cycles simulated: 81822  inst.: 4537994 (ipc=18.2) sim_rate=103136 (inst/sec) elapsed = 0:0:00:44 / Mon Feb 29 20:27:08 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (40241,43322), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(40242,43322)
GPGPU-Sim uArch: cycles simulated: 83822  inst.: 4557170 (ipc=17.8) sim_rate=101270 (inst/sec) elapsed = 0:0:00:45 / Mon Feb 29 20:27:09 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (41505,43322), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(41506,43322)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (42262,43322), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(42263,43322)
GPGPU-Sim uArch: cycles simulated: 85822  inst.: 4579889 (ipc=17.5) sim_rate=99562 (inst/sec) elapsed = 0:0:00:46 / Mon Feb 29 20:27:10 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (42510,43322), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(42511,43322)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(125,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (42612,43322), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(42613,43322)
GPGPU-Sim uArch: cycles simulated: 87822  inst.: 4608332 (ipc=17.3) sim_rate=98049 (inst/sec) elapsed = 0:0:00:47 / Mon Feb 29 20:27:11 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (44834,43322), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(44835,43322)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (45591,43322), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(45592,43322)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (46199,43322), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(46200,43322)
GPGPU-Sim uArch: cycles simulated: 89822  inst.: 4633769 (ipc=17.1) sim_rate=96536 (inst/sec) elapsed = 0:0:00:48 / Mon Feb 29 20:27:12 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (46553,43322), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(46554,43322)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (47735,43322), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(47736,43322)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (48179,43322), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(48180,43322)
GPGPU-Sim uArch: cycles simulated: 91822  inst.: 4658763 (ipc=16.9) sim_rate=95076 (inst/sec) elapsed = 0:0:00:49 / Mon Feb 29 20:27:13 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (48830,43322), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(48831,43322)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(133,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 93822  inst.: 4682687 (ipc=16.7) sim_rate=93653 (inst/sec) elapsed = 0:0:00:50 / Mon Feb 29 20:27:14 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (50718,43322), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(50719,43322)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (50874,43322), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(50875,43322)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (51210,43322), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(51211,43322)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (51333,43322), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(51334,43322)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (51492,43322), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(51493,43322)
GPGPU-Sim uArch: cycles simulated: 95322  inst.: 4709990 (ipc=16.8) sim_rate=92352 (inst/sec) elapsed = 0:0:00:51 / Mon Feb 29 20:27:15 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (53054,43322), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(53055,43322)
GPGPU-Sim uArch: cycles simulated: 97322  inst.: 4735708 (ipc=16.6) sim_rate=91071 (inst/sec) elapsed = 0:0:00:52 / Mon Feb 29 20:27:16 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (54589,43322), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(54590,43322)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (55355,43322), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(55356,43322)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (55411,43322), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(55412,43322)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (55597,43322), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(55598,43322)
GPGPU-Sim uArch: cycles simulated: 99322  inst.: 4765151 (ipc=16.6) sim_rate=89908 (inst/sec) elapsed = 0:0:00:53 / Mon Feb 29 20:27:17 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(89,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 101322  inst.: 4791744 (ipc=16.5) sim_rate=88736 (inst/sec) elapsed = 0:0:00:54 / Mon Feb 29 20:27:18 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (58676,43322), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(58677,43322)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (58724,43322), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(58725,43322)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (59771,43322), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(59772,43322)
GPGPU-Sim uArch: cycles simulated: 103322  inst.: 4821422 (ipc=16.4) sim_rate=87662 (inst/sec) elapsed = 0:0:00:55 / Mon Feb 29 20:27:19 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (60879,43322), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(60880,43322)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (60927,43322), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(60928,43322)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (61082,43322), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(61083,43322)
GPGPU-Sim uArch: cycles simulated: 104822  inst.: 4844117 (ipc=16.4) sim_rate=86502 (inst/sec) elapsed = 0:0:00:56 / Mon Feb 29 20:27:20 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (61590,43322), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(61591,43322)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (61823,43322), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(61824,43322)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (62449,43322), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(62450,43322)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (62502,43322), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(62503,43322)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (62594,43322), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(62595,43322)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(154,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (62830,43322), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(62831,43322)
GPGPU-Sim uArch: cycles simulated: 106822  inst.: 4880371 (ipc=16.4) sim_rate=85620 (inst/sec) elapsed = 0:0:00:57 / Mon Feb 29 20:27:21 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (64390,43322), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(64391,43322)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (64976,43322), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(64977,43322)
GPGPU-Sim uArch: cycles simulated: 108822  inst.: 4908858 (ipc=16.4) sim_rate=84635 (inst/sec) elapsed = 0:0:00:58 / Mon Feb 29 20:27:22 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (66572,43322), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(66573,43322)
GPGPU-Sim uArch: cycles simulated: 110322  inst.: 4927355 (ipc=16.3) sim_rate=83514 (inst/sec) elapsed = 0:0:00:59 / Mon Feb 29 20:27:23 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (68602,43322), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(68603,43322)
GPGPU-Sim uArch: cycles simulated: 112322  inst.: 4952134 (ipc=16.2) sim_rate=82535 (inst/sec) elapsed = 0:0:01:00 / Mon Feb 29 20:27:24 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (69421,43322), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(69422,43322)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(153,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (69705,43322), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(69706,43322)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (69723,43322), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(69724,43322)
GPGPU-Sim uArch: cycles simulated: 114322  inst.: 4981596 (ipc=16.1) sim_rate=81665 (inst/sec) elapsed = 0:0:01:01 / Mon Feb 29 20:27:25 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (71071,43322), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(71072,43322)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (71521,43322), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(71522,43322)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (71740,43322), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(71741,43322)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (72161,43322), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(72162,43322)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (72796,43322), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(72797,43322)
GPGPU-Sim uArch: cycles simulated: 116322  inst.: 5014230 (ipc=16.1) sim_rate=80874 (inst/sec) elapsed = 0:0:01:02 / Mon Feb 29 20:27:26 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (73621,43322), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(73622,43322)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (73692,43322), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(73693,43322)
GPGPU-Sim uArch: cycles simulated: 117822  inst.: 5036998 (ipc=16.1) sim_rate=79952 (inst/sec) elapsed = 0:0:01:03 / Mon Feb 29 20:27:27 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (74664,43322), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(74665,43322)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (75521,43322), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(75522,43322)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (75551,43322), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(75552,43322)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(163,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 119822  inst.: 5066640 (ipc=16.1) sim_rate=79166 (inst/sec) elapsed = 0:0:01:04 / Mon Feb 29 20:27:28 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (77181,43322), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(77182,43322)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (77846,43322), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(77847,43322)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (78081,43322), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(78082,43322)
GPGPU-Sim uArch: cycles simulated: 121822  inst.: 5097505 (ipc=16.1) sim_rate=78423 (inst/sec) elapsed = 0:0:01:05 / Mon Feb 29 20:27:29 2016
GPGPU-Sim uArch: cycles simulated: 123822  inst.: 5120647 (ipc=15.9) sim_rate=77585 (inst/sec) elapsed = 0:0:01:06 / Mon Feb 29 20:27:30 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (80512,43322), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(80513,43322)
GPGPU-Sim uArch: cycles simulated: 125822  inst.: 5144399 (ipc=15.8) sim_rate=76782 (inst/sec) elapsed = 0:0:01:07 / Mon Feb 29 20:27:31 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(170,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (83010,43322), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(83011,43322)
GPGPU-Sim uArch: cycles simulated: 127822  inst.: 5169685 (ipc=15.8) sim_rate=76024 (inst/sec) elapsed = 0:0:01:08 / Mon Feb 29 20:27:32 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (85642,43322), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(85643,43322)
GPGPU-Sim uArch: cycles simulated: 129822  inst.: 5193938 (ipc=15.7) sim_rate=75274 (inst/sec) elapsed = 0:0:01:09 / Mon Feb 29 20:27:33 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (86696,43322), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(86697,43322)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (86701,43322), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(86702,43322)
GPGPU-Sim uArch: cycles simulated: 131322  inst.: 5213281 (ipc=15.6) sim_rate=74475 (inst/sec) elapsed = 0:0:01:10 / Mon Feb 29 20:27:34 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (89336,43322), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(89337,43322)
GPGPU-Sim uArch: cycles simulated: 133322  inst.: 5235068 (ipc=15.5) sim_rate=73733 (inst/sec) elapsed = 0:0:01:11 / Mon Feb 29 20:27:35 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(173,0,0) tid=(136,0,0)
GPGPU-Sim uArch: cycles simulated: 135322  inst.: 5255756 (ipc=15.4) sim_rate=72996 (inst/sec) elapsed = 0:0:01:12 / Mon Feb 29 20:27:36 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (93713,43322), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(93714,43322)
GPGPU-Sim uArch: cycles simulated: 137322  inst.: 5279062 (ipc=15.3) sim_rate=72315 (inst/sec) elapsed = 0:0:01:13 / Mon Feb 29 20:27:37 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (94349,43322), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(94350,43322)
GPGPU-Sim uArch: cycles simulated: 139322  inst.: 5303421 (ipc=15.3) sim_rate=71667 (inst/sec) elapsed = 0:0:01:14 / Mon Feb 29 20:27:38 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (97149,43322), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(97150,43322)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (97364,43322), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(97365,43322)
GPGPU-Sim uArch: cycles simulated: 141322  inst.: 5330958 (ipc=15.2) sim_rate=71079 (inst/sec) elapsed = 0:0:01:15 / Mon Feb 29 20:27:39 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (98077,43322), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(98078,43322)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (98501,43322), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(98502,43322)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(122,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 143322  inst.: 5360149 (ipc=15.2) sim_rate=70528 (inst/sec) elapsed = 0:0:01:16 / Mon Feb 29 20:27:40 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (100133,43322), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(100134,43322)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (101540,43322), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(101541,43322)
GPGPU-Sim uArch: cycles simulated: 145322  inst.: 5390317 (ipc=15.2) sim_rate=70004 (inst/sec) elapsed = 0:0:01:17 / Mon Feb 29 20:27:41 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (102020,43322), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(102021,43322)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (102658,43322), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(102659,43322)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (103096,43322), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(103097,43322)
GPGPU-Sim uArch: cycles simulated: 147322  inst.: 5420298 (ipc=15.2) sim_rate=69491 (inst/sec) elapsed = 0:0:01:18 / Mon Feb 29 20:27:42 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (104798,43322), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(104799,43322)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(180,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 149322  inst.: 5446991 (ipc=15.2) sim_rate=68949 (inst/sec) elapsed = 0:0:01:19 / Mon Feb 29 20:27:43 2016
GPGPU-Sim uArch: cycles simulated: 151322  inst.: 5470701 (ipc=15.1) sim_rate=68383 (inst/sec) elapsed = 0:0:01:20 / Mon Feb 29 20:27:44 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (108111,43322), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(108112,43322)
GPGPU-Sim uArch: cycles simulated: 153322  inst.: 5494190 (ipc=15.1) sim_rate=67829 (inst/sec) elapsed = 0:0:01:21 / Mon Feb 29 20:27:45 2016
GPGPU-Sim uArch: cycles simulated: 155322  inst.: 5515659 (ipc=15.0) sim_rate=67264 (inst/sec) elapsed = 0:0:01:22 / Mon Feb 29 20:27:46 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(134,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (113380,43322), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(113381,43322)
GPGPU-Sim uArch: cycles simulated: 157322  inst.: 5540698 (ipc=14.9) sim_rate=66755 (inst/sec) elapsed = 0:0:01:23 / Mon Feb 29 20:27:47 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (114828,43322), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(114829,43322)
GPGPU-Sim uArch: cycles simulated: 159322  inst.: 5568496 (ipc=14.9) sim_rate=66291 (inst/sec) elapsed = 0:0:01:24 / Mon Feb 29 20:27:48 2016
GPGPU-Sim uArch: cycles simulated: 161322  inst.: 5593621 (ipc=14.9) sim_rate=65807 (inst/sec) elapsed = 0:0:01:25 / Mon Feb 29 20:27:49 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (118168,43322), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(118169,43322)
GPGPU-Sim uArch: cycles simulated: 163322  inst.: 5624905 (ipc=14.9) sim_rate=65405 (inst/sec) elapsed = 0:0:01:26 / Mon Feb 29 20:27:50 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(188,0,0) tid=(142,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (120266,43322), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(120267,43322)
GPGPU-Sim uArch: cycles simulated: 165322  inst.: 5652903 (ipc=14.9) sim_rate=64975 (inst/sec) elapsed = 0:0:01:27 / Mon Feb 29 20:27:51 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (122819,43322), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(122820,43322)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (123115,43322), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(123116,43322)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (123261,43322), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(123262,43322)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (123892,43322), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(123893,43322)
GPGPU-Sim uArch: cycles simulated: 167322  inst.: 5685247 (ipc=14.9) sim_rate=64605 (inst/sec) elapsed = 0:0:01:28 / Mon Feb 29 20:27:52 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (124007,43322), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(124008,43322)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (125058,43322), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(125059,43322)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (125504,43322), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(125505,43322)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(205,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 169322  inst.: 5721634 (ipc=15.0) sim_rate=64288 (inst/sec) elapsed = 0:0:01:29 / Mon Feb 29 20:27:53 2016
GPGPU-Sim uArch: cycles simulated: 171322  inst.: 5744207 (ipc=14.9) sim_rate=63824 (inst/sec) elapsed = 0:0:01:30 / Mon Feb 29 20:27:54 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (129080,43322), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(129081,43322)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (129453,43322), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(129454,43322)
GPGPU-Sim uArch: cycles simulated: 173322  inst.: 5771857 (ipc=14.9) sim_rate=63427 (inst/sec) elapsed = 0:0:01:31 / Mon Feb 29 20:27:55 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (130033,43322), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(130034,43322)
GPGPU-Sim uArch: cycles simulated: 175322  inst.: 5797412 (ipc=14.8) sim_rate=63015 (inst/sec) elapsed = 0:0:01:32 / Mon Feb 29 20:27:56 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(204,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 177322  inst.: 5821412 (ipc=14.8) sim_rate=62595 (inst/sec) elapsed = 0:0:01:33 / Mon Feb 29 20:27:57 2016
GPGPU-Sim uArch: cycles simulated: 179322  inst.: 5846385 (ipc=14.8) sim_rate=62195 (inst/sec) elapsed = 0:0:01:34 / Mon Feb 29 20:27:58 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (136538,43322), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(136539,43322)
GPGPU-Sim uArch: cycles simulated: 181822  inst.: 5875184 (ipc=14.7) sim_rate=61844 (inst/sec) elapsed = 0:0:01:35 / Mon Feb 29 20:27:59 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (139344,43322), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(139345,43322)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (140299,43322), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(140300,43322)
GPGPU-Sim uArch: cycles simulated: 183822  inst.: 5909416 (ipc=14.7) sim_rate=61556 (inst/sec) elapsed = 0:0:01:36 / Mon Feb 29 20:28:00 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(211,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (142092,43322), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(142093,43322)
GPGPU-Sim uArch: cycles simulated: 185822  inst.: 5932967 (ipc=14.7) sim_rate=61164 (inst/sec) elapsed = 0:0:01:37 / Mon Feb 29 20:28:01 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (143689,43322), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(143690,43322)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (144005,43322), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(144006,43322)
GPGPU-Sim uArch: cycles simulated: 187822  inst.: 5959945 (ipc=14.7) sim_rate=60815 (inst/sec) elapsed = 0:0:01:38 / Mon Feb 29 20:28:02 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (144660,43322), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(144661,43322)
GPGPU-Sim uArch: cycles simulated: 189822  inst.: 5989354 (ipc=14.7) sim_rate=60498 (inst/sec) elapsed = 0:0:01:39 / Mon Feb 29 20:28:03 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (146737,43322), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(146738,43322)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(153,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 191822  inst.: 6017849 (ipc=14.7) sim_rate=60178 (inst/sec) elapsed = 0:0:01:40 / Mon Feb 29 20:28:04 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (148670,43322), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(148671,43322)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (148882,43322), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(148883,43322)
GPGPU-Sim uArch: cycles simulated: 193822  inst.: 6048741 (ipc=14.7) sim_rate=59888 (inst/sec) elapsed = 0:0:01:41 / Mon Feb 29 20:28:05 2016
GPGPU-Sim uArch: cycles simulated: 195822  inst.: 6071960 (ipc=14.7) sim_rate=59529 (inst/sec) elapsed = 0:0:01:42 / Mon Feb 29 20:28:06 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (152913,43322), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(152914,43322)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (153630,43322), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(153631,43322)
GPGPU-Sim uArch: cycles simulated: 197822  inst.: 6098932 (ipc=14.6) sim_rate=59212 (inst/sec) elapsed = 0:0:01:43 / Mon Feb 29 20:28:07 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(155,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (154761,43322), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(154762,43322)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (155859,43322), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(155860,43322)
GPGPU-Sim uArch: cycles simulated: 199822  inst.: 6131457 (ipc=14.7) sim_rate=58956 (inst/sec) elapsed = 0:0:01:44 / Mon Feb 29 20:28:08 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (157540,43322), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(157541,43322)
GPGPU-Sim uArch: cycles simulated: 201822  inst.: 6167775 (ipc=14.7) sim_rate=58740 (inst/sec) elapsed = 0:0:01:45 / Mon Feb 29 20:28:09 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (158874,43322), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(158875,43322)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (159647,43322), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(159648,43322)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(221,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 203822  inst.: 6199878 (ipc=14.7) sim_rate=58489 (inst/sec) elapsed = 0:0:01:46 / Mon Feb 29 20:28:10 2016
GPGPU-Sim uArch: cycles simulated: 205822  inst.: 6227846 (ipc=14.7) sim_rate=58204 (inst/sec) elapsed = 0:0:01:47 / Mon Feb 29 20:28:11 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (163017,43322), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(163018,43322)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (163504,43322), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(163505,43322)
GPGPU-Sim uArch: cycles simulated: 207822  inst.: 6257427 (ipc=14.7) sim_rate=57939 (inst/sec) elapsed = 0:0:01:48 / Mon Feb 29 20:28:12 2016
GPGPU-Sim uArch: cycles simulated: 209322  inst.: 6278202 (ipc=14.7) sim_rate=57598 (inst/sec) elapsed = 0:0:01:49 / Mon Feb 29 20:28:13 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (166722,43322), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(166723,43322)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(192,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (167294,43322), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(167295,43322)
GPGPU-Sim uArch: cycles simulated: 211322  inst.: 6307312 (ipc=14.7) sim_rate=57339 (inst/sec) elapsed = 0:0:01:50 / Mon Feb 29 20:28:14 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (168894,43322), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(168895,43322)
GPGPU-Sim uArch: cycles simulated: 213322  inst.: 6337539 (ipc=14.7) sim_rate=57094 (inst/sec) elapsed = 0:0:01:51 / Mon Feb 29 20:28:15 2016
GPGPU-Sim uArch: cycles simulated: 215322  inst.: 6363641 (ipc=14.7) sim_rate=56818 (inst/sec) elapsed = 0:0:01:52 / Mon Feb 29 20:28:16 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (172873,43322), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(172874,43322)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(231,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 217322  inst.: 6397528 (ipc=14.7) sim_rate=56615 (inst/sec) elapsed = 0:0:01:53 / Mon Feb 29 20:28:17 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (175997,43322), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(175998,43322)
GPGPU-Sim uArch: cycles simulated: 219822  inst.: 6432459 (ipc=14.7) sim_rate=56425 (inst/sec) elapsed = 0:0:01:54 / Mon Feb 29 20:28:18 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (177898,43322), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(177899,43322)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (177940,43322), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(177941,43322)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (177946,43322), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(177947,43322)
GPGPU-Sim uArch: cycles simulated: 221822  inst.: 6462763 (ipc=14.7) sim_rate=56197 (inst/sec) elapsed = 0:0:01:55 / Mon Feb 29 20:28:19 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(223,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (179684,43322), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(179685,43322)
GPGPU-Sim uArch: cycles simulated: 223322  inst.: 6493832 (ipc=14.8) sim_rate=55981 (inst/sec) elapsed = 0:0:01:56 / Mon Feb 29 20:28:20 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (181424,43322), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(181425,43322)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (181992,43322), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(181993,43322)
GPGPU-Sim uArch: cycles simulated: 225322  inst.: 6522425 (ipc=14.8) sim_rate=55747 (inst/sec) elapsed = 0:0:01:57 / Mon Feb 29 20:28:21 2016
GPGPU-Sim uArch: cycles simulated: 227322  inst.: 6551695 (ipc=14.8) sim_rate=55522 (inst/sec) elapsed = 0:0:01:58 / Mon Feb 29 20:28:22 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (185126,43322), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(185127,43322)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(226,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 229322  inst.: 6580067 (ipc=14.7) sim_rate=55294 (inst/sec) elapsed = 0:0:01:59 / Mon Feb 29 20:28:23 2016
GPGPU-Sim uArch: cycles simulated: 231322  inst.: 6607681 (ipc=14.7) sim_rate=55064 (inst/sec) elapsed = 0:0:02:00 / Mon Feb 29 20:28:24 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (188570,43322), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(188571,43322)
GPGPU-Sim uArch: cycles simulated: 233322  inst.: 6639332 (ipc=14.7) sim_rate=54870 (inst/sec) elapsed = 0:0:02:01 / Mon Feb 29 20:28:25 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (191596,43322), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(191597,43322)
GPGPU-Sim uArch: cycles simulated: 235322  inst.: 6668417 (ipc=14.7) sim_rate=54659 (inst/sec) elapsed = 0:0:02:02 / Mon Feb 29 20:28:26 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(237,0,0) tid=(136,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (193657,43322), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(193658,43322)
GPGPU-Sim uArch: cycles simulated: 237322  inst.: 6700384 (ipc=14.8) sim_rate=54474 (inst/sec) elapsed = 0:0:02:03 / Mon Feb 29 20:28:27 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (194942,43322), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(194943,43322)
GPGPU-Sim uArch: cycles simulated: 239322  inst.: 6734439 (ipc=14.8) sim_rate=54309 (inst/sec) elapsed = 0:0:02:04 / Mon Feb 29 20:28:28 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (197753,43322), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(197754,43322)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(198,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 241322  inst.: 6767361 (ipc=14.8) sim_rate=54138 (inst/sec) elapsed = 0:0:02:05 / Mon Feb 29 20:28:29 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (198072,43322), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(198073,43322)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (198415,43322), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(198416,43322)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (198885,43322), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(198886,43322)
GPGPU-Sim uArch: cycles simulated: 243322  inst.: 6802807 (ipc=14.8) sim_rate=53990 (inst/sec) elapsed = 0:0:02:06 / Mon Feb 29 20:28:30 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (200782,43322), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(200783,43322)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (200922,43322), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(200923,43322)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (201458,43322), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(201459,43322)
GPGPU-Sim uArch: cycles simulated: 245322  inst.: 6842939 (ipc=14.9) sim_rate=53881 (inst/sec) elapsed = 0:0:02:07 / Mon Feb 29 20:28:31 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (202618,43322), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(202619,43322)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(240,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 247322  inst.: 6877917 (ipc=14.9) sim_rate=53733 (inst/sec) elapsed = 0:0:02:08 / Mon Feb 29 20:28:32 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (205577,43322), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(205578,43322)
GPGPU-Sim uArch: cycles simulated: 249322  inst.: 6908380 (ipc=14.9) sim_rate=53553 (inst/sec) elapsed = 0:0:02:09 / Mon Feb 29 20:28:33 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (206898,43322), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(206899,43322)
GPGPU-Sim uArch: cycles simulated: 251322  inst.: 6936102 (ipc=14.9) sim_rate=53354 (inst/sec) elapsed = 0:0:02:10 / Mon Feb 29 20:28:34 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (208622,43322), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(208623,43322)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (208796,43322), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(208797,43322)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(247,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 253322  inst.: 6965880 (ipc=14.9) sim_rate=53174 (inst/sec) elapsed = 0:0:02:11 / Mon Feb 29 20:28:35 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (211824,43322), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 255322  inst.: 6995757 (ipc=14.9) sim_rate=52998 (inst/sec) elapsed = 0:0:02:12 / Mon Feb 29 20:28:36 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (212019,43322), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 257322  inst.: 7020912 (ipc=14.9) sim_rate=52788 (inst/sec) elapsed = 0:0:02:13 / Mon Feb 29 20:28:37 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (215177,43322), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 259322  inst.: 7046274 (ipc=14.9) sim_rate=52584 (inst/sec) elapsed = 0:0:02:14 / Mon Feb 29 20:28:38 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(250,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 261322  inst.: 7073551 (ipc=14.8) sim_rate=52396 (inst/sec) elapsed = 0:0:02:15 / Mon Feb 29 20:28:39 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (218408,43322), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 263322  inst.: 7101286 (ipc=14.8) sim_rate=52215 (inst/sec) elapsed = 0:0:02:16 / Mon Feb 29 20:28:40 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (220896,43322), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 265822  inst.: 7135153 (ipc=14.8) sim_rate=52081 (inst/sec) elapsed = 0:0:02:17 / Mon Feb 29 20:28:41 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(191,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (223933,43322), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 267822  inst.: 7159894 (ipc=14.8) sim_rate=51883 (inst/sec) elapsed = 0:0:02:18 / Mon Feb 29 20:28:42 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (224907,43322), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (225412,43322), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 269822  inst.: 7186231 (ipc=14.8) sim_rate=51699 (inst/sec) elapsed = 0:0:02:19 / Mon Feb 29 20:28:43 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (227629,43322), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 271822  inst.: 7216120 (ipc=14.8) sim_rate=51543 (inst/sec) elapsed = 0:0:02:20 / Mon Feb 29 20:28:44 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (228836,43322), 5 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(198,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 274322  inst.: 7248068 (ipc=14.8) sim_rate=51404 (inst/sec) elapsed = 0:0:02:21 / Mon Feb 29 20:28:45 2016
GPGPU-Sim uArch: cycles simulated: 276322  inst.: 7278867 (ipc=14.8) sim_rate=51259 (inst/sec) elapsed = 0:0:02:22 / Mon Feb 29 20:28:46 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (233623,43322), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (234711,43322), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 278322  inst.: 7308452 (ipc=14.8) sim_rate=51108 (inst/sec) elapsed = 0:0:02:23 / Mon Feb 29 20:28:47 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (235262,43322), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (236587,43322), 4 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(206,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 280822  inst.: 7343288 (ipc=14.8) sim_rate=50995 (inst/sec) elapsed = 0:0:02:24 / Mon Feb 29 20:28:48 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (239333,43322), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 282822  inst.: 7370968 (ipc=14.8) sim_rate=50834 (inst/sec) elapsed = 0:0:02:25 / Mon Feb 29 20:28:49 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (239585,43322), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (239974,43322), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (240040,43322), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 285322  inst.: 7405433 (ipc=14.7) sim_rate=50722 (inst/sec) elapsed = 0:0:02:26 / Mon Feb 29 20:28:50 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (242426,43322), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (243496,43322), 5 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(215,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 287322  inst.: 7433350 (ipc=14.7) sim_rate=50567 (inst/sec) elapsed = 0:0:02:27 / Mon Feb 29 20:28:51 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (246066,43322), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 289822  inst.: 7465443 (ipc=14.7) sim_rate=50442 (inst/sec) elapsed = 0:0:02:28 / Mon Feb 29 20:28:52 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (247719,43322), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 292322  inst.: 7498480 (ipc=14.7) sim_rate=50325 (inst/sec) elapsed = 0:0:02:29 / Mon Feb 29 20:28:53 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (249154,43322), 4 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(251,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 294822  inst.: 7532175 (ipc=14.7) sim_rate=50214 (inst/sec) elapsed = 0:0:02:30 / Mon Feb 29 20:28:54 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (251767,43322), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (252759,43322), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (253499,43322), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 296822  inst.: 7558184 (ipc=14.7) sim_rate=50054 (inst/sec) elapsed = 0:0:02:31 / Mon Feb 29 20:28:55 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (253772,43322), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (254556,43322), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 299322  inst.: 7592900 (ipc=14.7) sim_rate=49953 (inst/sec) elapsed = 0:0:02:32 / Mon Feb 29 20:28:56 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (256494,43322), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (257888,43322), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (257918,43322), 4 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(235,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 301822  inst.: 7626112 (ipc=14.7) sim_rate=49843 (inst/sec) elapsed = 0:0:02:33 / Mon Feb 29 20:28:57 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (259083,43322), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (260405,43322), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (260977,43322), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 304322  inst.: 7653061 (ipc=14.6) sim_rate=49695 (inst/sec) elapsed = 0:0:02:34 / Mon Feb 29 20:28:58 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (261380,43322), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 306822  inst.: 7683623 (ipc=14.6) sim_rate=49571 (inst/sec) elapsed = 0:0:02:35 / Mon Feb 29 20:28:59 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (263721,43322), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (264401,43322), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (264997,43322), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (265850,43322), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 309322  inst.: 7718439 (ipc=14.6) sim_rate=49477 (inst/sec) elapsed = 0:0:02:36 / Mon Feb 29 20:29:00 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(236,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (267473,43322), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (267575,43322), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (268666,43322), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 312322  inst.: 7755129 (ipc=14.6) sim_rate=49395 (inst/sec) elapsed = 0:0:02:37 / Mon Feb 29 20:29:01 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (269466,43322), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (270631,43322), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 314822  inst.: 7783851 (ipc=14.5) sim_rate=49264 (inst/sec) elapsed = 0:0:02:38 / Mon Feb 29 20:29:02 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (272228,43322), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (273949,43322), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 317322  inst.: 7816074 (ipc=14.5) sim_rate=49157 (inst/sec) elapsed = 0:0:02:39 / Mon Feb 29 20:29:03 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(241,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (274325,43322), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (274588,43322), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 320322  inst.: 7853001 (ipc=14.5) sim_rate=49081 (inst/sec) elapsed = 0:0:02:40 / Mon Feb 29 20:29:04 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (277099,43322), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (277325,43322), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (277883,43322), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (279314,43322), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (279562,43322), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (279873,43322), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 323322  inst.: 7888387 (ipc=14.5) sim_rate=48996 (inst/sec) elapsed = 0:0:02:41 / Mon Feb 29 20:29:05 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (280001,43322), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (280321,43322), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (280997,43322), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (281729,43322), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (281742,43322), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (282006,43322), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (282211,43322), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(228,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (282383,43322), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (282640,43322), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (282646,43322), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (282800,43322), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (283079,43322), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (283389,43322), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 326822  inst.: 7927576 (ipc=14.4) sim_rate=48935 (inst/sec) elapsed = 0:0:02:42 / Mon Feb 29 20:29:06 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (283539,43322), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (283957,43322), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (284001,43322), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (284686,43322), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (284837,43322), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (284906,43322), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (284974,43322), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (285988,43322), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (286121,43322), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (286499,43322), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (286713,43322), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (286803,43322), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (286863,43322), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (287264,43322), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (287866,43322), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (287942,43322), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (288489,43322), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 331822  inst.: 7962187 (ipc=14.3) sim_rate=48847 (inst/sec) elapsed = 0:0:02:43 / Mon Feb 29 20:29:07 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (290528,43322), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (291000,43322), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (292427,43322), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (294607,43322), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (296014,43322), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (297546,43322), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 297547
gpu_sim_insn = 4143088
gpu_ipc =      13.9241
gpu_tot_sim_cycle = 340869
gpu_tot_sim_insn = 7980377
gpu_tot_ipc =      23.4119
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 608044
gpu_stall_icnt2sh    = 1665643
gpu_total_sim_rate=48959

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 474787
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 37307, Miss = 30333, Miss_rate = 0.813, Pending_hits = 2255, Reservation_fails = 252648
	L1D_cache_core[1]: Access = 36579, Miss = 29704, Miss_rate = 0.812, Pending_hits = 2101, Reservation_fails = 253438
	L1D_cache_core[2]: Access = 35510, Miss = 28759, Miss_rate = 0.810, Pending_hits = 2149, Reservation_fails = 248130
	L1D_cache_core[3]: Access = 36553, Miss = 29914, Miss_rate = 0.818, Pending_hits = 2162, Reservation_fails = 254370
	L1D_cache_core[4]: Access = 37479, Miss = 30250, Miss_rate = 0.807, Pending_hits = 2267, Reservation_fails = 252516
	L1D_cache_core[5]: Access = 37120, Miss = 30125, Miss_rate = 0.812, Pending_hits = 2293, Reservation_fails = 251500
	L1D_cache_core[6]: Access = 34065, Miss = 27464, Miss_rate = 0.806, Pending_hits = 2108, Reservation_fails = 228821
	L1D_cache_core[7]: Access = 36152, Miss = 29365, Miss_rate = 0.812, Pending_hits = 2221, Reservation_fails = 251536
	L1D_cache_core[8]: Access = 38850, Miss = 31676, Miss_rate = 0.815, Pending_hits = 2302, Reservation_fails = 257385
	L1D_cache_core[9]: Access = 37393, Miss = 30212, Miss_rate = 0.808, Pending_hits = 2248, Reservation_fails = 252359
	L1D_cache_core[10]: Access = 34948, Miss = 28118, Miss_rate = 0.805, Pending_hits = 2115, Reservation_fails = 245668
	L1D_cache_core[11]: Access = 36720, Miss = 29952, Miss_rate = 0.816, Pending_hits = 2211, Reservation_fails = 252599
	L1D_cache_core[12]: Access = 37406, Miss = 30606, Miss_rate = 0.818, Pending_hits = 2296, Reservation_fails = 255189
	L1D_cache_core[13]: Access = 40017, Miss = 32754, Miss_rate = 0.819, Pending_hits = 2454, Reservation_fails = 264052
	L1D_cache_core[14]: Access = 36773, Miss = 29819, Miss_rate = 0.811, Pending_hits = 2274, Reservation_fails = 248020
	L1D_total_cache_accesses = 552872
	L1D_total_cache_misses = 449051
	L1D_total_cache_miss_rate = 0.8122
	L1D_total_cache_pending_hits = 33456
	L1D_total_cache_reservation_fails = 3768231
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 75359
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 68805
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 224294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2386186
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74879
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 224757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1382045
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 473789
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1077, 1213, 937, 1155, 909, 1247, 1348, 1275, 1706, 1614, 1178, 1673, 1686, 1047, 1391, 1363, 1187, 1163, 1760, 1191, 1213, 1400, 1308, 1512, 954, 1060, 1680, 1543, 909, 1264, 1015, 1199, 1277, 1051, 1456, 1475, 1271, 1015, 1753, 1467, 1336, 479, 1062, 1278, 647, 1097, 940, 1075, 
gpgpu_n_tot_thrd_icount = 28151040
gpgpu_n_tot_w_icount = 879720
gpgpu_n_stall_shd_mem = 4112174
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 224294
gpgpu_n_mem_write_global = 226417
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 935128
gpgpu_n_store_insn = 337570
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 914205
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4109017
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6600142	W0_Idle:693847	W0_Scoreboard:1382635	W1:250477	W2:109986	W3:66025	W4:46754	W5:31442	W6:28748	W7:25216	W8:21707	W9:19846	W10:18184	W11:16109	W12:14579	W13:13186	W14:11424	W15:8912	W16:8596	W17:6429	W18:5785	W19:5424	W20:4173	W21:3357	W22:2759	W23:2425	W24:1851	W25:1374	W26:665	W27:263	W28:290	W29:93	W30:41	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1794352 {8:224294,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9065672 {40:226300,72:35,136:82,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30503984 {136:224294,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1811336 {8:226417,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 286 
maxdqlatency = 0 
maxmflatency = 1109 
averagemflatency = 387 
max_icnt2mem_latency = 837 
max_icnt2sh_latency = 340868 
mrq_lat_table:19106 	1564 	559 	1752 	2002 	323 	109 	27 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61459 	317218 	72041 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	21551 	9032 	30846 	156301 	100310 	131124 	1622 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19860 	98416 	98409 	7485 	137 	2 	0 	2 	9 	38 	938 	9266 	18949 	44088 	99510 	53617 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        22        20        22        25        30        22        26        28        30        20        23        27        24        29        31 
dram[1]:        30        31        24        23        22        13        22        21        25        21        22        23        30        32        20        19 
dram[2]:        23        25        27        32        27        32        32        32        24        23        32        26        22        32        21        23 
dram[3]:        24        25        27        26        34        23        25        16        28        21        25        22        29        36        17        13 
dram[4]:        22        29        22        18        20        21        21        16        24        28        22        22        22        23        32        28 
dram[5]:        30        18        20        24        18        22        21        21        27        23        22        22        25        24        18        20 
maximum service time to same row:
dram[0]:     50715     36097     26660     36261     29596     48253     31863     34251     60135     41161     51659     32797     34666     67268     44538     71834 
dram[1]:     52128     50259     15052     53213     22596     16804     16172     24915     72474     73231     44418     74007     63876     87532     44733     39546 
dram[2]:     29792     35595     63785     39414     36920     36100     38439     50818     33075     35100     62412     48199     23655     69828     84522     45113 
dram[3]:     35707     56700     44234     36378     45265     33921     28817     30546     47114     36584     53562     58734     50647     59610     59875     49139 
dram[4]:     31497     51027     28543     19045     36592     41748     20396     23985     33809     38845     33942     45691     41046     48109     71747     68680 
dram[5]:     19149     24953     29930     29397     26856     20387     70095     31982     41131     18770     29678     35947     49606     62419     32331     88832 
average row accesses per activate:
dram[0]:  4.428571  3.621622  2.709402  3.329412  3.971831  5.283019  3.155963  3.161616  4.236111  3.636364  4.500000  3.859649  5.161290  5.250000  5.218750  7.173913 
dram[1]:  4.102941  4.205480  3.554456  3.285714  3.521277  2.898305  2.846774  3.122807  3.354545  3.892857  3.814286  3.651515  3.723404  3.840909  5.026316  4.973684 
dram[2]:  3.845070  3.767123  3.723684  3.785714  3.662500  4.264706  3.674419  4.567164  3.821429  3.240741  4.411765  3.516129  5.151515  5.766667  6.576923  6.384615 
dram[3]:  4.033333  3.369048  3.348315  4.238095  5.036364  3.957143  3.648352  3.343750  3.807229  3.891566  3.641791  3.147059  5.777778  6.037037  4.918919  4.275000 
dram[4]:  3.985507  3.698630  3.932432  3.178571  3.697675  4.296875  3.644444  3.463415  4.050000  3.829545  4.034483  4.098039  4.069767  3.622222  5.235294  5.785714 
dram[5]:  3.230769  3.060345  2.931035  2.989899  3.677419  3.245283  3.975904  3.697917  3.900000  3.177419  3.260274  3.468750  5.000000  6.035714  4.214286  4.146341 
average row locality = 25444/6733 = 3.778999
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       185       191       234       215       219       214       261       239       232       239       187       192       156       163       165       164 
dram[1]:       198       217       242       229       250       257       264       270       267       246       215       202       170       166       189       187 
dram[2]:       195       198       214       196       217       221       239       239       244       259       193       194       169       170       170       163 
dram[3]:       187       209       226       207       205       203       249       242       254       258       215       189       154       162       181       169 
dram[4]:       207       202       210       204       235       210       251       223       250       253       201       181       166       158       178       162 
dram[5]:       217       241       250       221       243       255       248       265       263       282       209       189       161       165       176       169 
total reads: 20261
bank skew: 282/154 = 1.83
chip skew: 3569/3256 = 1.10
number of total write accesses:
dram[0]:        63        77        83        68        63        66        83        74        73        81        47        28         4         5         2         1 
dram[1]:        81        90       117        93        81        85        89        86       102        81        52        39         5         3         2         2 
dram[2]:        78        77        69        69        76        69        77        67        77        91        32        24         1         3         1         3 
dram[3]:        55        74        72        60        72        74        83        79        62        65        29        25         2         1         1         2 
dram[4]:        68        68        81        63        83        65        77        61        74        84        33        28         9         5         0         0 
dram[5]:        77       114        90        75        99        89        82        90        88       112        29        33         4         4         1         1 
total reads: 5183
min_bank_accesses = 0!
chip skew: 1008/756 = 1.33
average mf latency per bank:
dram[0]:       3984      3777      3544      3727      3694      3687      3001      3228      3414      3300      9148     10061     15724     15046     17919     17954
dram[1]:       3713      3486      3015      3508      3375      3429      3223      3199      3019      3446      8207      9622     14562     15823     16061     16415
dram[2]:       3798      3901      3639      3892      3458      3655      3271      3437      3410      3235      9487     10527     15186     15149     17210     18014
dram[3]:       4278      3710      3770      4261      3733      3788      3265      3289      3590      3429      9145     10760     16851     16336     16794     18141
dram[4]:       4874      3825      4874      4026      4508      3901      4355      3581      4370      3156     61282     10930     19434     15812     22985     18553
dram[5]:       3642      3048      3318      3828      3169      3284      3154      3024      3080      2820      9743     10457     15785     16342     17120     17810
maximum mf latency per bank:
dram[0]:        892       858       961       856       788       833       875       840       805       887       847       854       880       962       778       873
dram[1]:        789       905       918       909       891       906       904       928       876       813       883       969       814       881       854       863
dram[2]:        785       853       873       842       819       855       829       853       774       814       877       966       867       891       810       850
dram[3]:        889       886       817       852       893       850       807       857       834       881       876       889       791       870       990       934
dram[4]:        992       914      1046       788       968       771      1029       828      1004       837      1076       874      1042       800      1109       861
dram[5]:        787       860       795       884       836       829       867       818       824       861       862       904       884       903       850       880

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449943 n_nop=440293 n_act=1051 n_pre=1035 n_req=4074 n_rd=6512 n_write=1052 bw_util=0.03362
n_activity=66246 dram_eff=0.2284
bk0: 370a 446992i bk1: 382a 446336i bk2: 468a 445029i bk3: 430a 445576i bk4: 438a 446016i bk5: 428a 446444i bk6: 522a 444863i bk7: 478a 444581i bk8: 464a 445726i bk9: 478a 445405i bk10: 374a 446882i bk11: 384a 446898i bk12: 312a 448020i bk13: 326a 447851i bk14: 330a 448175i bk15: 328a 448210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0481772
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449943 n_nop=438917 n_act=1287 n_pre=1271 n_req=4577 n_rd=7138 n_write=1330 bw_util=0.03764
n_activity=76265 dram_eff=0.2221
bk0: 396a 446498i bk1: 434a 445938i bk2: 484a 444500i bk3: 458a 445261i bk4: 500a 445152i bk5: 514a 444593i bk6: 528a 444370i bk7: 540a 444498i bk8: 534a 444472i bk9: 492a 445510i bk10: 430a 446345i bk11: 404a 446575i bk12: 340a 447726i bk13: 332a 447801i bk14: 378a 447877i bk15: 374a 447938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0456391
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449943 n_nop=440335 n_act=1011 n_pre=995 n_req=4095 n_rd=6562 n_write=1040 bw_util=0.03379
n_activity=64276 dram_eff=0.2365
bk0: 390a 446522i bk1: 396a 446105i bk2: 428a 445912i bk3: 392a 446222i bk4: 434a 445821i bk5: 442a 446039i bk6: 478a 445358i bk7: 478a 445636i bk8: 488a 445545i bk9: 518a 444233i bk10: 386a 447021i bk11: 388a 446889i bk12: 338a 447992i bk13: 340a 447934i bk14: 340a 448029i bk15: 326a 448355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0553848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449943 n_nop=440309 n_act=1040 n_pre=1024 n_req=4066 n_rd=6620 n_write=950 bw_util=0.03365
n_activity=66871 dram_eff=0.2264
bk0: 374a 446901i bk1: 418a 446039i bk2: 452a 445646i bk3: 414a 446501i bk4: 410a 446560i bk5: 406a 446262i bk6: 498a 445195i bk7: 484a 445221i bk8: 508a 445766i bk9: 516a 445774i bk10: 430a 446701i bk11: 378a 446835i bk12: 308a 448242i bk13: 324a 448329i bk14: 362a 447944i bk15: 338a 448180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0354245
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449943 n_nop=440265 n_act=1049 n_pre=1033 n_req=4090 n_rd=6582 n_write=1014 bw_util=0.03376
n_activity=68226 dram_eff=0.2227
bk0: 414a 446506i bk1: 404a 446287i bk2: 420a 446346i bk3: 408a 446026i bk4: 470a 445762i bk5: 420a 446224i bk6: 502a 445457i bk7: 446a 445884i bk8: 500a 445833i bk9: 506a 444798i bk10: 402a 446648i bk11: 362a 446868i bk12: 332a 447591i bk13: 316a 447615i bk14: 356a 447913i bk15: 324a 448019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0508131
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449943 n_nop=438963 n_act=1295 n_pre=1279 n_req=4542 n_rd=7108 n_write=1298 bw_util=0.03736
n_activity=77351 dram_eff=0.2173
bk0: 434a 446020i bk1: 482a 444586i bk2: 500a 444793i bk3: 442a 445438i bk4: 486a 444997i bk5: 510a 444940i bk6: 496a 445425i bk7: 530a 444705i bk8: 526a 445401i bk9: 564a 444100i bk10: 418a 446492i bk11: 378a 446762i bk12: 322a 448117i bk13: 330a 448169i bk14: 352a 447916i bk15: 338a 448039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0442434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35192, Miss = 1639, Miss_rate = 0.047, Pending_hits = 16, Reservation_fails = 224
L2_cache_bank[1]: Access = 35384, Miss = 1617, Miss_rate = 0.046, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 35446, Miss = 1795, Miss_rate = 0.051, Pending_hits = 13, Reservation_fails = 109
L2_cache_bank[3]: Access = 36142, Miss = 1774, Miss_rate = 0.049, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 34970, Miss = 1641, Miss_rate = 0.047, Pending_hits = 8, Reservation_fails = 11
L2_cache_bank[5]: Access = 35393, Miss = 1640, Miss_rate = 0.046, Pending_hits = 12, Reservation_fails = 74
L2_cache_bank[6]: Access = 35652, Miss = 1671, Miss_rate = 0.047, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 35748, Miss = 1639, Miss_rate = 0.046, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[8]: Access = 59051, Miss = 1698, Miss_rate = 0.029, Pending_hits = 10, Reservation_fails = 105
L2_cache_bank[9]: Access = 35630, Miss = 1593, Miss_rate = 0.045, Pending_hits = 12, Reservation_fails = 82
L2_cache_bank[10]: Access = 36097, Miss = 1767, Miss_rate = 0.049, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[11]: Access = 36081, Miss = 1787, Miss_rate = 0.050, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 450786
L2_total_cache_misses = 20261
L2_total_cache_miss_rate = 0.0449
L2_total_cache_pending_hits = 121
L2_total_cache_reservation_fails = 605
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 207609
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 272
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 222734
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 87
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3596
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.259
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1348232
icnt_total_pkts_simt_to_mem=677484
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.31
	minimum = 6
	maximum = 676
Network latency average = 39.1664
	minimum = 6
	maximum = 534
Slowest packet = 58368
Flit latency average = 29.6313
	minimum = 6
	maximum = 534
Slowest flit = 1701056
Fragmentation average = 0.0935415
	minimum = 0
	maximum = 330
Injected packet rate average = 0.105273
	minimum = 0.0866955 (at node 6)
	maximum = 0.177118 (at node 23)
Accepted packet rate average = 0.105273
	minimum = 0.0866955 (at node 6)
	maximum = 0.177118 (at node 23)
Injected flit rate average = 0.237379
	minimum = 0.129916 (at node 6)
	maximum = 0.414566 (at node 23)
Accepted flit rate average= 0.237379
	minimum = 0.163621 (at node 19)
	maximum = 0.313389 (at node 13)
Injected packet length average = 2.25488
Accepted packet length average = 2.25488
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.7689 (5 samples)
	minimum = 6 (5 samples)
	maximum = 245 (5 samples)
Network latency average = 20.2257 (5 samples)
	minimum = 6 (5 samples)
	maximum = 203.8 (5 samples)
Flit latency average = 16.2761 (5 samples)
	minimum = 6 (5 samples)
	maximum = 201.4 (5 samples)
Fragmentation average = 0.0249103 (5 samples)
	minimum = 0 (5 samples)
	maximum = 106.8 (5 samples)
Injected packet rate average = 0.0434265 (5 samples)
	minimum = 0.0322048 (5 samples)
	maximum = 0.101152 (5 samples)
Accepted packet rate average = 0.0434265 (5 samples)
	minimum = 0.0322048 (5 samples)
	maximum = 0.101152 (5 samples)
Injected flit rate average = 0.0970952 (5 samples)
	minimum = 0.0483015 (5 samples)
	maximum = 0.200188 (5 samples)
Accepted flit rate average = 0.0970952 (5 samples)
	minimum = 0.0613462 (5 samples)
	maximum = 0.192541 (5 samples)
Injected packet size average = 2.23585 (5 samples)
Accepted packet size average = 2.23585 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 43 sec (163 sec)
gpgpu_simulation_rate = 48959 (inst/sec)
gpgpu_simulation_rate = 2091 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,340869)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,340869)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,340869)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,340869)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,340869)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,340869)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,340869)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,340869)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,340869)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,340869)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,340869)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,340869)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,340869)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,340869)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,340869)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,340869)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,340869)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,340869)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,340869)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,340869)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,340869)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,340869)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,340869)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,340869)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,340869)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,340869)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,340869)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,340869)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,340869)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,340869)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,340869)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,340869)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,340869)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,340869)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,340869)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,340869)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,340869)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,340869)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,340869)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,340869)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,340869)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,340869)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,340869)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,340869)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,340869)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,340869)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,340869)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,340869)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,340869)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,340869)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,340869)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,340869)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,340869)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,340869)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,340869)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,340869)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,340869)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,340869)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,340869)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,340869)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,340869)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,340869)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,340869)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,340869)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,340869)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,340869)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,340869)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,340869)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,340869)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,340869)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,340869)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,340869)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,340869)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,340869)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,340869)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,340869)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,340869)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,340869)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,340869)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,340869)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,340869)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,340869)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,340869)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,340869)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,340869)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,340869)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,340869)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,340869)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,340869)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,340869)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(75,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(70,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(54,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(17,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 341369  inst.: 8316698 (ipc=672.6) sim_rate=50711 (inst/sec) elapsed = 0:0:02:44 / Mon Feb 29 20:29:08 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(11,0,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 341869  inst.: 8371553 (ipc=391.2) sim_rate=50736 (inst/sec) elapsed = 0:0:02:45 / Mon Feb 29 20:29:09 2016
GPGPU-Sim uArch: cycles simulated: 343369  inst.: 8430557 (ipc=180.1) sim_rate=50786 (inst/sec) elapsed = 0:0:02:46 / Mon Feb 29 20:29:10 2016
GPGPU-Sim uArch: cycles simulated: 345369  inst.: 8449621 (ipc=104.3) sim_rate=50596 (inst/sec) elapsed = 0:0:02:47 / Mon Feb 29 20:29:11 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(51,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 347369  inst.: 8481332 (ipc=77.1) sim_rate=50484 (inst/sec) elapsed = 0:0:02:48 / Mon Feb 29 20:29:12 2016
GPGPU-Sim uArch: cycles simulated: 349369  inst.: 8506604 (ipc=61.9) sim_rate=50334 (inst/sec) elapsed = 0:0:02:49 / Mon Feb 29 20:29:13 2016
GPGPU-Sim uArch: cycles simulated: 350869  inst.: 8526213 (ipc=54.6) sim_rate=50154 (inst/sec) elapsed = 0:0:02:50 / Mon Feb 29 20:29:14 2016
GPGPU-Sim uArch: cycles simulated: 352869  inst.: 8552905 (ipc=47.7) sim_rate=50016 (inst/sec) elapsed = 0:0:02:51 / Mon Feb 29 20:29:15 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(12,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 354869  inst.: 8580476 (ipc=42.9) sim_rate=49886 (inst/sec) elapsed = 0:0:02:52 / Mon Feb 29 20:29:16 2016
GPGPU-Sim uArch: cycles simulated: 356869  inst.: 8605297 (ipc=39.1) sim_rate=49741 (inst/sec) elapsed = 0:0:02:53 / Mon Feb 29 20:29:17 2016
GPGPU-Sim uArch: cycles simulated: 358869  inst.: 8630666 (ipc=36.1) sim_rate=49601 (inst/sec) elapsed = 0:0:02:54 / Mon Feb 29 20:29:18 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(14,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 360869  inst.: 8655537 (ipc=33.8) sim_rate=49460 (inst/sec) elapsed = 0:0:02:55 / Mon Feb 29 20:29:19 2016
GPGPU-Sim uArch: cycles simulated: 362869  inst.: 8681372 (ipc=31.9) sim_rate=49325 (inst/sec) elapsed = 0:0:02:56 / Mon Feb 29 20:29:20 2016
GPGPU-Sim uArch: cycles simulated: 364869  inst.: 8706384 (ipc=30.3) sim_rate=49188 (inst/sec) elapsed = 0:0:02:57 / Mon Feb 29 20:29:21 2016
GPGPU-Sim uArch: cycles simulated: 366869  inst.: 8732423 (ipc=28.9) sim_rate=49058 (inst/sec) elapsed = 0:0:02:58 / Mon Feb 29 20:29:22 2016
GPGPU-Sim uArch: cycles simulated: 368369  inst.: 8748019 (ipc=27.9) sim_rate=48871 (inst/sec) elapsed = 0:0:02:59 / Mon Feb 29 20:29:23 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(18,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 370369  inst.: 8772257 (ipc=26.8) sim_rate=48734 (inst/sec) elapsed = 0:0:03:00 / Mon Feb 29 20:29:24 2016
GPGPU-Sim uArch: cycles simulated: 372369  inst.: 8796147 (ipc=25.9) sim_rate=48597 (inst/sec) elapsed = 0:0:03:01 / Mon Feb 29 20:29:25 2016
GPGPU-Sim uArch: cycles simulated: 374369  inst.: 8819827 (ipc=25.1) sim_rate=48460 (inst/sec) elapsed = 0:0:03:02 / Mon Feb 29 20:29:26 2016
GPGPU-Sim uArch: cycles simulated: 376369  inst.: 8842315 (ipc=24.3) sim_rate=48318 (inst/sec) elapsed = 0:0:03:03 / Mon Feb 29 20:29:27 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(12,0,0) tid=(224,0,0)
GPGPU-Sim uArch: cycles simulated: 378369  inst.: 8864728 (ipc=23.6) sim_rate=48177 (inst/sec) elapsed = 0:0:03:04 / Mon Feb 29 20:29:28 2016
GPGPU-Sim uArch: cycles simulated: 380369  inst.: 8887604 (ipc=23.0) sim_rate=48041 (inst/sec) elapsed = 0:0:03:05 / Mon Feb 29 20:29:29 2016
GPGPU-Sim uArch: cycles simulated: 382369  inst.: 8910615 (ipc=22.4) sim_rate=47906 (inst/sec) elapsed = 0:0:03:06 / Mon Feb 29 20:29:30 2016
GPGPU-Sim uArch: cycles simulated: 383869  inst.: 8928468 (ipc=22.0) sim_rate=47745 (inst/sec) elapsed = 0:0:03:07 / Mon Feb 29 20:29:31 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(32,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 385869  inst.: 8954948 (ipc=21.7) sim_rate=47632 (inst/sec) elapsed = 0:0:03:08 / Mon Feb 29 20:29:32 2016
GPGPU-Sim uArch: cycles simulated: 387369  inst.: 8971871 (ipc=21.3) sim_rate=47470 (inst/sec) elapsed = 0:0:03:09 / Mon Feb 29 20:29:33 2016
GPGPU-Sim uArch: cycles simulated: 389369  inst.: 8997968 (ipc=21.0) sim_rate=47357 (inst/sec) elapsed = 0:0:03:10 / Mon Feb 29 20:29:34 2016
GPGPU-Sim uArch: cycles simulated: 391369  inst.: 9024188 (ipc=20.7) sim_rate=47247 (inst/sec) elapsed = 0:0:03:11 / Mon Feb 29 20:29:35 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(4,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 392869  inst.: 9043028 (ipc=20.4) sim_rate=47099 (inst/sec) elapsed = 0:0:03:12 / Mon Feb 29 20:29:36 2016
GPGPU-Sim uArch: cycles simulated: 394869  inst.: 9066575 (ipc=20.1) sim_rate=46977 (inst/sec) elapsed = 0:0:03:13 / Mon Feb 29 20:29:37 2016
GPGPU-Sim uArch: cycles simulated: 396869  inst.: 9091354 (ipc=19.8) sim_rate=46862 (inst/sec) elapsed = 0:0:03:14 / Mon Feb 29 20:29:38 2016
GPGPU-Sim uArch: cycles simulated: 398869  inst.: 9118013 (ipc=19.6) sim_rate=46759 (inst/sec) elapsed = 0:0:03:15 / Mon Feb 29 20:29:39 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(44,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 400869  inst.: 9143966 (ipc=19.4) sim_rate=46652 (inst/sec) elapsed = 0:0:03:16 / Mon Feb 29 20:29:40 2016
GPGPU-Sim uArch: cycles simulated: 402369  inst.: 9164227 (ipc=19.2) sim_rate=46518 (inst/sec) elapsed = 0:0:03:17 / Mon Feb 29 20:29:41 2016
GPGPU-Sim uArch: cycles simulated: 404369  inst.: 9188587 (ipc=19.0) sim_rate=46407 (inst/sec) elapsed = 0:0:03:18 / Mon Feb 29 20:29:42 2016
GPGPU-Sim uArch: cycles simulated: 406369  inst.: 9216260 (ipc=18.9) sim_rate=46312 (inst/sec) elapsed = 0:0:03:19 / Mon Feb 29 20:29:43 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(50,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 408369  inst.: 9242982 (ipc=18.7) sim_rate=46214 (inst/sec) elapsed = 0:0:03:20 / Mon Feb 29 20:29:44 2016
GPGPU-Sim uArch: cycles simulated: 410369  inst.: 9272188 (ipc=18.6) sim_rate=46130 (inst/sec) elapsed = 0:0:03:21 / Mon Feb 29 20:29:45 2016
GPGPU-Sim uArch: cycles simulated: 412369  inst.: 9299616 (ipc=18.5) sim_rate=46037 (inst/sec) elapsed = 0:0:03:22 / Mon Feb 29 20:29:46 2016
GPGPU-Sim uArch: cycles simulated: 413869  inst.: 9321077 (ipc=18.4) sim_rate=45916 (inst/sec) elapsed = 0:0:03:23 / Mon Feb 29 20:29:47 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(73,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 415869  inst.: 9345514 (ipc=18.2) sim_rate=45811 (inst/sec) elapsed = 0:0:03:24 / Mon Feb 29 20:29:48 2016
GPGPU-Sim uArch: cycles simulated: 417869  inst.: 9371345 (ipc=18.1) sim_rate=45713 (inst/sec) elapsed = 0:0:03:25 / Mon Feb 29 20:29:49 2016
GPGPU-Sim uArch: cycles simulated: 419869  inst.: 9397670 (ipc=17.9) sim_rate=45619 (inst/sec) elapsed = 0:0:03:26 / Mon Feb 29 20:29:50 2016
GPGPU-Sim uArch: cycles simulated: 421869  inst.: 9422773 (ipc=17.8) sim_rate=45520 (inst/sec) elapsed = 0:0:03:27 / Mon Feb 29 20:29:51 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(55,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 423369  inst.: 9440515 (ipc=17.7) sim_rate=45387 (inst/sec) elapsed = 0:0:03:28 / Mon Feb 29 20:29:52 2016
GPGPU-Sim uArch: cycles simulated: 425369  inst.: 9465030 (ipc=17.6) sim_rate=45287 (inst/sec) elapsed = 0:0:03:29 / Mon Feb 29 20:29:53 2016
GPGPU-Sim uArch: cycles simulated: 427369  inst.: 9491393 (ipc=17.5) sim_rate=45197 (inst/sec) elapsed = 0:0:03:30 / Mon Feb 29 20:29:54 2016
GPGPU-Sim uArch: cycles simulated: 429369  inst.: 9515279 (ipc=17.3) sim_rate=45096 (inst/sec) elapsed = 0:0:03:31 / Mon Feb 29 20:29:55 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(74,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 431369  inst.: 9539910 (ipc=17.2) sim_rate=44999 (inst/sec) elapsed = 0:0:03:32 / Mon Feb 29 20:29:56 2016
GPGPU-Sim uArch: cycles simulated: 433369  inst.: 9562109 (ipc=17.1) sim_rate=44892 (inst/sec) elapsed = 0:0:03:33 / Mon Feb 29 20:29:57 2016
GPGPU-Sim uArch: cycles simulated: 435369  inst.: 9587649 (ipc=17.0) sim_rate=44802 (inst/sec) elapsed = 0:0:03:34 / Mon Feb 29 20:29:58 2016
GPGPU-Sim uArch: cycles simulated: 437369  inst.: 9610208 (ipc=16.9) sim_rate=44698 (inst/sec) elapsed = 0:0:03:35 / Mon Feb 29 20:29:59 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(67,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 439369  inst.: 9636029 (ipc=16.8) sim_rate=44611 (inst/sec) elapsed = 0:0:03:36 / Mon Feb 29 20:30:00 2016
GPGPU-Sim uArch: cycles simulated: 441369  inst.: 9662752 (ipc=16.7) sim_rate=44528 (inst/sec) elapsed = 0:0:03:37 / Mon Feb 29 20:30:01 2016
GPGPU-Sim uArch: cycles simulated: 443369  inst.: 9690280 (ipc=16.7) sim_rate=44450 (inst/sec) elapsed = 0:0:03:38 / Mon Feb 29 20:30:02 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(88,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 445369  inst.: 9718299 (ipc=16.6) sim_rate=44375 (inst/sec) elapsed = 0:0:03:39 / Mon Feb 29 20:30:03 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (105430,340869), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(105431,340869)
GPGPU-Sim uArch: cycles simulated: 447369  inst.: 9743479 (ipc=16.6) sim_rate=44288 (inst/sec) elapsed = 0:0:03:40 / Mon Feb 29 20:30:04 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (108323,340869), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(108324,340869)
GPGPU-Sim uArch: cycles simulated: 449369  inst.: 9775063 (ipc=16.5) sim_rate=44231 (inst/sec) elapsed = 0:0:03:41 / Mon Feb 29 20:30:05 2016
GPGPU-Sim uArch: cycles simulated: 451369  inst.: 9802440 (ipc=16.5) sim_rate=44155 (inst/sec) elapsed = 0:0:03:42 / Mon Feb 29 20:30:06 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(36,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 453369  inst.: 9828105 (ipc=16.4) sim_rate=44072 (inst/sec) elapsed = 0:0:03:43 / Mon Feb 29 20:30:07 2016
GPGPU-Sim uArch: cycles simulated: 455369  inst.: 9856772 (ipc=16.4) sim_rate=44003 (inst/sec) elapsed = 0:0:03:44 / Mon Feb 29 20:30:08 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (114902,340869), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(114903,340869)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (115065,340869), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(115066,340869)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (116110,340869), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(116111,340869)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (116133,340869), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(116134,340869)
GPGPU-Sim uArch: cycles simulated: 457369  inst.: 9891125 (ipc=16.4) sim_rate=43960 (inst/sec) elapsed = 0:0:03:45 / Mon Feb 29 20:30:09 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(17,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (117692,340869), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(117693,340869)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (117905,340869), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(117906,340869)
GPGPU-Sim uArch: cycles simulated: 459369  inst.: 9923595 (ipc=16.4) sim_rate=43909 (inst/sec) elapsed = 0:0:03:46 / Mon Feb 29 20:30:10 2016
GPGPU-Sim uArch: cycles simulated: 461369  inst.: 9951793 (ipc=16.4) sim_rate=43840 (inst/sec) elapsed = 0:0:03:47 / Mon Feb 29 20:30:11 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (120719,340869), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(120720,340869)
GPGPU-Sim uArch: cycles simulated: 463369  inst.: 9984820 (ipc=16.4) sim_rate=43793 (inst/sec) elapsed = 0:0:03:48 / Mon Feb 29 20:30:12 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(42,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 465369  inst.: 10010802 (ipc=16.3) sim_rate=43715 (inst/sec) elapsed = 0:0:03:49 / Mon Feb 29 20:30:13 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (125021,340869), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(125022,340869)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (125734,340869), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(125735,340869)
GPGPU-Sim uArch: cycles simulated: 467369  inst.: 10040498 (ipc=16.3) sim_rate=43654 (inst/sec) elapsed = 0:0:03:50 / Mon Feb 29 20:30:14 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (126765,340869), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(126766,340869)
GPGPU-Sim uArch: cycles simulated: 469369  inst.: 10073320 (ipc=16.3) sim_rate=43607 (inst/sec) elapsed = 0:0:03:51 / Mon Feb 29 20:30:15 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (128504,340869), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(128505,340869)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (129411,340869), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(129412,340869)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (129442,340869), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(129443,340869)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(99,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 471369  inst.: 10107943 (ipc=16.3) sim_rate=43568 (inst/sec) elapsed = 0:0:03:52 / Mon Feb 29 20:30:16 2016
GPGPU-Sim uArch: cycles simulated: 473369  inst.: 10136295 (ipc=16.3) sim_rate=43503 (inst/sec) elapsed = 0:0:03:53 / Mon Feb 29 20:30:17 2016
GPGPU-Sim uArch: cycles simulated: 475369  inst.: 10159540 (ipc=16.2) sim_rate=43416 (inst/sec) elapsed = 0:0:03:54 / Mon Feb 29 20:30:18 2016
GPGPU-Sim uArch: cycles simulated: 477369  inst.: 10187968 (ipc=16.2) sim_rate=43353 (inst/sec) elapsed = 0:0:03:55 / Mon Feb 29 20:30:19 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(47,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 479369  inst.: 10213245 (ipc=16.1) sim_rate=43276 (inst/sec) elapsed = 0:0:03:56 / Mon Feb 29 20:30:20 2016
GPGPU-Sim uArch: cycles simulated: 481369  inst.: 10238168 (ipc=16.1) sim_rate=43199 (inst/sec) elapsed = 0:0:03:57 / Mon Feb 29 20:30:21 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (140912,340869), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(140913,340869)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (142393,340869), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(142394,340869)
GPGPU-Sim uArch: cycles simulated: 483369  inst.: 10268253 (ipc=16.1) sim_rate=43143 (inst/sec) elapsed = 0:0:03:58 / Mon Feb 29 20:30:22 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (142534,340869), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(142535,340869)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(74,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 485369  inst.: 10299782 (ipc=16.1) sim_rate=43095 (inst/sec) elapsed = 0:0:03:59 / Mon Feb 29 20:30:23 2016
GPGPU-Sim uArch: cycles simulated: 487369  inst.: 10321288 (ipc=16.0) sim_rate=43005 (inst/sec) elapsed = 0:0:04:00 / Mon Feb 29 20:30:24 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (147458,340869), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(147459,340869)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (147932,340869), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(147933,340869)
GPGPU-Sim uArch: cycles simulated: 489369  inst.: 10355695 (ipc=16.0) sim_rate=42969 (inst/sec) elapsed = 0:0:04:01 / Mon Feb 29 20:30:25 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (149086,340869), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(149087,340869)
GPGPU-Sim uArch: cycles simulated: 491369  inst.: 10384098 (ipc=16.0) sim_rate=42909 (inst/sec) elapsed = 0:0:04:02 / Mon Feb 29 20:30:26 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(31,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (151802,340869), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(151803,340869)
GPGPU-Sim uArch: cycles simulated: 493369  inst.: 10412652 (ipc=15.9) sim_rate=42850 (inst/sec) elapsed = 0:0:04:03 / Mon Feb 29 20:30:27 2016
GPGPU-Sim uArch: cycles simulated: 495369  inst.: 10439421 (ipc=15.9) sim_rate=42784 (inst/sec) elapsed = 0:0:04:04 / Mon Feb 29 20:30:28 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (156840,340869), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(156841,340869)
GPGPU-Sim uArch: cycles simulated: 497869  inst.: 10470731 (ipc=15.9) sim_rate=42737 (inst/sec) elapsed = 0:0:04:05 / Mon Feb 29 20:30:29 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (157694,340869), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(157695,340869)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(113,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 499869  inst.: 10502329 (ipc=15.9) sim_rate=42692 (inst/sec) elapsed = 0:0:04:06 / Mon Feb 29 20:30:30 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (160114,340869), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(160115,340869)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (160720,340869), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(160721,340869)
GPGPU-Sim uArch: cycles simulated: 501869  inst.: 10531895 (ipc=15.8) sim_rate=42639 (inst/sec) elapsed = 0:0:04:07 / Mon Feb 29 20:30:31 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (161263,340869), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(161264,340869)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (161335,340869), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(161336,340869)
GPGPU-Sim uArch: cycles simulated: 503869  inst.: 10568037 (ipc=15.9) sim_rate=42613 (inst/sec) elapsed = 0:0:04:08 / Mon Feb 29 20:30:32 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (163685,340869), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(163686,340869)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(64,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 505869  inst.: 10597727 (ipc=15.9) sim_rate=42561 (inst/sec) elapsed = 0:0:04:09 / Mon Feb 29 20:30:33 2016
GPGPU-Sim uArch: cycles simulated: 507869  inst.: 10620972 (ipc=15.8) sim_rate=42483 (inst/sec) elapsed = 0:0:04:10 / Mon Feb 29 20:30:34 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (168027,340869), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(168028,340869)
GPGPU-Sim uArch: cycles simulated: 509869  inst.: 10647339 (ipc=15.8) sim_rate=42419 (inst/sec) elapsed = 0:0:04:11 / Mon Feb 29 20:30:35 2016
GPGPU-Sim uArch: cycles simulated: 511869  inst.: 10671820 (ipc=15.7) sim_rate=42348 (inst/sec) elapsed = 0:0:04:12 / Mon Feb 29 20:30:36 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(41,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (172316,340869), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(172317,340869)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (172368,340869), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(172369,340869)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (172464,340869), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(172465,340869)
GPGPU-Sim uArch: cycles simulated: 513869  inst.: 10700180 (ipc=15.7) sim_rate=42293 (inst/sec) elapsed = 0:0:04:13 / Mon Feb 29 20:30:37 2016
GPGPU-Sim uArch: cycles simulated: 515869  inst.: 10729308 (ipc=15.7) sim_rate=42241 (inst/sec) elapsed = 0:0:04:14 / Mon Feb 29 20:30:38 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (175427,340869), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(175428,340869)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (176559,340869), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(176560,340869)
GPGPU-Sim uArch: cycles simulated: 517869  inst.: 10760183 (ipc=15.7) sim_rate=42196 (inst/sec) elapsed = 0:0:04:15 / Mon Feb 29 20:30:39 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(105,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (178861,340869), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(178862,340869)
GPGPU-Sim uArch: cycles simulated: 519869  inst.: 10790066 (ipc=15.7) sim_rate=42148 (inst/sec) elapsed = 0:0:04:16 / Mon Feb 29 20:30:40 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (179947,340869), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(179948,340869)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (180014,340869), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(180015,340869)
GPGPU-Sim uArch: cycles simulated: 521869  inst.: 10818710 (ipc=15.7) sim_rate=42096 (inst/sec) elapsed = 0:0:04:17 / Mon Feb 29 20:30:41 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (181463,340869), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(181464,340869)
GPGPU-Sim uArch: cycles simulated: 523869  inst.: 10854643 (ipc=15.7) sim_rate=42072 (inst/sec) elapsed = 0:0:04:18 / Mon Feb 29 20:30:42 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (183256,340869), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(183257,340869)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (183266,340869), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(183267,340869)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(64,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 525869  inst.: 10883896 (ipc=15.7) sim_rate=42022 (inst/sec) elapsed = 0:0:04:19 / Mon Feb 29 20:30:43 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (186681,340869), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(186682,340869)
GPGPU-Sim uArch: cycles simulated: 527869  inst.: 10911488 (ipc=15.7) sim_rate=41967 (inst/sec) elapsed = 0:0:04:20 / Mon Feb 29 20:30:44 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (187202,340869), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(187203,340869)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (187977,340869), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(187978,340869)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (188639,340869), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(188640,340869)
GPGPU-Sim uArch: cycles simulated: 529869  inst.: 10942249 (ipc=15.7) sim_rate=41924 (inst/sec) elapsed = 0:0:04:21 / Mon Feb 29 20:30:45 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (189117,340869), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(189118,340869)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(89,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 531869  inst.: 10977430 (ipc=15.7) sim_rate=41898 (inst/sec) elapsed = 0:0:04:22 / Mon Feb 29 20:30:46 2016
GPGPU-Sim uArch: cycles simulated: 533869  inst.: 11007217 (ipc=15.7) sim_rate=41852 (inst/sec) elapsed = 0:0:04:23 / Mon Feb 29 20:30:47 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (194695,340869), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(194696,340869)
GPGPU-Sim uArch: cycles simulated: 535869  inst.: 11036802 (ipc=15.7) sim_rate=41806 (inst/sec) elapsed = 0:0:04:24 / Mon Feb 29 20:30:48 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (196156,340869), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(196157,340869)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(45,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 537869  inst.: 11063817 (ipc=15.7) sim_rate=41750 (inst/sec) elapsed = 0:0:04:25 / Mon Feb 29 20:30:49 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (198832,340869), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(198833,340869)
GPGPU-Sim uArch: cycles simulated: 539869  inst.: 11092798 (ipc=15.6) sim_rate=41702 (inst/sec) elapsed = 0:0:04:26 / Mon Feb 29 20:30:50 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (199175,340869), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(199176,340869)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (199369,340869), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(199370,340869)
GPGPU-Sim uArch: cycles simulated: 541369  inst.: 11118508 (ipc=15.7) sim_rate=41642 (inst/sec) elapsed = 0:0:04:27 / Mon Feb 29 20:30:51 2016
GPGPU-Sim uArch: cycles simulated: 543369  inst.: 11149816 (ipc=15.7) sim_rate=41603 (inst/sec) elapsed = 0:0:04:28 / Mon Feb 29 20:30:52 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(129,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (203041,340869), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(203042,340869)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (204030,340869), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(204031,340869)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (204324,340869), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(204325,340869)
GPGPU-Sim uArch: cycles simulated: 545369  inst.: 11183998 (ipc=15.7) sim_rate=41576 (inst/sec) elapsed = 0:0:04:29 / Mon Feb 29 20:30:53 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (205101,340869), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(205102,340869)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (206122,340869), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(206123,340869)
GPGPU-Sim uArch: cycles simulated: 547369  inst.: 11223613 (ipc=15.7) sim_rate=41568 (inst/sec) elapsed = 0:0:04:30 / Mon Feb 29 20:30:54 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (207449,340869), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(207450,340869)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (207790,340869), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(207791,340869)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(147,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 548869  inst.: 11250109 (ipc=15.7) sim_rate=41513 (inst/sec) elapsed = 0:0:04:31 / Mon Feb 29 20:30:55 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (209185,340869), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(209186,340869)
GPGPU-Sim uArch: cycles simulated: 550869  inst.: 11278239 (ipc=15.7) sim_rate=41464 (inst/sec) elapsed = 0:0:04:32 / Mon Feb 29 20:30:56 2016
GPGPU-Sim uArch: cycles simulated: 552869  inst.: 11307122 (ipc=15.7) sim_rate=41418 (inst/sec) elapsed = 0:0:04:33 / Mon Feb 29 20:30:57 2016
GPGPU-Sim uArch: cycles simulated: 554869  inst.: 11335726 (ipc=15.7) sim_rate=41371 (inst/sec) elapsed = 0:0:04:34 / Mon Feb 29 20:30:58 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(70,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (215526,340869), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(215527,340869)
GPGPU-Sim uArch: cycles simulated: 556869  inst.: 11363339 (ipc=15.7) sim_rate=41321 (inst/sec) elapsed = 0:0:04:35 / Mon Feb 29 20:30:59 2016
GPGPU-Sim uArch: cycles simulated: 558869  inst.: 11390752 (ipc=15.6) sim_rate=41270 (inst/sec) elapsed = 0:0:04:36 / Mon Feb 29 20:31:00 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (219810,340869), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(219811,340869)
GPGPU-Sim uArch: cycles simulated: 560869  inst.: 11421227 (ipc=15.6) sim_rate=41231 (inst/sec) elapsed = 0:0:04:37 / Mon Feb 29 20:31:01 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(137,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (221942,340869), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(221943,340869)
GPGPU-Sim uArch: cycles simulated: 562869  inst.: 11452704 (ipc=15.6) sim_rate=41196 (inst/sec) elapsed = 0:0:04:38 / Mon Feb 29 20:31:02 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (223791,340869), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(223792,340869)
GPGPU-Sim uArch: cycles simulated: 564869  inst.: 11488312 (ipc=15.7) sim_rate=41176 (inst/sec) elapsed = 0:0:04:39 / Mon Feb 29 20:31:03 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (224780,340869), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(224781,340869)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (225701,340869), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(225702,340869)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (225928,340869), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(225929,340869)
GPGPU-Sim uArch: cycles simulated: 566869  inst.: 11521204 (ipc=15.7) sim_rate=41147 (inst/sec) elapsed = 0:0:04:40 / Mon Feb 29 20:31:04 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(117,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (227509,340869), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(227510,340869)
GPGPU-Sim uArch: cycles simulated: 568869  inst.: 11549044 (ipc=15.7) sim_rate=41099 (inst/sec) elapsed = 0:0:04:41 / Mon Feb 29 20:31:05 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (228143,340869), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(228144,340869)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (229515,340869), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(229516,340869)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (229564,340869), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(229565,340869)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (229689,340869), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(229690,340869)
GPGPU-Sim uArch: cycles simulated: 570869  inst.: 11583907 (ipc=15.7) sim_rate=41077 (inst/sec) elapsed = 0:0:04:42 / Mon Feb 29 20:31:06 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (231542,340869), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(231543,340869)
GPGPU-Sim uArch: cycles simulated: 572869  inst.: 11617456 (ipc=15.7) sim_rate=41051 (inst/sec) elapsed = 0:0:04:43 / Mon Feb 29 20:31:07 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(107,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 574869  inst.: 11645819 (ipc=15.7) sim_rate=41006 (inst/sec) elapsed = 0:0:04:44 / Mon Feb 29 20:31:08 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (234426,340869), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(234427,340869)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (235221,340869), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(235222,340869)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (235622,340869), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(235623,340869)
GPGPU-Sim uArch: cycles simulated: 576869  inst.: 11680144 (ipc=15.7) sim_rate=40982 (inst/sec) elapsed = 0:0:04:45 / Mon Feb 29 20:31:09 2016
GPGPU-Sim uArch: cycles simulated: 578369  inst.: 11702362 (ipc=15.7) sim_rate=40917 (inst/sec) elapsed = 0:0:04:46 / Mon Feb 29 20:31:10 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(93,0,0) tid=(250,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (239158,340869), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(239159,340869)
GPGPU-Sim uArch: cycles simulated: 580369  inst.: 11730998 (ipc=15.7) sim_rate=40874 (inst/sec) elapsed = 0:0:04:47 / Mon Feb 29 20:31:11 2016
GPGPU-Sim uArch: cycles simulated: 582369  inst.: 11760529 (ipc=15.7) sim_rate=40835 (inst/sec) elapsed = 0:0:04:48 / Mon Feb 29 20:31:12 2016
GPGPU-Sim uArch: cycles simulated: 584869  inst.: 11790952 (ipc=15.6) sim_rate=40799 (inst/sec) elapsed = 0:0:04:49 / Mon Feb 29 20:31:13 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (244425,340869), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(244426,340869)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (245214,340869), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(245215,340869)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(154,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 586869  inst.: 11824150 (ipc=15.6) sim_rate=40772 (inst/sec) elapsed = 0:0:04:50 / Mon Feb 29 20:31:14 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (247240,340869), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(247241,340869)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (247514,340869), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(247515,340869)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (247596,340869), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(247597,340869)
GPGPU-Sim uArch: cycles simulated: 588869  inst.: 11855962 (ipc=15.6) sim_rate=40742 (inst/sec) elapsed = 0:0:04:51 / Mon Feb 29 20:31:15 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (248347,340869), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(248348,340869)
GPGPU-Sim uArch: cycles simulated: 590369  inst.: 11882786 (ipc=15.6) sim_rate=40694 (inst/sec) elapsed = 0:0:04:52 / Mon Feb 29 20:31:16 2016
GPGPU-Sim uArch: cycles simulated: 592369  inst.: 11913178 (ipc=15.6) sim_rate=40659 (inst/sec) elapsed = 0:0:04:53 / Mon Feb 29 20:31:17 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(160,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (252653,340869), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(252654,340869)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (252993,340869), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(252994,340869)
GPGPU-Sim uArch: cycles simulated: 594369  inst.: 11940016 (ipc=15.6) sim_rate=40612 (inst/sec) elapsed = 0:0:04:54 / Mon Feb 29 20:31:18 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (254487,340869), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(254488,340869)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (254967,340869), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(254968,340869)
GPGPU-Sim uArch: cycles simulated: 596369  inst.: 11971518 (ipc=15.6) sim_rate=40581 (inst/sec) elapsed = 0:0:04:55 / Mon Feb 29 20:31:19 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (257081,340869), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(257082,340869)
GPGPU-Sim uArch: cycles simulated: 598369  inst.: 11997425 (ipc=15.6) sim_rate=40531 (inst/sec) elapsed = 0:0:04:56 / Mon Feb 29 20:31:20 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(105,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (258814,340869), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(258815,340869)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (259248,340869), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(259249,340869)
GPGPU-Sim uArch: cycles simulated: 600369  inst.: 12028820 (ipc=15.6) sim_rate=40501 (inst/sec) elapsed = 0:0:04:57 / Mon Feb 29 20:31:21 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (260665,340869), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(260666,340869)
GPGPU-Sim uArch: cycles simulated: 602369  inst.: 12061338 (ipc=15.6) sim_rate=40474 (inst/sec) elapsed = 0:0:04:58 / Mon Feb 29 20:31:22 2016
GPGPU-Sim uArch: cycles simulated: 604369  inst.: 12087719 (ipc=15.6) sim_rate=40427 (inst/sec) elapsed = 0:0:04:59 / Mon Feb 29 20:31:23 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (264270,340869), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(264271,340869)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(156,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 606369  inst.: 12113843 (ipc=15.6) sim_rate=40379 (inst/sec) elapsed = 0:0:05:00 / Mon Feb 29 20:31:24 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (265763,340869), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(265764,340869)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (266540,340869), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(266541,340869)
GPGPU-Sim uArch: cycles simulated: 608369  inst.: 12141665 (ipc=15.6) sim_rate=40337 (inst/sec) elapsed = 0:0:05:01 / Mon Feb 29 20:31:25 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (267827,340869), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(267828,340869)
GPGPU-Sim uArch: cycles simulated: 610369  inst.: 12170904 (ipc=15.5) sim_rate=40301 (inst/sec) elapsed = 0:0:05:02 / Mon Feb 29 20:31:26 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (271099,340869), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(271100,340869)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (271300,340869), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(271301,340869)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(179,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 612369  inst.: 12205233 (ipc=15.6) sim_rate=40281 (inst/sec) elapsed = 0:0:05:03 / Mon Feb 29 20:31:27 2016
GPGPU-Sim uArch: cycles simulated: 614369  inst.: 12229115 (ipc=15.5) sim_rate=40227 (inst/sec) elapsed = 0:0:05:04 / Mon Feb 29 20:31:28 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (274314,340869), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(274315,340869)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (274500,340869), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(274501,340869)
GPGPU-Sim uArch: cycles simulated: 616369  inst.: 12258800 (ipc=15.5) sim_rate=40192 (inst/sec) elapsed = 0:0:05:05 / Mon Feb 29 20:31:29 2016
GPGPU-Sim uArch: cycles simulated: 617869  inst.: 12278270 (ipc=15.5) sim_rate=40125 (inst/sec) elapsed = 0:0:05:06 / Mon Feb 29 20:31:30 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (277250,340869), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(277251,340869)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (277426,340869), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(277427,340869)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(151,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 620369  inst.: 12311422 (ipc=15.5) sim_rate=40102 (inst/sec) elapsed = 0:0:05:07 / Mon Feb 29 20:31:31 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (280272,340869), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(280273,340869)
GPGPU-Sim uArch: cycles simulated: 622369  inst.: 12335389 (ipc=15.5) sim_rate=40049 (inst/sec) elapsed = 0:0:05:08 / Mon Feb 29 20:31:32 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (281851,340869), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(281852,340869)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (282241,340869), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(282242,340869)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (282496,340869), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(282497,340869)
GPGPU-Sim uArch: cycles simulated: 624369  inst.: 12363873 (ipc=15.5) sim_rate=40012 (inst/sec) elapsed = 0:0:05:09 / Mon Feb 29 20:31:33 2016
GPGPU-Sim uArch: cycles simulated: 626369  inst.: 12386241 (ipc=15.4) sim_rate=39955 (inst/sec) elapsed = 0:0:05:10 / Mon Feb 29 20:31:34 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (285898,340869), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(285899,340869)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(144,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (286669,340869), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(286670,340869)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (286944,340869), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(286945,340869)
GPGPU-Sim uArch: cycles simulated: 628369  inst.: 12415181 (ipc=15.4) sim_rate=39920 (inst/sec) elapsed = 0:0:05:11 / Mon Feb 29 20:31:35 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (287580,340869), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(287581,340869)
GPGPU-Sim uArch: cycles simulated: 629869  inst.: 12440655 (ipc=15.4) sim_rate=39873 (inst/sec) elapsed = 0:0:05:12 / Mon Feb 29 20:31:36 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (290310,340869), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(290311,340869)
GPGPU-Sim uArch: cycles simulated: 631869  inst.: 12463785 (ipc=15.4) sim_rate=39820 (inst/sec) elapsed = 0:0:05:13 / Mon Feb 29 20:31:37 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(137,0,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 633869  inst.: 12491304 (ipc=15.4) sim_rate=39781 (inst/sec) elapsed = 0:0:05:14 / Mon Feb 29 20:31:38 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (294495,340869), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(294496,340869)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (295130,340869), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(295131,340869)
GPGPU-Sim uArch: cycles simulated: 636369  inst.: 12517363 (ipc=15.4) sim_rate=39737 (inst/sec) elapsed = 0:0:05:15 / Mon Feb 29 20:31:39 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (296032,340869), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(296033,340869)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (297034,340869), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(297035,340869)
GPGPU-Sim uArch: cycles simulated: 638369  inst.: 12547225 (ipc=15.4) sim_rate=39706 (inst/sec) elapsed = 0:0:05:16 / Mon Feb 29 20:31:40 2016
GPGPU-Sim uArch: cycles simulated: 640369  inst.: 12568172 (ipc=15.3) sim_rate=39647 (inst/sec) elapsed = 0:0:05:17 / Mon Feb 29 20:31:41 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (300440,340869), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(300441,340869)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (300730,340869), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(300731,340869)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(204,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 642369  inst.: 12595826 (ipc=15.3) sim_rate=39609 (inst/sec) elapsed = 0:0:05:18 / Mon Feb 29 20:31:42 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (301799,340869), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(301800,340869)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (302627,340869), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(302628,340869)
GPGPU-Sim uArch: cycles simulated: 644369  inst.: 12619194 (ipc=15.3) sim_rate=39558 (inst/sec) elapsed = 0:0:05:19 / Mon Feb 29 20:31:43 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (303857,340869), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(303858,340869)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (304587,340869), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(304588,340869)
GPGPU-Sim uArch: cycles simulated: 646369  inst.: 12647309 (ipc=15.3) sim_rate=39522 (inst/sec) elapsed = 0:0:05:20 / Mon Feb 29 20:31:44 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (305969,340869), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(305970,340869)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (306886,340869), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(306887,340869)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (307109,340869), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(307110,340869)
GPGPU-Sim uArch: cycles simulated: 648369  inst.: 12678707 (ipc=15.3) sim_rate=39497 (inst/sec) elapsed = 0:0:05:21 / Mon Feb 29 20:31:45 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(209,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (307948,340869), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(307949,340869)
GPGPU-Sim uArch: cycles simulated: 649869  inst.: 12704218 (ipc=15.3) sim_rate=39454 (inst/sec) elapsed = 0:0:05:22 / Mon Feb 29 20:31:46 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (309609,340869), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(309610,340869)
GPGPU-Sim uArch: cycles simulated: 651869  inst.: 12731404 (ipc=15.3) sim_rate=39416 (inst/sec) elapsed = 0:0:05:23 / Mon Feb 29 20:31:47 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (312922,340869), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(312923,340869)
GPGPU-Sim uArch: cycles simulated: 653869  inst.: 12754785 (ipc=15.3) sim_rate=39366 (inst/sec) elapsed = 0:0:05:24 / Mon Feb 29 20:31:48 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (313259,340869), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(313260,340869)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (314178,340869), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(314179,340869)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(136,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (314977,340869), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(314978,340869)
GPGPU-Sim uArch: cycles simulated: 655869  inst.: 12783929 (ipc=15.2) sim_rate=39335 (inst/sec) elapsed = 0:0:05:25 / Mon Feb 29 20:31:49 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (315087,340869), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(315088,340869)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (315423,340869), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(315424,340869)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (315699,340869), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(315700,340869)
GPGPU-Sim uArch: cycles simulated: 657869  inst.: 12821363 (ipc=15.3) sim_rate=39329 (inst/sec) elapsed = 0:0:05:26 / Mon Feb 29 20:31:50 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (317435,340869), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(317436,340869)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (317822,340869), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(317823,340869)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (318708,340869), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(318709,340869)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (318757,340869), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(318758,340869)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (318883,340869), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(318884,340869)
GPGPU-Sim uArch: cycles simulated: 659869  inst.: 12852668 (ipc=15.3) sim_rate=39304 (inst/sec) elapsed = 0:0:05:27 / Mon Feb 29 20:31:51 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (319609,340869), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(319610,340869)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(210,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 661869  inst.: 12882280 (ipc=15.3) sim_rate=39275 (inst/sec) elapsed = 0:0:05:28 / Mon Feb 29 20:31:52 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (322462,340869), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(322463,340869)
GPGPU-Sim uArch: cycles simulated: 663369  inst.: 12900074 (ipc=15.3) sim_rate=39209 (inst/sec) elapsed = 0:0:05:29 / Mon Feb 29 20:31:53 2016
GPGPU-Sim uArch: cycles simulated: 665369  inst.: 12925439 (ipc=15.2) sim_rate=39167 (inst/sec) elapsed = 0:0:05:30 / Mon Feb 29 20:31:54 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (325073,340869), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(325074,340869)
GPGPU-Sim uArch: cycles simulated: 667369  inst.: 12951762 (ipc=15.2) sim_rate=39129 (inst/sec) elapsed = 0:0:05:31 / Mon Feb 29 20:31:55 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (327169,340869), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(327170,340869)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(227,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (327872,340869), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(327873,340869)
GPGPU-Sim uArch: cycles simulated: 669369  inst.: 12979630 (ipc=15.2) sim_rate=39095 (inst/sec) elapsed = 0:0:05:32 / Mon Feb 29 20:31:56 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (328512,340869), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(328513,340869)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (329254,340869), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(329255,340869)
GPGPU-Sim uArch: cycles simulated: 670869  inst.: 13005535 (ipc=15.2) sim_rate=39055 (inst/sec) elapsed = 0:0:05:33 / Mon Feb 29 20:31:57 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (331060,340869), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(331061,340869)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (331102,340869), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(331103,340869)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (331539,340869), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(331540,340869)
GPGPU-Sim uArch: cycles simulated: 672869  inst.: 13035879 (ipc=15.2) sim_rate=39029 (inst/sec) elapsed = 0:0:05:34 / Mon Feb 29 20:31:58 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (332680,340869), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(332681,340869)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(219,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (333843,340869), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(333844,340869)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (333954,340869), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(333955,340869)
GPGPU-Sim uArch: cycles simulated: 674869  inst.: 13068640 (ipc=15.2) sim_rate=39010 (inst/sec) elapsed = 0:0:05:35 / Mon Feb 29 20:31:59 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (335470,340869), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(335471,340869)
GPGPU-Sim uArch: cycles simulated: 676869  inst.: 13099569 (ipc=15.2) sim_rate=38986 (inst/sec) elapsed = 0:0:05:36 / Mon Feb 29 20:32:00 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (336173,340869), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(336174,340869)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (336307,340869), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(336308,340869)
GPGPU-Sim uArch: cycles simulated: 678369  inst.: 13125434 (ipc=15.2) sim_rate=38947 (inst/sec) elapsed = 0:0:05:37 / Mon Feb 29 20:32:01 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (337739,340869), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(337740,340869)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (338444,340869), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(338445,340869)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (338876,340869), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(338877,340869)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(243,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 680369  inst.: 13157429 (ipc=15.2) sim_rate=38927 (inst/sec) elapsed = 0:0:05:38 / Mon Feb 29 20:32:02 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (339530,340869), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(339531,340869)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (340966,340869), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(340967,340869)
GPGPU-Sim uArch: cycles simulated: 682369  inst.: 13188395 (ipc=15.3) sim_rate=38903 (inst/sec) elapsed = 0:0:05:39 / Mon Feb 29 20:32:03 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (341628,340869), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(341629,340869)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (342061,340869), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(342062,340869)
GPGPU-Sim uArch: cycles simulated: 683869  inst.: 13213954 (ipc=15.3) sim_rate=38864 (inst/sec) elapsed = 0:0:05:40 / Mon Feb 29 20:32:04 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (344659,340869), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(344660,340869)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (344779,340869), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(344780,340869)
GPGPU-Sim uArch: cycles simulated: 685869  inst.: 13243642 (ipc=15.3) sim_rate=38837 (inst/sec) elapsed = 0:0:05:41 / Mon Feb 29 20:32:05 2016
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(197,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (346177,340869), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(346178,340869)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (346292,340869), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(346293,340869)
GPGPU-Sim uArch: cycles simulated: 687869  inst.: 13277916 (ipc=15.3) sim_rate=38824 (inst/sec) elapsed = 0:0:05:42 / Mon Feb 29 20:32:06 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (347999,340869), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(348000,340869)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (348201,340869), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(348202,340869)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (348875,340869), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(348876,340869)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (348923,340869), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (348938,340869), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 689869  inst.: 13309320 (ipc=15.3) sim_rate=38802 (inst/sec) elapsed = 0:0:05:43 / Mon Feb 29 20:32:07 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (350732,340869), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 691869  inst.: 13339834 (ipc=15.3) sim_rate=38778 (inst/sec) elapsed = 0:0:05:44 / Mon Feb 29 20:32:08 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (351115,340869), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(208,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (352773,340869), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 693869  inst.: 13363996 (ipc=15.3) sim_rate=38736 (inst/sec) elapsed = 0:0:05:45 / Mon Feb 29 20:32:09 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (354535,340869), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 695869  inst.: 13384604 (ipc=15.2) sim_rate=38683 (inst/sec) elapsed = 0:0:05:46 / Mon Feb 29 20:32:10 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (355056,340869), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (355401,340869), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (355769,340869), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (356018,340869), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (356959,340869), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 697869  inst.: 13410486 (ipc=15.2) sim_rate=38646 (inst/sec) elapsed = 0:0:05:47 / Mon Feb 29 20:32:11 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (357665,340869), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (358386,340869), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (358544,340869), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (359166,340869), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 700369  inst.: 13441781 (ipc=15.2) sim_rate=38625 (inst/sec) elapsed = 0:0:05:48 / Mon Feb 29 20:32:12 2016
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(250,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (359772,340869), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (360466,340869), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (360556,340869), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (360816,340869), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (361060,340869), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (361109,340869), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (361271,340869), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 702369  inst.: 13461953 (ipc=15.2) sim_rate=38572 (inst/sec) elapsed = 0:0:05:49 / Mon Feb 29 20:32:13 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (361515,340869), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (361939,340869), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (363005,340869), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (363424,340869), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (363741,340869), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (363799,340869), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (363909,340869), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (363938,340869), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 704869  inst.: 13489380 (ipc=15.1) sim_rate=38541 (inst/sec) elapsed = 0:0:05:50 / Mon Feb 29 20:32:14 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (364095,340869), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (364364,340869), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (365091,340869), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (365554,340869), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (366041,340869), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 707369  inst.: 13517160 (ipc=15.1) sim_rate=38510 (inst/sec) elapsed = 0:0:05:51 / Mon Feb 29 20:32:15 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (366563,340869), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (366625,340869), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (366979,340869), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (367001,340869), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (367509,340869), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (367737,340869), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (367739,340869), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (367933,340869), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (368152,340869), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (368208,340869), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (368335,340869), 1 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(255,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (368912,340869), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (369112,340869), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (369305,340869), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (369479,340869), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 710369  inst.: 13546049 (ipc=15.1) sim_rate=38483 (inst/sec) elapsed = 0:0:05:52 / Mon Feb 29 20:32:16 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (369503,340869), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (369566,340869), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (369611,340869), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (369765,340869), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (369777,340869), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (370147,340869), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (370158,340869), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (370193,340869), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (370201,340869), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (370287,340869), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (370464,340869), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (370478,340869), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (370942,340869), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (371001,340869), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (371024,340869), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (371221,340869), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (371287,340869), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (371315,340869), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (371318,340869), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (371658,340869), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (371673,340869), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (371699,340869), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (371823,340869), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (372155,340869), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (372184,340869), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (372300,340869), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (372349,340869), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (372594,340869), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (372660,340869), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (372666,340869), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (372801,340869), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (372803,340869), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (372812,340869), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (372948,340869), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (373146,340869), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (373203,340869), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (373726,340869), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (374249,340869), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (374476,340869), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (374897,340869), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 374898
gpu_sim_insn = 5587748
gpu_ipc =      14.9047
gpu_tot_sim_cycle = 715767
gpu_tot_sim_insn = 13568125
gpu_tot_ipc =      18.9561
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 1803126
gpu_stall_icnt2sh    = 4435655
gpu_total_sim_rate=38545

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 788366
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 78764, Miss = 66350, Miss_rate = 0.842, Pending_hits = 4510, Reservation_fails = 576610
	L1D_cache_core[1]: Access = 77686, Miss = 65532, Miss_rate = 0.844, Pending_hits = 4356, Reservation_fails = 579855
	L1D_cache_core[2]: Access = 74725, Miss = 62833, Miss_rate = 0.841, Pending_hits = 4293, Reservation_fails = 567416
	L1D_cache_core[3]: Access = 76944, Miss = 65052, Miss_rate = 0.845, Pending_hits = 4387, Reservation_fails = 574041
	L1D_cache_core[4]: Access = 78113, Miss = 65576, Miss_rate = 0.840, Pending_hits = 4531, Reservation_fails = 574804
	L1D_cache_core[5]: Access = 77844, Miss = 65508, Miss_rate = 0.842, Pending_hits = 4522, Reservation_fails = 573747
	L1D_cache_core[6]: Access = 73769, Miss = 61994, Miss_rate = 0.840, Pending_hits = 4273, Reservation_fails = 548512
	L1D_cache_core[7]: Access = 76423, Miss = 64424, Miss_rate = 0.843, Pending_hits = 4446, Reservation_fails = 573522
	L1D_cache_core[8]: Access = 78947, Miss = 66569, Miss_rate = 0.843, Pending_hits = 4465, Reservation_fails = 581762
	L1D_cache_core[9]: Access = 78896, Miss = 66328, Miss_rate = 0.841, Pending_hits = 4493, Reservation_fails = 579446
	L1D_cache_core[10]: Access = 74410, Miss = 62497, Miss_rate = 0.840, Pending_hits = 4216, Reservation_fails = 561983
	L1D_cache_core[11]: Access = 77124, Miss = 65163, Miss_rate = 0.845, Pending_hits = 4439, Reservation_fails = 573829
	L1D_cache_core[12]: Access = 78574, Miss = 66208, Miss_rate = 0.843, Pending_hits = 4557, Reservation_fails = 579700
	L1D_cache_core[13]: Access = 80408, Miss = 67845, Miss_rate = 0.844, Pending_hits = 4667, Reservation_fails = 588936
	L1D_cache_core[14]: Access = 77863, Miss = 65394, Miss_rate = 0.840, Pending_hits = 4507, Reservation_fails = 572512
	L1D_total_cache_accesses = 1160490
	L1D_total_cache_misses = 977273
	L1D_total_cache_miss_rate = 0.8421
	L1D_total_cache_pending_hits = 66662
	L1D_total_cache_reservation_fails = 8606675
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 117463
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 571522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6184925
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 116983
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2421750
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 787368
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2007, 2098, 1738, 2033, 1821, 2159, 2382, 2087, 2680, 2599, 2158, 2506, 2560, 1904, 2327, 2180, 2005, 2052, 2611, 2019, 2120, 2183, 2215, 2463, 1811, 1814, 2481, 2337, 1788, 2058, 1832, 1988, 2072, 1723, 2301, 2253, 2138, 1804, 2604, 2244, 2175, 1273, 1749, 1899, 1402, 1829, 1707, 1779, 
gpgpu_n_tot_thrd_icount = 46750496
gpgpu_n_tot_w_icount = 1460953
gpgpu_n_stall_shd_mem = 9408630
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 571522
gpgpu_n_mem_write_global = 408275
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1819194
gpgpu_n_store_insn = 664460
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1332832
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9405473
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15666600	W0_Idle:815521	W0_Scoreboard:2751586	W1:351002	W2:165149	W3:106350	W4:79459	W5:59653	W6:53763	W7:47907	W8:42758	W9:40369	W10:38159	W11:34208	W12:29941	W13:26885	W14:23382	W15:19334	W16:17853	W17:14988	W18:13003	W19:13348	W20:11584	W21:11791	W22:13321	W23:13710	W24:14213	W25:11942	W26:9333	W27:6373	W28:4224	W29:1920	W30:588	W31:123	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4572176 {8:571522,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16350584 {40:408017,72:81,136:177,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77726992 {136:571522,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3266200 {8:408275,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 468 
maxdqlatency = 0 
maxmflatency = 1247 
averagemflatency = 398 
max_icnt2mem_latency = 884 
max_icnt2sh_latency = 715673 
mrq_lat_table:39839 	3449 	1106 	3609 	4624 	724 	322 	148 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	119014 	680800 	179934 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	65354 	26347 	73027 	315067 	232645 	263457 	3975 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33560 	266397 	254568 	16841 	169 	2 	0 	2 	9 	38 	938 	9266 	18949 	44088 	99510 	168440 	67035 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	86 	1343 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        31        20        24        25        30        32        36        32        32        26        26        34        35        31        34 
dram[1]:        30        31        27        30        23        20        28        28        31        31        22        23        32        32        42        32 
dram[2]:        28        25        43        49        27        32        32        52        34        32        32        26        36        40        41        35 
dram[3]:        34        25        33        37        36        23        25        26        28        28        25        22        32        36        32        33 
dram[4]:        32        29        25        32        28        28        32        32        32        30        24        28        34        37        34        37 
dram[5]:        38        25        27        25        18        22        26        22        27        26        27        25        32        32        32        32 
maximum service time to same row:
dram[0]:     65005     61694     55311     36261     56393     48589     42818     50064     60135     46772     51659     45980     93896     87678     91407     99553 
dram[1]:     73131     50259     61125     53213     72425     68288     41140     45389     72474     73231     44418     74007     88137     95284     70757     96380 
dram[2]:     36244     35595     63785     61709     70225     48217     54789     60050     55162     42988     62412     48199     91365     69828    129909     77920 
dram[3]:     41498     56700     61000     73635     46275     39459     34710     54091     47114     36906     53562     58734     69769     83785     72363     68889 
dram[4]:     60028     51027     54302     87449     71155     71017     84725     89875     46191     45800     45521     45691    117631     76641     71747     97278 
dram[5]:     77640     69653     77071     91599     59828     67745     70095     49241     45003     25553     56893     41944     81401     62419    136725    136610 
average row accesses per activate:
dram[0]:  3.875817  3.323383  2.850877  3.129353  3.615894  3.885906  3.068182  3.284264  4.700000  4.189873  3.645390  3.541667  6.107143  5.300000  5.461538  5.770492 
dram[1]:  3.964497  4.198795  3.783784  3.782123  3.516854  3.054187  3.165919  3.181818  3.334928  3.652406  3.509317  3.125000  4.211111  4.136842  5.923077  6.912281 
dram[2]:  3.401042  3.362245  4.064516  4.302013  3.687898  4.159420  4.191083  4.248366  3.810651  3.320000  3.066667  2.854839  5.573529  5.854839  6.685185  7.098039 
dram[3]:  3.505376  3.060869  3.608466  4.103030  4.545455  3.844156  3.540816  3.202970  3.747059  3.689474  3.179348  2.822917  4.946667  5.769231  6.095238  4.505882 
dram[4]:  4.049645  3.974026  3.754491  3.574850  3.650307  4.129497  3.744048  3.709677  4.141026  3.718919  3.697183  4.184210  5.069445  4.558442  6.803922  8.024390 
dram[5]:  3.672316  3.315068  3.106667  3.117371  3.621302  3.342541  4.225165  3.686813  3.360825  3.442857  3.312883  3.411765  4.878378  4.573171  6.377358  5.412698 
average row locality = 53847/14223 = 3.785910
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       424       464       463       451       420       431       511       490       465       489       410       422       327       346       352       351 
dram[1]:       457       473       471       467       462       472       535       537       518       498       438       431       361       365       383       392 
dram[2]:       450       456       450       444       428       432       492       489       489       501       447       436       362       349       359       358 
dram[3]:       455       483       473       467       415       433       516       494       497       522       466       430       346       353       383       381 
dram[4]:       418       432       442       432       445       429       485       450       496       515       424       392       341       336       347       329 
dram[5]:       452       487       492       469       450       456       485       508       495       521       437       421       340       353       337       340 
total reads: 41888
bank skew: 537/327 = 1.64
chip skew: 7260/6713 = 1.08
number of total write accesses:
dram[0]:       169       204       187       178       126       148       164       157       146       173       104        88        15        25         3         1 
dram[1]:       213       224       229       210       164       148       171       163       179       185       127       119        18        28         2         2 
dram[2]:       203       203       180       197       151       142       166       161       155       163       105        95        17        14         2         4 
dram[3]:       197       221       209       210       135       159       178       153       140       179       119       112        25        22         1         2 
dram[4]:       153       180       185       165       150       145       144       125       150       173       101        85        24        15         0         0 
dram[5]:       198       239       207       195       162       149       153       163       157       202       103       101        21        22         1         1 
total reads: 11959
min_bank_accesses = 0!
chip skew: 2182/1795 = 1.22
average mf latency per bank:
dram[0]:       3332      2949      3393      3468      4037      3792      3470      3531      3472      3335      7808      8046     18125     16703     23959     23957
dram[1]:       2905      2969      3146      3415      3678      3885      3416      3597      3292      3399      7150      7931     16246     16529     21973     22579
dram[2]:       3051      3068      3428      3335      3905      4052      3566      3646      3460      3438      7265      8180     16245     18150     23024     24066
dram[3]:       3095      2822      3190      3265      4075      3892      3413      3666      3542      3120      7035      7666     16891     16802     22091     22439
dram[4]:       4442      3200      4528      3615      5167      4066      5062      3982      4550      3101     48302      8935     22962     18277     32563     25899
dram[5]:       3018      2785      3086      3350      3666      3833      3441      3474      3296      3075      7758      8341     16936     17556     24515     25224
maximum mf latency per bank:
dram[0]:        893      1016       961      1011       848       840       875       881       879       927       912       960       888       962      1008       940
dram[1]:       1013      1046       933      1015       923       939       904      1155      1011      1052       916      1058       938      1017       909       983
dram[2]:        860       853       881       873      1050       909       829      1001      1032       995       895      1028      1025       955       935       956
dram[3]:        889      1026       859       874       933       934      1077       982      1031      1048      1089       926       950      1079      1017      1009
dram[4]:       1048       930      1247       795      1101       859      1080       971      1105      1105      1185       905      1130       938      1125      1028
dram[5]:        880       975       972       954       845       850       912       991       942       863       893       934       909       929       882       899

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944808 n_nop=923853 n_act=2325 n_pre=2309 n_req=8704 n_rd=13632 n_write=2689 bw_util=0.03455
n_activity=145980 dram_eff=0.2236
bk0: 848a 937350i bk1: 928a 935348i bk2: 926a 934801i bk3: 902a 935094i bk4: 840a 937026i bk5: 862a 936784i bk6: 1022a 933953i bk7: 980a 934230i bk8: 930a 936694i bk9: 978a 936051i bk10: 820a 937501i bk11: 844a 937525i bk12: 654a 940747i bk13: 692a 940112i bk14: 704a 940775i bk15: 702a 940956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0640045
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944808 n_nop=922057 n_act=2563 n_pre=2547 n_req=9442 n_rd=14520 n_write=3121 bw_util=0.03734
n_activity=156993 dram_eff=0.2247
bk0: 914a 936218i bk1: 946a 935927i bk2: 942a 934870i bk3: 934a 935543i bk4: 924a 936018i bk5: 944a 935608i bk6: 1070a 934484i bk7: 1074a 934403i bk8: 1036a 934736i bk9: 996a 934932i bk10: 876a 936819i bk11: 862a 936455i bk12: 722a 940181i bk13: 730a 939832i bk14: 766a 940991i bk15: 784a 941298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0457268
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944808 n_nop=923626 n_act=2267 n_pre=2251 n_req=8900 n_rd=13884 n_write=2780 bw_util=0.03527
n_activity=144159 dram_eff=0.2312
bk0: 900a 935856i bk1: 912a 935258i bk2: 900a 936332i bk3: 888a 936363i bk4: 856a 936952i bk5: 864a 937320i bk6: 984a 936060i bk7: 978a 935679i bk8: 978a 936243i bk9: 1002a 934622i bk10: 894a 936290i bk11: 872a 936313i bk12: 724a 940212i bk13: 698a 940319i bk14: 718a 941096i bk15: 716a 941699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0634097
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944808 n_nop=922735 n_act=2467 n_pre=2451 n_req=9176 n_rd=14228 n_write=2927 bw_util=0.03631
n_activity=153931 dram_eff=0.2229
bk0: 910a 935729i bk1: 966a 934095i bk2: 946a 935033i bk3: 934a 935689i bk4: 830a 937960i bk5: 866a 937005i bk6: 1032a 934358i bk7: 988a 935033i bk8: 994a 936351i bk9: 1044a 935231i bk10: 932a 936392i bk11: 860a 936254i bk12: 692a 940218i bk13: 706a 940498i bk14: 766a 940853i bk15: 762a 940865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0464422
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944808 n_nop=924663 n_act=2092 n_pre=2076 n_req=8508 n_rd=13426 n_write=2551 bw_util=0.03382
n_activity=141811 dram_eff=0.2253
bk0: 836a 937849i bk1: 864a 936826i bk2: 884a 936060i bk3: 864a 936518i bk4: 890a 936759i bk5: 858a 936616i bk6: 970a 935447i bk7: 900a 936277i bk8: 992a 936124i bk9: 1030a 934083i bk10: 848a 936936i bk11: 784a 938167i bk12: 682a 940135i bk13: 672a 940092i bk14: 694a 940890i bk15: 658a 941441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0637283
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944808 n_nop=922756 n_act=2509 n_pre=2493 n_req=9117 n_rd=14086 n_write=2964 bw_util=0.03609
n_activity=153126 dram_eff=0.2227
bk0: 904a 936264i bk1: 974a 934295i bk2: 984a 934435i bk3: 938a 934384i bk4: 900a 936106i bk5: 912a 936145i bk6: 970a 936098i bk7: 1016a 934624i bk8: 990a 934942i bk9: 1042a 933738i bk10: 874a 936853i bk11: 842a 937107i bk12: 680a 940439i bk13: 706a 940135i bk14: 674a 941348i bk15: 680a 941331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.05383

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77765, Miss = 3372, Miss_rate = 0.043, Pending_hits = 18, Reservation_fails = 278
L2_cache_bank[1]: Access = 78263, Miss = 3444, Miss_rate = 0.044, Pending_hits = 10, Reservation_fails = 360
L2_cache_bank[2]: Access = 77593, Miss = 3625, Miss_rate = 0.047, Pending_hits = 16, Reservation_fails = 111
L2_cache_bank[3]: Access = 79166, Miss = 3635, Miss_rate = 0.046, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[4]: Access = 77437, Miss = 3477, Miss_rate = 0.045, Pending_hits = 8, Reservation_fails = 11
L2_cache_bank[5]: Access = 78534, Miss = 3465, Miss_rate = 0.044, Pending_hits = 20, Reservation_fails = 324
L2_cache_bank[6]: Access = 78276, Miss = 3551, Miss_rate = 0.045, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 78612, Miss = 3563, Miss_rate = 0.045, Pending_hits = 15, Reservation_fails = 1
L2_cache_bank[8]: Access = 117623, Miss = 3398, Miss_rate = 0.029, Pending_hits = 15, Reservation_fails = 318
L2_cache_bank[9]: Access = 78706, Miss = 3315, Miss_rate = 0.042, Pending_hits = 13, Reservation_fails = 420
L2_cache_bank[10]: Access = 78560, Miss = 3488, Miss_rate = 0.044, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[11]: Access = 79337, Miss = 3555, Miss_rate = 0.045, Pending_hits = 11, Reservation_fails = 44
L2_total_cache_accesses = 979872
L2_total_cache_misses = 41888
L2_total_cache_miss_rate = 0.0427
L2_total_cache_pending_hits = 157
L2_total_cache_reservation_fails = 1869
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 536380
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1524
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 401386
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6767
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=3266230
icnt_total_pkts_simt_to_mem=1388759
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.3852
	minimum = 6
	maximum = 831
Network latency average = 40.3803
	minimum = 6
	maximum = 725
Slowest packet = 903925
Flit latency average = 27.7111
	minimum = 6
	maximum = 724
Slowest flit = 2757478
Fragmentation average = 0.107731
	minimum = 0
	maximum = 385
Injected packet rate average = 0.104539
	minimum = 0.0910594 (at node 2)
	maximum = 0.156234 (at node 23)
Accepted packet rate average = 0.104539
	minimum = 0.0910594 (at node 2)
	maximum = 0.156234 (at node 23)
Injected flit rate average = 0.259752
	minimum = 0.12278 (at node 2)
	maximum = 0.458887 (at node 23)
Accepted flit rate average= 0.259752
	minimum = 0.149347 (at node 17)
	maximum = 0.351821 (at node 9)
Injected packet length average = 2.48473
Accepted packet length average = 2.48473
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.8716 (6 samples)
	minimum = 6 (6 samples)
	maximum = 342.667 (6 samples)
Network latency average = 23.5848 (6 samples)
	minimum = 6 (6 samples)
	maximum = 290.667 (6 samples)
Flit latency average = 18.1819 (6 samples)
	minimum = 6 (6 samples)
	maximum = 288.5 (6 samples)
Fragmentation average = 0.0387138 (6 samples)
	minimum = 0 (6 samples)
	maximum = 153.167 (6 samples)
Injected packet rate average = 0.053612 (6 samples)
	minimum = 0.0420139 (6 samples)
	maximum = 0.110332 (6 samples)
Accepted packet rate average = 0.053612 (6 samples)
	minimum = 0.0420139 (6 samples)
	maximum = 0.110332 (6 samples)
Injected flit rate average = 0.124205 (6 samples)
	minimum = 0.0607146 (6 samples)
	maximum = 0.243304 (6 samples)
Accepted flit rate average = 0.124205 (6 samples)
	minimum = 0.076013 (6 samples)
	maximum = 0.219088 (6 samples)
Injected packet size average = 2.31673 (6 samples)
Accepted packet size average = 2.31673 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 52 sec (352 sec)
gpgpu_simulation_rate = 38545 (inst/sec)
gpgpu_simulation_rate = 2033 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,715767)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,715767)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,715767)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,715767)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,715767)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,715767)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,715767)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,715767)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,715767)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,715767)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,715767)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,715767)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,715767)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,715767)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,715767)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,715767)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,715767)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,715767)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,715767)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,715767)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,715767)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,715767)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,715767)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,715767)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,715767)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,715767)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,715767)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,715767)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,715767)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,715767)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,715767)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,715767)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,715767)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,715767)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,715767)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,715767)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,715767)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,715767)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,715767)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,715767)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,715767)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,715767)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,715767)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,715767)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,715767)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,715767)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,715767)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,715767)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,715767)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,715767)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,715767)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,715767)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,715767)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,715767)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,715767)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,715767)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,715767)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,715767)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,715767)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,715767)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,715767)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,715767)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,715767)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,715767)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,715767)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,715767)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,715767)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,715767)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,715767)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,715767)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,715767)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,715767)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,715767)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,715767)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,715767)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,715767)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,715767)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,715767)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,715767)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,715767)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,715767)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,715767)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,715767)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,715767)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,715767)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,715767)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,715767)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,715767)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,715767)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,715767)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(73,0,0) tid=(86,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(14,0,0) tid=(118,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(84,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 716267  inst.: 13873923 (ipc=611.6) sim_rate=39302 (inst/sec) elapsed = 0:0:05:53 / Mon Feb 29 20:32:17 2016
GPGPU-Sim uArch: cycles simulated: 716767  inst.: 13890275 (ipc=322.1) sim_rate=39238 (inst/sec) elapsed = 0:0:05:54 / Mon Feb 29 20:32:18 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(20,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 718767  inst.: 13914760 (ipc=115.5) sim_rate=39196 (inst/sec) elapsed = 0:0:05:55 / Mon Feb 29 20:32:19 2016
GPGPU-Sim uArch: cycles simulated: 720267  inst.: 13931302 (ipc=80.7) sim_rate=39132 (inst/sec) elapsed = 0:0:05:56 / Mon Feb 29 20:32:20 2016
GPGPU-Sim uArch: cycles simulated: 722267  inst.: 13953139 (ipc=59.2) sim_rate=39084 (inst/sec) elapsed = 0:0:05:57 / Mon Feb 29 20:32:21 2016
GPGPU-Sim uArch: cycles simulated: 724267  inst.: 13976724 (ipc=48.1) sim_rate=39041 (inst/sec) elapsed = 0:0:05:58 / Mon Feb 29 20:32:22 2016
GPGPU-Sim uArch: cycles simulated: 725767  inst.: 13995152 (ipc=42.7) sim_rate=38983 (inst/sec) elapsed = 0:0:05:59 / Mon Feb 29 20:32:23 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(25,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 727767  inst.: 14018747 (ipc=37.6) sim_rate=38940 (inst/sec) elapsed = 0:0:06:00 / Mon Feb 29 20:32:24 2016
GPGPU-Sim uArch: cycles simulated: 729767  inst.: 14046459 (ipc=34.2) sim_rate=38909 (inst/sec) elapsed = 0:0:06:01 / Mon Feb 29 20:32:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14129,715767), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14130,715767)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14562,715767), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14563,715767)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15043,715767), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15044,715767)
GPGPU-Sim uArch: cycles simulated: 731267  inst.: 14072258 (ipc=32.5) sim_rate=38873 (inst/sec) elapsed = 0:0:06:02 / Mon Feb 29 20:32:26 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15606,715767), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15607,715767)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15638,715767), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(15639,715767)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16160,715767), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16161,715767)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16219,715767), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(16220,715767)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16503,715767), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16504,715767)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(43,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17087,715767), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17088,715767)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17106,715767), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(17107,715767)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17413,715767), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17414,715767)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17456,715767), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17457,715767)
GPGPU-Sim uArch: cycles simulated: 733267  inst.: 14114438 (ipc=31.2) sim_rate=38882 (inst/sec) elapsed = 0:0:06:03 / Mon Feb 29 20:32:27 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17737,715767), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17738,715767)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18009,715767), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18010,715767)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18024,715767), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18025,715767)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18380,715767), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(18381,715767)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18442,715767), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18443,715767)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18775,715767), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(18776,715767)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (19019,715767), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(19020,715767)
GPGPU-Sim uArch: cycles simulated: 735267  inst.: 14156849 (ipc=30.2) sim_rate=38892 (inst/sec) elapsed = 0:0:06:04 / Mon Feb 29 20:32:28 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19863,715767), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19864,715767)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19878,715767), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(19879,715767)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20262,715767), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20263,715767)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21146,715767), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21147,715767)
GPGPU-Sim uArch: cycles simulated: 737267  inst.: 14192887 (ipc=29.1) sim_rate=38884 (inst/sec) elapsed = 0:0:06:05 / Mon Feb 29 20:32:29 2016
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(95,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21902,715767), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(21903,715767)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22150,715767), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(22151,715767)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (22711,715767), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(22712,715767)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22838,715767), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(22839,715767)
GPGPU-Sim uArch: cycles simulated: 738767  inst.: 14221219 (ipc=28.4) sim_rate=38855 (inst/sec) elapsed = 0:0:06:06 / Mon Feb 29 20:32:30 2016
GPGPU-Sim uArch: cycles simulated: 740767  inst.: 14255392 (ipc=27.5) sim_rate=38843 (inst/sec) elapsed = 0:0:06:07 / Mon Feb 29 20:32:31 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25075,715767), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(25076,715767)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (25109,715767), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(25110,715767)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (25271,715767), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(25272,715767)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25500,715767), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(25501,715767)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (25701,715767), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(25702,715767)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (25797,715767), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(25798,715767)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(112,0,0) tid=(224,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (26174,715767), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(26175,715767)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (26827,715767), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(26828,715767)
GPGPU-Sim uArch: cycles simulated: 742767  inst.: 14320621 (ipc=27.9) sim_rate=38914 (inst/sec) elapsed = 0:0:06:08 / Mon Feb 29 20:32:32 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (28260,715767), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(28261,715767)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (28304,715767), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(28305,715767)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (28319,715767), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(28320,715767)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (28360,715767), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(28361,715767)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (28450,715767), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(28451,715767)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28667,715767), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(28668,715767)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (28678,715767), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(28679,715767)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (28793,715767), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(28794,715767)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (28967,715767), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(28968,715767)
GPGPU-Sim uArch: cycles simulated: 744767  inst.: 14376611 (ipc=27.9) sim_rate=38961 (inst/sec) elapsed = 0:0:06:09 / Mon Feb 29 20:32:33 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (29087,715767), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(29088,715767)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (29234,715767), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(29235,715767)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(106,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (29394,715767), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(29395,715767)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (29530,715767), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(29531,715767)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (29691,715767), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(29692,715767)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (29892,715767), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(29893,715767)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30001,715767), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(30002,715767)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (30012,715767), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(30013,715767)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (30143,715767), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(30144,715767)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30409,715767), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(30410,715767)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (30717,715767), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(30718,715767)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (30770,715767), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(30771,715767)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30962,715767), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(30963,715767)
GPGPU-Sim uArch: cycles simulated: 746767  inst.: 14448008 (ipc=28.4) sim_rate=39048 (inst/sec) elapsed = 0:0:06:10 / Mon Feb 29 20:32:34 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (31017,715767), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(31018,715767)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (31037,715767), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(31038,715767)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (31059,715767), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(31060,715767)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (31677,715767), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(31678,715767)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (32169,715767), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(32170,715767)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(136,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (32254,715767), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(32255,715767)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (32262,715767), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(32263,715767)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (32289,715767), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(32290,715767)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32427,715767), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(32428,715767)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (32480,715767), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(32481,715767)
GPGPU-Sim uArch: cycles simulated: 748267  inst.: 14494323 (ipc=28.5) sim_rate=39068 (inst/sec) elapsed = 0:0:06:11 / Mon Feb 29 20:32:35 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32738,715767), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(32739,715767)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (32739,715767), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(32740,715767)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (33305,715767), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(33306,715767)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (33571,715767), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(33572,715767)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (33602,715767), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(33603,715767)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (33679,715767), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(33680,715767)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (33763,715767), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(33764,715767)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (33807,715767), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(33808,715767)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (33912,715767), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(33913,715767)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (34023,715767), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(34024,715767)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (34213,715767), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(34214,715767)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (34254,715767), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(34255,715767)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34400,715767), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34401,715767)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (34418,715767), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(34419,715767)
GPGPU-Sim uArch: cycles simulated: 750267  inst.: 14575384 (ipc=29.2) sim_rate=39181 (inst/sec) elapsed = 0:0:06:12 / Mon Feb 29 20:32:36 2016
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(165,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34562,715767), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(34563,715767)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34984,715767), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(34985,715767)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (35057,715767), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(35058,715767)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (35243,715767), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(35244,715767)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (35261,715767), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(35262,715767)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35287,715767), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35288,715767)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (35506,715767), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(35507,715767)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (35560,715767), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(35561,715767)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (35720,715767), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(35721,715767)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (35736,715767), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(35737,715767)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (35824,715767), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(35825,715767)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (35916,715767), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(35917,715767)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (35927,715767), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(35928,715767)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (35952,715767), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(35953,715767)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (36089,715767), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(36090,715767)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (36099,715767), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(36100,715767)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (36106,715767), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(36107,715767)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (36136,715767), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(36137,715767)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (36181,715767), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(36182,715767)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (36272,715767), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(36273,715767)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36288,715767), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36289,715767)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (36310,715767), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(36311,715767)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(190,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36394,715767), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(36395,715767)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (36422,715767), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(36423,715767)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (36439,715767), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(36440,715767)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (36445,715767), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(36446,715767)
GPGPU-Sim uArch: cycles simulated: 752267  inst.: 14689938 (ipc=30.7) sim_rate=39383 (inst/sec) elapsed = 0:0:06:13 / Mon Feb 29 20:32:37 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (36567,715767), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(36568,715767)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (36598,715767), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(36599,715767)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (36687,715767), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(36688,715767)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (36720,715767), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(36721,715767)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (36729,715767), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(36730,715767)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (36755,715767), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(36756,715767)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (36785,715767), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(36786,715767)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (37009,715767), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(37010,715767)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (37121,715767), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(37122,715767)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (37208,715767), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(37209,715767)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (37229,715767), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(37230,715767)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (37255,715767), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(37256,715767)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (37305,715767), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(37306,715767)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (37352,715767), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(37353,715767)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (37436,715767), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(37437,715767)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (37612,715767), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(37613,715767)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(139,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (37625,715767), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(37626,715767)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (37628,715767), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(37629,715767)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (37641,715767), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(37642,715767)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (37698,715767), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(37699,715767)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (37746,715767), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(37747,715767)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (37817,715767), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(37818,715767)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (37872,715767), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(37873,715767)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (37882,715767), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(37883,715767)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (37896,715767), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(37897,715767)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (37936,715767), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(37937,715767)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (37946,715767), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(37947,715767)
GPGPU-Sim uArch: cycles simulated: 753767  inst.: 14804933 (ipc=32.5) sim_rate=39585 (inst/sec) elapsed = 0:0:06:14 / Mon Feb 29 20:32:38 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (38070,715767), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(38071,715767)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (38074,715767), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(38075,715767)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (38162,715767), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(38163,715767)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38172,715767), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(38173,715767)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (38208,715767), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(38209,715767)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38224,715767), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(38225,715767)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (38239,715767), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(38240,715767)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (38251,715767), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(38252,715767)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38292,715767), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(38293,715767)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (38332,715767), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(38333,715767)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (38340,715767), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(38341,715767)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (38380,715767), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(38381,715767)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (38394,715767), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(38395,715767)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(230,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (38518,715767), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(38519,715767)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (38537,715767), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(38538,715767)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (38570,715767), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(38571,715767)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (38634,715767), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(38635,715767)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (38679,715767), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(38680,715767)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38723,715767), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(38724,715767)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38737,715767), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(38738,715767)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (38755,715767), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (38755,715767), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(38756,715767)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(38756,715767)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (38785,715767), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(38786,715767)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (38792,715767), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(38793,715767)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (38809,715767), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(38810,715767)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38936,715767), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38937,715767)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38937,715767), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(38938,715767)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (39114,715767), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(39115,715767)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (39122,715767), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(39123,715767)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (39174,715767), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(39175,715767)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (39182,715767), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(39183,715767)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39212,715767), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(39213,715767)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (39283,715767), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (39322,715767), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (39322,715767), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (39397,715767), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (39454,715767), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (39495,715767), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39556,715767), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39558,715767), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (39577,715767), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (39621,715767), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (39657,715767), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39661,715767), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (39716,715767), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39774,715767), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (39783,715767), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (39805,715767), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39829,715767), 3 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(224,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (39895,715767), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (39921,715767), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (39927,715767), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (39933,715767), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (39967,715767), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (39989,715767), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 755767  inst.: 14957032 (ipc=34.7) sim_rate=39885 (inst/sec) elapsed = 0:0:06:15 / Mon Feb 29 20:32:39 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (40040,715767), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (40058,715767), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (40090,715767), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (40094,715767), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (40097,715767), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (40106,715767), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (40163,715767), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (40195,715767), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (40208,715767), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (40213,715767), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (40224,715767), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (40231,715767), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (40243,715767), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (40296,715767), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (40301,715767), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (40312,715767), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (40362,715767), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (40380,715767), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (40431,715767), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (40443,715767), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (40468,715767), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (40474,715767), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (40479,715767), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (40515,715767), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (40537,715767), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (40598,715767), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (40605,715767), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40626,715767), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (40632,715767), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (40646,715767), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (40674,715767), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (40689,715767), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (40699,715767), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (40732,715767), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (40862,715767), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (40867,715767), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (40870,715767), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (40878,715767), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (40946,715767), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (40948,715767), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (40952,715767), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40956,715767), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (40979,715767), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (40986,715767), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (41023,715767), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (41034,715767), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (41036,715767), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (41038,715767), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (41071,715767), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (41087,715767), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (41093,715767), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (41164,715767), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (41167,715767), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (41169,715767), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (41236,715767), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (41239,715767), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (41242,715767), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (41253,715767), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (41306,715767), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (41334,715767), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (41413,715767), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (41437,715767), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (41440,715767), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (41465,715767), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (41494,715767), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (41653,715767), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (42012,715767), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 42013
gpu_sim_insn = 1398458
gpu_ipc =      33.2863
gpu_tot_sim_cycle = 757780
gpu_tot_sim_insn = 14966583
gpu_tot_ipc =      19.7506
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 1936591
gpu_stall_icnt2sh    = 4760596
gpu_total_sim_rate=39910

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 898398
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 83783, Miss = 69903, Miss_rate = 0.834, Pending_hits = 4756, Reservation_fails = 604859
	L1D_cache_core[1]: Access = 82594, Miss = 69052, Miss_rate = 0.836, Pending_hits = 4581, Reservation_fails = 609720
	L1D_cache_core[2]: Access = 79586, Miss = 66257, Miss_rate = 0.833, Pending_hits = 4506, Reservation_fails = 594694
	L1D_cache_core[3]: Access = 81746, Miss = 68516, Miss_rate = 0.838, Pending_hits = 4613, Reservation_fails = 603929
	L1D_cache_core[4]: Access = 82818, Miss = 68975, Miss_rate = 0.833, Pending_hits = 4741, Reservation_fails = 604685
	L1D_cache_core[5]: Access = 82481, Miss = 68786, Miss_rate = 0.834, Pending_hits = 4719, Reservation_fails = 600820
	L1D_cache_core[6]: Access = 78575, Miss = 65345, Miss_rate = 0.832, Pending_hits = 4476, Reservation_fails = 575201
	L1D_cache_core[7]: Access = 81110, Miss = 67731, Miss_rate = 0.835, Pending_hits = 4677, Reservation_fails = 602648
	L1D_cache_core[8]: Access = 83639, Miss = 69857, Miss_rate = 0.835, Pending_hits = 4667, Reservation_fails = 606812
	L1D_cache_core[9]: Access = 83662, Miss = 69732, Miss_rate = 0.833, Pending_hits = 4706, Reservation_fails = 606462
	L1D_cache_core[10]: Access = 79138, Miss = 65985, Miss_rate = 0.834, Pending_hits = 4393, Reservation_fails = 593038
	L1D_cache_core[11]: Access = 81667, Miss = 68446, Miss_rate = 0.838, Pending_hits = 4632, Reservation_fails = 602183
	L1D_cache_core[12]: Access = 83240, Miss = 69598, Miss_rate = 0.836, Pending_hits = 4756, Reservation_fails = 609974
	L1D_cache_core[13]: Access = 85111, Miss = 71240, Miss_rate = 0.837, Pending_hits = 4887, Reservation_fails = 618587
	L1D_cache_core[14]: Access = 82742, Miss = 68901, Miss_rate = 0.833, Pending_hits = 4717, Reservation_fails = 602875
	L1D_total_cache_accesses = 1231892
	L1D_total_cache_misses = 1028324
	L1D_total_cache_miss_rate = 0.8348
	L1D_total_cache_pending_hits = 69827
	L1D_total_cache_reservation_fails = 9036487
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 127199
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 618522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6610317
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2426170
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 897400
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2308, 2376, 2094, 2405, 2106, 2300, 2590, 2387, 3012, 3033, 2625, 2684, 2953, 2266, 2684, 2558, 2355, 2534, 2895, 2290, 2410, 2599, 2526, 2862, 2087, 2145, 2691, 2613, 2077, 2317, 2121, 2319, 2180, 1887, 2470, 2449, 2532, 1945, 2797, 2553, 2318, 1377, 2004, 2077, 1550, 2062, 1907, 2012, 
gpgpu_n_tot_thrd_icount = 52734944
gpgpu_n_tot_w_icount = 1647967
gpgpu_n_stall_shd_mem = 9877040
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 618522
gpgpu_n_mem_write_global = 412975
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1966324
gpgpu_n_store_insn = 679114
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1484495
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9873883
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16386356	W0_Idle:824660	W0_Scoreboard:3072787	W1:415361	W2:192506	W3:122598	W4:90493	W5:70346	W6:62641	W7:52716	W8:46358	W9:42568	W10:39632	W11:35175	W12:30569	W13:27529	W14:24086	W15:19781	W16:18346	W17:15298	W18:13444	W19:13731	W20:11855	W21:11813	W22:13447	W23:13721	W24:14287	W25:12024	W26:9333	W27:6414	W28:4224	W29:1920	W30:588	W31:123	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4948176 {8:618522,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16538584 {40:412717,72:81,136:177,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84118992 {136:618522,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3303800 {8:412975,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 468 
maxdqlatency = 0 
maxmflatency = 1247 
averagemflatency = 396 
max_icnt2mem_latency = 884 
max_icnt2sh_latency = 755535 
mrq_lat_table:46230 	3925 	1357 	4104 	5483 	1057 	598 	314 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	131995 	711302 	188143 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	83693 	29950 	77774 	324826 	243130 	268087 	4112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35848 	293914 	271279 	17325 	169 	2 	0 	2 	9 	38 	938 	9266 	18949 	44088 	99510 	168440 	71735 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	97 	1417 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        31        20        24        25        30        32        36        32        32        26        26        34        35        32        34 
dram[1]:        30        31        59        46        23        20        28        28        31        31        22        23        32        32        42        35 
dram[2]:        28        25        43        49        27        32        32        52        34        32        32        26        36        40        41        35 
dram[3]:        34        25        33        37        36        23        27        26        28        28        25        22        32        36        33        33 
dram[4]:        32        29        25        32        28        28        32        32        32        30        24        28        34        37        34        37 
dram[5]:        38        25        27        25        18        22        26        24        27        26        27        25        32        32        32        32 
maximum service time to same row:
dram[0]:     65005     61694     55311     36261     56393     48589     42818     50064     60135     46772     51659     45980     93896     87678     91407     99553 
dram[1]:     73131     50259     61125     53213     72425     68288     41140     45389     72474     73231     44418     74007     88137     95284     70757     96380 
dram[2]:     36244     35595     63785     61709     70225     48217     54789     60050     55162     42988     62412     48199     91365     69828    129909     77920 
dram[3]:     41498     56700     61000     73635     46275     39459     34710     54091     47114     36906     53562     58734     69769     83785     72363     68889 
dram[4]:     60028     51027     54302     87449     71155     71017     84725     89875     46191     45800     45521     45691    117631     76641     71747     97278 
dram[5]:     77640     69653     77071     91599     59828     67745     70095     49241     45003     25553     56893     41944     81401     62419    136725    136610 
average row accesses per activate:
dram[0]:  3.705882  3.336245  2.809886  3.029536  3.578652  3.898809  3.237500  3.576190  4.730263  4.059460  3.438889  3.302703  4.626263  4.206897  5.461538  5.861111 
dram[1]:  3.757426  3.892683  3.654206  3.607477  3.517413  3.134529  3.271605  3.283951  3.222672  3.464286  3.405941  3.171429  3.732824  4.015873  5.870130  6.768116 
dram[2]:  3.407408  3.295964  3.912568  4.117319  3.646067  4.036585  4.217877  4.200000  3.851282  3.365639  3.075829  2.701245  4.663551  4.885417  5.789474  6.376812 
dram[3]:  3.250000  3.007463  3.424779  3.734299  4.412588  3.728261  3.627273  3.343891  3.620000  3.558036  2.896266  2.660079  4.129032  4.817307  5.458824  4.590000 
dram[4]:  3.867052  3.966292  3.538835  3.423645  3.614130  4.079268  3.978022  3.790698  4.213483  3.672986  3.470270  3.731250  4.304348  3.957983  7.396552  8.291667 
dram[5]:  3.634615  3.189189  3.030651  2.996094  3.670213  3.426396  4.228070  3.658768  3.328889  3.293173  3.085308  3.124378  4.280702  4.198276  6.833333  6.147059 
average row locality = 63106/17101 = 3.690194
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       504       542       533       519       499       500       601       583       549       554       494       502       423       445       423       421 
dram[1]:       531       552       534       533       531       548       612       627       594       572       537       524       456       465       450       465 
dram[2]:       513       515       513       513       487       506       573       576       569       573       530       530       469       444       438       436 
dram[3]:       541       559       539       538       484       514       609       575       559       596       550       530       471       464       463       457 
dram[4]:       494       504       517       510       506       509       567       516       572       576       514       489       457       435       429       398 
dram[5]:       539       563       565       543       518       521       563       593       576       593       526       507       451       448       409       417 
total reads: 49582
bank skew: 627/398 = 1.58
chip skew: 8531/7993 = 1.07
number of total write accesses:
dram[0]:       189       222       206       199       138       155       176       168       170       197       125       109        35        43         3         1 
dram[1]:       228       246       248       239       176       151       183       171       202       204       151       142        33        41         2         2 
dram[2]:       223       220       203       224       162       156       182       180       182       191       119       121        30        25         2         4 
dram[3]:       226       247       235       235       147       172       189       164       165       201       148       143        41        37         1         2 
dram[4]:       175       202       212       185       159       160       157       136       178       199       128       108        38        36         0         0 
dram[5]:       217       263       226       224       172       154       160       179       173       227       125       121        37        39         1         1 
total reads: 13524
min_bank_accesses = 0!
chip skew: 2419/2073 = 1.17
average mf latency per bank:
dram[0]:       2966      2700      3090      3131      3554      3449      3106      3142      3050      3029      6748      6947     14239     13400     21420     21468
dram[1]:       2697      2703      2906      3065      3345      3530      3117      3238      2970      3068      6063      6737     13322     13462     20241     20406
dram[2]:       2797      2830      3103      2981      3566      3602      3183      3215      3061      3070      6367      6859     12991     14749     20240     21055
dram[3]:       2737      2582      2905      2975      3658      3492      3057      3315      3192      2830      6080      6385     12935     13463     19710     20467
dram[4]:       3978      2912      4041      3231      4741      3626      4527      3602      4033      2834     40220      7388     17885     14519     28329     23279
dram[5]:       2703      2553      2824      3013      3334      3514      3122      3122      2967      2800      6645      7167     13176     14312     21724     22209
maximum mf latency per bank:
dram[0]:        893      1016       961      1011       848       840       875       881       879       927       912       960       950       962      1008       940
dram[1]:       1013      1046       933      1015       923       939       934      1155      1011      1052       916      1058       938      1017       911       983
dram[2]:        860       853       881       873      1050       909       829      1001      1032       995       895      1028      1025       955       935       956
dram[3]:        889      1026       859       874       933       934      1077       982      1031      1048      1089       926       950      1079      1017      1009
dram[4]:       1048       930      1247       813      1101       919      1080       971      1105      1105      1185      1033      1130      1039      1125      1028
dram[5]:        880       975       972       954       845       850       912       991       942       863       893       934       909       929       882       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000264 n_nop=975396 n_act=2779 n_pre=2763 n_req=10228 n_rd=16184 n_write=3142 bw_util=0.03864
n_activity=168301 dram_eff=0.2297
bk0: 1008a 990424i bk1: 1084a 989346i bk2: 1066a 988732i bk3: 1038a 988463i bk4: 998a 990737i bk5: 1000a 990749i bk6: 1202a 987554i bk7: 1166a 988425i bk8: 1098a 990010i bk9: 1108a 989778i bk10: 988a 990724i bk11: 1004a 990610i bk12: 846a 993628i bk13: 890a 992913i bk14: 846a 995253i bk15: 842a 995495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0849286
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000264 n_nop=973609 n_act=3031 n_pre=3015 n_req=10950 n_rd=17062 n_write=3547 bw_util=0.04121
n_activity=180222 dram_eff=0.2287
bk0: 1062a 990258i bk1: 1104a 989509i bk2: 1068a 988780i bk3: 1066a 989233i bk4: 1062a 990301i bk5: 1096a 990068i bk6: 1224a 988502i bk7: 1254a 988508i bk8: 1188a 988422i bk9: 1144a 988461i bk10: 1074a 990453i bk11: 1048a 989954i bk12: 912a 993596i bk13: 930a 993552i bk14: 900a 995626i bk15: 930a 995904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0526251
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000264 n_nop=975192 n_act=2724 n_pre=2708 n_req=10409 n_rd=16370 n_write=3270 bw_util=0.03927
n_activity=166164 dram_eff=0.2364
bk0: 1026a 989576i bk1: 1030a 988696i bk2: 1026a 990101i bk3: 1026a 989592i bk4: 974a 991261i bk5: 1012a 991234i bk6: 1146a 989592i bk7: 1152a 988921i bk8: 1138a 989220i bk9: 1146a 988343i bk10: 1060a 990148i bk11: 1060a 989228i bk12: 938a 993330i bk13: 888a 993402i bk14: 876a 995431i bk15: 872a 995954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0878848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000264 n_nop=973863 n_act=3036 n_pre=3020 n_req=10802 n_rd=16898 n_write=3447 bw_util=0.04068
n_activity=178693 dram_eff=0.2277
bk0: 1082a 988439i bk1: 1118a 987273i bk2: 1078a 988142i bk3: 1076a 989280i bk4: 968a 992065i bk5: 1028a 991050i bk6: 1218a 988235i bk7: 1150a 989043i bk8: 1118a 989837i bk9: 1192a 988685i bk10: 1100a 989263i bk11: 1060a 988866i bk12: 942a 993123i bk13: 928a 993836i bk14: 926a 994946i bk15: 914a 995163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0615278
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000264 n_nop=976158 n_act=2536 n_pre=2520 n_req=10066 n_rd=15986 n_write=3064 bw_util=0.03809
n_activity=163213 dram_eff=0.2334
bk0: 988a 991419i bk1: 1008a 990441i bk2: 1034a 989026i bk3: 1020a 989823i bk4: 1012a 991084i bk5: 1018a 990107i bk6: 1134a 989140i bk7: 1032a 990104i bk8: 1144a 989514i bk9: 1152a 987341i bk10: 1028a 989938i bk11: 978a 990973i bk12: 914a 993088i bk13: 870a 992942i bk14: 858a 995207i bk15: 796a 995781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0920757
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000264 n_nop=974215 n_act=2995 n_pre=2979 n_req=10651 n_rd=16664 n_write=3411 bw_util=0.04014
n_activity=176620 dram_eff=0.2273
bk0: 1078a 989837i bk1: 1126a 987762i bk2: 1130a 987980i bk3: 1086a 987803i bk4: 1036a 990458i bk5: 1042a 990713i bk6: 1126a 990251i bk7: 1186a 988226i bk8: 1152a 988760i bk9: 1186a 987295i bk10: 1052a 990157i bk11: 1014a 990416i bk12: 902a 993489i bk13: 896a 993809i bk14: 818a 995829i bk15: 834a 995754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0668803

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82104, Miss = 4026, Miss_rate = 0.049, Pending_hits = 18, Reservation_fails = 362
L2_cache_bank[1]: Access = 82480, Miss = 4066, Miss_rate = 0.049, Pending_hits = 10, Reservation_fails = 475
L2_cache_bank[2]: Access = 81828, Miss = 4245, Miss_rate = 0.052, Pending_hits = 16, Reservation_fails = 111
L2_cache_bank[3]: Access = 83319, Miss = 4286, Miss_rate = 0.051, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[4]: Access = 81671, Miss = 4092, Miss_rate = 0.050, Pending_hits = 8, Reservation_fails = 33
L2_cache_bank[5]: Access = 82720, Miss = 4093, Miss_rate = 0.049, Pending_hits = 20, Reservation_fails = 538
L2_cache_bank[6]: Access = 82570, Miss = 4216, Miss_rate = 0.051, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 83126, Miss = 4233, Miss_rate = 0.051, Pending_hits = 15, Reservation_fails = 1
L2_cache_bank[8]: Access = 122387, Miss = 4056, Miss_rate = 0.033, Pending_hits = 15, Reservation_fails = 625
L2_cache_bank[9]: Access = 83040, Miss = 3937, Miss_rate = 0.047, Pending_hits = 13, Reservation_fails = 840
L2_cache_bank[10]: Access = 82716, Miss = 4147, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[11]: Access = 83611, Miss = 4185, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 44
L2_total_cache_accesses = 1031572
L2_total_cache_misses = 49582
L2_total_cache_miss_rate = 0.0481
L2_total_cache_pending_hits = 157
L2_total_cache_reservation_fails = 3031
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 575967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2684
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405805
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.301
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3505930
icnt_total_pkts_simt_to_mem=1445159
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 44.2676
	minimum = 6
	maximum = 587
Network latency average = 31.0285
	minimum = 6
	maximum = 554
Slowest packet = 2039617
Flit latency average = 20.2008
	minimum = 6
	maximum = 554
Slowest flit = 4882801
Fragmentation average = 0.0298839
	minimum = 0
	maximum = 437
Injected packet rate average = 0.0911534
	minimum = 0.079047 (at node 5)
	maximum = 0.113393 (at node 23)
Accepted packet rate average = 0.0911534
	minimum = 0.079047 (at node 5)
	maximum = 0.113393 (at node 23)
Injected flit rate average = 0.26103
	minimum = 0.0857116 (at node 5)
	maximum = 0.504653 (at node 22)
Accepted flit rate average= 0.26103
	minimum = 0.106705 (at node 25)
	maximum = 0.395473 (at node 0)
Injected packet length average = 2.86364
Accepted packet length average = 2.86364
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.7853 (7 samples)
	minimum = 6 (7 samples)
	maximum = 377.571 (7 samples)
Network latency average = 24.6482 (7 samples)
	minimum = 6 (7 samples)
	maximum = 328.286 (7 samples)
Flit latency average = 18.4703 (7 samples)
	minimum = 6 (7 samples)
	maximum = 326.429 (7 samples)
Fragmentation average = 0.0374524 (7 samples)
	minimum = 0 (7 samples)
	maximum = 193.714 (7 samples)
Injected packet rate average = 0.058975 (7 samples)
	minimum = 0.0473043 (7 samples)
	maximum = 0.110769 (7 samples)
Accepted packet rate average = 0.058975 (7 samples)
	minimum = 0.0473043 (7 samples)
	maximum = 0.110769 (7 samples)
Injected flit rate average = 0.143751 (7 samples)
	minimum = 0.0642856 (7 samples)
	maximum = 0.28064 (7 samples)
Accepted flit rate average = 0.143751 (7 samples)
	minimum = 0.0803976 (7 samples)
	maximum = 0.244286 (7 samples)
Injected packet size average = 2.43749 (7 samples)
Accepted packet size average = 2.43749 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 15 sec (375 sec)
gpgpu_simulation_rate = 39910 (inst/sec)
gpgpu_simulation_rate = 2020 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,757780)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,757780)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,757780)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,757780)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,757780)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,757780)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,757780)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,757780)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,757780)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,757780)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,757780)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,757780)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,757780)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,757780)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,757780)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,757780)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,757780)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,757780)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,757780)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,757780)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,757780)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,757780)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,757780)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,757780)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,757780)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,757780)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,757780)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,757780)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,757780)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,757780)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,757780)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,757780)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,757780)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,757780)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,757780)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,757780)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,757780)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,757780)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,757780)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,757780)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,757780)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,757780)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,757780)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,757780)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,757780)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,757780)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,757780)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,757780)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,757780)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,757780)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,757780)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,757780)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,757780)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,757780)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,757780)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,757780)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,757780)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,757780)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,757780)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,757780)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,757780)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,757780)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,757780)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,757780)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,757780)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,757780)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,757780)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,757780)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,757780)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,757780)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,757780)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,757780)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,757780)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,757780)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,757780)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,757780)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,757780)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,757780)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,757780)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,757780)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,757780)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,757780)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,757780)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,757780)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,757780)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,757780)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,757780)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,757780)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,757780)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,757780)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(33,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(35,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (399,757780), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(400,757780)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(90,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (490,757780), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(491,757780)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (491,757780), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(492,757780)
GPGPU-Sim uArch: cycles simulated: 758280  inst.: 15240351 (ipc=547.5) sim_rate=40532 (inst/sec) elapsed = 0:0:06:16 / Mon Feb 29 20:32:40 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (503,757780), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(504,757780)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (507,757780), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(508,757780)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (513,757780), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(514,757780)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (521,757780), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(522,757780)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (522,757780), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(523,757780)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (529,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (529,757780), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(530,757780)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(530,757780)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (533,757780), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(534,757780)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (536,757780), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(537,757780)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (537,757780), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(538,757780)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (538,757780), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(539,757780)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (540,757780), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(541,757780)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (541,757780), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(542,757780)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (548,757780), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(549,757780)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (550,757780), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(551,757780)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (564,757780), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(565,757780)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (566,757780), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(567,757780)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (570,757780), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(571,757780)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (571,757780), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(572,757780)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (572,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (572,757780), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(573,757780)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (573,757780), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(574,757780)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(574,757780)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (577,757780), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(578,757780)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (588,757780), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(589,757780)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (589,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (589,757780), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(590,757780)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (590,757780), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(591,757780)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(591,757780)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (601,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (601,757780), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(602,757780)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(602,757780)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (605,757780), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(606,757780)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (615,757780), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(616,757780)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(90,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (623,757780), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(624,757780)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (631,757780), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(632,757780)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (668,757780), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(669,757780)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (769,757780), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(770,757780)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (779,757780), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(780,757780)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (796,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (796,757780), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(797,757780)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(797,757780)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (798,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (798,757780), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(799,757780)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(799,757780)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (803,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (803,757780), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(804,757780)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(804,757780)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (804,757780), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(805,757780)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (805,757780), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(806,757780)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (809,757780), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(810,757780)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(120,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (860,757780), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(861,757780)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (868,757780), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(869,757780)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (871,757780), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(872,757780)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (872,757780), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(873,757780)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (875,757780), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(876,757780)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (880,757780), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(881,757780)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (882,757780), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(883,757780)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (884,757780), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(885,757780)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (895,757780), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(896,757780)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (898,757780), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(899,757780)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (899,757780), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(900,757780)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (912,757780), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(913,757780)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (914,757780), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(915,757780)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (920,757780), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(921,757780)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (928,757780), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(929,757780)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (947,757780), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(948,757780)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (977,757780), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(978,757780)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (991,757780), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(992,757780)
GPGPU-Sim uArch: cycles simulated: 758780  inst.: 15482945 (ipc=516.4) sim_rate=41068 (inst/sec) elapsed = 0:0:06:17 / Mon Feb 29 20:32:41 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1019,757780), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1020,757780)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1025,757780), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1026,757780)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1028,757780), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1029,757780)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1035,757780), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1036,757780)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1045,757780), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1046,757780)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1055,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1055,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1055,757780), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1056,757780)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1056,757780)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1056,757780)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1061,757780), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1062,757780)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1064,757780), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1065,757780)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(163,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1076,757780), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1077,757780)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1085,757780), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1086,757780)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1093,757780), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1094,757780)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1105,757780), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1106,757780)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1125,757780), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1126,757780)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1128,757780), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1129,757780)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1139,757780), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1140,757780)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1144,757780), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1145,757780)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1150,757780), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1151,757780)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1152,757780), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1153,757780)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1155,757780), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1156,757780)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1174,757780), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1175,757780)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1179,757780), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1180,757780)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1189,757780), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1190,757780)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1206,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1206,757780), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1207,757780)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1207,757780)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1251,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1251,757780), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1252,757780)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1252,757780)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1257,757780), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1258,757780)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1261,757780), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1262,757780)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1271,757780), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1272,757780)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1276,757780), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1277,757780)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1285,757780), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1286,757780)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(183,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1293,757780), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1294,757780)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1300,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1300,757780), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1301,757780)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1301,757780)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1314,757780), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1315,757780)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1315,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1315,757780), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1316,757780)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1316,757780)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1317,757780), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1318,757780)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1324,757780), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1325,757780)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1326,757780), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1327,757780)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1336,757780), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1337,757780)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1340,757780), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1341,757780)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1360,757780), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1361,757780)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1371,757780), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1372,757780)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1383,757780), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1384,757780)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1386,757780), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1387,757780)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1391,757780), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1392,757780)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1392,757780), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1393,757780)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1410,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1410,757780), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1411,757780)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1411,757780)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1417,757780), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1418,757780)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1423,757780), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1424,757780)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1426,757780), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1427,757780)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1435,757780), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1436,757780)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1445,757780), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1446,757780)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1453,757780), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1454,757780)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1458,757780), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1459,757780)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1461,757780), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1462,757780)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1462,757780), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1463,757780)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1466,757780), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1467,757780)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1481,757780), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1482,757780)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(209,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1499,757780), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1500,757780)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1518,757780), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1519,757780)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1520,757780), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1521,757780)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1523,757780), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1524,757780)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1536,757780), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1537,757780)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1537,757780), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1538,757780)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1544,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1544,757780), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1545,757780)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1545,757780)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1547,757780), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1548,757780)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1548,757780), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1549,757780)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1549,757780), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1550,757780)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1550,757780), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1551,757780)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1553,757780), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1554,757780)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1559,757780), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1560,757780)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1579,757780), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1580,757780)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1582,757780), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1583,757780)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1587,757780), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1588,757780)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1595,757780), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1596,757780)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1606,757780), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1607,757780)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1615,757780), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1616,757780)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1623,757780), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1624,757780)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1636,757780), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1637,757780)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1638,757780), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1639,757780)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1641,757780), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1642,757780)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1645,757780), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1646,757780)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1653,757780), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1654,757780)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(226,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1665,757780), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1666,757780)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1672,757780), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1673,757780)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1674,757780), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1675,757780)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1679,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1679,757780), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1680,757780)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1680,757780)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1690,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1690,757780), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1691,757780)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1691,757780)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1700,757780), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1701,757780)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1702,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1702,757780), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1703,757780)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1703,757780)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1737,757780), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1738,757780)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1739,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1749,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1751,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1755,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1759,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1775,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1776,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1786,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1794,757780), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1795,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1798,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1799,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1799,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1803,757780), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1810,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1815,757780), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1816,757780), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1820,757780), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1822,757780), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1836,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1837,757780), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1845,757780), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1850,757780), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1850,757780), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1850,757780), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1855,757780), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1867,757780), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1869,757780), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1872,757780), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1875,757780), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1891,757780), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1903,757780), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1905,757780), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1910,757780), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1926,757780), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1928,757780), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1936,757780), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1943,757780), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1947,757780), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1947,757780), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1948,757780), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1949,757780), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1949,757780), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1951,757780), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1954,757780), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1956,757780), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1958,757780), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1960,757780), 1 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(41,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1991,757780), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1992,757780), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1995,757780), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 759780  inst.: 15889332 (ipc=461.4) sim_rate=42035 (inst/sec) elapsed = 0:0:06:18 / Mon Feb 29 20:32:42 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2027,757780), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2064,757780), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2067,757780), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2086,757780), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2098,757780), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2160,757780), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2170,757780), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2186,757780), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2197,757780), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2221,757780), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2228,757780), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2234,757780), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2242,757780), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2300,757780), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2336,757780), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2341,757780), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2343,757780), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2378,757780), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2438,757780), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2445,757780), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2495,757780), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2499,757780), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2589,757780), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2616,757780), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2659,757780), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2709,757780), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2732,757780), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2763,757780), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2832,757780), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2837,757780), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2843,757780), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2874,757780), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2876,757780), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2883,757780), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2889,757780), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2950,757780), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2995,757780), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3010,757780), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3051,757780), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3052
gpu_sim_insn = 925782
gpu_ipc =     303.3362
gpu_tot_sim_cycle = 760832
gpu_tot_sim_insn = 15892365
gpu_tot_ipc =      20.8881
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 1936591
gpu_stall_icnt2sh    = 4761115
gpu_total_sim_rate=42043

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 921056
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 84021, Miss = 69998, Miss_rate = 0.833, Pending_hits = 4852, Reservation_fails = 604859
	L1D_cache_core[1]: Access = 82858, Miss = 69159, Miss_rate = 0.835, Pending_hits = 4689, Reservation_fails = 609720
	L1D_cache_core[2]: Access = 79882, Miss = 66392, Miss_rate = 0.831, Pending_hits = 4579, Reservation_fails = 594694
	L1D_cache_core[3]: Access = 81976, Miss = 68603, Miss_rate = 0.837, Pending_hits = 4721, Reservation_fails = 603929
	L1D_cache_core[4]: Access = 83044, Miss = 69045, Miss_rate = 0.831, Pending_hits = 4873, Reservation_fails = 604685
	L1D_cache_core[5]: Access = 82687, Miss = 68859, Miss_rate = 0.833, Pending_hits = 4827, Reservation_fails = 600820
	L1D_cache_core[6]: Access = 78823, Miss = 65442, Miss_rate = 0.830, Pending_hits = 4578, Reservation_fails = 575201
	L1D_cache_core[7]: Access = 81342, Miss = 67833, Miss_rate = 0.834, Pending_hits = 4743, Reservation_fails = 602648
	L1D_cache_core[8]: Access = 83877, Miss = 69951, Miss_rate = 0.834, Pending_hits = 4760, Reservation_fails = 606812
	L1D_cache_core[9]: Access = 83872, Miss = 69810, Miss_rate = 0.832, Pending_hits = 4802, Reservation_fails = 606462
	L1D_cache_core[10]: Access = 79370, Miss = 66068, Miss_rate = 0.832, Pending_hits = 4501, Reservation_fails = 593038
	L1D_cache_core[11]: Access = 81953, Miss = 68551, Miss_rate = 0.836, Pending_hits = 4747, Reservation_fails = 602183
	L1D_cache_core[12]: Access = 83462, Miss = 69684, Miss_rate = 0.835, Pending_hits = 4859, Reservation_fails = 609974
	L1D_cache_core[13]: Access = 85357, Miss = 71326, Miss_rate = 0.836, Pending_hits = 5007, Reservation_fails = 618587
	L1D_cache_core[14]: Access = 82988, Miss = 68990, Miss_rate = 0.831, Pending_hits = 4825, Reservation_fails = 602875
	L1D_total_cache_accesses = 1235512
	L1D_total_cache_misses = 1029711
	L1D_total_cache_miss_rate = 0.8334
	L1D_total_cache_pending_hits = 71363
	L1D_total_cache_reservation_fails = 9036487
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 131627
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 619775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6610317
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131147
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2426170
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 920058
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2398, 2466, 2184, 2495, 2196, 2390, 2680, 2477, 3102, 3123, 2715, 2774, 3043, 2356, 2774, 2648, 2370, 2549, 2910, 2390, 2425, 2614, 2541, 2984, 2102, 2160, 2706, 2628, 2092, 2428, 2136, 2334, 2195, 1902, 2485, 2464, 2547, 1960, 2886, 2568, 2333, 1392, 2019, 2092, 1565, 2077, 1985, 2079, 
gpgpu_n_tot_thrd_icount = 53953312
gpgpu_n_tot_w_icount = 1686041
gpgpu_n_stall_shd_mem = 9877212
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 619775
gpgpu_n_mem_write_global = 413198
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2033247
gpgpu_n_store_insn = 679377
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1615959
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9874055
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16387173	W0_Idle:832268	W0_Scoreboard:3107392	W1:421589	W2:193443	W3:122787	W4:90493	W5:70346	W6:62641	W7:52716	W8:46358	W9:42568	W10:39632	W11:35175	W12:30569	W13:27529	W14:24086	W15:19781	W16:18346	W17:15298	W18:13444	W19:13731	W20:11855	W21:11813	W22:13447	W23:13721	W24:14287	W25:12024	W26:9333	W27:6414	W28:4224	W29:1920	W30:588	W31:123	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4958200 {8:619775,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16547504 {40:412940,72:81,136:177,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84289400 {136:619775,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3305584 {8:413198,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 468 
maxdqlatency = 0 
maxmflatency = 1247 
averagemflatency = 396 
max_icnt2mem_latency = 884 
max_icnt2sh_latency = 759837 
mrq_lat_table:46359 	3930 	1364 	4113 	5521 	1078 	603 	314 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	133274 	711499 	188143 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	85166 	29953 	77774 	324826 	243130 	268087 	4112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36646 	294361 	271287 	17325 	169 	2 	0 	2 	9 	38 	938 	9266 	18949 	44088 	99510 	168440 	71958 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	103 	1417 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        31        20        24        25        30        32        36        32        32        26        26        34        35        32        34 
dram[1]:        30        31        59        46        23        20        28        28        31        31        22        23        32        32        42        35 
dram[2]:        28        25        43        49        27        32        32        52        34        32        32        26        36        40        41        35 
dram[3]:        34        25        33        37        36        23        27        26        28        28        25        22        32        36        33        33 
dram[4]:        32        29        25        32        28        28        32        32        32        30        24        28        34        37        34        37 
dram[5]:        38        25        27        25        18        22        26        24        27        26        27        25        32        32        32        32 
maximum service time to same row:
dram[0]:     65005     61694     55311     36261     56393     48589     42818     50064     60135     46772     51659     45980     93896     87678     91407     99553 
dram[1]:     73131     50259     61125     53213     72425     68288     41140     45389     72474     73231     44418     74007     88137     95284     70757     96380 
dram[2]:     36244     35595     63785     61709     70225     48217     54789     60050     55162     42988     62412     48199     91365     69828    129909     77920 
dram[3]:     41498     56700     61000     73635     46275     39459     34710     54091     47114     36906     53562     58734     69769     83785     72363     68889 
dram[4]:     60028     51027     54302     87449     71155     71017     84725     89875     46191     45800     45521     45691    117631     76641     71747     97278 
dram[5]:     77640     69653     77071     91599     59828     67745     70095     49241     45003     25553     56893     41944     81401     62419    136725    136610 
average row accesses per activate:
dram[0]:  3.705882  3.336245  2.809886  3.042194  3.578652  3.864706  3.228216  3.551887  4.712418  4.048387  3.461539  3.365591  4.626263  4.206897  5.461538  5.794520 
dram[1]:  3.757426  3.892683  3.658879  3.595349  3.517413  3.134529  3.262295  3.274590  3.222672  3.471111  3.421569  3.203791  3.732824  3.968750  5.807693  6.768116 
dram[2]:  3.407408  3.285714  3.912568  4.100000  3.646067  4.036585  4.200000  4.164835  3.841837  3.355263  3.099526  2.720165  4.629630  4.885417  5.727273  6.300000 
dram[3]:  3.250000  3.007463  3.414097  3.708134  4.412588  3.713514  3.627273  3.322870  3.611940  3.546667  2.906504  2.675781  4.129032  4.817307  5.406977  4.590000 
dram[4]:  3.872832  3.966292  3.531401  3.423645  3.614130  4.079268  3.945652  3.790698  4.183333  3.672986  3.494681  3.770186  4.256410  3.933333  7.305085  8.291667 
dram[5]:  3.609524  3.180769  3.030651  2.988327  3.656085  3.426396  4.209302  3.633803  3.298246  3.274900  3.127358  3.158416  4.252174  4.170940  6.833333  6.086957 
average row locality = 63320/17182 = 3.685252
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       504       542       533       519       499       502       602       585       551       555       505       517       423       445       423       422 
dram[1]:       531       552       534       533       531       548       613       627       594       577       546       534       456       467       451       465 
dram[2]:       513       516       513       513       487       506       574       578       571       574       535       540       470       444       439       437 
dram[3]:       541       559       539       540       484       515       609       577       561       597       566       542       471       464       464       457 
dram[4]:       494       504       517       510       506       509       568       516       575       576       529       499       460       436       431       398 
dram[5]:       540       564       565       544       519       521       564       595       578       595       538       517       452       449       409       419 
total reads: 49779
bank skew: 627/398 = 1.58
chip skew: 8559/8028 = 1.07
number of total write accesses:
dram[0]:       189       222       206       202       138       155       176       168       170       198       125       109        35        43         3         1 
dram[1]:       228       246       249       240       176       151       183       172       202       204       152       142        33        41         2         2 
dram[2]:       223       220       203       225       162       156       182       180       182       191       119       121        30        25         2         4 
dram[3]:       226       247       236       235       147       172       189       164       165       201       149       143        41        37         1         2 
dram[4]:       176       202       214       185       159       160       158       136       178       199       128       108        38        36         0         0 
dram[5]:       218       263       226       224       172       154       160       179       174       227       125       121        37        39         1         1 
total reads: 13541
min_bank_accesses = 0!
chip skew: 2423/2077 = 1.17
average mf latency per bank:
dram[0]:       2967      2701      3090      3119      3555      3440      3102      3134      3043      3022      6639      6792     14252     13415     21431     21426
dram[1]:       2697      2704      2902      3061      3345      3530      3113      3234      2971      3051      5984      6647     13335     13424     20208     20416
dram[2]:       2798      2826      3104      2977      3566      3603      3179      3207      3053      3066      6326      6765     12979     14765     20202     21018
dram[3]:       2737      2582      2902      2968      3658      3488      3057      3306      3184      2827      5946      6284     12949     13479     19680     20477
dram[4]:       3972      2913      4030      3231      4741      3626      4515      3602      4018      2834     39312      7275     17792     14500     28210     23292
dram[5]:       2696      2550      2824      3009      3330      3514      3118      3115      2957      2794      6536      7066     13163     14298     21731     22114
maximum mf latency per bank:
dram[0]:        893      1016       961      1011       848       840       875       881       879       927       912       960       950       962      1008       940
dram[1]:       1013      1046       933      1015       923       939       934      1155      1011      1052       916      1058       938      1017       911       983
dram[2]:        860       853       881       873      1050       909       829      1001      1032       995       895      1028      1025       955       935       956
dram[3]:        889      1026       859       874       933       934      1077       982      1031      1048      1089       926       950      1079      1017      1009
dram[4]:       1048       930      1247       813      1101       919      1080       971      1105      1105      1185      1033      1130      1039      1125      1028
dram[5]:        880       975       972       954       845       850       912       991       942       863       893       934       909       929       882       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004292 n_nop=979325 n_act=2790 n_pre=2774 n_req=10267 n_rd=16254 n_write=3149 bw_util=0.03864
n_activity=169020 dram_eff=0.2296
bk0: 1008a 994453i bk1: 1084a 993375i bk2: 1066a 992762i bk3: 1038a 992381i bk4: 998a 994768i bk5: 1004a 994722i bk6: 1204a 991553i bk7: 1170a 992395i bk8: 1102a 994005i bk9: 1110a 993770i bk10: 1010a 994640i bk11: 1034a 994488i bk12: 846a 997653i bk13: 890a 996939i bk14: 846a 999282i bk15: 844a 999495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0850071
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004292 n_nop=977553 n_act=3041 n_pre=3025 n_req=10982 n_rd=17118 n_write=3555 bw_util=0.04117
n_activity=180719 dram_eff=0.2288
bk0: 1062a 994286i bk1: 1104a 993540i bk2: 1068a 992717i bk3: 1066a 993167i bk4: 1062a 994329i bk5: 1096a 994097i bk6: 1226a 992503i bk7: 1254a 992438i bk8: 1188a 992448i bk9: 1154a 992438i bk10: 1092a 994377i bk11: 1068a 993860i bk12: 912a 997621i bk13: 934a 997520i bk14: 902a 999623i bk15: 930a 999930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0528183
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004292 n_nop=979144 n_act=2736 n_pre=2720 n_req=10435 n_rd=16420 n_write=3272 bw_util=0.03922
n_activity=166740 dram_eff=0.2362
bk0: 1026a 993603i bk1: 1032a 992695i bk2: 1026a 994128i bk3: 1026a 993551i bk4: 974a 995288i bk5: 1012a 995263i bk6: 1148a 993594i bk7: 1156a 992893i bk8: 1142a 993212i bk9: 1148a 992342i bk10: 1070a 994148i bk11: 1080a 993151i bk12: 940a 997327i bk13: 888a 997428i bk14: 878a 999431i bk15: 874a 999953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0877723
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004292 n_nop=977779 n_act=3053 n_pre=3037 n_req=10841 n_rd=16972 n_write=3451 bw_util=0.04067
n_activity=179473 dram_eff=0.2276
bk0: 1082a 992466i bk1: 1118a 991302i bk2: 1078a 992022i bk3: 1080a 993253i bk4: 968a 996092i bk5: 1030a 995050i bk6: 1218a 992262i bk7: 1154a 993016i bk8: 1122a 993830i bk9: 1194a 992687i bk10: 1132a 993049i bk11: 1084a 992683i bk12: 942a 997145i bk13: 928a 997863i bk14: 928a 998944i bk15: 914a 999189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0622717
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004292 n_nop=980082 n_act=2549 n_pre=2533 n_req=10105 n_rd=16056 n_write=3072 bw_util=0.03809
n_activity=163877 dram_eff=0.2334
bk0: 988a 995428i bk1: 1008a 994470i bk2: 1034a 992959i bk3: 1020a 993849i bk4: 1012a 995114i bk5: 1018a 994138i bk6: 1136a 993045i bk7: 1032a 994130i bk8: 1150a 993481i bk9: 1152a 991369i bk10: 1058a 993806i bk11: 998a 994861i bk12: 920a 997052i bk13: 872a 996937i bk14: 862a 999200i bk15: 796a 999808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0921425
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004292 n_nop=978129 n_act=3013 n_pre=2997 n_req=10690 n_rd=16738 n_write=3415 bw_util=0.04013
n_activity=177374 dram_eff=0.2272
bk0: 1080a 993802i bk1: 1128a 991763i bk2: 1130a 992009i bk3: 1088a 991806i bk4: 1038a 994458i bk5: 1042a 994742i bk6: 1128a 994252i bk7: 1190a 992202i bk8: 1156a 992687i bk9: 1190a 991263i bk10: 1076a 994086i bk11: 1034a 994310i bk12: 904a 997485i bk13: 898a 997807i bk14: 818a 999855i bk15: 838a 999750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0670104

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82225, Miss = 4040, Miss_rate = 0.049, Pending_hits = 18, Reservation_fails = 362
L2_cache_bank[1]: Access = 82613, Miss = 4087, Miss_rate = 0.049, Pending_hits = 10, Reservation_fails = 475
L2_cache_bank[2]: Access = 81947, Miss = 4256, Miss_rate = 0.052, Pending_hits = 16, Reservation_fails = 111
L2_cache_bank[3]: Access = 83448, Miss = 4303, Miss_rate = 0.052, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[4]: Access = 81783, Miss = 4102, Miss_rate = 0.050, Pending_hits = 8, Reservation_fails = 33
L2_cache_bank[5]: Access = 82848, Miss = 4108, Miss_rate = 0.050, Pending_hits = 20, Reservation_fails = 538
L2_cache_bank[6]: Access = 82697, Miss = 4235, Miss_rate = 0.051, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 83257, Miss = 4251, Miss_rate = 0.051, Pending_hits = 15, Reservation_fails = 1
L2_cache_bank[8]: Access = 122509, Miss = 4080, Miss_rate = 0.033, Pending_hits = 15, Reservation_fails = 625
L2_cache_bank[9]: Access = 83151, Miss = 3948, Miss_rate = 0.047, Pending_hits = 13, Reservation_fails = 840
L2_cache_bank[10]: Access = 82828, Miss = 4165, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[11]: Access = 83742, Miss = 4204, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 44
L2_total_cache_accesses = 1033048
L2_total_cache_misses = 49779
L2_total_cache_miss_rate = 0.0482
L2_total_cache_pending_hits = 157
L2_total_cache_reservation_fails = 3031
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 577024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42725
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2684
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 406027
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7049
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.300
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3512418
icnt_total_pkts_simt_to_mem=1446858
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.66159
	minimum = 6
	maximum = 53
Network latency average = 9.18462
	minimum = 6
	maximum = 43
Slowest packet = 2065014
Flit latency average = 7.97618
	minimum = 6
	maximum = 39
Slowest flit = 4955877
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0358235
	minimum = 0.024574 (at node 4)
	maximum = 0.0471822 (at node 2)
Accepted packet rate average = 0.0358235
	minimum = 0.024574 (at node 4)
	maximum = 0.0471822 (at node 2)
Injected flit rate average = 0.099352
	minimum = 0.02654 (at node 4)
	maximum = 0.191678 (at node 16)
Accepted flit rate average= 0.099352
	minimum = 0.0406291 (at node 24)
	maximum = 0.204456 (at node 2)
Injected packet length average = 2.77337
Accepted packet length average = 2.77337
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.1448 (8 samples)
	minimum = 6 (8 samples)
	maximum = 337 (8 samples)
Network latency average = 22.7152 (8 samples)
	minimum = 6 (8 samples)
	maximum = 292.625 (8 samples)
Flit latency average = 17.1586 (8 samples)
	minimum = 6 (8 samples)
	maximum = 290.5 (8 samples)
Fragmentation average = 0.0327708 (8 samples)
	minimum = 0 (8 samples)
	maximum = 169.5 (8 samples)
Injected packet rate average = 0.0560811 (8 samples)
	minimum = 0.044463 (8 samples)
	maximum = 0.102821 (8 samples)
Accepted packet rate average = 0.0560811 (8 samples)
	minimum = 0.044463 (8 samples)
	maximum = 0.102821 (8 samples)
Injected flit rate average = 0.138201 (8 samples)
	minimum = 0.0595674 (8 samples)
	maximum = 0.26952 (8 samples)
Accepted flit rate average = 0.138201 (8 samples)
	minimum = 0.0754266 (8 samples)
	maximum = 0.239307 (8 samples)
Injected packet size average = 2.46431 (8 samples)
Accepted packet size average = 2.46431 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 18 sec (378 sec)
gpgpu_simulation_rate = 42043 (inst/sec)
gpgpu_simulation_rate = 2012 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,760832)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,760832)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,760832)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,760832)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,760832)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,760832)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,760832)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,760832)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,760832)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,760832)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,760832)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,760832)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,760832)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,760832)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,760832)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,760832)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,760832)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,760832)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,760832)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,760832)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,760832)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,760832)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,760832)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,760832)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,760832)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,760832)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,760832)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,760832)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,760832)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,760832)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,760832)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,760832)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,760832)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,760832)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,760832)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,760832)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,760832)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,760832)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,760832)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,760832)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,760832)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,760832)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,760832)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,760832)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,760832)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,760832)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,760832)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,760832)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,760832)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,760832)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,760832)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,760832)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,760832)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,760832)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,760832)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,760832)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,760832)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,760832)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,760832)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,760832)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,760832)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,760832)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,760832)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,760832)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,760832)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,760832)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,760832)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,760832)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,760832)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,760832)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,760832)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,760832)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,760832)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,760832)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,760832)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,760832)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,760832)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,760832)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,760832)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,760832)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,760832)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,760832)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,760832)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,760832)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,760832)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,760832)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,760832)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,760832)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,760832)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,760832)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(33,0,0) tid=(220,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(67,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (373,760832), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,760832)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(374,760832)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (374,760832), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(375,760832)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (376,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (376,760832), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(377,760832)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,760832)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(377,760832)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (378,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (378,760832), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(379,760832)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(379,760832)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(32,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (380,760832), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(381,760832)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (384,760832), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(385,760832)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (385,760832), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(386,760832)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (390,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (390,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (390,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (390,760832), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(391,760832)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(391,760832)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(391,760832)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(391,760832)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (391,760832), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(392,760832)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (397,760832), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(398,760832)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (400,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (400,760832), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,760832)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(401,760832)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(401,760832)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (403,760832), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(404,760832)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (406,760832), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(407,760832)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (407,760832), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(408,760832)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (411,760832), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(412,760832)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (412,760832), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(413,760832)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (417,760832), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(418,760832)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (418,760832), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(419,760832)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (422,760832), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(423,760832)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (423,760832), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(424,760832)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (424,760832), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(425,760832)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (425,760832), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(426,760832)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (437,760832), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(438,760832)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (443,760832), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(444,760832)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (447,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (447,760832), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(448,760832)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(449,760832)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (450,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (450,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (450,760832), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (450,760832), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(451,760832)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(451,760832)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(452,760832)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(453,760832)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (456,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (456,760832), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(457,760832)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (457,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (457,760832), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (457,760832), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(458,760832)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(458,760832)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(458,760832)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(459,760832)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (462,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (462,760832), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(463,760832)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(464,760832)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (465,760832), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(466,760832)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (466,760832), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(467,760832)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (467,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (467,760832), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(468,760832)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(469,760832)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (469,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (469,760832), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(470,760832)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(471,760832)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (471,760832), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(472,760832)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (474,760832), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(475,760832)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (475,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (475,760832), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(476,760832)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(477,760832)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (480,760832), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(481,760832)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (481,760832), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(482,760832)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (485,760832), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(486,760832)
GPGPU-Sim uArch: cycles simulated: 761332  inst.: 16254317 (ipc=723.9) sim_rate=42887 (inst/sec) elapsed = 0:0:06:19 / Mon Feb 29 20:32:43 2016
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(134,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (514,760832), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(515,760832)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (560,760832), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(561,760832)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (562,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (562,760832), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(563,760832)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(564,760832)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (566,760832), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(567,760832)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (570,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (570,760832), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(571,760832)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(572,760832)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (573,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (573,760832), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(574,760832)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (574,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (574,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (574,760832), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(575,760832)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(575,760832)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(575,760832)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(576,760832)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (577,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (577,760832), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (577,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (577,760832), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(578,760832)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(578,760832)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(579,760832)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(579,760832)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (583,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (583,760832), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(584,760832)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(585,760832)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (587,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (587,760832), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(588,760832)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(589,760832)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (590,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (590,760832), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (590,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (590,760832), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(591,760832)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(591,760832)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(592,760832)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(592,760832)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (593,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (593,760832), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(594,760832)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(595,760832)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (595,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (595,760832), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(596,760832)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(597,760832)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (603,760832), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(604,760832)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (606,760832), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(607,760832)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (616,760832), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(617,760832)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(162,0,0) tid=(156,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(95,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (749,760832), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(750,760832)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (764,760832), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(765,760832)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (765,760832), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(766,760832)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (769,760832), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(770,760832)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (776,760832), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(777,760832)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (778,760832), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(779,760832)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (780,760832), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(781,760832)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (786,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (786,760832), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(787,760832)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(787,760832)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (789,760832), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(790,760832)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (790,760832), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(791,760832)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (792,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (792,760832), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(793,760832)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(793,760832)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (796,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (796,760832), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(797,760832)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(797,760832)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (818,760832), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(819,760832)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (820,760832), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(821,760832)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (822,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (822,760832), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(823,760832)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(823,760832)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (824,760832), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(825,760832)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (828,760832), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(829,760832)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (830,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (830,760832), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(831,760832)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(831,760832)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (836,760832), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(837,760832)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (837,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (837,760832), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(838,760832)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(838,760832)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (858,760832), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(859,760832)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (868,760832), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(869,760832)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (869,760832), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(870,760832)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (870,760832), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(871,760832)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (873,760832), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(874,760832)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (877,760832), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(878,760832)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (878,760832), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(879,760832)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(182,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (879,760832), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(880,760832)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (887,760832), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(888,760832)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (892,760832), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(893,760832)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (893,760832), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(894,760832)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (898,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (898,760832), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(899,760832)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(899,760832)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (900,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (900,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (900,760832), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(901,760832)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(901,760832)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(902,760832)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (905,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (905,760832), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(906,760832)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(907,760832)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (910,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (910,760832), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(911,760832)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (911,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (911,760832), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(912,760832)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(912,760832)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(913,760832)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (919,760832), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(920,760832)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (922,760832), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(923,760832)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (924,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (924,760832), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(925,760832)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(925,760832)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (926,760832), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(927,760832)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (931,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (931,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (931,760832), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(932,760832)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(932,760832)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(933,760832)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (935,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (935,760832), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (935,760832), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(936,760832)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(936,760832)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(937,760832)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (939,760832), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(940,760832)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (946,760832), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(947,760832)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(155,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 761832  inst.: 16627085 (ipc=734.7) sim_rate=43755 (inst/sec) elapsed = 0:0:06:20 / Mon Feb 29 20:32:44 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1017,760832), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1018,760832)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1019,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1019,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1019,760832), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1020,760832)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1020,760832)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1020,760832)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1025,760832), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1026,760832)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1029,760832), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1030,760832)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1032,760832), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1033,760832)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1035,760832), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1036,760832)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1037,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1037,760832), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1038,760832)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1039,760832)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1039,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1039,760832), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1040,760832)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1041,760832)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1041,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1041,760832), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1042,760832)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1043,760832)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1043,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1043,760832), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1044,760832)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1045,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1045,760832), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1046,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1055,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1057,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1059,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1060,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1060,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1061,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1062,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1068,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1073,760832), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1081,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1081,760832), 4 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(225,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1127,760832), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1130,760832), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1131,760832), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1141,760832), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1150,760832), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1150,760832), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1156,760832), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1156,760832), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1164,760832), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1164,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1165,760832), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1166,760832), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1166,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1169,760832), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1170,760832), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1180,760832), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1183,760832), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1184,760832), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1185,760832), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1189,760832), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1197,760832), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1197,760832), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1204,760832), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1205,760832), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1205,760832), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1208,760832), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1215,760832), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1217,760832), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1218,760832), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1247,760832), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1254,760832), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1255,760832), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1258,760832), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1258,760832), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1269,760832), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1273,760832), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1276,760832), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1276,760832), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1278,760832), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1279,760832), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1281,760832), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1281,760832), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1285,760832), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1287,760832), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1289,760832), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1289,760832), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1291,760832), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1293,760832), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1298,760832), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1301,760832), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1301,760832), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1309,760832), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1311,760832), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1314,760832), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1319,760832), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1320,760832), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1322,760832), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1327,760832), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1334,760832), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1345,760832), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1351,760832), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1352,760832), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1353,760832), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1355,760832), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1360,760832), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1362,760832), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1363,760832), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1371,760832), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1375,760832), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1393,760832), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1396,760832), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1402,760832), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1412,760832), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1412,760832), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1415,760832), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1416
gpu_sim_insn = 917504
gpu_ipc =     647.9548
gpu_tot_sim_cycle = 762248
gpu_tot_sim_insn = 16809869
gpu_tot_ipc =      22.0530
gpu_tot_issued_cta = 2304
gpu_stall_dramfull = 1936591
gpu_stall_icnt2sh    = 4761400
gpu_total_sim_rate=44236

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 939488
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 84157, Miss = 70030, Miss_rate = 0.832, Pending_hits = 4948, Reservation_fails = 604859
	L1D_cache_core[1]: Access = 82994, Miss = 69193, Miss_rate = 0.834, Pending_hits = 4791, Reservation_fails = 609720
	L1D_cache_core[2]: Access = 80018, Miss = 66424, Miss_rate = 0.830, Pending_hits = 4675, Reservation_fails = 594694
	L1D_cache_core[3]: Access = 82112, Miss = 68637, Miss_rate = 0.836, Pending_hits = 4823, Reservation_fails = 603929
	L1D_cache_core[4]: Access = 83180, Miss = 69075, Miss_rate = 0.830, Pending_hits = 4963, Reservation_fails = 604685
	L1D_cache_core[5]: Access = 82831, Miss = 68895, Miss_rate = 0.832, Pending_hits = 4935, Reservation_fails = 600820
	L1D_cache_core[6]: Access = 78951, Miss = 65474, Miss_rate = 0.829, Pending_hits = 4674, Reservation_fails = 575201
	L1D_cache_core[7]: Access = 81478, Miss = 67867, Miss_rate = 0.833, Pending_hits = 4845, Reservation_fails = 602648
	L1D_cache_core[8]: Access = 84021, Miss = 69987, Miss_rate = 0.833, Pending_hits = 4868, Reservation_fails = 606812
	L1D_cache_core[9]: Access = 84016, Miss = 69846, Miss_rate = 0.831, Pending_hits = 4910, Reservation_fails = 606462
	L1D_cache_core[10]: Access = 79506, Miss = 66100, Miss_rate = 0.831, Pending_hits = 4597, Reservation_fails = 593038
	L1D_cache_core[11]: Access = 82089, Miss = 68583, Miss_rate = 0.835, Pending_hits = 4843, Reservation_fails = 602183
	L1D_cache_core[12]: Access = 83598, Miss = 69716, Miss_rate = 0.834, Pending_hits = 4955, Reservation_fails = 609974
	L1D_cache_core[13]: Access = 85485, Miss = 71358, Miss_rate = 0.835, Pending_hits = 5103, Reservation_fails = 618587
	L1D_cache_core[14]: Access = 83124, Miss = 69022, Miss_rate = 0.830, Pending_hits = 4921, Reservation_fails = 602875
	L1D_total_cache_accesses = 1237560
	L1D_total_cache_misses = 1030207
	L1D_total_cache_miss_rate = 0.8325
	L1D_total_cache_pending_hits = 72851
	L1D_total_cache_reservation_fails = 9036487
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 135723
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 620271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6610317
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135243
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2426170
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 938490
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2443, 2511, 2229, 2540, 2241, 2435, 2725, 2522, 3147, 3168, 2760, 2819, 3088, 2401, 2819, 2693, 2415, 2594, 2955, 2435, 2470, 2659, 2586, 3029, 2147, 2205, 2751, 2673, 2137, 2473, 2181, 2379, 2225, 1932, 2515, 2494, 2577, 1990, 2916, 2598, 2378, 1437, 2064, 2137, 1610, 2122, 2030, 2124, 
gpgpu_n_tot_thrd_icount = 54936352
gpgpu_n_tot_w_icount = 1716761
gpgpu_n_stall_shd_mem = 9877212
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 620271
gpgpu_n_mem_write_global = 413198
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2098783
gpgpu_n_store_insn = 679377
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1747031
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9874055
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16388077	W0_Idle:832783	W0_Scoreboard:3116061	W1:421589	W2:193443	W3:122787	W4:90493	W5:70346	W6:62641	W7:52716	W8:46358	W9:42568	W10:39632	W11:35175	W12:30569	W13:27529	W14:24086	W15:19781	W16:18346	W17:15298	W18:13444	W19:13731	W20:11855	W21:11813	W22:13447	W23:13721	W24:14287	W25:12024	W26:9333	W27:6414	W28:4224	W29:1920	W30:588	W31:123	W32:276480
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4962168 {8:620271,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16547504 {40:412940,72:81,136:177,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84356856 {136:620271,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3305584 {8:413198,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 468 
maxdqlatency = 0 
maxmflatency = 1247 
averagemflatency = 396 
max_icnt2mem_latency = 884 
max_icnt2sh_latency = 759837 
mrq_lat_table:46359 	3930 	1364 	4113 	5521 	1078 	603 	314 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	133770 	711499 	188143 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	85662 	29953 	77774 	324826 	243130 	268087 	4112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36960 	294537 	271293 	17325 	169 	2 	0 	2 	9 	38 	938 	9266 	18949 	44088 	99510 	168440 	71958 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	106 	1417 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        31        20        24        25        30        32        36        32        32        26        26        34        35        32        34 
dram[1]:        30        31        59        46        23        20        28        28        31        31        22        23        32        32        42        35 
dram[2]:        28        25        43        49        27        32        32        52        34        32        32        26        36        40        41        35 
dram[3]:        34        25        33        37        36        23        27        26        28        28        25        22        32        36        33        33 
dram[4]:        32        29        25        32        28        28        32        32        32        30        24        28        34        37        34        37 
dram[5]:        38        25        27        25        18        22        26        24        27        26        27        25        32        32        32        32 
maximum service time to same row:
dram[0]:     65005     61694     55311     36261     56393     48589     42818     50064     60135     46772     51659     45980     93896     87678     91407     99553 
dram[1]:     73131     50259     61125     53213     72425     68288     41140     45389     72474     73231     44418     74007     88137     95284     70757     96380 
dram[2]:     36244     35595     63785     61709     70225     48217     54789     60050     55162     42988     62412     48199     91365     69828    129909     77920 
dram[3]:     41498     56700     61000     73635     46275     39459     34710     54091     47114     36906     53562     58734     69769     83785     72363     68889 
dram[4]:     60028     51027     54302     87449     71155     71017     84725     89875     46191     45800     45521     45691    117631     76641     71747     97278 
dram[5]:     77640     69653     77071     91599     59828     67745     70095     49241     45003     25553     56893     41944     81401     62419    136725    136610 
average row accesses per activate:
dram[0]:  3.705882  3.336245  2.809886  3.042194  3.578652  3.864706  3.228216  3.551887  4.712418  4.048387  3.461539  3.365591  4.626263  4.206897  5.461538  5.794520 
dram[1]:  3.757426  3.892683  3.658879  3.595349  3.517413  3.134529  3.262295  3.274590  3.222672  3.471111  3.421569  3.203791  3.732824  3.968750  5.807693  6.768116 
dram[2]:  3.407408  3.285714  3.912568  4.100000  3.646067  4.036585  4.200000  4.164835  3.841837  3.355263  3.099526  2.720165  4.629630  4.885417  5.727273  6.300000 
dram[3]:  3.250000  3.007463  3.414097  3.708134  4.412588  3.713514  3.627273  3.322870  3.611940  3.546667  2.906504  2.675781  4.129032  4.817307  5.406977  4.590000 
dram[4]:  3.872832  3.966292  3.531401  3.423645  3.614130  4.079268  3.945652  3.790698  4.183333  3.672986  3.494681  3.770186  4.256410  3.933333  7.305085  8.291667 
dram[5]:  3.609524  3.180769  3.030651  2.988327  3.656085  3.426396  4.209302  3.633803  3.298246  3.274900  3.127358  3.158416  4.252174  4.170940  6.833333  6.086957 
average row locality = 63320/17182 = 3.685252
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       504       542       533       519       499       502       602       585       551       555       505       517       423       445       423       422 
dram[1]:       531       552       534       533       531       548       613       627       594       577       546       534       456       467       451       465 
dram[2]:       513       516       513       513       487       506       574       578       571       574       535       540       470       444       439       437 
dram[3]:       541       559       539       540       484       515       609       577       561       597       566       542       471       464       464       457 
dram[4]:       494       504       517       510       506       509       568       516       575       576       529       499       460       436       431       398 
dram[5]:       540       564       565       544       519       521       564       595       578       595       538       517       452       449       409       419 
total reads: 49779
bank skew: 627/398 = 1.58
chip skew: 8559/8028 = 1.07
number of total write accesses:
dram[0]:       189       222       206       202       138       155       176       168       170       198       125       109        35        43         3         1 
dram[1]:       228       246       249       240       176       151       183       172       202       204       152       142        33        41         2         2 
dram[2]:       223       220       203       225       162       156       182       180       182       191       119       121        30        25         2         4 
dram[3]:       226       247       236       235       147       172       189       164       165       201       149       143        41        37         1         2 
dram[4]:       176       202       214       185       159       160       158       136       178       199       128       108        38        36         0         0 
dram[5]:       218       263       226       224       172       154       160       179       174       227       125       121        37        39         1         1 
total reads: 13541
min_bank_accesses = 0!
chip skew: 2423/2077 = 1.17
average mf latency per bank:
dram[0]:       2967      2701      3090      3119      3555      3440      3102      3134      3043      3022      6644      6798     14259     13422     21431     21426
dram[1]:       2697      2704      2902      3061      3345      3530      3113      3234      2971      3051      5988      6652     13342     13429     20208     20416
dram[2]:       2798      2826      3104      2977      3566      3603      3179      3207      3053      3066      6330      6771     12986     14771     20202     21018
dram[3]:       2737      2582      2902      2968      3658      3488      3057      3306      3184      2827      5950      6289     12954     13484     19680     20477
dram[4]:       3972      2913      4030      3231      4741      3626      4515      3602      4018      2834     39317      7281     17798     14505     28210     23292
dram[5]:       2696      2550      2824      3009      3330      3514      3118      3115      2957      2794      6541      7071     13170     14304     21731     22114
maximum mf latency per bank:
dram[0]:        893      1016       961      1011       848       840       875       881       879       927       912       960       950       962      1008       940
dram[1]:       1013      1046       933      1015       923       939       934      1155      1011      1052       916      1058       938      1017       911       983
dram[2]:        860       853       881       873      1050       909       829      1001      1032       995       895      1028      1025       955       935       956
dram[3]:        889      1026       859       874       933       934      1077       982      1031      1048      1089       926       950      1079      1017      1009
dram[4]:       1048       930      1247       813      1101       919      1080       971      1105      1105      1185      1033      1130      1039      1125      1028
dram[5]:        880       975       972       954       845       850       912       991       942       863       893       934       909       929       882       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006160 n_nop=981193 n_act=2790 n_pre=2774 n_req=10267 n_rd=16254 n_write=3149 bw_util=0.03857
n_activity=169020 dram_eff=0.2296
bk0: 1008a 996321i bk1: 1084a 995243i bk2: 1066a 994630i bk3: 1038a 994249i bk4: 998a 996636i bk5: 1004a 996590i bk6: 1204a 993421i bk7: 1170a 994263i bk8: 1102a 995873i bk9: 1110a 995638i bk10: 1010a 996508i bk11: 1034a 996356i bk12: 846a 999521i bk13: 890a 998807i bk14: 846a 1001150i bk15: 844a 1001363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0848493
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006160 n_nop=979421 n_act=3041 n_pre=3025 n_req=10982 n_rd=17118 n_write=3555 bw_util=0.04109
n_activity=180719 dram_eff=0.2288
bk0: 1062a 996154i bk1: 1104a 995408i bk2: 1068a 994585i bk3: 1066a 995035i bk4: 1062a 996197i bk5: 1096a 995965i bk6: 1226a 994371i bk7: 1254a 994306i bk8: 1188a 994316i bk9: 1154a 994306i bk10: 1092a 996245i bk11: 1068a 995728i bk12: 912a 999489i bk13: 934a 999388i bk14: 902a 1001491i bk15: 930a 1001798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0527202
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006160 n_nop=981012 n_act=2736 n_pre=2720 n_req=10435 n_rd=16420 n_write=3272 bw_util=0.03914
n_activity=166740 dram_eff=0.2362
bk0: 1026a 995471i bk1: 1032a 994563i bk2: 1026a 995996i bk3: 1026a 995419i bk4: 974a 997156i bk5: 1012a 997131i bk6: 1148a 995462i bk7: 1156a 994761i bk8: 1142a 995080i bk9: 1148a 994210i bk10: 1070a 996016i bk11: 1080a 995019i bk12: 940a 999195i bk13: 888a 999296i bk14: 878a 1001299i bk15: 874a 1001821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0876093
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006160 n_nop=979647 n_act=3053 n_pre=3037 n_req=10841 n_rd=16972 n_write=3451 bw_util=0.0406
n_activity=179473 dram_eff=0.2276
bk0: 1082a 994334i bk1: 1118a 993170i bk2: 1078a 993890i bk3: 1080a 995121i bk4: 968a 997960i bk5: 1030a 996918i bk6: 1218a 994130i bk7: 1154a 994884i bk8: 1122a 995698i bk9: 1194a 994555i bk10: 1132a 994917i bk11: 1084a 994551i bk12: 942a 999013i bk13: 928a 999731i bk14: 928a 1000812i bk15: 914a 1001057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0621561
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006160 n_nop=981950 n_act=2549 n_pre=2533 n_req=10105 n_rd=16056 n_write=3072 bw_util=0.03802
n_activity=163877 dram_eff=0.2334
bk0: 988a 997296i bk1: 1008a 996338i bk2: 1034a 994827i bk3: 1020a 995717i bk4: 1012a 996982i bk5: 1018a 996006i bk6: 1136a 994913i bk7: 1032a 995998i bk8: 1150a 995349i bk9: 1152a 993237i bk10: 1058a 995674i bk11: 998a 996729i bk12: 920a 998920i bk13: 872a 998805i bk14: 862a 1001068i bk15: 796a 1001676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0919715
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006160 n_nop=979997 n_act=3013 n_pre=2997 n_req=10690 n_rd=16738 n_write=3415 bw_util=0.04006
n_activity=177374 dram_eff=0.2272
bk0: 1080a 995670i bk1: 1128a 993631i bk2: 1130a 993877i bk3: 1088a 993674i bk4: 1038a 996326i bk5: 1042a 996610i bk6: 1128a 996120i bk7: 1190a 994070i bk8: 1156a 994555i bk9: 1190a 993131i bk10: 1076a 995954i bk11: 1034a 996178i bk12: 904a 999353i bk13: 898a 999675i bk14: 818a 1001723i bk15: 838a 1001618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.066886

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82265, Miss = 4040, Miss_rate = 0.049, Pending_hits = 18, Reservation_fails = 362
L2_cache_bank[1]: Access = 82657, Miss = 4087, Miss_rate = 0.049, Pending_hits = 10, Reservation_fails = 475
L2_cache_bank[2]: Access = 81989, Miss = 4256, Miss_rate = 0.052, Pending_hits = 16, Reservation_fails = 111
L2_cache_bank[3]: Access = 83488, Miss = 4303, Miss_rate = 0.052, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[4]: Access = 81825, Miss = 4102, Miss_rate = 0.050, Pending_hits = 8, Reservation_fails = 33
L2_cache_bank[5]: Access = 82890, Miss = 4108, Miss_rate = 0.050, Pending_hits = 20, Reservation_fails = 538
L2_cache_bank[6]: Access = 82737, Miss = 4235, Miss_rate = 0.051, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 83299, Miss = 4251, Miss_rate = 0.051, Pending_hits = 15, Reservation_fails = 1
L2_cache_bank[8]: Access = 122551, Miss = 4080, Miss_rate = 0.033, Pending_hits = 15, Reservation_fails = 625
L2_cache_bank[9]: Access = 83187, Miss = 3948, Miss_rate = 0.047, Pending_hits = 13, Reservation_fails = 840
L2_cache_bank[10]: Access = 82872, Miss = 4165, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[11]: Access = 83784, Miss = 4204, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 44
L2_total_cache_accesses = 1033544
L2_total_cache_misses = 49779
L2_total_cache_miss_rate = 0.0482
L2_total_cache_pending_hits = 157
L2_total_cache_reservation_fails = 3031
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 577520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42725
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2684
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 406027
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7049
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3514898
icnt_total_pkts_simt_to_mem=1447354
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.99093
	minimum = 6
	maximum = 32
Network latency average = 9.23185
	minimum = 6
	maximum = 27
Slowest packet = 2066308
Flit latency average = 7.81183
	minimum = 6
	maximum = 23
Slowest flit = 4959761
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0259469
	minimum = 0.0211864 (at node 4)
	maximum = 0.0310734 (at node 16)
Accepted packet rate average = 0.0259469
	minimum = 0.0211864 (at node 4)
	maximum = 0.0310734 (at node 16)
Injected flit rate average = 0.0778406
	minimum = 0.0211864 (at node 4)
	maximum = 0.155367 (at node 16)
Accepted flit rate average= 0.0778406
	minimum = 0.0254237 (at node 24)
	maximum = 0.127119 (at node 5)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.35 (9 samples)
	minimum = 6 (9 samples)
	maximum = 303.111 (9 samples)
Network latency average = 21.2171 (9 samples)
	minimum = 6 (9 samples)
	maximum = 263.111 (9 samples)
Flit latency average = 16.12 (9 samples)
	minimum = 6 (9 samples)
	maximum = 260.778 (9 samples)
Fragmentation average = 0.0291296 (9 samples)
	minimum = 0 (9 samples)
	maximum = 150.667 (9 samples)
Injected packet rate average = 0.0527328 (9 samples)
	minimum = 0.0418767 (9 samples)
	maximum = 0.0948491 (9 samples)
Accepted packet rate average = 0.0527328 (9 samples)
	minimum = 0.0418767 (9 samples)
	maximum = 0.0948491 (9 samples)
Injected flit rate average = 0.131495 (9 samples)
	minimum = 0.0553029 (9 samples)
	maximum = 0.256836 (9 samples)
Accepted flit rate average = 0.131495 (9 samples)
	minimum = 0.0698707 (9 samples)
	maximum = 0.226842 (9 samples)
Injected packet size average = 2.4936 (9 samples)
Accepted packet size average = 2.4936 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 20 sec (380 sec)
gpgpu_simulation_rate = 44236 (inst/sec)
gpgpu_simulation_rate = 2005 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 378727.031250 (ms)
Result stored in result.txt
