<?xml version="1.0"?>
<configuration>
<!--
CHIPSEC: Platform Security Assessment Framework
Copyright (c) Intel Corporation

This program is free software; you can redistribute it and/or
modify it under the terms of the GNU General Public License
as published by the Free Software Foundation; Version 2.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.

Contact information:
chipsec@intel.com
-->
    <mmio>
        <bar name="SBREGBAR" register="SBREG_BAR" base_field="RBA" size="0x1000000" fixed_address="0xFD000000" desc="Sideband Register Access BAR"/>
    </mmio>

    <!-- #################################### -->
    <!--                                      -->
    <!-- Configuration registers              -->
    <!--                                      -->
    <!-- #################################### -->
    <registers>
        <register name="SBREG_BAR" type="pcicfg" offset="0x10" size="4" desc="Sideband Register Access BAR">
            <field name="RBA" bit="24" size="8" desc="Register Base Address"/>
        </register>

        <register name="P2SBC" type="pcicfg" offset="0xE0" size="2" desc="P2SB Configuration Register">
            <field name="HIDE" bit="8" size="1" desc="Hide SBREG_BAR"/>
            <field name="MASKLOCK" bit="17" size="1" desc="P2SB Mask Lock"/>
            <field name="SBILOCK" bit="31" size="1" desc="SBI register Lock"/>
        </register>

        <register name="P2SB_HIDE" type="pcicfg" offset="0xE1" size="1" desc="P2SB Configuration Register hide-unhide">
            <field name="HIDE" bit="0" size="1" desc="Hide SBREG_BAR"/>
        </register>

        <register name="EPMASK0" type="mmcfg" device="P2SBC" offset="0x220" size="4" desc="Endpoint Mask 0">
        </register>
        <register name="EPMASK1" type="mmcfg" device="P2SBC" offset="0x224" size="4" desc="Endpoint Mask 1">
        </register>
        <register name="EPMASK2" type="mmcfg" device="P2SBC" offset="0x228" size="4" desc="Endpoint Mask 2">
        </register>
        <register name="EPMASK3" type="mmcfg" device="P2SBC" offset="0x22C" size="4" desc="Endpoint Mask 3">
        </register>
        <register name="EPMASK4" type="mmcfg" device="P2SBC" offset="0x230" size="4" desc="Endpoint Mask 4">
        </register>
        <register name="EPMASK5" type="mmcfg" device="P2SBC" offset="0x234" size="4" desc="Endpoint Mask 5">
        </register>
        <register name="EPMASK6" type="mmcfg" device="P2SBC" offset="0x238" size="4" desc="Endpoint Mask 6">
        </register>
        <register name="EPMASK7" type="mmcfg" device="P2SBC" offset="0x23C" size="4" desc="Endpoint Mask 7">
        </register>

    </registers>

</configuration>