#Timing report of worst 77 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: z_w[0].z[0] (RS_DSP2_MULTACC clocked by clk)
Endpoint  : out:z_out.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     1.519
z_w[0].z[0] (RS_DSP2_MULTACC) [clock-to-output]                  0.200     1.719
z_out.in[0] (.names)                                             1.519     3.238
z_out.out[0] (.names)                                            0.240     3.478
out:z_out.outpad[0] (.output)                                    1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                0.804


#Path 2
Startpoint: a[0].inpad[0] (.input clocked by clk)
Endpoint  : reg_a[0].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
a[0].inpad[0] (.input)                                            0.000     1.000
$abc$1262$abc$741$li00_li00.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li00_li00.out[0] (.names)                       0.240     2.759
reg_a[0].D[0] (dffsre)                                            1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_a[0].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 3
Startpoint: b[1].inpad[0] (.input clocked by clk)
Endpoint  : reg_b[1].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
b[1].inpad[0] (.input)                                            0.000     1.000
$abc$1262$abc$741$li21_li21.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li21_li21.out[0] (.names)                       0.240     2.759
reg_b[1].D[0] (dffsre)                                            1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_b[1].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 4
Startpoint: b[17].inpad[0] (.input clocked by clk)
Endpoint  : reg_b[17].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
b[17].inpad[0] (.input)                                           0.000     1.000
$abc$1262$abc$741$li37_li37.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li37_li37.out[0] (.names)                       0.240     2.759
reg_b[17].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_b[17].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 5
Startpoint: b[16].inpad[0] (.input clocked by clk)
Endpoint  : reg_b[16].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
b[16].inpad[0] (.input)                                           0.000     1.000
$abc$1262$abc$741$li36_li36.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li36_li36.out[0] (.names)                       0.240     2.759
reg_b[16].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_b[16].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 6
Startpoint: b[15].inpad[0] (.input clocked by clk)
Endpoint  : reg_b[15].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
b[15].inpad[0] (.input)                                           0.000     1.000
$abc$1262$abc$741$li35_li35.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li35_li35.out[0] (.names)                       0.240     2.759
reg_b[15].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_b[15].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 7
Startpoint: b[14].inpad[0] (.input clocked by clk)
Endpoint  : reg_b[14].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
b[14].inpad[0] (.input)                                           0.000     1.000
$abc$1262$abc$741$li34_li34.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li34_li34.out[0] (.names)                       0.240     2.759
reg_b[14].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_b[14].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 8
Startpoint: b[13].inpad[0] (.input clocked by clk)
Endpoint  : reg_b[13].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
b[13].inpad[0] (.input)                                           0.000     1.000
$abc$1262$abc$741$li33_li33.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li33_li33.out[0] (.names)                       0.240     2.759
reg_b[13].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_b[13].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 9
Startpoint: b[12].inpad[0] (.input clocked by clk)
Endpoint  : reg_b[12].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
b[12].inpad[0] (.input)                                           0.000     1.000
$abc$1262$abc$741$li32_li32.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li32_li32.out[0] (.names)                       0.240     2.759
reg_b[12].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_b[12].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 10
Startpoint: b[11].inpad[0] (.input clocked by clk)
Endpoint  : reg_b[11].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
b[11].inpad[0] (.input)                                           0.000     1.000
$abc$1262$abc$741$li31_li31.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li31_li31.out[0] (.names)                       0.240     2.759
reg_b[11].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_b[11].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 11
Startpoint: b[10].inpad[0] (.input clocked by clk)
Endpoint  : reg_b[10].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
b[10].inpad[0] (.input)                                           0.000     1.000
$abc$1262$abc$741$li30_li30.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li30_li30.out[0] (.names)                       0.240     2.759
reg_b[10].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_b[10].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 12
Startpoint: b[9].inpad[0] (.input clocked by clk)
Endpoint  : reg_b[9].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
b[9].inpad[0] (.input)                                            0.000     1.000
$abc$1262$abc$741$li29_li29.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li29_li29.out[0] (.names)                       0.240     2.759
reg_b[9].D[0] (dffsre)                                            1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_b[9].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 13
Startpoint: b[8].inpad[0] (.input clocked by clk)
Endpoint  : reg_b[8].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
b[8].inpad[0] (.input)                                            0.000     1.000
$abc$1262$abc$741$li28_li28.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li28_li28.out[0] (.names)                       0.240     2.759
reg_b[8].D[0] (dffsre)                                            1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_b[8].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 14
Startpoint: b[7].inpad[0] (.input clocked by clk)
Endpoint  : reg_b[7].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
b[7].inpad[0] (.input)                                            0.000     1.000
$abc$1262$abc$741$li27_li27.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li27_li27.out[0] (.names)                       0.240     2.759
reg_b[7].D[0] (dffsre)                                            1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_b[7].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 15
Startpoint: b[6].inpad[0] (.input clocked by clk)
Endpoint  : reg_b[6].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
b[6].inpad[0] (.input)                                            0.000     1.000
$abc$1262$abc$741$li26_li26.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li26_li26.out[0] (.names)                       0.240     2.759
reg_b[6].D[0] (dffsre)                                            1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_b[6].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 16
Startpoint: b[5].inpad[0] (.input clocked by clk)
Endpoint  : reg_b[5].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
b[5].inpad[0] (.input)                                            0.000     1.000
$abc$1262$abc$741$li25_li25.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li25_li25.out[0] (.names)                       0.240     2.759
reg_b[5].D[0] (dffsre)                                            1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_b[5].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 17
Startpoint: b[4].inpad[0] (.input clocked by clk)
Endpoint  : reg_b[4].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
b[4].inpad[0] (.input)                                            0.000     1.000
$abc$1262$abc$741$li24_li24.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li24_li24.out[0] (.names)                       0.240     2.759
reg_b[4].D[0] (dffsre)                                            1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_b[4].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 18
Startpoint: b[3].inpad[0] (.input clocked by clk)
Endpoint  : reg_b[3].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
b[3].inpad[0] (.input)                                            0.000     1.000
$abc$1262$abc$741$li23_li23.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li23_li23.out[0] (.names)                       0.240     2.759
reg_b[3].D[0] (dffsre)                                            1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_b[3].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 19
Startpoint: b[2].inpad[0] (.input clocked by clk)
Endpoint  : reg_b[2].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
b[2].inpad[0] (.input)                                            0.000     1.000
$abc$1262$abc$741$li22_li22.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li22_li22.out[0] (.names)                       0.240     2.759
reg_b[2].D[0] (dffsre)                                            1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_b[2].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 20
Startpoint: b[0].inpad[0] (.input clocked by clk)
Endpoint  : reg_b[0].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
b[0].inpad[0] (.input)                                            0.000     1.000
$abc$1262$abc$741$li20_li20.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li20_li20.out[0] (.names)                       0.240     2.759
reg_b[0].D[0] (dffsre)                                            1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_b[0].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 21
Startpoint: a[10].inpad[0] (.input clocked by clk)
Endpoint  : reg_a[10].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
a[10].inpad[0] (.input)                                           0.000     1.000
$abc$1262$abc$741$li10_li10.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li10_li10.out[0] (.names)                       0.240     2.759
reg_a[10].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_a[10].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 22
Startpoint: a[19].inpad[0] (.input clocked by clk)
Endpoint  : reg_a[19].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
a[19].inpad[0] (.input)                                           0.000     1.000
$abc$1262$abc$741$li19_li19.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li19_li19.out[0] (.names)                       0.240     2.759
reg_a[19].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_a[19].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 23
Startpoint: a[18].inpad[0] (.input clocked by clk)
Endpoint  : reg_a[18].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
a[18].inpad[0] (.input)                                           0.000     1.000
$abc$1262$abc$741$li18_li18.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li18_li18.out[0] (.names)                       0.240     2.759
reg_a[18].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_a[18].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 24
Startpoint: a[17].inpad[0] (.input clocked by clk)
Endpoint  : reg_a[17].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
a[17].inpad[0] (.input)                                           0.000     1.000
$abc$1262$abc$741$li17_li17.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li17_li17.out[0] (.names)                       0.240     2.759
reg_a[17].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_a[17].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 25
Startpoint: a[16].inpad[0] (.input clocked by clk)
Endpoint  : reg_a[16].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
a[16].inpad[0] (.input)                                           0.000     1.000
$abc$1262$abc$741$li16_li16.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li16_li16.out[0] (.names)                       0.240     2.759
reg_a[16].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_a[16].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 26
Startpoint: a[15].inpad[0] (.input clocked by clk)
Endpoint  : reg_a[15].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
a[15].inpad[0] (.input)                                           0.000     1.000
$abc$1262$abc$741$li15_li15.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li15_li15.out[0] (.names)                       0.240     2.759
reg_a[15].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_a[15].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 27
Startpoint: a[14].inpad[0] (.input clocked by clk)
Endpoint  : reg_a[14].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
a[14].inpad[0] (.input)                                           0.000     1.000
$abc$1262$abc$741$li14_li14.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li14_li14.out[0] (.names)                       0.240     2.759
reg_a[14].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_a[14].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 28
Startpoint: a[13].inpad[0] (.input clocked by clk)
Endpoint  : reg_a[13].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
a[13].inpad[0] (.input)                                           0.000     1.000
$abc$1262$abc$741$li13_li13.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li13_li13.out[0] (.names)                       0.240     2.759
reg_a[13].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_a[13].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 29
Startpoint: a[12].inpad[0] (.input clocked by clk)
Endpoint  : reg_a[12].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
a[12].inpad[0] (.input)                                           0.000     1.000
$abc$1262$abc$741$li12_li12.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li12_li12.out[0] (.names)                       0.240     2.759
reg_a[12].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_a[12].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 30
Startpoint: a[11].inpad[0] (.input clocked by clk)
Endpoint  : reg_a[11].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
a[11].inpad[0] (.input)                                           0.000     1.000
$abc$1262$abc$741$li11_li11.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li11_li11.out[0] (.names)                       0.240     2.759
reg_a[11].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_a[11].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 31
Startpoint: a[1].inpad[0] (.input clocked by clk)
Endpoint  : reg_a[1].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
a[1].inpad[0] (.input)                                            0.000     1.000
$abc$1262$abc$741$li01_li01.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li01_li01.out[0] (.names)                       0.240     2.759
reg_a[1].D[0] (dffsre)                                            1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_a[1].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 32
Startpoint: a[9].inpad[0] (.input clocked by clk)
Endpoint  : reg_a[9].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
a[9].inpad[0] (.input)                                            0.000     1.000
$abc$1262$abc$741$li09_li09.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li09_li09.out[0] (.names)                       0.240     2.759
reg_a[9].D[0] (dffsre)                                            1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_a[9].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 33
Startpoint: a[8].inpad[0] (.input clocked by clk)
Endpoint  : reg_a[8].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
a[8].inpad[0] (.input)                                            0.000     1.000
$abc$1262$abc$741$li08_li08.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li08_li08.out[0] (.names)                       0.240     2.759
reg_a[8].D[0] (dffsre)                                            1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_a[8].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 34
Startpoint: a[7].inpad[0] (.input clocked by clk)
Endpoint  : reg_a[7].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
a[7].inpad[0] (.input)                                            0.000     1.000
$abc$1262$abc$741$li07_li07.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li07_li07.out[0] (.names)                       0.240     2.759
reg_a[7].D[0] (dffsre)                                            1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_a[7].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 35
Startpoint: a[6].inpad[0] (.input clocked by clk)
Endpoint  : reg_a[6].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
a[6].inpad[0] (.input)                                            0.000     1.000
$abc$1262$abc$741$li06_li06.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li06_li06.out[0] (.names)                       0.240     2.759
reg_a[6].D[0] (dffsre)                                            1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_a[6].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 36
Startpoint: a[5].inpad[0] (.input clocked by clk)
Endpoint  : reg_a[5].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
a[5].inpad[0] (.input)                                            0.000     1.000
$abc$1262$abc$741$li05_li05.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li05_li05.out[0] (.names)                       0.240     2.759
reg_a[5].D[0] (dffsre)                                            1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_a[5].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 37
Startpoint: a[4].inpad[0] (.input clocked by clk)
Endpoint  : reg_a[4].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
a[4].inpad[0] (.input)                                            0.000     1.000
$abc$1262$abc$741$li04_li04.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li04_li04.out[0] (.names)                       0.240     2.759
reg_a[4].D[0] (dffsre)                                            1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_a[4].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 38
Startpoint: a[3].inpad[0] (.input clocked by clk)
Endpoint  : reg_a[3].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
a[3].inpad[0] (.input)                                            0.000     1.000
$abc$1262$abc$741$li03_li03.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li03_li03.out[0] (.names)                       0.240     2.759
reg_a[3].D[0] (dffsre)                                            1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_a[3].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 39
Startpoint: a[2].inpad[0] (.input clocked by clk)
Endpoint  : reg_a[2].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              1.000     1.000
a[2].inpad[0] (.input)                                            0.000     1.000
$abc$1262$abc$741$li02_li02.in[0] (.names)                        1.519     2.519
$abc$1262$abc$741$li02_li02.out[0] (.names)                       0.240     2.759
reg_a[2].D[0] (dffsre)                                            1.519     4.278
data arrival time                                                           4.278

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clk.inpad[0] (.input)                                             0.000     6.800
reg_a[2].C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -4.278
---------------------------------------------------------------------------------
slack (MET)                                                                 3.978


#Path 40
Startpoint: reg_a[9].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].a[9] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_a[9].C[0] (dffsre)                                           1.519     1.519
reg_a[9].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
z_w[0].a[9] (RS_DSP2_MULTACC)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 41
Startpoint: reg_a[18].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].a[18] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_a[18].C[0] (dffsre)                                          1.519     1.519
reg_a[18].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
z_w[0].a[18] (RS_DSP2_MULTACC)                                   1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 42
Startpoint: reg_a[17].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].a[17] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_a[17].C[0] (dffsre)                                          1.519     1.519
reg_a[17].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
z_w[0].a[17] (RS_DSP2_MULTACC)                                   1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 43
Startpoint: reg_a[16].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].a[16] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_a[16].C[0] (dffsre)                                          1.519     1.519
reg_a[16].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
z_w[0].a[16] (RS_DSP2_MULTACC)                                   1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 44
Startpoint: reg_a[15].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].a[15] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_a[15].C[0] (dffsre)                                          1.519     1.519
reg_a[15].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
z_w[0].a[15] (RS_DSP2_MULTACC)                                   1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 45
Startpoint: reg_a[14].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].a[14] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_a[14].C[0] (dffsre)                                          1.519     1.519
reg_a[14].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
z_w[0].a[14] (RS_DSP2_MULTACC)                                   1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 46
Startpoint: reg_a[13].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].a[13] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_a[13].C[0] (dffsre)                                          1.519     1.519
reg_a[13].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
z_w[0].a[13] (RS_DSP2_MULTACC)                                   1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 47
Startpoint: reg_a[12].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].a[12] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_a[12].C[0] (dffsre)                                          1.519     1.519
reg_a[12].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
z_w[0].a[12] (RS_DSP2_MULTACC)                                   1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 48
Startpoint: reg_a[11].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].a[11] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_a[11].C[0] (dffsre)                                          1.519     1.519
reg_a[11].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
z_w[0].a[11] (RS_DSP2_MULTACC)                                   1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 49
Startpoint: reg_a[10].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].a[10] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_a[10].C[0] (dffsre)                                          1.519     1.519
reg_a[10].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
z_w[0].a[10] (RS_DSP2_MULTACC)                                   1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 50
Startpoint: reg_a[19].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].a[19] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_a[19].C[0] (dffsre)                                          1.519     1.519
reg_a[19].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
z_w[0].a[19] (RS_DSP2_MULTACC)                                   1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 51
Startpoint: reg_a[8].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].a[8] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_a[8].C[0] (dffsre)                                           1.519     1.519
reg_a[8].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
z_w[0].a[8] (RS_DSP2_MULTACC)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 52
Startpoint: reg_a[7].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].a[7] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_a[7].C[0] (dffsre)                                           1.519     1.519
reg_a[7].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
z_w[0].a[7] (RS_DSP2_MULTACC)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 53
Startpoint: reg_a[6].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].a[6] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_a[6].C[0] (dffsre)                                           1.519     1.519
reg_a[6].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
z_w[0].a[6] (RS_DSP2_MULTACC)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 54
Startpoint: reg_a[5].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].a[5] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_a[5].C[0] (dffsre)                                           1.519     1.519
reg_a[5].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
z_w[0].a[5] (RS_DSP2_MULTACC)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 55
Startpoint: reg_a[4].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].a[4] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_a[4].C[0] (dffsre)                                           1.519     1.519
reg_a[4].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
z_w[0].a[4] (RS_DSP2_MULTACC)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 56
Startpoint: reg_a[3].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].a[3] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_a[3].C[0] (dffsre)                                           1.519     1.519
reg_a[3].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
z_w[0].a[3] (RS_DSP2_MULTACC)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 57
Startpoint: reg_a[2].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].a[2] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_a[2].C[0] (dffsre)                                           1.519     1.519
reg_a[2].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
z_w[0].a[2] (RS_DSP2_MULTACC)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 58
Startpoint: reg_a[1].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].a[1] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_a[1].C[0] (dffsre)                                           1.519     1.519
reg_a[1].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
z_w[0].a[1] (RS_DSP2_MULTACC)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 59
Startpoint: reg_b[8].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].b[8] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_b[8].C[0] (dffsre)                                           1.519     1.519
reg_b[8].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
z_w[0].b[8] (RS_DSP2_MULTACC)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 60
Startpoint: reg_b[17].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].b[17] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_b[17].C[0] (dffsre)                                          1.519     1.519
reg_b[17].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
z_w[0].b[17] (RS_DSP2_MULTACC)                                   1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 61
Startpoint: reg_b[16].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].b[16] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_b[16].C[0] (dffsre)                                          1.519     1.519
reg_b[16].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
z_w[0].b[16] (RS_DSP2_MULTACC)                                   1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 62
Startpoint: reg_b[15].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].b[15] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_b[15].C[0] (dffsre)                                          1.519     1.519
reg_b[15].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
z_w[0].b[15] (RS_DSP2_MULTACC)                                   1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 63
Startpoint: reg_b[14].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].b[14] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_b[14].C[0] (dffsre)                                          1.519     1.519
reg_b[14].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
z_w[0].b[14] (RS_DSP2_MULTACC)                                   1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 64
Startpoint: reg_b[13].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].b[13] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_b[13].C[0] (dffsre)                                          1.519     1.519
reg_b[13].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
z_w[0].b[13] (RS_DSP2_MULTACC)                                   1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 65
Startpoint: reg_b[12].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].b[12] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_b[12].C[0] (dffsre)                                          1.519     1.519
reg_b[12].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
z_w[0].b[12] (RS_DSP2_MULTACC)                                   1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 66
Startpoint: reg_b[11].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].b[11] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_b[11].C[0] (dffsre)                                          1.519     1.519
reg_b[11].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
z_w[0].b[11] (RS_DSP2_MULTACC)                                   1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 67
Startpoint: reg_b[10].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].b[10] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_b[10].C[0] (dffsre)                                          1.519     1.519
reg_b[10].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
z_w[0].b[10] (RS_DSP2_MULTACC)                                   1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 68
Startpoint: reg_b[9].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].b[9] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_b[9].C[0] (dffsre)                                           1.519     1.519
reg_b[9].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
z_w[0].b[9] (RS_DSP2_MULTACC)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 69
Startpoint: reg_a[0].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].a[0] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_a[0].C[0] (dffsre)                                           1.519     1.519
reg_a[0].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
z_w[0].a[0] (RS_DSP2_MULTACC)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 70
Startpoint: reg_b[7].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].b[7] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_b[7].C[0] (dffsre)                                           1.519     1.519
reg_b[7].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
z_w[0].b[7] (RS_DSP2_MULTACC)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 71
Startpoint: reg_b[6].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].b[6] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_b[6].C[0] (dffsre)                                           1.519     1.519
reg_b[6].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
z_w[0].b[6] (RS_DSP2_MULTACC)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 72
Startpoint: reg_b[5].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].b[5] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_b[5].C[0] (dffsre)                                           1.519     1.519
reg_b[5].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
z_w[0].b[5] (RS_DSP2_MULTACC)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 73
Startpoint: reg_b[4].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].b[4] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_b[4].C[0] (dffsre)                                           1.519     1.519
reg_b[4].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
z_w[0].b[4] (RS_DSP2_MULTACC)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 74
Startpoint: reg_b[3].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].b[3] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_b[3].C[0] (dffsre)                                           1.519     1.519
reg_b[3].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
z_w[0].b[3] (RS_DSP2_MULTACC)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 75
Startpoint: reg_b[2].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].b[2] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_b[2].C[0] (dffsre)                                           1.519     1.519
reg_b[2].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
z_w[0].b[2] (RS_DSP2_MULTACC)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 76
Startpoint: reg_b[1].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].b[1] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_b[1].C[0] (dffsre)                                           1.519     1.519
reg_b[1].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
z_w[0].b[1] (RS_DSP2_MULTACC)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#Path 77
Startpoint: reg_b[0].Q[0] (dffsre clocked by clk)
Endpoint  : z_w[0].b[0] (RS_DSP2_MULTACC clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
reg_b[0].C[0] (dffsre)                                           1.519     1.519
reg_b[0].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
z_w[0].b[0] (RS_DSP2_MULTACC)                                    1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_w[0].clk[0] (RS_DSP2_MULTACC)                                  1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.200     8.119
data required time                                                         8.119
--------------------------------------------------------------------------------
data required time                                                         8.119
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.372


#End of timing report
