
---------- Begin Simulation Statistics ----------
final_tick                               926049695511500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  24668                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829068                       # Number of bytes of host memory used
host_op_rate                                    41504                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   405.39                       # Real time elapsed on the host
host_tick_rate                               24895333                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16825012                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010092                       # Number of seconds simulated
sim_ticks                                 10092229000                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     88.89%     88.89% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::MemRead                        2     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       159067                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        320245                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5023197                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       572221                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6103771                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2847959                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5023197                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2175238                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         6127307                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               5                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       270775                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          16205965                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12084833                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       572221                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2315914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        994231                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19508255                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16824994                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17201066                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.978137                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.163106                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     12792138     74.37%     74.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1230366      7.15%     81.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       809504      4.71%     86.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       508433      2.96%     89.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       259444      1.51%     90.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       322042      1.87%     92.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       145869      0.85%     93.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       139039      0.81%     94.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       994231      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17201066                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              36688                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16806537                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1871375                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        18457      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14350129     85.29%     85.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10952      0.07%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1853031     11.01%     96.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       555737      3.30%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18344      0.11%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18344      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16824994                       # Class of committed instruction
system.switch_cpus.commit.refs                2445456                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16824994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.018444                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.018444                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       8599475                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       43529381                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3949431                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6453023                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         573511                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        606329                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3275703                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                370565                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1041254                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3343                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             6127307                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4675185                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14637766                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        171549                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29448107                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         1147022                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.303566                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4970497                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2847964                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.458951                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     20181774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.369361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.251968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11713068     58.04%     58.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           687172      3.40%     61.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           851941      4.22%     65.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           953206      4.72%     70.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           475177      2.35%     72.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           428918      2.13%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           972912      4.82%     79.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           110578      0.55%     80.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3988802     19.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     20181774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             18394                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            18597                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       647609                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3625731                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.553415                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4850593                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1040113                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2711802                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4012891                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        63024                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1527137                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36333421                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3810480                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1296318                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      31354811                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10223                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         573511                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         13945                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       129557                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       120996                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1353                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2012                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2141496                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       953052                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         2012                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       448770                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       198839                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          29887624                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              30264394                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.724689                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21659218                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.499392                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               30400422                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         41059467                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25568226                       # number of integer regfile writes
system.switch_cpus.ipc                       0.495431                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.495431                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       126515      0.39%      0.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27418859     83.98%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        13823      0.04%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3989080     12.22%     96.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1065010      3.26%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        19416      0.06%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        18428      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       32651131                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           38490                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        76348                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        36805                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        49596                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              488395                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014958                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          408638     83.67%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     83.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          78886     16.15%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           225      0.05%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          623      0.13%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           23      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       32974521                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     86017462                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30227589                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     55793860                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36333421                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          32651131                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19508252                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       121381                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     19604200                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     20181774                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.617852                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.208444                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11325702     56.12%     56.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1169582      5.80%     61.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1633085      8.09%     70.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1566709      7.76%     77.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1571178      7.79%     85.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1201775      5.95%     91.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       957427      4.74%     96.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       573425      2.84%     99.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182891      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     20181774                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.617639                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4675185                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       490152                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       580594                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4012891                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1527137                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        13023094                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 20184438                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8232141                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20843696                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         134896                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4373030                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents        252934                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     100288036                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       40941385                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50522362                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6500700                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            266                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         573511                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        502387                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29678439                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        22976                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     57667753                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1732286                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             52540084                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            75668138                       # The number of ROB writes
system.switch_cpus.timesIdled                      31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       296560                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        61798                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       594198                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          61798                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926049695511500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             161091                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6729                       # Transaction distribution
system.membus.trans_dist::CleanEvict           152338                       # Transaction distribution
system.membus.trans_dist::ReadExReq                85                       # Transaction distribution
system.membus.trans_dist::ReadExResp               85                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        161093                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       481421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       481421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 481421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10745920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10745920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10745920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            161178                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  161178    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              161178                       # Request fanout histogram
system.membus.reqLayer2.occupancy           378976000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          865442750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  10092229000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926049695511500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 926049695511500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926049695511500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            297078                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22996                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          436614                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             556                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            50                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       297032                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       891732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                891832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20086464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20089664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          163050                       # Total snoops (count)
system.tol2bus.snoopTraffic                    430656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           460688                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.134143                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.340806                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 398890     86.59%     86.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  61798     13.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             460688                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          313364000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446373000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             72000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926049695511500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       136459                       # number of demand (read+write) hits
system.l2.demand_hits::total                   136459                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       136459                       # number of overall hits
system.l2.overall_hits::total                  136459                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           48                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       161127                       # number of demand (read+write) misses
system.l2.demand_misses::total                 161179                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           48                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       161127                       # number of overall misses
system.l2.overall_misses::total                161179                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3818000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  14240719000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14244537000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3818000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  14240719000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14244537000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       297586                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297638                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       297586                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297638                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.541447                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.541527                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.541447                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.541527                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79541.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 88381.953366                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88377.127293                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79541.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88381.953366                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88377.127293                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6729                       # number of writebacks
system.l2.writebacks::total                      6729                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       161127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            161175                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       161127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           161175                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3338000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  12629479000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12632817000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3338000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  12629479000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12632817000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.541447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.541514                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.541447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.541514                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69541.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 78382.139555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78379.506747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69541.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 78382.139555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78379.506747                       # average overall mshr miss latency
system.l2.replacements                         163050                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        16267                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16267                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        16267                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16267                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        57817                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         57817                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          471                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   471                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           85                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  85                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      4489500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4489500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.152878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.152878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 52817.647059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52817.647059                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           85                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             85                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      3639500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3639500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.152878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.152878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 42817.647059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 42817.647059                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3818000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3818000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           48                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79541.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        76360                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           48                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           48                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3338000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3338000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69541.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69541.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       135988                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            135988                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       161042                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          161044                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  14236229500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14236229500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       297030                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        297032                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.542174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.542177                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88400.724656                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88399.626810                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       161042                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       161042                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  12625839500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12625839500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.542174                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.542171                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78400.910942                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78400.910942                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926049695511500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2032.685453                       # Cycle average of tags in use
system.l2.tags.total_refs                      531427                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    163050                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.259289                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              926039603283000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.045703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.022632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.051662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.682402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1992.883054                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.019065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.973087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992522                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          365                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1062                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          621                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2541890                       # Number of tag accesses
system.l2.tags.data_accesses                  2541890                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926049695511500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10311936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10315264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       430656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          430656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       161124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              161176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         6729                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6729                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             12683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             12683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       304393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1021769918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1022099677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        12683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       304393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           317076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       42672040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             42672040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       42672040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            12683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            12683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       304393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1021769918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1064771717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    159113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000470392250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          389                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          389                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              312524                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5970                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      161174                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6729                       # Number of write requests accepted
system.mem_ctrls.readBursts                    161174                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6729                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2013                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   347                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              335                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3020568750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  795805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6004837500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18978.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37728.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    90054                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5588                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                161174                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6729                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   63361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   31166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        69863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    151.589024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.008277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   170.146219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        44392     63.54%     63.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12720     18.21%     81.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4738      6.78%     88.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3141      4.50%     93.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2230      3.19%     96.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1400      2.00%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          706      1.01%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          306      0.44%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          230      0.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        69863                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     408.547558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    378.751105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    200.241480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           42     10.80%     10.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          176     45.24%     56.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          102     26.22%     82.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           35      9.00%     91.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           16      4.11%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           11      2.83%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.77%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           389                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.331620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.315924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.736075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              321     82.52%     82.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      2.06%     84.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               59     15.17%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           389                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10186304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  128832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  406592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10315136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               430656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1009.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        40.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1022.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10092146000                       # Total gap between requests
system.mem_ctrls.avgGap                      60107.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10183232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       406592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 304392.617329630593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1009017135.857698082924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 40287631.206148810685                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       161126                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6729                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1362500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6003475000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 240543292750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28385.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     37259.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35747257.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            246251460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            130870575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           561089760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           18484020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     796573440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3786362370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        686873280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6226504905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        616.960327                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1752062250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    336960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8003196750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            252634620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            134259510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           575319780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           14678640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     796573440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3697986150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        761296320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6232748460                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        617.578977                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1946146250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    336960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7809112750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10092219000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926049695511500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4675102                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4675111                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4675102                       # number of overall hits
system.cpu.icache.overall_hits::total         4675111                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           83                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             85                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           83                       # number of overall misses
system.cpu.icache.overall_misses::total            85                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5952000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5952000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5952000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5952000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4675185                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4675196                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4675185                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4675196                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71710.843373                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70023.529412                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71710.843373                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70023.529412                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           35                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           48                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3890500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3890500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3890500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3890500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81052.083333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81052.083333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81052.083333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81052.083333                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4675102                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4675111                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           83                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            85                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5952000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5952000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4675185                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4675196                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71710.843373                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70023.529412                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3890500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3890500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 81052.083333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81052.083333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926049695511500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000539                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000022                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000518                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9350442                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9350442                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926049695511500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926049695511500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926049695511500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926049695511500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926049695511500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926049695511500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926049695511500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3273870                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3273870                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3273870                       # number of overall hits
system.cpu.dcache.overall_hits::total         3273870                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       391157                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         391159                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       391157                       # number of overall misses
system.cpu.dcache.overall_misses::total        391159                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  19902784997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  19902784997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  19902784997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  19902784997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3665027                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3665029                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3665027                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3665029                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.106727                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.106727                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.106727                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.106727                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 50881.832607                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50881.572448                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 50881.832607                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50881.572448                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4787024                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1524                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            140611                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              43                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.044449                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    35.441860                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16267                       # number of writebacks
system.cpu.dcache.writebacks::total             16267                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        93571                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        93571                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        93571                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        93571                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       297586                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297586                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       297586                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       297586                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16134848497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16134848497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  16134848497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16134848497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.081196                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.081196                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.081196                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.081196                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 54219.111440                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54219.111440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 54219.111440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54219.111440                       # average overall mshr miss latency
system.cpu.dcache.replacements                 296560                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2699782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2699782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       390601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        390603                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  19891946000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19891946000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3090383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3090385                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.126392                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.126393                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 50926.510685                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50926.249926                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        93571                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        93571                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       297030                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       297030                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  16124565500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16124565500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.096114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.096114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 54285.982897                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54285.982897                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       574088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          556                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          556                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     10838997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10838997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000968                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000968                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19494.598921                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19494.598921                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     10282997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10282997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000968                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000968                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18494.598921                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18494.598921                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926049695511500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.011113                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3563018                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            296560                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.014493                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.011113                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          632                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7627642                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7627642                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926120307189500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  28635                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829540                       # Number of bytes of host memory used
host_op_rate                                    46485                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1396.92                       # Real time elapsed on the host
host_tick_rate                               50548229                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64935291                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.070612                       # Number of seconds simulated
sim_ticks                                 70611678000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       837732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1675464                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     14079738                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1576526                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     15684067                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      6904330                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     14079738                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      7175408                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        15754776                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               1                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       917047                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          46221870                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         33423900                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1576526                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5701003                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2441727                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     51658252                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48110279                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    133153850                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.361313                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.334460                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    118984735     89.36%     89.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4268004      3.21%     92.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3099236      2.33%     94.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1698606      1.28%     96.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1225737      0.92%     97.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       762061      0.57%     97.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       415292      0.31%     97.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       258452      0.19%     98.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2441727      1.83%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    133153850                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45712                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          47982690                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5539103                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       127589      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40505971     84.19%     84.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27174      0.06%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5516247     11.47%     95.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1887586      3.92%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        22856      0.05%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22856      0.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48110279                       # Class of committed instruction
system.switch_cpus.commit.refs                7449545                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48110279                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.707445                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.707445                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     113120661                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      121222080                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8535667                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15618736                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1581456                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2366316                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             8837124                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                518796                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3333849                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                469557                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            15754776                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          10459787                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             128262079                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        388388                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               85261151                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3162912                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.111559                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     11379301                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      6904331                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.603733                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    141222836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.952295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.409210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        118752997     84.09%     84.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1773313      1.26%     85.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1647821      1.17%     86.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1895640      1.34%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1356184      0.96%     88.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1057330      0.75%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2174232      1.54%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           549421      0.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12015898      8.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    141222836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             23031                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            23075                       # number of floating regfile writes
system.switch_cpus.idleCycles                     520                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1920575                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8745045                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.586062                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12947957                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3332143                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7140107                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11311858                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       206190                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4851979                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     99768253                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9615814                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3645515                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      82765654                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          15696                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11025803                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1581456                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11104411                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       205127                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       431475                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11618                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         7706                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5772775                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2941541                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         7706                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1385093                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       535482                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85796203                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              80549764                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.677492                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          58126224                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.570371                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               81028116                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        113900521                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        68180440                       # number of integer regfile writes
system.switch_cpus.ipc                       0.212429                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.212429                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       825744      0.96%      0.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      71870352     83.17%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47450      0.05%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10160067     11.76%     95.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3460380      4.00%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        24055      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23119      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       86411167                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           48038                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        95264                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45979                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        59994                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1109295                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012837                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          999402     90.09%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     90.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         108499      9.78%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           530      0.05%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          720      0.06%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          144      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       86646680                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    315419158                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     80503785                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    151373379                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           99768247                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          86411167                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            6                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     51658149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       359955                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     59380164                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    141222836                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.611878                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.577702                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    117165782     82.97%     82.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4239990      3.00%     85.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4639903      3.29%     89.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3543687      2.51%     91.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3460406      2.45%     94.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3452850      2.44%     96.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2516043      1.78%     98.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1575222      1.12%     99.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       628953      0.45%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    141222836                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.611876                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            10459787                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1159826                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1098524                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11311858                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4851979                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        32773232                       # number of misc regfile reads
system.switch_cpus.numCycles                141223356                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        31254405                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62106124                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         232392                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9899721                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           1765                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        472260                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     283440751                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      113638471                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    142565560                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16228981                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       81025875                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1581456                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      82258273                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         80459656                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        28990                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    167650497                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           8110976                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            230480654                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           207701165                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1001515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       551279                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2003033                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         551280                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  70611678000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             369763                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       485816                       # Transaction distribution
system.membus.trans_dist::CleanEvict           351913                       # Transaction distribution
system.membus.trans_dist::ReadExReq            467974                       # Transaction distribution
system.membus.trans_dist::ReadExResp           467974                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        369761                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2513201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2513201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2513201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     84707392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     84707392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                84707392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            837735                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  837735    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              837735                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3900750000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4642431750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  70611678000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  70611678000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  70611678000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  70611678000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            516947                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       998023                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1246130                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484576                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484576                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             9                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516934                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3004538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3004556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     96878144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96878720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1242639                       # Total snoops (count)
system.tol2bus.snoopTraffic                  31092224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2244158                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.245653                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.430475                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1692875     75.43%     75.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 551282     24.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2244158                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1513723500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1502271000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             13500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  70611678000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       163785                       # number of demand (read+write) hits
system.l2.demand_hits::total                   163785                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       163785                       # number of overall hits
system.l2.overall_hits::total                  163785                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       837725                       # number of demand (read+write) misses
system.l2.demand_misses::total                 837734                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            9                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       837725                       # number of overall misses
system.l2.overall_misses::total                837734                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       789000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  81129448000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      81130237000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       789000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  81129448000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     81130237000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1001510                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001519                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1001510                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001519                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.836462                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.836463                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.836462                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.836463                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 96844.964636                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96844.866031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 96844.964636                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96844.866031                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              485816                       # number of writebacks
system.l2.writebacks::total                    485816                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       837725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            837734                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       837725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           837734                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       699000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  72752168000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  72752867000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       699000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  72752168000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  72752867000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.836462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.836463                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.836462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.836463                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 86844.928825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86844.830221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 86844.928825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86844.830221                       # average overall mshr miss latency
system.l2.replacements                        1242639                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       512207                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           512207                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       512207                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       512207                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       146368                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        146368                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        16602                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16602                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       467974                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              467974                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  45506842000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45506842000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       484576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.965739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.965739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97242.244227                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97242.244227                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       467974                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         467974                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  40827102000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40827102000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.965739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.965739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87242.244227                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87242.244227                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       789000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       789000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87666.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87666.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       699000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       699000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77666.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77666.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       147183                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            147183                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       369751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          369751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  35622606000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  35622606000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.715277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.715277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 96342.149176                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96342.149176                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       369751                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       369751                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  31925066000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31925066000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.715277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.715277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86342.068040                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86342.068040                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  70611678000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     1861617                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1244687                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.495651                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     595.130627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.022158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1452.847216                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.290591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.709398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1006                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          921                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9254763                       # Number of tag accesses
system.l2.tags.data_accesses                  9254763                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  70611678000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     53614592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           53615168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     31092224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        31092224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       837728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              837737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       485816                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             485816                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         8157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    759287890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             759296047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         8157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             8157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      440326939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            440326939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      440326939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         8157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    759287890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1199622986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    485413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    835052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000425408250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        28783                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        28783                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2022647                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             457445                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      837735                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     485816                       # Number of write requests accepted
system.mem_ctrls.readBursts                    837735                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   485816                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2674                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   403                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             51349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             50953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             51427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             54653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             53972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             55055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             54117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             52199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             50416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            51853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            51392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            51480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            50865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            51857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            51364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             29717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             31620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             29397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            30068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            29834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30065                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22397743750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4175305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             38055137500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26821.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45571.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137041                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   91937                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                18.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                837735                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               485816                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  591474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  142487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   70495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   30604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  29016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  29044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  29576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1091487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.427964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.131746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    58.928318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       960307     87.98%     87.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       115307     10.56%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6093      0.56%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3682      0.34%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2534      0.23%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1518      0.14%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          832      0.08%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          458      0.04%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          756      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1091487                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.010736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.942576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.810880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         27739     96.37%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          361      1.25%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          484      1.68%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          129      0.45%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           38      0.13%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           21      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            5      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28783                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.864469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.841454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.887617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12901     44.82%     44.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7502     26.06%     70.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7790     27.06%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              562      1.95%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28783                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               53443904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  171136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31066240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                53615040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31092224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       756.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       439.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    759.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    440.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   70611413500                       # Total gap between requests
system.mem_ctrls.avgGap                      53349.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     53443328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     31066240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 8157.290922898052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 756862455.527540445328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 439958954.098215878010                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       837726                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       485816                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       328000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  38054809500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1738138672000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36444.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     45426.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3577771.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    17.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3839235120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2040586680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2937581640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1246880520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5573555520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30921924300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1075368960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47635132740                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        674.607007                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2533305000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2357680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  65720693000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3954024900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2101606485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3024753900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1286959680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5573555520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30967107060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1037320320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47945327865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        678.999979                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2433506250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2357680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  65820491750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    80703897000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926120307189500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     15134875                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15134884                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     15134875                       # number of overall hits
system.cpu.icache.overall_hits::total        15134884                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           97                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             99                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           97                       # number of overall misses
system.cpu.icache.overall_misses::total            99                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7105000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7105000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7105000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7105000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     15134972                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15134983                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     15134972                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15134983                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73247.422680                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71767.676768                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73247.422680                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71767.676768                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           40                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           40                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           57                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4693000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4693000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4693000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4693000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82333.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82333.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     15134875                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15134884                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           97                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            99                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7105000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7105000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     15134972                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15134983                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73247.422680                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71767.676768                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           40                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4693000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4693000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926120307189500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004899                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15134943                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                59                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          256524.457627                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000174                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004725                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30270025                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30270025                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926120307189500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926120307189500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926120307189500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926120307189500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926120307189500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926120307189500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926120307189500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     12241415                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12241415                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12241415                       # number of overall hits
system.cpu.dcache.overall_hits::total        12241415                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1631874                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1631876                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1631874                       # number of overall misses
system.cpu.dcache.overall_misses::total       1631876                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 115984288993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 115984288993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 115984288993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 115984288993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13873289                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13873291                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13873289                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13873291                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.117627                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.117627                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.117627                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.117627                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 71074.291883                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71074.204776                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 71074.291883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71074.204776                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     14760357                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4865                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            364035                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             102                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.546533                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    47.696078                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       528474                       # number of writebacks
system.cpu.dcache.writebacks::total            528474                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       332778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       332778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       332778                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       332778                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1299096                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1299096                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1299096                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1299096                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 100729760493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 100729760493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 100729760493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 100729760493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.093640                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.093640                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.093640                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.093640                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 77538.350124                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77538.350124                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 77538.350124                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77538.350124                       # average overall mshr miss latency
system.cpu.dcache.replacements                1298074                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10240824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10240824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1146736                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1146738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  68861213000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  68861213000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11387560                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11387562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.100701                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.100701                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60049.752515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60049.647784                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       332772                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       332772                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       813964                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       813964                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  54091897000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  54091897000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.071478                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.071478                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 66454.900954                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66454.900954                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2000591                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000591                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       485138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  47123075993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47123075993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.195169                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.195169                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 97133.343488                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97133.343488                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       485132                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485132                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  46637863493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  46637863493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.195167                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.195167                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 96134.378876                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96134.378876                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926120307189500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.089187                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13540513                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1299098                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.423011                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.089187                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          722                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29045680                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29045680                       # Number of data accesses

---------- End Simulation Statistics   ----------
