#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Jun 12 17:46:28 2017
# Process ID: 22013
# Current directory: /home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22018 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1070.461 ; gain = 135.082 ; free physical = 8531 ; free virtual = 29057
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_c_shift_ram_0_0' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/realtime/design_1_c_shift_ram_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_shift_ram_0_0' (1#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/realtime/design_1_c_shift_ram_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_c_shift_ram_1_0' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/realtime/design_1_c_shift_ram_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_shift_ram_1_0' (2#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/realtime/design_1_c_shift_ram_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_c_shift_ram_2_0' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/realtime/design_1_c_shift_ram_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_shift_ram_2_0' (3#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/realtime/design_1_c_shift_ram_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (4#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 3 given [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.srcs/sources_1/bd/design_1/hdl/design_1.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_fadd_0_0' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/realtime/design_1_fadd_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fadd_0_0' (5#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/realtime/design_1_fadd_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_util_reduced_logic_0_0' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/realtime/design_1_util_reduced_logic_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_reduced_logic_0_0' (6#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/realtime/design_1_util_reduced_logic_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_util_reduced_logic_1_0' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/realtime/design_1_util_reduced_logic_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_reduced_logic_1_0' (7#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/realtime/design_1_util_reduced_logic_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (8#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (9#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (10#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1110.938 ; gain = 175.559 ; free physical = 8489 ; free virtual = 29016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1110.938 ; gain = 175.559 ; free physical = 8489 ; free virtual = 29016
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_c_shift_ram_0_0' instantiated as 'design_1_i/c_shift_ram_0' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.srcs/sources_1/bd/design_1/hdl/design_1.v:36]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_c_shift_ram_1_0' instantiated as 'design_1_i/c_shift_ram_1' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.srcs/sources_1/bd/design_1/hdl/design_1.v:40]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_c_shift_ram_2_0' instantiated as 'design_1_i/c_shift_ram_2' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.srcs/sources_1/bd/design_1/hdl/design_1.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_0' instantiated as 'design_1_i/clk_wiz_0' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.srcs/sources_1/bd/design_1/hdl/design_1.v:48]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_fadd_0_0' instantiated as 'design_1_i/fadd_0' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.srcs/sources_1/bd/design_1/hdl/design_1.v:52]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_util_reduced_logic_0_0' instantiated as 'design_1_i/util_reduced_logic_0' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.srcs/sources_1/bd/design_1/hdl/design_1.v:57]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_util_reduced_logic_1_0' instantiated as 'design_1_i/util_reduced_logic_1' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.srcs/sources_1/bd/design_1/hdl/design_1.v:60]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconcat_0_0' instantiated as 'design_1_i/xlconcat_0' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.srcs/sources_1/bd/design_1/hdl/design_1.v:63]
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/dcp/design_1_fadd_0_0_in_context.xdc] for cell 'design_1_i/fadd_0'
Finished Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/dcp/design_1_fadd_0_0_in_context.xdc] for cell 'design_1_i/fadd_0'
Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/dcp_2/design_1_c_shift_ram_0_0_in_context.xdc] for cell 'design_1_i/c_shift_ram_0'
Finished Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/dcp_2/design_1_c_shift_ram_0_0_in_context.xdc] for cell 'design_1_i/c_shift_ram_0'
Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/dcp_3/design_1_c_shift_ram_0_0_in_context.xdc] for cell 'design_1_i/c_shift_ram_1'
Finished Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/dcp_3/design_1_c_shift_ram_0_0_in_context.xdc] for cell 'design_1_i/c_shift_ram_1'
Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/dcp_4/design_1_c_shift_ram_2_0_in_context.xdc] for cell 'design_1_i/c_shift_ram_2'
Finished Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/dcp_4/design_1_c_shift_ram_2_0_in_context.xdc] for cell 'design_1_i/c_shift_ram_2'
Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/dcp_5/design_1_util_reduced_logic_0_0_in_context.xdc] for cell 'design_1_i/util_reduced_logic_0'
Finished Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/dcp_5/design_1_util_reduced_logic_0_0_in_context.xdc] for cell 'design_1_i/util_reduced_logic_0'
Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/dcp_6/design_1_util_reduced_logic_1_0_in_context.xdc] for cell 'design_1_i/util_reduced_logic_1'
Finished Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/dcp_6/design_1_util_reduced_logic_1_0_in_context.xdc] for cell 'design_1_i/util_reduced_logic_1'
Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/dcp_7/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Finished Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/dcp_7/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/dcp_8/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/dcp_8/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/tansei/Desktop/hardware_kadai/vivado/Arty_Master.xdc]
Finished Parsing XDC File [/home/tansei/Desktop/hardware_kadai/vivado/Arty_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tansei/Desktop/hardware_kadai/vivado/Arty_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1387.457 ; gain = 0.004 ; free physical = 8275 ; free virtual = 28806
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1387.457 ; gain = 452.078 ; free physical = 8274 ; free virtual = 28805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1387.457 ; gain = 452.078 ; free physical = 8274 ; free virtual = 28805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/dcp_8/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/.Xil/Vivado-22013-ispc2016/dcp_8/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_shift_ram_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_shift_ram_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_shift_ram_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/fadd_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_reduced_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_reduced_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1387.457 ; gain = 452.078 ; free physical = 8274 ; free virtual = 28805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1387.457 ; gain = 452.078 ; free physical = 8274 ; free virtual = 28805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1387.457 ; gain = 452.078 ; free physical = 8270 ; free virtual = 28801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1387.457 ; gain = 452.078 ; free physical = 8269 ; free virtual = 28800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1387.457 ; gain = 452.078 ; free physical = 8269 ; free virtual = 28800
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1395.461 ; gain = 460.082 ; free physical = 8261 ; free virtual = 28792
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1395.465 ; gain = 460.086 ; free physical = 8261 ; free virtual = 28792
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1395.465 ; gain = 460.086 ; free physical = 8261 ; free virtual = 28792
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1395.465 ; gain = 460.086 ; free physical = 8261 ; free virtual = 28792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1395.465 ; gain = 460.086 ; free physical = 8261 ; free virtual = 28792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1395.465 ; gain = 460.086 ; free physical = 8261 ; free virtual = 28792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1395.465 ; gain = 460.086 ; free physical = 8261 ; free virtual = 28792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_c_shift_ram_0_0        |         1|
|2     |design_1_c_shift_ram_1_0        |         1|
|3     |design_1_c_shift_ram_2_0        |         1|
|4     |design_1_clk_wiz_0_0            |         1|
|5     |design_1_fadd_0_0               |         1|
|6     |design_1_util_reduced_logic_0_0 |         1|
|7     |design_1_util_reduced_logic_1_0 |         1|
|8     |design_1_xlconcat_0_0           |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_c_shift_ram_0_0        |     1|
|2     |design_1_c_shift_ram_1_0        |     1|
|3     |design_1_c_shift_ram_2_0        |     1|
|4     |design_1_clk_wiz_0_0            |     1|
|5     |design_1_fadd_0_0               |     1|
|6     |design_1_util_reduced_logic_0_0 |     1|
|7     |design_1_util_reduced_logic_1_0 |     1|
|8     |design_1_xlconcat_0_0           |     1|
|9     |IBUF                            |     1|
|10    |OBUF                            |     2|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   107|
|2     |  design_1_i |design_1 |   104|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1395.465 ; gain = 460.086 ; free physical = 8261 ; free virtual = 28792
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1395.465 ; gain = 103.480 ; free physical = 8270 ; free virtual = 28801
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1395.469 ; gain = 460.090 ; free physical = 8270 ; free virtual = 28801
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1400.465 ; gain = 397.582 ; free physical = 8258 ; free virtual = 28788
INFO: [Common 17-1381] The checkpoint '/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1400.465 ; gain = 0.000 ; free physical = 8254 ; free virtual = 28785
INFO: [Common 17-206] Exiting Vivado at Mon Jun 12 17:46:52 2017...
