static int F_1 ( struct V_1 * V_2 )\r\n{\r\nreturn ( V_2 -> V_3 >= V_4 && ! F_2 ( V_2 ) )\r\n|| V_2 -> V_3 == V_5\r\n|| V_2 -> V_3 == V_6\r\n|| V_2 -> V_3 == V_7 ;\r\n}\r\nint F_3 ( struct V_1 * V_2 )\r\n{\r\nreturn ( F_4 ( V_8 ) & 0x7 ) + 1 ;\r\n}\r\nint F_5 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_9 = ( F_4 ( V_8 ) & 0xF0 ) >> 4 ;\r\nswitch ( V_9 ) {\r\ncase 0x0 : return 8 ;\r\ncase 0x1 : return 16 ;\r\ncase 0x2 : return 20 ;\r\ncase 0x3 : return 24 ;\r\ncase 0x4 : return 32 ;\r\n}\r\nF_6 ( V_2 -> V_10 , L_1 ,\r\n( int ) V_9 ) ;\r\nreturn 16 ;\r\n}\r\nint F_7 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_9 = F_4 ( V_8 ) ;\r\nT_1 V_11 ;\r\nif ( V_9 & 0x4000 )\r\nV_11 = 44100 ;\r\nelse\r\nV_11 = 48000 ;\r\nV_11 *= ( ( V_9 >> 11 ) & 0x7 ) + 1 ;\r\nV_11 /= ( ( V_9 >> 8 ) & 0x7 ) + 1 ;\r\nreturn V_11 ;\r\n}\r\nT_2 F_8 ( struct V_1 * V_2 )\r\n{\r\nreturn F_4 ( V_12 ) & 0xff ;\r\n}\r\nT_2 F_9 ( struct V_1 * V_2 )\r\n{\r\nreturn ( F_4 ( V_12 ) >> 8 ) & 0xff ;\r\n}\r\nvoid F_10 ( struct V_1 * V_2 )\r\n{\r\nF_11 ( & V_2 -> V_13 ,\r\nV_14 + F_12 ( V_15 ) ) ;\r\n}\r\nstatic void F_13 ( unsigned long V_16 )\r\n{\r\nstruct V_1 * V_2 = (struct V_1 * ) V_16 ;\r\nstruct V_17 * V_10 = V_2 -> V_18 ;\r\nint V_19 = F_3 ( V_2 ) ;\r\nint V_20 = F_7 ( V_2 ) ;\r\nint V_21 = F_5 ( V_2 ) ;\r\nT_2 V_22 = F_8 ( V_2 ) ;\r\nT_2 V_23 = F_9 ( V_2 ) ;\r\nstruct V_24 * V_25 ;\r\nint V_26 = 0 , V_27 = 0 ;\r\nV_26 |= V_19 != V_2 -> V_28 ;\r\nV_26 |= V_20 != V_2 -> V_29 ;\r\nV_26 |= V_21 != V_2 -> V_30 ;\r\nV_26 |= V_22 != V_2 -> V_31 ;\r\nV_26 |= V_23 != V_2 -> V_32 ;\r\nif ( V_26 ) {\r\nV_2 -> V_28 = V_19 ;\r\nV_2 -> V_29 = V_20 ;\r\nV_2 -> V_30 = V_21 ;\r\nV_2 -> V_31 = V_22 ;\r\nV_2 -> V_32 = V_23 ;\r\n}\r\nF_14 (encoder, &dev->mode_config.encoder_list, head) {\r\nstruct V_33 * V_33 = F_15 ( V_25 ) ;\r\nV_27 |= V_33 -> V_34 ;\r\nif ( V_26 || F_16 ( V_25 ) )\r\nF_17 ( V_25 ) ;\r\n}\r\nif ( V_27 )\r\nF_10 ( V_2 ) ;\r\n}\r\nstatic void F_18 ( struct V_1 * V_2 , bool V_35 )\r\n{\r\nT_3 V_9 = 0 ;\r\nF_19 ( L_2 , V_35 ? L_3 : L_4 ) ;\r\nif ( F_20 ( V_2 ) ) {\r\nif ( V_35 ) {\r\nV_9 |= 0x81000000 ;\r\nV_9 |= 0x0e1000f0 ;\r\n}\r\nF_21 ( V_36 , V_9 ) ;\r\n} else {\r\nF_22 ( V_37 ,\r\nV_35 ? 0x81000000 : 0x0 , ~ 0x81000000 ) ;\r\n}\r\nV_2 -> V_38 = V_35 ;\r\n}\r\nint F_23 ( struct V_1 * V_2 )\r\n{\r\nif ( ! V_39 || ! F_1 ( V_2 ) )\r\nreturn 0 ;\r\nF_18 ( V_2 , true ) ;\r\nV_2 -> V_28 = - 1 ;\r\nV_2 -> V_29 = - 1 ;\r\nV_2 -> V_30 = - 1 ;\r\nV_2 -> V_31 = 0 ;\r\nV_2 -> V_32 = 0 ;\r\nF_24 (\r\n& V_2 -> V_13 ,\r\nF_13 ,\r\n( unsigned long ) V_2 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_25 ( struct V_24 * V_25 )\r\n{\r\nstruct V_17 * V_10 = V_25 -> V_10 ;\r\nstruct V_1 * V_2 = V_10 -> V_40 ;\r\nstruct V_33 * V_33 = F_15 ( V_25 ) ;\r\nF_26 ( L_5 ,\r\nV_33 -> V_34 ) ;\r\nif ( V_33 -> V_34 )\r\nreturn;\r\nV_33 -> V_34 = 1 ;\r\nif ( V_2 -> V_38 )\r\nF_11 ( & V_2 -> V_13 , V_14 + 1 ) ;\r\n}\r\nvoid F_27 ( struct V_24 * V_25 )\r\n{\r\nstruct V_33 * V_33 = F_15 ( V_25 ) ;\r\nF_26 ( L_6 ,\r\nV_33 -> V_34 ) ;\r\nV_33 -> V_34 = 0 ;\r\n}\r\nvoid F_28 ( struct V_24 * V_25 , int clock )\r\n{\r\nstruct V_17 * V_10 = V_25 -> V_10 ;\r\nstruct V_1 * V_2 = V_10 -> V_40 ;\r\nstruct V_33 * V_33 = F_15 ( V_25 ) ;\r\nstruct V_41 * V_42 = V_33 -> V_43 ;\r\nint V_44 = 48000 ;\r\nswitch ( V_33 -> V_45 ) {\r\ncase V_46 :\r\ncase V_47 :\r\nF_22 ( V_48 , 0 , ~ 0x301 ) ;\r\nbreak;\r\ncase V_49 :\r\ncase V_50 :\r\ncase V_51 :\r\ncase V_52 :\r\nF_22 ( V_48 , 0x100 , ~ 0x301 ) ;\r\nbreak;\r\ndefault:\r\nF_6 ( V_2 -> V_10 , L_7 ,\r\nV_33 -> V_45 ) ;\r\nreturn;\r\n}\r\nif ( F_20 ( V_2 ) ) {\r\nF_21 ( V_53 , V_44 * 10 ) ;\r\nF_21 ( V_54 , clock * 10 ) ;\r\nF_21 ( V_55 , 0x00000071 ) ;\r\nF_22 ( 0x5ac , 0x01 , ~ 0x77 ) ;\r\n} else {\r\nswitch ( V_42 -> V_56 ) {\r\ncase 0 :\r\nF_21 ( V_57 , V_44 * 50 ) ;\r\nF_21 ( V_58 , clock * 100 ) ;\r\nF_21 ( V_59 , 0 ) ;\r\nbreak;\r\ncase 1 :\r\nF_21 ( V_60 , V_44 * 50 ) ;\r\nF_21 ( V_61 , clock * 100 ) ;\r\nF_21 ( V_59 , 1 ) ;\r\nbreak;\r\ndefault:\r\nF_6 ( V_2 -> V_10 ,\r\nL_8 ,\r\nV_33 -> V_45 ) ;\r\nreturn;\r\n}\r\n}\r\n}\r\nvoid F_29 ( struct V_1 * V_2 )\r\n{\r\nif ( ! V_2 -> V_38 )\r\nreturn;\r\nF_30 ( & V_2 -> V_13 ) ;\r\nF_18 ( V_2 , false ) ;\r\n}
