
---------------------------------- Formula Set ----------------------------------

PRE	F0= CP0[ASID]=pid
	F1= PC[Out]=addr
	F2= IMem[{pid,addr}]={43,rS,rT,offset}
	F3= ICache[addr]={43,rS,rT,offset}
	F4= GPR[rS]=base
	F5= GPR[rT]=a

IF	F6= CP0.ASID=>IMMU.PID
	F7= PC.Out=>IMMU.IEA
	F8= IMMU.Addr=>IAddrReg.In
	F9= IMMU.Hit=>CU_IF.IMMUHit
	F10= PC.Out=>ICache.IEA
	F11= ICache.Out=>IR_IMMU.In
	F12= ICache.Out=>ICacheReg.In
	F13= ICache.Hit=>CU_IF.ICacheHit
	F14= ICache.Out=>IR_ID.In
	F15= CU_IF.IMMUHitOut=>CU_ID.IMMUHit
	F16= CU_IF.ICacheHitOut=>CU_ID.ICacheHit
	F17= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit
	F18= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit
	F19= ICache.Hit=>FU.ICacheHit
	F20= FU.Halt_IF=>CU_IF.Halt
	F21= FU.Bub_IF=>CU_IF.Bub
	F22= CtrlASIDIn=0
	F23= CtrlCP0=0
	F24= CtrlEPCIn=0
	F25= CtrlExCodeIn=0
	F26= CtrlIMMU=0
	F27= CtrlPC=0
	F28= CtrlPCInc=1
	F29= CtrlIAddrReg=0
	F30= CtrlICache=0
	F31= CtrlIR_IMMU=0
	F32= CtrlICacheReg=0
	F33= CtrlIR_ID=1
	F34= CtrlIMem=0
	F35= CtrlIRMux=0
	F36= CtrlGPR=0
	F37= CtrlA_EX=0
	F38= CtrlB_EX=0
	F39= CtrlIR_EX=0
	F40= CtrlALUOut_MEM=0
	F41= CtrlDR_MEM=0
	F42= CtrlIR_MEM=0
	F43= CtrlDMMU=0
	F44= CtrlDAddrReg_DMMU1=0
	F45= CtrlDCache=0
	F46= CtrlIR_DMMU1=0
	F47= CtrlIR_WB=0
	F48= CtrlA_MEM=0
	F49= CtrlA_WB=0
	F50= CtrlB_MEM=0
	F51= CtrlB_WB=0
	F52= CtrlALUOut_DMMU1=0
	F53= CtrlALUOut_WB=0
	F54= CtrlDR_DMMU1=0
	F55= CtrlDR_WB=0
	F56= CtrlDAddrReg_MEM=0
	F57= CtrlDAddrReg_WB=0
	F58= CtrlIR_DMMU2=0
	F59= CtrlALUOut_DMMU2=0
	F60= CtrlDR_DMMU2=0
	F61= CtrlDAddrReg_DMMU2=0
	F62= CtrlDMem=0
	F63= CtrlDMem8Word=0

ID	F106= IR_ID.Out=>FU.IR_ID
	F107= CU_ID.IMMUHitOut=>CU_EX.IMMUHit
	F108= CU_ID.ICacheHitOut=>CU_EX.ICacheHit
	F109= IR_ID.Out31_26=>CU_ID.Op
	F110= IR_ID.Out25_21=>GPR.RReg1
	F111= IR_ID.Out15_0=>IMMEXT.In
	F112= GPR.Rdata1=>FU.InID1
	F113= IR_ID.Out25_21=>FU.InID1_RReg
	F114= FU.OutID1=>A_EX.In
	F115= IMMEXT.Out=>B_EX.In
	F116= IR_ID.Out=>IR_EX.In
	F117= FU.Halt_ID=>CU_ID.Halt
	F118= FU.Bub_ID=>CU_ID.Bub
	F119= FU.InID2_RReg=5'b00000
	F120= CtrlASIDIn=0
	F121= CtrlCP0=0
	F122= CtrlEPCIn=0
	F123= CtrlExCodeIn=0
	F124= CtrlIMMU=0
	F125= CtrlPC=0
	F126= CtrlPCInc=0
	F127= CtrlIAddrReg=0
	F128= CtrlICache=0
	F129= CtrlIR_IMMU=0
	F130= CtrlICacheReg=0
	F131= CtrlIR_ID=0
	F132= CtrlIMem=0
	F133= CtrlIRMux=0
	F134= CtrlGPR=0
	F135= CtrlA_EX=1
	F136= CtrlB_EX=1
	F137= CtrlIR_EX=1
	F138= CtrlALUOut_MEM=0
	F139= CtrlDR_MEM=0
	F140= CtrlIR_MEM=0
	F141= CtrlDMMU=0
	F142= CtrlDAddrReg_DMMU1=0
	F143= CtrlDCache=0
	F144= CtrlIR_DMMU1=0
	F145= CtrlIR_WB=0
	F146= CtrlA_MEM=0
	F147= CtrlA_WB=0
	F148= CtrlB_MEM=0
	F149= CtrlB_WB=0
	F150= CtrlALUOut_DMMU1=0
	F151= CtrlALUOut_WB=0
	F152= CtrlDR_DMMU1=0
	F153= CtrlDR_WB=0
	F154= CtrlDAddrReg_MEM=0
	F155= CtrlDAddrReg_WB=0
	F156= CtrlIR_DMMU2=0
	F157= CtrlALUOut_DMMU2=0
	F158= CtrlDR_DMMU2=0
	F159= CtrlDAddrReg_DMMU2=0
	F160= CtrlDMem=0
	F161= CtrlDMem8Word=0

EX	F162= IR_EX.Out=>FU.IR_EX
	F163= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit
	F164= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit
	F165= IR_EX.Out31_26=>CU_EX.Op
	F166= A_EX.Out=>ALU.A
	F167= B_EX.Out=>ALU.B
	F168= ALU.Func=6'b010010
	F169= ALU.Out=>ALUOut_MEM.In
	F170= IR_EX.Out20_16=>GPR.RReg2
	F171= GPR.Rdata2=>MemDataSelS.In
	F172= ALU.Out1_0=>MemDataSelS.Addr
	F173= MemDataSelS.Func=6'b010101
	F174= MemDataSelS.Out=>DR_MEM.In
	F175= IR_EX.Out=>IR_MEM.In
	F176= FU.InEX_WReg=5'b00000
	F177= CtrlASIDIn=0
	F178= CtrlCP0=0
	F179= CtrlEPCIn=0
	F180= CtrlExCodeIn=0
	F181= CtrlIMMU=0
	F182= CtrlPC=0
	F183= CtrlPCInc=0
	F184= CtrlIAddrReg=0
	F185= CtrlICache=0
	F186= CtrlIR_IMMU=0
	F187= CtrlICacheReg=0
	F188= CtrlIR_ID=0
	F189= CtrlIMem=0
	F190= CtrlIRMux=0
	F191= CtrlGPR=0
	F192= CtrlA_EX=0
	F193= CtrlB_EX=0
	F194= CtrlIR_EX=0
	F195= CtrlALUOut_MEM=1
	F196= CtrlDR_MEM=1
	F197= CtrlIR_MEM=1
	F198= CtrlDMMU=0
	F199= CtrlDAddrReg_DMMU1=0
	F200= CtrlDCache=0
	F201= CtrlIR_DMMU1=0
	F202= CtrlIR_WB=0
	F203= CtrlA_MEM=0
	F204= CtrlA_WB=0
	F205= CtrlB_MEM=0
	F206= CtrlB_WB=0
	F207= CtrlALUOut_DMMU1=0
	F208= CtrlALUOut_WB=0
	F209= CtrlDR_DMMU1=0
	F210= CtrlDR_WB=0
	F211= CtrlDAddrReg_MEM=0
	F212= CtrlDAddrReg_WB=0
	F213= CtrlIR_DMMU2=0
	F214= CtrlALUOut_DMMU2=0
	F215= CtrlDR_DMMU2=0
	F216= CtrlDAddrReg_DMMU2=0
	F217= CtrlDMem=0
	F218= CtrlDMem8Word=0

MEM	F219= IR_MEM.Out=>FU.IR_MEM
	F220= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit
	F221= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit
	F222= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit
	F223= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit
	F224= IR_MEM.Out31_26=>CU_MEM.Op
	F225= CP0.ASID=>DMMU.PID
	F226= ALUOut_MEM.Out=>DMMU.IEA
	F227= DMMU.Addr=>DAddrReg_DMMU1.In
	F228= DMMU.Hit=>CU_MEM.DMMUHit
	F229= ALUOut_MEM.Out=>DCache.IEA
	F230= DCache.Hit=>CU_MEM.DCacheHit
	F231= DR_MEM.Out=>DCache.In
	F232= IR_MEM.Out=>IR_DMMU1.In
	F233= ALUOut_MEM.Out=>ALUOut_DMMU1.In
	F234= DR_MEM.Out=>DR_DMMU1.In
	F235= DCache.Out=>DR_DMMU1.In
	F236= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit
	F237= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit
	F238= DCache.Hit=>FU.DCacheHit
	F239= FU.InMEM_WReg=5'b00000
	F240= CtrlASIDIn=0
	F241= CtrlCP0=0
	F242= CtrlEPCIn=0
	F243= CtrlExCodeIn=0
	F244= CtrlIMMU=0
	F245= CtrlPC=0
	F246= CtrlPCInc=0
	F247= CtrlIAddrReg=0
	F248= CtrlICache=0
	F249= CtrlIR_IMMU=0
	F250= CtrlICacheReg=0
	F251= CtrlIR_ID=0
	F252= CtrlIMem=0
	F253= CtrlIRMux=0
	F254= CtrlGPR=0
	F255= CtrlA_EX=0
	F256= CtrlB_EX=0
	F257= CtrlIR_EX=0
	F258= CtrlALUOut_MEM=0
	F259= CtrlDR_MEM=0
	F260= CtrlIR_MEM=0
	F261= CtrlDMMU=0
	F262= CtrlDAddrReg_DMMU1=1
	F263= CtrlDCache=0
	F264= CtrlIR_DMMU1=1
	F265= CtrlIR_WB=0
	F266= CtrlA_MEM=0
	F267= CtrlA_WB=0
	F268= CtrlB_MEM=0
	F269= CtrlB_WB=0
	F270= CtrlALUOut_DMMU1=1
	F271= CtrlALUOut_WB=0
	F272= CtrlDR_DMMU1=1
	F273= CtrlDR_WB=0
	F274= CtrlDAddrReg_MEM=0
	F275= CtrlDAddrReg_WB=0
	F276= CtrlIR_DMMU2=0
	F277= CtrlALUOut_DMMU2=0
	F278= CtrlDR_DMMU2=0
	F279= CtrlDAddrReg_DMMU2=0
	F280= CtrlDMem=0
	F281= CtrlDMem8Word=0

MEM(DMMU1)	F282= IR_DMMU1.Out=>FU.IR_DMMU1
	F283= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit
	F284= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit
	F285= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit
	F286= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit
	F287= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2
	F288= IR_DMMU1.Out31_26=>CU_DMMU1.Op
	F289= IR_DMMU1.Out=>IR_DMMU2.In
	F290= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In
	F291= DR_DMMU1.Out=>DR_DMMU2.In
	F292= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In
	F293= FU.InDMMU1_WReg=5'b00000
	F294= CtrlASIDIn=0
	F295= CtrlCP0=0
	F296= CtrlEPCIn=0
	F297= CtrlExCodeIn=0
	F298= CtrlIMMU=0
	F299= CtrlPC=0
	F300= CtrlPCInc=0
	F301= CtrlIAddrReg=0
	F302= CtrlICache=0
	F303= CtrlIR_IMMU=0
	F304= CtrlICacheReg=0
	F305= CtrlIR_ID=0
	F306= CtrlIMem=0
	F307= CtrlIRMux=0
	F308= CtrlGPR=0
	F309= CtrlA_EX=0
	F310= CtrlB_EX=0
	F311= CtrlIR_EX=0
	F312= CtrlALUOut_MEM=0
	F313= CtrlDR_MEM=0
	F314= CtrlIR_MEM=0
	F315= CtrlDMMU=0
	F316= CtrlDAddrReg_DMMU1=0
	F317= CtrlDCache=0
	F318= CtrlIR_DMMU1=0
	F319= CtrlIR_WB=0
	F320= CtrlA_MEM=0
	F321= CtrlA_WB=0
	F322= CtrlB_MEM=0
	F323= CtrlB_WB=0
	F324= CtrlALUOut_DMMU1=0
	F325= CtrlALUOut_WB=0
	F326= CtrlDR_DMMU1=0
	F327= CtrlDR_WB=0
	F328= CtrlDAddrReg_MEM=0
	F329= CtrlDAddrReg_WB=0
	F330= CtrlIR_DMMU2=1
	F331= CtrlALUOut_DMMU2=1
	F332= CtrlDR_DMMU2=1
	F333= CtrlDAddrReg_DMMU2=1
	F334= CtrlDMem=0
	F335= CtrlDMem8Word=0

MEM(DMMU2)	F336= IR_DMMU2.Out=>FU.IR_DMMU2
	F337= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit
	F338= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit
	F339= IR_DMMU2.Out31_26=>CU_DMMU2.Op
	F340= DAddrReg_DMMU2.Out=>DMem.WAddr
	F341= DR_DMMU2.Out=>DMem.WData
	F342= ALUOut_DMMU2.Out=>DCache.IEA
	F343= DR_DMMU2.Out=>DCache.In
	F344= IR_DMMU2.Out=>IR_WB.In
	F345= FU.InDMMU2_WReg=5'b00000
	F346= CtrlASIDIn=0
	F347= CtrlCP0=0
	F348= CtrlEPCIn=0
	F349= CtrlExCodeIn=0
	F350= CtrlIMMU=0
	F351= CtrlPC=0
	F352= CtrlPCInc=0
	F353= CtrlIAddrReg=0
	F354= CtrlICache=0
	F355= CtrlIR_IMMU=0
	F356= CtrlICacheReg=0
	F357= CtrlIR_ID=0
	F358= CtrlIMem=0
	F359= CtrlIRMux=0
	F360= CtrlGPR=0
	F361= CtrlA_EX=0
	F362= CtrlB_EX=0
	F363= CtrlIR_EX=0
	F364= CtrlALUOut_MEM=0
	F365= CtrlDR_MEM=0
	F366= CtrlIR_MEM=0
	F367= CtrlDMMU=0
	F368= CtrlDAddrReg_DMMU1=0
	F369= CtrlDCache=0
	F370= CtrlIR_DMMU1=0
	F371= CtrlIR_WB=1
	F372= CtrlA_MEM=0
	F373= CtrlA_WB=0
	F374= CtrlB_MEM=0
	F375= CtrlB_WB=0
	F376= CtrlALUOut_DMMU1=0
	F377= CtrlALUOut_WB=0
	F378= CtrlDR_DMMU1=0
	F379= CtrlDR_WB=0
	F380= CtrlDAddrReg_MEM=0
	F381= CtrlDAddrReg_WB=0
	F382= CtrlIR_DMMU2=0
	F383= CtrlALUOut_DMMU2=0
	F384= CtrlDR_DMMU2=0
	F385= CtrlDAddrReg_DMMU2=0
	F386= CtrlDMem=1
	F387= CtrlDMem8Word=0

WB	F388= IR_WB.Out=>FU.IR_WB
	F389= IR_WB.Out31_26=>CU_WB.Op
	F390= FU.InWB_WReg=5'b00000
	F391= CtrlASIDIn=0
	F392= CtrlCP0=0
	F393= CtrlEPCIn=0
	F394= CtrlExCodeIn=0
	F395= CtrlIMMU=0
	F396= CtrlPC=0
	F397= CtrlPCInc=0
	F398= CtrlIAddrReg=0
	F399= CtrlICache=0
	F400= CtrlIR_IMMU=0
	F401= CtrlICacheReg=0
	F402= CtrlIR_ID=0
	F403= CtrlIMem=0
	F404= CtrlIRMux=0
	F405= CtrlGPR=0
	F406= CtrlA_EX=0
	F407= CtrlB_EX=0
	F408= CtrlIR_EX=0
	F409= CtrlALUOut_MEM=0
	F410= CtrlDR_MEM=0
	F411= CtrlIR_MEM=0
	F412= CtrlDMMU=0
	F413= CtrlDAddrReg_DMMU1=0
	F414= CtrlDCache=0
	F415= CtrlIR_DMMU1=0
	F416= CtrlIR_WB=0
	F417= CtrlA_MEM=0
	F418= CtrlA_WB=0
	F419= CtrlB_MEM=0
	F420= CtrlB_WB=0
	F421= CtrlALUOut_DMMU1=0
	F422= CtrlALUOut_WB=0
	F423= CtrlDR_DMMU1=0
	F424= CtrlDR_WB=0
	F425= CtrlDAddrReg_MEM=0
	F426= CtrlDAddrReg_WB=0
	F427= CtrlIR_DMMU2=0
	F428= CtrlALUOut_DMMU2=0
	F429= CtrlDR_DMMU2=0
	F430= CtrlDAddrReg_DMMU2=0
	F431= CtrlDMem=0
	F432= CtrlDMem8Word=0

POST	F433= PC[Out]=addr+4
	F434= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a

