arch                     	circuit   	vpr_revision 	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	pack_time	place_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
stratixiv_arch.timing.xml	tseng.blif	641269b-dirty	success   	     	1483               	1605                 	1058                	227                   	26          	19           	-1     	52    	122        	-1          	-1      	8427                 	6.30661       	-1791.46            	-6.30661            	11232            	27                               	7.05363            	-1850.3  	-7.05363 	2.02739  	3.37342   	3.11315             	918700     	-1          	-1         
