Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Mar 22 12:47:57 2021
| Host         : sohrabi-VirtualBox running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   302 |
| Unused register locations in slices containing registers |   600 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             476 |          197 |
| No           | No                    | Yes                    |              60 |           25 |
| No           | Yes                   | No                     |             618 |          274 |
| Yes          | No                    | No                     |             848 |          265 |
| Yes          | No                    | Yes                    |             892 |          272 |
| Yes          | Yes                   | No                     |            2338 |          723 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                                                              Enable Signal                                                                                                                              |                                                                                                                               Set/Reset Signal                                                                                                                              | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                              |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                              |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/sel_n_reg                                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[12]                                                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[2]_0[0]                                                                                                                                  |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                              |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[12]                                                                                                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[2]_0[0]                                                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/p_1_out                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/p_0_out                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[12]                                                                                                                                  | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[2]_0[0]                                                                                                                                  |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                        |                                                                                                                                                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                            | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                          |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                       |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/gen_single_thread.active_target_hot_reg[0]                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                   |                                                                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/S_AXI_ARREADY[0]                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                        |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                     | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_1                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/lmic1_inst/sniff_AXIFULL.sniffer_AXIF/eig/counter2/E[0]                                                                                                                                                                                      | design_1_i/global_mon_0/U0/dci_inst/sig_counter4_reg[3]                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out                                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_1                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/p_2_out                                                                                                                                                                              |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                    | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/p_2_out                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                                          | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                |                4 |              4 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                        |                                                                                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                                          | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                           | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                 | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                    | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/p_2_out                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/arvalid_re                                                                                                                                                                   | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                                 |                2 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                                                                                 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/lmic1_inst/sniff_AXIFULL.sniffer_AXIF/eig/counter1/sig_len1_reg[0][0]                                                                                                                                                                        | design_1_i/global_mon_0/U0/dci_inst/sig_counter4_reg[3]                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                        | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/global_mon_0/U0/dci_inst/sig_counter4_reg[3]                                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                       | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/lmic1_inst/sniff_AXIFULL.sniffer_AXIF/eig/counter1/E[0]                                                                                                                                                                                      | design_1_i/global_mon_0/U0/dci_inst/sig_counter4_reg[3]                                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_axi_full_ipif/axi_araddr11_out                                                                                                                                                                                                       | design_1_i/mm_accelerator_0/inst/i_axi_full_ipif/axi_araddr_reg[2]_0                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                           | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg_0                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_hit_reg[0]                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_1                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_axi_full_ipif/p_9_in                                                                                                                                                                                                                 | design_1_i/mm_accelerator_0/inst/i_axi_full_ipif/axi_araddr_reg[2]_0                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_1                                                                                                                   |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                            |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg      | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0                                                     |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_forward_0_in_data/MEM/writeaddr_reg[5]_0[0]                                                                                                                                                                      | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_front_end_din/E[0]                                                                                                                                                                                                                   | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_forward_0_in_data/MEM/forward_0_in_data_rd                                                                                                                                                                       | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_mac_8_0_in_data/writeaddr0                                                                                                                                                                                       | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_mac_8_1_in_data/writeaddr0                                                                                                                                                                                       | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_adder_0_in_data_0/writeaddr0                                                                                                                                                                                     | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_adder_0_in_data_1/writeaddr0                                                                                                                                                                                     | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_forward_0_in_data/MEM/writeaddr_reg[5][0]                                                                                                                                                                        | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_forward_0_in_data/MEM/E[0]                                                                                                                                                                                       | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                        |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                        |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                                                                                                                                                    |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_ready_i_reg_1                                                                                                                                                    |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_mm2s_status_reg0                                                                                                                                                                        |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_mac_8_1_in_data/cnt[6]_i_1__6_n_0                                                                                                                                                                                | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_mac_8_0_in_data/splitter_0_in_data_rd                                                                                                                                                                            | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_mac_8_0_in_data/cnt[6]_i_1__0_n_0                                                                                                                                                                                | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_splitter_0_in_data/cnt[6]_i_1__5_n_0                                                                                                                                                                             | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_adder_0_in_data_0/cnt[6]_i_1__1_n_0                                                                                                                                                                              | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                 | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_mac_16_2_in_data/cnt[6]_i_1__4_n_0                                                                                                                                                                               | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_mac_16_0_in_data/cnt[6]_i_1__3_n_0                                                                                                                                                                               | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_adder_0_in_data_1/cnt[6]_i_1__2_n_0                                                                                                                                                                              | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_forward_0_in_data/MEM/cnt_reg[0][0]                                                                                                                                                                              | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                               | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                                               | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                                                | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                                               | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                                               | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                                                | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/lmic1_inst/sniff_AXIFULL.sniffer_AXIF/eig/store_addr1/E[0]                                                                                                                                                                                   | design_1_i/global_mon_0/U0/dci_inst/sig_counter4_reg[3]                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/E[0]                                                                                                                                                                                                                | design_1_i/mm_accelerator_0/inst/i_axi_full_ipif/axi_araddr_reg[2]_0                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/p_0_in__0[0]                                                                                                                                                                                                                        | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/p_0_in__0[15]                                                                                                                                                                                                                       | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/p_0_in__0[23]                                                                                                                                                                                                                       | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/p_0_in__0[31]                                                                                                                                                                                                                       | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                2 |              8 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                                 |                                                                                                                                                                                                                                                                             |                7 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_front_end_din/count_reg[7][0]                                                                                                                                                                                                        | design_1_i/mm_accelerator_0/inst/i_axi_full_ipif/axi_araddr_reg[2]_0                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/p_1_in[31]                                                                                                                                                                                                          | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/p_1_in[23]                                                                                                                                                                                                          | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/p_1_in[15]                                                                                                                                                                                                          | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/p_1_in[7]                                                                                                                                                                                                           | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/count_reg[7][0]                                                                                                                                                                                                     | design_1_i/mm_accelerator_0/inst/i_axi_full_ipif/axi_araddr_reg[2]_0                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                                               | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                 | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/lmic1_inst/sniff_AXIFULL.sniffer_AXIF/eig/store_addr1/sig_result1_reg[3][0]                                                                                                                                                                  | design_1_i/global_mon_0/U0/dci_inst/sig_counter4_reg[3]                                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                 | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                 | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_back_end_dout_0/E[0]                                                                                                                                                                                                                 | design_1_i/mm_accelerator_0/inst/i_axi_full_ipif/axi_araddr_reg[2]_0                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_axi_full_ipif/axi_awlen_cntr[7]_i_2_n_0                                                                                                                                                                                              | design_1_i/mm_accelerator_0/inst/i_axi_full_ipif/axi_awlen_cntr[7]_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_axi_full_ipif/axi_araddr1                                                                                                                                                                                                            | design_1_i/mm_accelerator_0/inst/i_axi_full_ipif/axi_arlen_cntr[7]_i_1_n_0                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                                | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                    | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_1                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                                                                                     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                    | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_1                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                                               | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                              | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                              | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[28]                                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                               | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                               | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                               | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                               | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                               | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                                | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                               | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                               | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                               | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                               | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                                | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                                 |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                            |                2 |             10 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[2]_0[0]                                                                                                                                  |                7 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[2]_0[0]                                                                                                                                  |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_axi_full_ipif/axi_awaddr[11]_i_1_n_0                                                                                                                                                                                                 | design_1_i/mm_accelerator_0/inst/i_axi_full_ipif/axi_araddr_reg[2]_0                                                                                                                                                                                                        |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                 | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[2]_0[0]                                                                                                                                  |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_axi_full_ipif/axi_araddr[11]_i_1_n_0                                                                                                                                                                                                 | design_1_i/mm_accelerator_0/inst/i_axi_full_ipif/axi_araddr_reg[2]_0                                                                                                                                                                                                        |                7 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/SR[0]                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                     |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter[2]_i_1_n_0                                                                                                                                                                                 | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_back_end_dout_0/adder_0_out_data_wr                                                                                                                                                                                                  | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                    | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                |                6 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                               | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[0]_0                                                                                                        |                6 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg_reg_n_0                                                                                       | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[0]_0                                                                                                        |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                                                      |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg  |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                               | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[0]_0                                                                                                        |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg        |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/mm_accelerator_0/inst/i_axi_full_ipif/axi_araddr_reg[2]_0                                                                                                                                                                                                        |                8 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |               10 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                              |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                  | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[0]_0                                                                                                        |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg        |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                               | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[0]_0                                                                                                        |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                               | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[0]_0                                                                                                        |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                               |                7 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |               10 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                     |                6 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[0]_0                                                                                                        |                9 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/E[0]                                                                                                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                     |                4 |             23 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                                            |                3 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                               | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[0]_0                                                                                                        |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                            |                9 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg_reg_n_0                                                                                       | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[0]_0                                                                                                        |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                        |               12 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                |               17 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                |               16 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                |               18 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                          | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[0]_0                                                                                                        |                8 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/s01_axi_rdata[31]_INST_0_i_12_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                             |               15 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                  |                                                                                                                                                                                                                                                                             |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                     | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_0_out_1                                                                                                                                                                            |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/lmic1_inst/sniff_AXIFULL.sniffer_AXIF/eig/counter1/data_out_reg[31]_0[0]                                                                                                                                                                     | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/lmic1_inst/sniff_AXIFULL.sniffer_AXIF/eig/counter1/data_out_reg[31][0]                                                                                                                                                                       | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                   | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/data_out_reg[31]_0[0]                                                                                                                                                                                                               | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_0_out_1                                                                                                                                                                            |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                     | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_0_out_1                                                                                                                                                                            |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_mac_16_1_in_data/enr_c_reg_0[0]                                                                                                                                                                                  | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/data_out_reg[31][0]                                                                                                                                                                                                                 | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/s01_axi_rdata[31]_INST_0_i_15_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                             |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/s01_axi_rdata[31]_INST_0_i_6_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/s01_axi_rdata[31]_INST_0_i_9_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/global_mon_0/U0/dci_inst/Q[1]                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                  | design_1_i/mm_accelerator_0/inst/i_config_registers/outputD_reg[0]_0                                                                                                                                                                                                        |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                  | design_1_i/mm_accelerator_0/inst/i_config_registers/outputD_reg[31]                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                                       |               18 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/sig_app_counter_reg[31]                                                                                                                                                                                                             | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/axi_rdata[31]_i_1_n_0                                                                                                                                                                                                               | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |               21 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/E[0]                                                                                                                                                                                                                                | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/data_out_reg[31]_1[0]                                                                                                                                                                                                               | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/sig_da_register_lsb_reg[0][0]                                                                                                                                                | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                     |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/sig_sa_register_lsb_reg[0][0]                                                                                                                                                | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                     |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_config_registers/slv_reg_rden__0                                                                                                                                                                                                     | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                    |               19 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                          | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[0]_0                                                                                                        |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                                                            |                                                                                                                                                                                                                                                                             |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                         |                                                                                                                                                                                                                                                                             |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/rvalid                                                                                                                                                                       | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                       |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                |               16 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                               |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                   | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_forward_0_in_data/MEM/count_data_reg[0][0]                                                                                                                                                                       | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                6 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                           |                                                                                                                                                                                                                                                                             |                9 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                           |                                                                                                                                                                                                                                                                             |               10 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0][0]                                                                                                                                    |                                                                                                                                                                                                                                                                             |                7 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                             |               11 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_mac_8_0_in_data/p_acc                                                                                                                                                                                            | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |               10 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_mac_8_1_in_data/p_acc                                                                                                                                                                                            | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |               10 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                     |                                                                                                                                                                                                                                                                             |                5 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_16_1/p_acc                                                                                                                                                                                                      | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                9 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_16_2/p_acc                                                                                                                                                                                                      | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                9 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_16_0/p_acc                                                                                                                                                                                                      | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |                9 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_mac_8_0_in_data/E[0]                                                                                                                                                                                             | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |               13 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_mac_8_1_in_data/E[0]                                                                                                                                                                                             | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |               12 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_mac_16_0_in_data/enr_c_reg_0                                                                                                                                                                                     | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |               17 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_mac_16_2_in_data/enr_c_reg_0                                                                                                                                                                                     | design_1_i/mm_accelerator_0/inst/reconf_dpath/actor_mac_8_0/p_acc_reg[32]_0                                                                                                                                                                                                 |               16 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                     |                                                                                                                                                                                                                                                                             |                7 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg          | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1_n_0                                                                                                           |                6 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                 | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[0]_0                                                                                                        |               15 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_cntr_im0[22]_i_1_n_0                                                                                      | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[0]_0                                                                                                        |               14 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg          | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1__0_n_0                                                                                                        |                7 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_mac_8_0_in_data/MEM/enw_c_reg                                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |               11 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_forward_0_in_data/MEM/enw_c_reg_1                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |               11 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_mac_8_1_in_data/MEM/enw                                                                                                                                                                                          |                                                                                                                                                                                                                                                                             |               11 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_forward_0_in_data/MEM/enw_c_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |               11 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_forward_0_in_data/MEM/enw_c_reg                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |               11 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_adder_0_in_data_1/MEM/enw_c_reg                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |               11 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_adder_0_in_data_0/MEM/enw_c_reg                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |               11 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/i_front_end_din/din_push                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |               11 |             44 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/sel_n_reg                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |               10 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/mm_accelerator_0/inst/reconf_dpath/fifo_big_forward_0_in_data/MEM/fifo_big_mac_16_1_in_data_wr                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                6 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/sig_app_counter_reg[55]                                                                                                                                                                                                             | design_1_i/global_mon_0/U0/dci_inst/write_bram/inst_counter1/sig_app_counter_reg[2]_0                                                                                                                                                                                       |               14 |             56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0][0]                                                                                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_1                                                                                                                   |               11 |             57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/E[0]                                                                                                                                                                                     | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_1                                                                                                                   |               10 |             57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/global_mon_0/U0/dci_inst/lmic1_inst/AXI_sniffer.sniff_AXI/sig_catch_time                                                                                                                                                                                     | design_1_i/global_mon_0/U0/dci_inst/Q[1]                                                                                                                                                                                                                                    |                9 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_1                                                                                                                   |               27 |             65 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                                                                                           |                                                                                                                                                                                                                                                                             |               10 |             75 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |               30 |             80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                     |               35 |             92 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[34]                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |               16 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                     |               68 |            148 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |               71 |            192 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                     |               93 |            218 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |              175 |            414 |
+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    15 |
| 2      |                     4 |
| 3      |                     4 |
| 4      |                    32 |
| 5      |                     9 |
| 6      |                    18 |
| 7      |                    10 |
| 8      |                    79 |
| 9      |                     1 |
| 10     |                     8 |
| 12     |                     3 |
| 13     |                     3 |
| 14     |                     3 |
| 16+    |                   113 |
+--------+-----------------------+


