<use f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='225' c='_ZNK4llvm19TargetSubtargetInfo19overrideSchedPolicyERNS_18MachineSchedPolicyEj'/>
<def f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='173' ll='193'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='987'/>
<size>6</size>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='170'>/// Define a generic scheduling policy for targets that don&apos;t provide their own
/// MachineSchedStrategy. This can be overriden for each scheduling region
/// before building the DAG.</doc>
<mbr r='llvm::MachineSchedPolicy::ShouldTrackPressure' o='0' t='bool'/>
<mbr r='llvm::MachineSchedPolicy::ShouldTrackLaneMasks' o='8' t='bool'/>
<mbr r='llvm::MachineSchedPolicy::OnlyTopDown' o='16' t='bool'/>
<mbr r='llvm::MachineSchedPolicy::OnlyBottomUp' o='24' t='bool'/>
<mbr r='llvm::MachineSchedPolicy::DisableLatencyHeuristic' o='32' t='bool'/>
<mbr r='llvm::MachineSchedPolicy::ComputeDFSResult' o='40' t='bool'/>
<fun r='_ZN4llvm18MachineSchedPolicyC1Ev'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.h' l='555' c='_ZNK4llvm16AArch64Subtarget19overrideSchedPolicyERNS_18MachineSchedPolicyEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.cpp' l='313' c='_ZNK4llvm16AArch64Subtarget19overrideSchedPolicyERNS_18MachineSchedPolicyEj'/>
<size>6</size>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='746' c='_ZNK4llvm12GCNSubtarget19overrideSchedPolicyERNS_18MachineSchedPolicyEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='622' c='_ZNK4llvm12GCNSubtarget19overrideSchedPolicyERNS_18MachineSchedPolicyEj'/>
<size>6</size>
<use f='llvm/llvm/lib/Target/PowerPC/PPCSubtarget.h' l='360' c='_ZNK4llvm12PPCSubtarget19overrideSchedPolicyERNS_18MachineSchedPolicyEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCSubtarget.cpp' l='210' c='_ZNK4llvm12PPCSubtarget19overrideSchedPolicyERNS_18MachineSchedPolicyEj'/>
<size>6</size>
