[09/05 00:50:30      0s] 
[09/05 00:50:30      0s] Cadence Innovus(TM) Implementation System.
[09/05 00:50:30      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/05 00:50:30      0s] 
[09/05 00:50:30      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[09/05 00:50:30      0s] Options:	
[09/05 00:50:30      0s] Date:		Tue Sep  5 00:50:30 2023
[09/05 00:50:30      0s] Host:		AVLSI-PC22 (x86_64 w/Linux 2.6.32-431.el6.x86_64) (4cores*4cpus*Intel(R) Xeon(R) CPU X3450 @ 2.67GHz 8192KB)
[09/05 00:50:30      0s] OS:		Red Hat Enterprise Linux Server release 6.5 (Santiago)
[09/05 00:50:30      0s] 
[09/05 00:50:30      0s] License:
[09/05 00:50:30      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[09/05 00:50:30      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/05 00:50:51     18s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/05 00:50:51     18s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[09/05 00:50:51     18s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/05 00:50:51     18s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[09/05 00:50:51     18s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[09/05 00:50:51     18s] @(#)CDS: CPE v20.10-p006
[09/05 00:50:51     18s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/05 00:50:51     18s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[09/05 00:50:51     18s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[09/05 00:50:51     18s] @(#)CDS: RCDB 11.15.0
[09/05 00:50:51     18s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[09/05 00:50:51     18s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_23291_AVLSI-PC22_EE_GRP11_3uvcxD.

[09/05 00:50:51     18s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[09/05 00:50:53     19s] 
[09/05 00:50:53     19s] **INFO:  MMMC transition support version v31-84 
[09/05 00:50:53     19s] 
[09/05 00:50:53     19s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/05 00:50:53     19s] <CMD> suppressMessage ENCEXT-2799
[09/05 00:50:53     19s] <CMD> win
[09/05 00:51:10     22s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[09/05 00:51:10     22s] <CMD> set conf_qxconf_file NULL
[09/05 00:51:10     22s] <CMD> set conf_qxlib_file NULL
[09/05 00:51:10     22s] <CMD> set dbgDualViewAwareXTree 1
[09/05 00:51:10     22s] <CMD> set defHierChar /
[09/05 00:51:10     22s] <CMD> set distributed_client_message_echo 1
[09/05 00:51:10     22s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[09/05 00:51:10     22s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[09/05 00:51:10     22s] <CMD> set enc_enable_print_mode_command_reset_options 1
[09/05 00:51:10     22s] <CMD> set init_design_settop 0
[09/05 00:51:10     22s] <CMD> set init_gnd_net {GND GNDO}
[09/05 00:51:10     22s] <CMD> set init_io_file pads_alu.io
[09/05 00:51:10     22s] <CMD> set init_lef_file {../lef_files/header6_V55.lef ../lef_files/fsa0m_a_generic_core.lef ../lef_files/FSA0M_A_GENERIC_CORE_ANT_V55.6.lef ../lef_files/foa0a_o_t33_generic_cd_io.lef ../lef_files/FOA0A_O_T33_GENERIC_CD_IO_ANT_V55.lef}
[09/05 00:51:10     22s] <CMD> set init_mmmc_file mmmc.view
[09/05 00:51:10     22s] <CMD> set init_pwr_net {VDD VDDO}
[09/05 00:51:10     22s] <CMD> set init_verilog alu_innovus.v
[09/05 00:51:10     22s] <CMD> get_message -id GLOBAL-100 -suppress
[09/05 00:51:10     22s] <CMD> get_message -id GLOBAL-100 -suppress
[09/05 00:51:10     22s] <CMD> set latch_time_borrow_mode max_borrow
[09/05 00:51:10     22s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} per_snapshot {!!true 1} per_run {!!true 1} title {!!str {Real Time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Time} graph_type {!!str bar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} per_snapshot {!!true 1} per_run {!!true 1} title {!!str {CPU Time}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str Time} graph_type {!!str bar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram} type {!!str histogram} title {!!str {Setup TNS (Per Group)}} metric {!!map {metric {!!str timing.setup.histogram}}} show_label_every {!!int 10}}} {!!map {id {!!str setup_tns_view_histogram} type {!!str histogram} title {!!str {Setup TNS (Per View)}} metric {!!map {metric {!!str timing.setup.histogram.views}}} show_label_every {!!int 10}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram} type {!!str histogram} title {!!str {Hold TNS (Per Group)}} metric {!!map {metric {!!str timing.hold.histogram}}} show_label_every {!!int 10}}} {!!map {id {!!str hold_tns_view_histogram} type {!!str histogram} title {!!str {Hold TNS (Per View)}} metric {!!map {metric {!!str timing.hold.histogram.views}}} show_label_every {!!int 10}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {regexp {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {regexp {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {regexp {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}} {!!map {id {!!str clock_drv_halo} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}} {!!map {id {!!str physical_physical_area} type {!!str section} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {regexp {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}} {!!map {id {!!str power_internal} type {!!str section} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}} {!!map {id {!!str power_switching} type {!!str section} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}} {!!map {id {!!str power_per_block} type {!!str section} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}} {!!map {id {!!str per_layer_drc} type {!!str section} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}} {!!map {id {!!str per_type_drc} type {!!str section} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}} {!!map {id {!!str per_layer_type} type {!!str section} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}} {!!map {id {!!str route_via} type {!!str section} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {regexp {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {regexp {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {regexp {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}} {!!map {id {!!str rblkg} type {!!str section} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[09/05 00:51:10     22s] <CMD> set pegDefaultResScaleFactor 1
[09/05 00:51:10     22s] <CMD> set pegDetailResScaleFactor 1
[09/05 00:51:10     22s] <CMD> set pegEnableDualViewForTQuantus 1
[09/05 00:51:10     22s] <CMD> get_message -id GLOBAL-100 -suppress
[09/05 00:51:10     22s] <CMD> get_message -id GLOBAL-100 -suppress
[09/05 00:51:10     22s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[09/05 00:51:10     22s] <CMD> set spgUnflattenIlmInCheckPlace 2
[09/05 00:51:10     22s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/05 00:51:10     22s] <CMD> get_message -id GLOBAL-100 -suppress
[09/05 00:51:10     22s] <CMD> suppressMessage -silent GLOBAL-100
[09/05 00:51:10     22s] <CMD> unsuppressMessage -silent GLOBAL-100
[09/05 00:51:10     22s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/05 00:51:10     22s] <CMD> get_message -id GLOBAL-100 -suppress
[09/05 00:51:10     22s] <CMD> suppressMessage -silent GLOBAL-100
[09/05 00:51:10     22s] <CMD> unsuppressMessage -silent GLOBAL-100
[09/05 00:51:10     22s] <CMD> set timing_enable_default_delay_arc 1
[09/05 00:51:10     22s] <CMD> set init_verilog_tolerate_port_mismatch 0
[09/05 00:51:10     22s] <CMD> set load_netlist_ignore_undefined_cell 1
[09/05 00:51:14     23s] <CMD> init_design
[09/05 00:51:14     23s] #% Begin Load MMMC data ... (date=09/05 00:51:14, mem=490.5M)
[09/05 00:51:15     23s] #% End Load MMMC data ... (date=09/05 00:51:15, total cpu=0:00:00.0, real=0:00:01.0, peak res=490.7M, current mem=490.7M)
[09/05 00:51:15     23s] 
[09/05 00:51:15     23s] Loading LEF file ../lef_files/header6_V55.lef ...
[09/05 00:51:15     23s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[09/05 00:51:15     23s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[09/05 00:51:15     23s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_files/header6_V55.lef at line 1262.
[09/05 00:51:15     23s] 
[09/05 00:51:15     23s] Loading LEF file ../lef_files/fsa0m_a_generic_core.lef ...
[09/05 00:51:15     23s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[09/05 00:51:15     23s] The LEF parser will ignore this statement.
[09/05 00:51:15     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../lef_files/fsa0m_a_generic_core.lef at line 1.
[09/05 00:51:15     23s] Set DBUPerIGU to M2 pitch 620.
[09/05 00:51:15     23s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../lef_files/fsa0m_a_generic_core.lef at line 40071.
[09/05 00:51:15     23s] 
[09/05 00:51:15     23s] Loading LEF file ../lef_files/FSA0M_A_GENERIC_CORE_ANT_V55.6.lef ...
[09/05 00:51:15     23s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-119' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-119' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-119' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-119' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-119' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-119' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-58' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-58' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-58' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-58' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-58' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-58' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-58' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-58' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-58' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-58' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-58' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-58' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-58' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-58' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-58' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-58' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-58' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-58' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-58' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-58' for more detail.
[09/05 00:51:15     23s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[09/05 00:51:15     23s] To increase the message display limit, refer to the product command reference manual.
[09/05 00:51:15     23s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[09/05 00:51:15     23s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[09/05 00:51:15     23s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_files/FSA0M_A_GENERIC_CORE_ANT_V55.6.lef at line 16495.
[09/05 00:51:15     23s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[09/05 00:51:15     23s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[09/05 00:51:15     23s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_files/FSA0M_A_GENERIC_CORE_ANT_V55.6.lef at line 16495.
[09/05 00:51:15     23s] 
[09/05 00:51:15     23s] Loading LEF file ../lef_files/foa0a_o_t33_generic_cd_io.lef ...
[09/05 00:51:15     23s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[09/05 00:51:15     23s] The LEF parser will ignore this statement.
[09/05 00:51:15     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../lef_files/foa0a_o_t33_generic_cd_io.lef at line 1.
[09/05 00:51:15     23s] **ERROR: (IMPLF-40):	Macro 'PADPOC6MC' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[09/05 00:51:15     23s] **ERROR: (IMPLF-40):	Macro 'PADPOC6MD' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[09/05 00:51:15     23s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../lef_files/foa0a_o_t33_generic_cd_io.lef at line 2107.
[09/05 00:51:15     23s] 
[09/05 00:51:15     23s] Loading LEF file ../lef_files/FOA0A_O_T33_GENERIC_CD_IO_ANT_V55.lef ...
[09/05 00:51:15     23s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-119' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-119' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-119' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-119' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-119' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-119' for more detail.
[09/05 00:51:15     23s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[09/05 00:51:15     23s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[09/05 00:51:15     23s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_files/FOA0A_O_T33_GENERIC_CD_IO_ANT_V55.lef at line 713.
[09/05 00:51:15     23s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[09/05 00:51:15     23s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[09/05 00:51:15     23s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_files/FOA0A_O_T33_GENERIC_CD_IO_ANT_V55.lef at line 713.
[09/05 00:51:15     23s] **WARN: (IMPLF-61):	388 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[09/05 00:51:15     23s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 00:51:15     23s] Type 'man IMPLF-61' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 00:51:15     23s] Type 'man IMPLF-200' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 00:51:15     23s] Type 'man IMPLF-200' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 00:51:15     23s] Type 'man IMPLF-200' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 00:51:15     23s] Type 'man IMPLF-200' for more detail.
[09/05 00:51:15     23s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 00:51:15     23s] Type 'man IMPLF-200' for more detail.
[09/05 00:51:15     23s] 
[09/05 00:51:15     23s] viaInitial starts at Tue Sep  5 00:51:15 2023
viaInitial ends at Tue Sep  5 00:51:15 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[09/05 00:51:15     23s] Loading view definition file from mmmc.view
[09/05 00:51:15     23s] Reading worst_case timing library '/Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/lib/fsa0m_a_generic_core_ss1p62v125c.lib' ...
[09/05 00:51:16     24s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/lib/fsa0m_a_generic_core_ss1p62v125c.lib)
[09/05 00:51:16     24s] Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
[09/05 00:51:16     24s] Reading best_case timing library '/Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/lib/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
[09/05 00:51:17     25s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/lib/fsa0m_a_generic_core_ff1p98vm40c.lib)
[09/05 00:51:17     25s] Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
[09/05 00:51:17     25s] Ending "PreSetAnalysisView" (total cpu=0:00:02.2, real=0:00:02.0, peak res=590.1M, current mem=512.4M)
[09/05 00:51:17     25s] *** End library_loading (cpu=0.04min, real=0.03min, mem=17.9M, fe_cpu=0.43min, fe_real=0.78min, fe_mem=692.8M) ***
[09/05 00:51:17     25s] #% Begin Load netlist data ... (date=09/05 00:51:17, mem=512.4M)
[09/05 00:51:17     25s] *** Begin netlist parsing (mem=692.8M) ***
[09/05 00:51:17     25s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[09/05 00:51:17     25s] Type 'man IMPVL-159' for more detail.
[09/05 00:51:17     25s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[09/05 00:51:17     25s] Type 'man IMPVL-159' for more detail.
[09/05 00:51:17     25s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[09/05 00:51:17     25s] Type 'man IMPVL-159' for more detail.
[09/05 00:51:17     25s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[09/05 00:51:17     25s] Type 'man IMPVL-159' for more detail.
[09/05 00:51:17     25s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[09/05 00:51:17     25s] Type 'man IMPVL-159' for more detail.
[09/05 00:51:17     25s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[09/05 00:51:17     25s] Type 'man IMPVL-159' for more detail.
[09/05 00:51:17     25s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[09/05 00:51:17     25s] Type 'man IMPVL-159' for more detail.
[09/05 00:51:17     25s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[09/05 00:51:17     25s] Type 'man IMPVL-159' for more detail.
[09/05 00:51:17     25s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[09/05 00:51:17     25s] Type 'man IMPVL-159' for more detail.
[09/05 00:51:17     25s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[09/05 00:51:17     25s] Type 'man IMPVL-159' for more detail.
[09/05 00:51:17     25s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[09/05 00:51:17     25s] Type 'man IMPVL-159' for more detail.
[09/05 00:51:17     25s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[09/05 00:51:17     25s] Type 'man IMPVL-159' for more detail.
[09/05 00:51:17     25s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[09/05 00:51:17     25s] Type 'man IMPVL-159' for more detail.
[09/05 00:51:17     25s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[09/05 00:51:17     25s] Type 'man IMPVL-159' for more detail.
[09/05 00:51:17     25s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[09/05 00:51:17     25s] Type 'man IMPVL-159' for more detail.
[09/05 00:51:17     25s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[09/05 00:51:17     25s] Type 'man IMPVL-159' for more detail.
[09/05 00:51:17     25s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[09/05 00:51:17     25s] Type 'man IMPVL-159' for more detail.
[09/05 00:51:17     25s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[09/05 00:51:17     25s] Type 'man IMPVL-159' for more detail.
[09/05 00:51:17     25s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[09/05 00:51:17     25s] Type 'man IMPVL-159' for more detail.
[09/05 00:51:17     25s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[09/05 00:51:17     25s] Type 'man IMPVL-159' for more detail.
[09/05 00:51:17     25s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[09/05 00:51:17     25s] To increase the message display limit, refer to the product command reference manual.
[09/05 00:51:17     25s] Created 382 new cells from 2 timing libraries.
[09/05 00:51:17     25s] Reading netlist ...
[09/05 00:51:17     25s] Backslashed names will retain backslash and a trailing blank character.
[09/05 00:51:17     25s] Reading verilog netlist 'alu_innovus.v'
[09/05 00:51:17     25s] 
[09/05 00:51:17     25s] *** Memory Usage v#1 (Current mem = 692.758M, initial mem = 274.980M) ***
[09/05 00:51:17     25s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=692.8M) ***
[09/05 00:51:17     25s] #% End Load netlist data ... (date=09/05 00:51:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=521.1M, current mem=521.1M)
[09/05 00:51:17     25s] Top level cell is alu_top_module.
[09/05 00:51:17     26s] Hooked 764 DB cells to tlib cells.
[09/05 00:51:17     26s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=545.0M, current mem=545.0M)
[09/05 00:51:17     26s] Starting recursive module instantiation check.
[09/05 00:51:17     26s] No recursion found.
[09/05 00:51:17     26s] Building hierarchical netlist for Cell alu_top_module ...
[09/05 00:51:17     26s] *** Netlist is unique.
[09/05 00:51:17     26s] Setting Std. cell height to 5040 DBU (smallest netlist inst).
[09/05 00:51:17     26s] ** info: there are 810 modules.
[09/05 00:51:17     26s] ** info: there are 207 stdCell insts.
[09/05 00:51:17     26s] ** info: there are 31 Pad insts.
[09/05 00:51:17     26s] 
[09/05 00:51:17     26s] *** Memory Usage v#1 (Current mem = 735.180M, initial mem = 274.980M) ***
[09/05 00:51:17     26s] Reading IO assignment file "pads_alu.io" ...
[09/05 00:51:17     26s] Adjusting Core to Bottom to: 0.1600.
[09/05 00:51:17     26s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:51:17     26s] Type 'man IMPFP-3961' for more detail.
[09/05 00:51:17     26s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:51:17     26s] Type 'man IMPFP-3961' for more detail.
[09/05 00:51:17     26s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:51:17     26s] Type 'man IMPFP-3961' for more detail.
[09/05 00:51:17     26s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:51:17     26s] Type 'man IMPFP-3961' for more detail.
[09/05 00:51:17     26s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:51:17     26s] Type 'man IMPFP-3961' for more detail.
[09/05 00:51:17     26s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:51:17     26s] Type 'man IMPFP-3961' for more detail.
[09/05 00:51:17     26s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:51:17     26s] Type 'man IMPFP-3961' for more detail.
[09/05 00:51:17     26s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:51:17     26s] Type 'man IMPFP-3961' for more detail.
[09/05 00:51:17     26s] Generated pitch 0.93 in metal6 is different from 0.88 defined in technology file in preferred direction.
[09/05 00:51:17     26s] Set Default Net Delay as 1000 ps.
[09/05 00:51:17     26s] Set Default Net Load as 0.5 pF. 
[09/05 00:51:17     26s] Set Default Input Pin Transition as 0.1 ps.
[09/05 00:51:18     26s] Extraction setup Started 
[09/05 00:51:18     26s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/05 00:51:18     26s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/05 00:51:18     26s] Type 'man IMPEXT-2773' for more detail.
[09/05 00:51:18     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/05 00:51:18     26s] Type 'man IMPEXT-2776' for more detail.
[09/05 00:51:18     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/05 00:51:18     26s] Type 'man IMPEXT-2776' for more detail.
[09/05 00:51:18     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 6.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/05 00:51:18     26s] Type 'man IMPEXT-2776' for more detail.
[09/05 00:51:18     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 6.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/05 00:51:18     26s] Type 'man IMPEXT-2776' for more detail.
[09/05 00:51:18     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 6.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/05 00:51:18     26s] Type 'man IMPEXT-2776' for more detail.
[09/05 00:51:18     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/05 00:51:18     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.062 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/05 00:51:18     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.062 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/05 00:51:18     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.062 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/05 00:51:18     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.062 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/05 00:51:18     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.041 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/05 00:51:18     26s] Summary of Active RC-Corners : 
[09/05 00:51:18     26s]  
[09/05 00:51:18     26s]  Analysis View: setup
[09/05 00:51:18     26s]     RC-Corner Name        : default_rc_corner
[09/05 00:51:18     26s]     RC-Corner Index       : 0
[09/05 00:51:18     26s]     RC-Corner Temperature : 25 Celsius
[09/05 00:51:18     26s]     RC-Corner Cap Table   : ''
[09/05 00:51:18     26s]     RC-Corner PreRoute Res Factor         : 1
[09/05 00:51:18     26s]     RC-Corner PreRoute Cap Factor         : 1
[09/05 00:51:18     26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/05 00:51:18     26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/05 00:51:18     26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/05 00:51:18     26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/05 00:51:18     26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/05 00:51:18     26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/05 00:51:18     26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/05 00:51:18     26s]  
[09/05 00:51:18     26s]  Analysis View: hold
[09/05 00:51:18     26s]     RC-Corner Name        : default_rc_corner
[09/05 00:51:18     26s]     RC-Corner Index       : 0
[09/05 00:51:18     26s]     RC-Corner Temperature : 25 Celsius
[09/05 00:51:18     26s]     RC-Corner Cap Table   : ''
[09/05 00:51:18     26s]     RC-Corner PreRoute Res Factor         : 1
[09/05 00:51:18     26s]     RC-Corner PreRoute Cap Factor         : 1
[09/05 00:51:18     26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/05 00:51:18     26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/05 00:51:18     26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/05 00:51:18     26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/05 00:51:18     26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/05 00:51:18     26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/05 00:51:18     26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/05 00:51:18     26s] LayerId::1 widthSet size::1
[09/05 00:51:18     26s] LayerId::2 widthSet size::1
[09/05 00:51:18     26s] LayerId::3 widthSet size::1
[09/05 00:51:18     26s] LayerId::4 widthSet size::1
[09/05 00:51:18     26s] LayerId::5 widthSet size::1
[09/05 00:51:18     26s] LayerId::6 widthSet size::1
[09/05 00:51:18     26s] Updating RC grid for preRoute extraction ...
[09/05 00:51:18     26s] Initializing multi-corner resistance tables ...
[09/05 00:51:18     26s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:51:18     26s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:51:18     26s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[09/05 00:51:18     26s] *Info: initialize multi-corner CTS.
[09/05 00:51:18     26s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=725.5M, current mem=551.6M)
[09/05 00:51:18     26s] Reading timing constraints file 'alu_synthesys_report.sdc' ...
[09/05 00:51:18     26s] Current (total cpu=0:00:26.7, real=0:00:48.0, peak res=736.4M, current mem=736.4M)
[09/05 00:51:18     26s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File alu_synthesys_report.sdc, Line 9).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File alu_synthesys_report.sdc, Line 10).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **WARN: (TCLCMD-1041):	current_design should use the top cell as a argument (File alu_synthesys_report.sdc, Line 13).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 16).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 16).

**ERROR: (TCLCMD-265):	No matching clock found for '' (File alu_synthesys_report.sdc, Line 16).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 18).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 18).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 18).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 19).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 19).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 20).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 20).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 21).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 21).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 22).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 22).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 22).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 23).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 23).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 24).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 24).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 24).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 25).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 25).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 25).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 26).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 26).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 26).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 27).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 27).

Message <TCLCMD-917> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File alu_synthesys_report.sdc, Line 27).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 28).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 29).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 30).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 31).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 32).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 33).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 34).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 35).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 36).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File alu_synthesys_report.sdc, Line 37).
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] INFO (CTE): Reading of timing constraints file alu_synthesys_report.sdc completed, with 23 Warnings and 21 Errors.
[09/05 00:51:18     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=750.7M, current mem=750.7M)
[09/05 00:51:18     26s] Current (total cpu=0:00:26.8, real=0:00:48.0, peak res=750.7M, current mem=750.7M)
[09/05 00:51:18     26s] Creating Cell Server ...(0, 1, 1, 1)
[09/05 00:51:18     26s] Summary for sequential cells identification: 
[09/05 00:51:18     26s]   Identified SBFF number: 42
[09/05 00:51:18     26s]   Identified MBFF number: 0
[09/05 00:51:18     26s]   Identified SB Latch number: 0
[09/05 00:51:18     26s]   Identified MB Latch number: 0
[09/05 00:51:18     26s]   Not identified SBFF number: 10
[09/05 00:51:18     26s]   Not identified MBFF number: 0
[09/05 00:51:18     26s]   Not identified SB Latch number: 0
[09/05 00:51:18     26s]   Not identified MB Latch number: 0
[09/05 00:51:18     26s]   Number of sequential cells which are not FFs: 27
[09/05 00:51:18     26s] Total number of combinational cells: 290
[09/05 00:51:18     26s] Total number of sequential cells: 79
[09/05 00:51:18     26s] Total number of tristate cells: 13
[09/05 00:51:18     26s] Total number of level shifter cells: 0
[09/05 00:51:18     26s] Total number of power gating cells: 0
[09/05 00:51:18     26s] Total number of isolation cells: 0
[09/05 00:51:18     26s] Total number of power switch cells: 0
[09/05 00:51:18     26s] Total number of pulse generator cells: 0
[09/05 00:51:18     26s] Total number of always on buffers: 0
[09/05 00:51:18     26s] Total number of retention cells: 0
[09/05 00:51:18     26s] List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
[09/05 00:51:18     26s] Total number of usable buffers: 14
[09/05 00:51:18     26s] List of unusable buffers:
[09/05 00:51:18     26s] Total number of unusable buffers: 0
[09/05 00:51:18     26s] List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
[09/05 00:51:18     26s] Total number of usable inverters: 15
[09/05 00:51:18     26s] List of unusable inverters:
[09/05 00:51:18     26s] Total number of unusable inverters: 0
[09/05 00:51:18     26s] List of identified usable delay cells: DELA DELC DELB
[09/05 00:51:18     26s] Total number of identified usable delay cells: 3
[09/05 00:51:18     26s] List of identified unusable delay cells:
[09/05 00:51:18     26s] Total number of identified unusable delay cells: 0
[09/05 00:51:18     26s] Creating Cell Server, finished. 
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] Deleting Cell Server ...
[09/05 00:51:18     26s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=772.4M, current mem=772.4M)
[09/05 00:51:18     26s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:51:18     26s] Summary for sequential cells identification: 
[09/05 00:51:18     26s]   Identified SBFF number: 42
[09/05 00:51:18     26s]   Identified MBFF number: 0
[09/05 00:51:18     26s]   Identified SB Latch number: 0
[09/05 00:51:18     26s]   Identified MB Latch number: 0
[09/05 00:51:18     26s]   Not identified SBFF number: 10
[09/05 00:51:18     26s]   Not identified MBFF number: 0
[09/05 00:51:18     26s]   Not identified SB Latch number: 0
[09/05 00:51:18     26s]   Not identified MB Latch number: 0
[09/05 00:51:18     26s]   Number of sequential cells which are not FFs: 27
[09/05 00:51:18     26s]  Visiting view : setup
[09/05 00:51:18     26s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:51:18     26s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:51:18     26s]  Visiting view : hold
[09/05 00:51:18     26s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:51:18     26s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:51:18     26s]  Setting StdDelay to 53.60
[09/05 00:51:18     26s] Creating Cell Server, finished. 
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] **WARN: (IMPSYC-2):	Timing information is not defined for cell YA2GSC; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[09/05 00:51:18     26s] Type 'man IMPSYC-2' for more detail.
[09/05 00:51:18     26s] **WARN: (IMPSYC-2):	Timing information is not defined for cell XMC; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[09/05 00:51:18     26s] Type 'man IMPSYC-2' for more detail.
[09/05 00:51:18     26s] 
[09/05 00:51:18     26s] *** Summary of all messages that are not suppressed in this session:
[09/05 00:51:18     26s] Severity  ID               Count  Summary                                  
[09/05 00:51:18     26s] ERROR     IMPLF-40             2  Macro '%s' references a site '%s' that h...
[09/05 00:51:18     26s] WARNING   IMPLF-58           388  MACRO '%s' has been found in the databas...
[09/05 00:51:18     26s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[09/05 00:51:18     26s] WARNING   IMPLF-200            5  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/05 00:51:18     26s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[09/05 00:51:18     26s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[09/05 00:51:18     26s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[09/05 00:51:18     26s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/05 00:51:18     26s] WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
[09/05 00:51:18     26s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[09/05 00:51:18     26s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[09/05 00:51:18     26s] ERROR     TCLCMD-265           1  No matching clock found for '%s'         
[09/05 00:51:18     26s] WARNING   TCLCMD-513          31  The software could not find a matching o...
[09/05 00:51:18     26s] ERROR     TCLCMD-917          61  Cannot find '%s' that match '%s'         
[09/05 00:51:18     26s] WARNING   TCLCMD-1041          1  current_design should use the top cell a...
[09/05 00:51:18     26s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[09/05 00:51:18     26s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[09/05 00:51:18     26s] *** Message Summary: 1228 warning(s), 64 error(s)
[09/05 00:51:18     26s] 
[09/05 00:51:29     28s] <CMD> getIoFlowFlag
[09/05 00:51:43     31s] <CMD> setIoFlowFlag 0
[09/05 00:51:43     31s] <CMD> floorPlan -fplanOrigin center -site core_5040 -r 1.24066496164 0.027852 35 35 35 35
[09/05 00:51:43     31s] Adjusting Core to Bottom to: 35.4400.
[09/05 00:51:43     31s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:51:43     31s] Type 'man IMPFP-3961' for more detail.
[09/05 00:51:43     31s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:51:43     31s] Type 'man IMPFP-3961' for more detail.
[09/05 00:51:43     31s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:51:43     31s] Type 'man IMPFP-3961' for more detail.
[09/05 00:51:43     31s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:51:43     31s] Type 'man IMPFP-3961' for more detail.
[09/05 00:51:43     31s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:51:43     31s] Type 'man IMPFP-3961' for more detail.
[09/05 00:51:43     31s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:51:43     31s] Type 'man IMPFP-3961' for more detail.
[09/05 00:51:43     31s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:51:43     31s] Type 'man IMPFP-3961' for more detail.
[09/05 00:51:43     31s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:51:43     31s] Type 'man IMPFP-3961' for more detail.
[09/05 00:51:43     31s] Generated pitch 0.93 in metal6 is different from 0.88 defined in technology file in preferred direction.
[09/05 00:51:43     31s] <CMD> uiSetTool select
[09/05 00:51:43     31s] <CMD> getIoFlowFlag
[09/05 00:51:43     31s] <CMD> fit
[09/05 00:51:47     32s] <CMD> undo
[09/05 00:51:47     32s] **ERROR: (IMPSYT-6852):	No more action to undo.
[09/05 00:51:54     33s] <CMD> getIoFlowFlag
[09/05 00:52:07     35s] <CMD> setIoFlowFlag 0
[09/05 00:52:07     35s] <CMD> floorPlan -site core_5040 -r 1.23947620569 0.57826 35.34 35.44 35.34 35.28
[09/05 00:52:07     35s] Adjusting Core to Bottom to: 36.0000.
[09/05 00:52:07     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:52:07     35s] Type 'man IMPFP-3961' for more detail.
[09/05 00:52:07     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:52:07     35s] Type 'man IMPFP-3961' for more detail.
[09/05 00:52:07     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:52:07     35s] Type 'man IMPFP-3961' for more detail.
[09/05 00:52:07     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:52:07     35s] Type 'man IMPFP-3961' for more detail.
[09/05 00:52:07     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:52:07     35s] Type 'man IMPFP-3961' for more detail.
[09/05 00:52:07     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:52:07     35s] Type 'man IMPFP-3961' for more detail.
[09/05 00:52:07     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:52:07     35s] Type 'man IMPFP-3961' for more detail.
[09/05 00:52:07     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/05 00:52:07     35s] Type 'man IMPFP-3961' for more detail.
[09/05 00:52:07     35s] Generated pitch 0.93 in metal6 is different from 0.88 defined in technology file in preferred direction.
[09/05 00:52:07     35s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[09/05 00:52:07     35s] <CMD> uiSetTool select
[09/05 00:52:07     35s] <CMD> getIoFlowFlag
[09/05 00:52:07     35s] <CMD> fit
[09/05 00:52:28     39s] <CMD> uiSetTool obstruct
[09/05 00:52:35     40s] <CMD> createPlaceBlockage -box -142.06800 109.73500 -73.48300 162.64200 -type hard
[09/05 00:52:41     41s] <CMD> createPlaceBlockage -box 38.21100 -170.48000 128.35000 -76.42200 -type hard
[09/05 00:52:57     43s] <CMD> createPlaceBlockage -box 61.72500 107.77500 124.43100 154.80400 -type soft -density 5
[09/05 00:53:05     45s] <CMD> set sprCreateIeRingOffset 1.0
[09/05 00:53:05     45s] <CMD> set sprCreateIeRingThreshold 1.0
[09/05 00:53:05     45s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/05 00:53:05     45s] <CMD> set sprCreateIeRingLayers {}
[09/05 00:53:05     45s] <CMD> set sprCreateIeRingOffset 1.0
[09/05 00:53:05     45s] <CMD> set sprCreateIeRingThreshold 1.0
[09/05 00:53:05     45s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/05 00:53:05     45s] <CMD> set sprCreateIeRingLayers {}
[09/05 00:53:05     45s] <CMD> set sprCreateIeStripeWidth 10.0
[09/05 00:53:05     45s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/05 00:53:05     45s] <CMD> set sprCreateIeStripeWidth 10.0
[09/05 00:53:05     45s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/05 00:53:05     45s] <CMD> set sprCreateIeRingOffset 1.0
[09/05 00:53:05     45s] <CMD> set sprCreateIeRingThreshold 1.0
[09/05 00:53:05     45s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/05 00:53:05     45s] <CMD> set sprCreateIeRingLayers {}
[09/05 00:53:05     45s] <CMD> set sprCreateIeStripeWidth 10.0
[09/05 00:53:05     45s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/05 00:53:22     48s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/05 00:53:22     48s] The ring targets are set to core/block ring wires.
[09/05 00:53:22     48s] addRing command will consider rows while creating rings.
[09/05 00:53:22     48s] addRing command will disallow rings to go over rows.
[09/05 00:53:22     48s] addRing command will ignore shorts while creating rings.
[09/05 00:53:22     48s] <CMD> addRing -nets {} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/05 00:53:22     48s] 
[09/05 00:53:22     48s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1004.1M)
[09/05 00:53:22     48s] **ERROR: Error: Invalid net names specified. 
[09/05 00:53:33     50s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/05 00:53:33     50s] The ring targets are set to core/block ring wires.
[09/05 00:53:33     50s] addRing command will consider rows while creating rings.
[09/05 00:53:33     50s] addRing command will disallow rings to go over rows.
[09/05 00:53:33     50s] addRing command will ignore shorts while creating rings.
[09/05 00:53:33     50s] <CMD> addRing -nets {VDD GND} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/05 00:53:33     50s] 
[09/05 00:53:33     50s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1004.1M)
[09/05 00:53:33     50s] Ring generation is complete.
[09/05 00:53:33     50s] vias are now being generated.
[09/05 00:53:33     50s] addRing created 8 wires.
[09/05 00:53:33     50s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[09/05 00:53:33     50s] +--------+----------------+----------------+
[09/05 00:53:33     50s] |  Layer |     Created    |     Deleted    |
[09/05 00:53:33     50s] +--------+----------------+----------------+
[09/05 00:53:33     50s] | metal1 |        4       |       NA       |
[09/05 00:53:33     50s] |   via  |        8       |        0       |
[09/05 00:53:33     50s] | metal2 |        4       |       NA       |
[09/05 00:53:33     50s] +--------+----------------+----------------+
[09/05 00:53:46     52s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/05 00:53:46     52s] The ring targets are set to core/block ring wires.
[09/05 00:53:46     52s] addRing command will consider rows while creating rings.
[09/05 00:53:46     52s] addRing command will disallow rings to go over rows.
[09/05 00:53:46     52s] addRing command will ignore shorts while creating rings.
[09/05 00:53:46     52s] <CMD> addRing -nets {VDD GND} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal4 right metal4} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/05 00:53:46     52s] 
[09/05 00:53:46     52s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1004.1M)
[09/05 00:53:46     52s] Ring generation is complete.
[09/05 00:53:46     52s] vias are now being generated.
[09/05 00:53:46     52s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-136.23, -175.00) (-126.23, 174.26)
[09/05 00:53:46     52s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (126.07, -175.00) (136.07, 174.26)
[09/05 00:53:46     52s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-136.23, -175.00) (136.07, -165.00)
[09/05 00:53:46     52s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-136.23, 164.26) (136.07, 174.26)
[09/05 00:53:46     52s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-151.23, -190.00) (-141.23, 189.26)
[09/05 00:53:46     52s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (141.07, -190.00) (151.07, 189.26)
[09/05 00:53:46     52s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-151.23, -190.00) (151.07, -180.00)
[09/05 00:53:46     52s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-151.23, 179.26) (151.07, 189.26)
[09/05 00:53:46     52s] addRing created 8 wires.
[09/05 00:53:46     52s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[09/05 00:53:46     52s] +--------+----------------+----------------+
[09/05 00:53:46     52s] |  Layer |     Created    |     Deleted    |
[09/05 00:53:46     52s] +--------+----------------+----------------+
[09/05 00:53:46     52s] |  via2  |        8       |        0       |
[09/05 00:53:46     52s] | metal3 |        4       |       NA       |
[09/05 00:53:46     52s] |  via3  |        8       |        0       |
[09/05 00:53:46     52s] | metal4 |        4       |       NA       |
[09/05 00:53:46     52s] +--------+----------------+----------------+
[09/05 00:54:00     55s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/05 00:54:00     55s] The ring targets are set to core/block ring wires.
[09/05 00:54:00     55s] addRing command will consider rows while creating rings.
[09/05 00:54:00     55s] addRing command will disallow rings to go over rows.
[09/05 00:54:00     55s] addRing command will ignore shorts while creating rings.
[09/05 00:54:00     55s] <CMD> addRing -nets {VDD GND} -type core_rings -follow core -layer {top metal5 bottom metal5 left metal6 right metal6} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/05 00:54:00     55s] 
[09/05 00:54:00     55s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1004.1M)
[09/05 00:54:00     55s] Ring generation is complete.
[09/05 00:54:00     55s] vias are now being generated.
[09/05 00:54:00     55s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-136.23, -175.00) (-126.23, 174.26)
[09/05 00:54:00     55s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-136.23, -175.00) (-126.23, 174.26)
[09/05 00:54:00     55s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (126.07, -175.00) (136.07, 174.26)
[09/05 00:54:00     55s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (126.07, -175.00) (136.07, 174.26)
[09/05 00:54:00     55s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-136.23, -175.00) (136.07, -165.00)
[09/05 00:54:00     55s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-136.23, -175.00) (136.07, -165.00)
[09/05 00:54:00     55s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-136.23, 164.26) (136.07, 174.26)
[09/05 00:54:00     55s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-136.23, 164.26) (136.07, 174.26)
[09/05 00:54:00     55s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-151.23, -190.00) (-141.23, 189.26)
[09/05 00:54:00     55s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-151.23, -190.00) (-141.23, 189.26)
[09/05 00:54:00     55s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (141.07, -190.00) (151.07, 189.26)
[09/05 00:54:00     55s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (141.07, -190.00) (151.07, 189.26)
[09/05 00:54:00     55s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-151.23, -190.00) (151.07, -180.00)
[09/05 00:54:00     55s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-151.23, -190.00) (151.07, -180.00)
[09/05 00:54:00     55s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-151.23, 179.26) (151.07, 189.26)
[09/05 00:54:00     55s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-151.23, 179.26) (151.07, 189.26)
[09/05 00:54:00     55s] addRing created 8 wires.
[09/05 00:54:00     55s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[09/05 00:54:00     55s] +--------+----------------+----------------+
[09/05 00:54:00     55s] |  Layer |     Created    |     Deleted    |
[09/05 00:54:00     55s] +--------+----------------+----------------+
[09/05 00:54:00     55s] |  via4  |        8       |        0       |
[09/05 00:54:00     55s] | metal5 |        4       |       NA       |
[09/05 00:54:00     55s] |  via5  |        8       |        0       |
[09/05 00:54:00     55s] | metal6 |        4       |       NA       |
[09/05 00:54:00     55s] +--------+----------------+----------------+
[09/05 00:54:04     56s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/05 00:54:04     56s] The ring targets are set to core/block ring wires.
[09/05 00:54:04     56s] addRing command will consider rows while creating rings.
[09/05 00:54:04     56s] addRing command will disallow rings to go over rows.
[09/05 00:54:04     56s] addRing command will ignore shorts while creating rings.
[09/05 00:54:04     56s] <CMD> addRing -nets {VDD GND} -type core_rings -follow core -layer {top metal5 bottom metal5 left metal6 right metal6} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/05 00:54:04     56s] 
[09/05 00:54:04     56s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1004.1M)
[09/05 00:54:04     56s] Ring generation is complete.
[09/05 00:54:16     58s] <CMD> set sprCreateIeRingOffset 1.0
[09/05 00:54:16     58s] <CMD> set sprCreateIeRingThreshold 1.0
[09/05 00:54:16     58s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/05 00:54:16     58s] <CMD> set sprCreateIeRingLayers {}
[09/05 00:54:16     58s] <CMD> set sprCreateIeRingOffset 1.0
[09/05 00:54:16     58s] <CMD> set sprCreateIeRingThreshold 1.0
[09/05 00:54:16     58s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/05 00:54:16     58s] <CMD> set sprCreateIeRingLayers {}
[09/05 00:54:16     58s] <CMD> set sprCreateIeStripeWidth 10.0
[09/05 00:54:16     58s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/05 00:54:16     58s] <CMD> set sprCreateIeStripeWidth 10.0
[09/05 00:54:16     58s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/05 00:54:16     58s] <CMD> set sprCreateIeRingOffset 1.0
[09/05 00:54:16     58s] <CMD> set sprCreateIeRingThreshold 1.0
[09/05 00:54:16     58s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/05 00:54:16     58s] <CMD> set sprCreateIeRingLayers {}
[09/05 00:54:16     58s] <CMD> set sprCreateIeStripeWidth 10.0
[09/05 00:54:16     58s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/05 00:55:06     67s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/05 00:55:06     67s] addStripe will allow jog to connect padcore ring and block ring.
[09/05 00:55:06     67s] 
[09/05 00:55:06     67s] Stripes will stop at the boundary of the specified area.
[09/05 00:55:06     67s] When breaking rings, the power planner will consider the existence of blocks.
[09/05 00:55:06     67s] Stripes will not extend to closest target.
[09/05 00:55:06     67s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/05 00:55:06     67s] Stripes will not be created over regions without power planning wires.
[09/05 00:55:06     67s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/05 00:55:06     67s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/05 00:55:06     67s] Offset for stripe breaking is set to 0.
[09/05 00:55:06     67s] <CMD> addStripe -nets {GND VDD} -layer metal2 -direction vertical -width 2 -spacing 5 -number_of_sets 6 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/05 00:55:06     67s] 
[09/05 00:55:06     67s] Initialize fgc environment(mem: 1010.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1010.6M)
[09/05 00:55:06     67s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1010.6M)
[09/05 00:55:06     67s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1010.6M)
[09/05 00:55:06     67s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1010.6M)
[09/05 00:55:06     67s] Starting stripe generation ...
[09/05 00:55:06     67s] Non-Default Mode Option Settings :
[09/05 00:55:06     67s]   NONE
[09/05 00:55:06     67s] Stripe generation is complete.
[09/05 00:55:06     67s] vias are now being generated.
[09/05 00:55:06     67s] addStripe created 12 wires.
[09/05 00:55:06     67s] ViaGen created 96 vias, deleted 0 via to avoid violation.
[09/05 00:55:06     67s] +--------+----------------+----------------+
[09/05 00:55:06     67s] |  Layer |     Created    |     Deleted    |
[09/05 00:55:06     67s] +--------+----------------+----------------+
[09/05 00:55:06     67s] |   via  |       24       |        0       |
[09/05 00:55:06     67s] | metal2 |       12       |       NA       |
[09/05 00:55:06     67s] |  via2  |       24       |        0       |
[09/05 00:55:06     67s] |  via3  |       24       |        0       |
[09/05 00:55:06     67s] |  via4  |       24       |        0       |
[09/05 00:55:06     67s] +--------+----------------+----------------+
[09/05 00:55:14     69s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/05 00:55:14     69s] addStripe will allow jog to connect padcore ring and block ring.
[09/05 00:55:14     69s] 
[09/05 00:55:14     69s] Stripes will stop at the boundary of the specified area.
[09/05 00:55:14     69s] When breaking rings, the power planner will consider the existence of blocks.
[09/05 00:55:14     69s] Stripes will not extend to closest target.
[09/05 00:55:14     69s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/05 00:55:14     69s] Stripes will not be created over regions without power planning wires.
[09/05 00:55:14     69s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/05 00:55:14     69s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/05 00:55:14     69s] Offset for stripe breaking is set to 0.
[09/05 00:55:14     69s] <CMD> addStripe -nets {GND VDD} -layer metal4 -direction vertical -width 2 -spacing 5 -number_of_sets 6 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/05 00:55:14     69s] 
[09/05 00:55:14     69s] Initialize fgc environment(mem: 1010.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1010.6M)
[09/05 00:55:14     69s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1010.6M)
[09/05 00:55:14     69s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1010.6M)
[09/05 00:55:14     69s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1010.6M)
[09/05 00:55:14     69s] Starting stripe generation ...
[09/05 00:55:14     69s] Non-Default Mode Option Settings :
[09/05 00:55:14     69s]   NONE
[09/05 00:55:14     69s] Stripe generation is complete.
[09/05 00:55:14     69s] vias are now being generated.
[09/05 00:55:14     69s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-121.06, -190.00) (-119.06, 189.26)
[09/05 00:55:14     69s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-74.44, -190.00) (-72.44, 189.26)
[09/05 00:55:14     69s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-27.82, -190.00) (-25.82, 189.26)
[09/05 00:55:14     69s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (18.80, -190.00) (20.80, 189.26)
[09/05 00:55:14     69s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (65.42, -190.00) (67.42, 189.26)
[09/05 00:55:14     69s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (112.04, -190.00) (114.04, 189.26)
[09/05 00:55:14     69s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-114.06, -175.00) (-112.06, 174.26)
[09/05 00:55:14     69s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-67.44, -175.00) (-65.44, 174.26)
[09/05 00:55:14     69s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-20.82, -175.00) (-18.82, 174.26)
[09/05 00:55:14     69s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (25.80, -175.00) (27.80, 174.26)
[09/05 00:55:14     69s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (72.42, -175.00) (74.42, 174.26)
[09/05 00:55:14     69s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (119.04, -175.00) (121.04, 174.26)
[09/05 00:55:14     69s] addStripe created 12 wires.
[09/05 00:55:14     69s] ViaGen created 0 via, deleted 0 via to avoid violation.
[09/05 00:55:14     69s] +--------+----------------+----------------+
[09/05 00:55:14     69s] |  Layer |     Created    |     Deleted    |
[09/05 00:55:14     69s] +--------+----------------+----------------+
[09/05 00:55:14     69s] | metal4 |       12       |       NA       |
[09/05 00:55:14     69s] +--------+----------------+----------------+
[09/05 00:55:19     70s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/05 00:55:19     70s] addStripe will allow jog to connect padcore ring and block ring.
[09/05 00:55:19     70s] 
[09/05 00:55:19     70s] Stripes will stop at the boundary of the specified area.
[09/05 00:55:19     70s] When breaking rings, the power planner will consider the existence of blocks.
[09/05 00:55:19     70s] Stripes will not extend to closest target.
[09/05 00:55:19     70s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/05 00:55:19     70s] Stripes will not be created over regions without power planning wires.
[09/05 00:55:19     70s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/05 00:55:19     70s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/05 00:55:19     70s] Offset for stripe breaking is set to 0.
[09/05 00:55:19     70s] <CMD> addStripe -nets {GND VDD} -layer metal6 -direction vertical -width 2 -spacing 5 -number_of_sets 6 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/05 00:55:19     70s] 
[09/05 00:55:19     70s] Initialize fgc environment(mem: 1012.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1012.4M)
[09/05 00:55:19     70s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1012.4M)
[09/05 00:55:19     70s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1012.4M)
[09/05 00:55:19     70s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1012.4M)
[09/05 00:55:19     70s] Starting stripe generation ...
[09/05 00:55:19     70s] Non-Default Mode Option Settings :
[09/05 00:55:19     70s]   NONE
[09/05 00:55:19     70s] Stripe generation is complete.
[09/05 00:55:19     70s] vias are now being generated.
[09/05 00:55:19     70s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-121.06, -190.00) (-119.06, 189.26)
[09/05 00:55:19     70s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-121.06, -190.00) (-119.06, 189.26)
[09/05 00:55:19     70s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-74.44, -190.00) (-72.44, 189.26)
[09/05 00:55:19     70s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-74.44, -190.00) (-72.44, 189.26)
[09/05 00:55:19     70s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-27.82, -190.00) (-25.82, 189.26)
[09/05 00:55:19     70s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-27.82, -190.00) (-25.82, 189.26)
[09/05 00:55:19     70s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (18.80, -190.00) (20.80, 189.26)
[09/05 00:55:19     70s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (18.80, -190.00) (20.80, 189.26)
[09/05 00:55:20     70s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (65.42, -190.00) (67.42, 189.26)
[09/05 00:55:20     70s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (65.42, -190.00) (67.42, 189.26)
[09/05 00:55:20     70s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (112.04, -190.00) (114.04, 189.26)
[09/05 00:55:20     70s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (112.04, -190.00) (114.04, 189.26)
[09/05 00:55:20     70s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-114.06, -175.00) (-112.06, 174.26)
[09/05 00:55:20     70s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-114.06, -175.00) (-112.06, 174.26)
[09/05 00:55:20     70s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-67.44, -175.00) (-65.44, 174.26)
[09/05 00:55:20     70s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-67.44, -175.00) (-65.44, 174.26)
[09/05 00:55:20     70s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-20.82, -175.00) (-18.82, 174.26)
[09/05 00:55:20     70s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-20.82, -175.00) (-18.82, 174.26)
[09/05 00:55:20     70s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (25.80, -175.00) (27.80, 174.26)
[09/05 00:55:20     70s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (25.80, -175.00) (27.80, 174.26)
[09/05 00:55:20     70s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[09/05 00:55:20     70s] To increase the message display limit, refer to the product command reference manual.
[09/05 00:55:20     70s] addStripe created 12 wires.
[09/05 00:55:20     70s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[09/05 00:55:20     70s] +--------+----------------+----------------+
[09/05 00:55:20     70s] |  Layer |     Created    |     Deleted    |
[09/05 00:55:20     70s] +--------+----------------+----------------+
[09/05 00:55:20     70s] |  via5  |       24       |        0       |
[09/05 00:55:20     70s] | metal6 |       12       |       NA       |
[09/05 00:55:20     70s] +--------+----------------+----------------+
[09/05 00:55:21     70s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/05 00:55:21     70s] addStripe will allow jog to connect padcore ring and block ring.
[09/05 00:55:21     70s] 
[09/05 00:55:21     70s] Stripes will stop at the boundary of the specified area.
[09/05 00:55:21     70s] When breaking rings, the power planner will consider the existence of blocks.
[09/05 00:55:21     70s] Stripes will not extend to closest target.
[09/05 00:55:21     70s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/05 00:55:21     70s] Stripes will not be created over regions without power planning wires.
[09/05 00:55:21     70s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/05 00:55:21     70s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/05 00:55:21     70s] Offset for stripe breaking is set to 0.
[09/05 00:55:21     70s] <CMD> addStripe -nets {GND VDD} -layer metal6 -direction vertical -width 2 -spacing 5 -number_of_sets 6 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/05 00:55:21     70s] 
[09/05 00:55:21     70s] Initialize fgc environment(mem: 1012.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1012.4M)
[09/05 00:55:21     70s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1012.4M)
[09/05 00:55:21     70s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1012.4M)
[09/05 00:55:21     70s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1012.4M)
[09/05 00:55:21     70s] Starting stripe generation ...
[09/05 00:55:21     70s] Non-Default Mode Option Settings :
[09/05 00:55:21     70s]   NONE
[09/05 00:55:21     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (-120.059998, -190.000000) (-120.059998, 189.259995) because same wire already exists.
[09/05 00:55:21     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (-73.440002, -190.000000) (-73.440002, 189.259995) because same wire already exists.
[09/05 00:55:21     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (-26.820000, -190.000000) (-26.820000, 189.259995) because same wire already exists.
[09/05 00:55:21     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (19.799999, -190.000000) (19.799999, 189.259995) because same wire already exists.
[09/05 00:55:21     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (66.419998, -190.000000) (66.419998, 189.259995) because same wire already exists.
[09/05 00:55:21     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (113.040001, -190.000000) (113.040001, 189.259995) because same wire already exists.
[09/05 00:55:21     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (-113.059998, -175.000000) (-113.059998, 174.259995) because same wire already exists.
[09/05 00:55:21     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (-66.440002, -175.000000) (-66.440002, 174.259995) because same wire already exists.
[09/05 00:55:21     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (-19.820000, -175.000000) (-19.820000, 174.259995) because same wire already exists.
[09/05 00:55:21     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (26.799999, -175.000000) (26.799999, 174.259995) because same wire already exists.
[09/05 00:55:21     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (73.419998, -175.000000) (73.419998, 174.259995) because same wire already exists.
[09/05 00:55:21     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (120.040001, -175.000000) (120.040001, 174.259995) because same wire already exists.
[09/05 00:55:21     70s] Stripe generation is complete.
[09/05 00:55:22     70s] <CMD> zoomBox -752.42300 -334.21100 695.91300 351.02300
[09/05 00:55:23     70s] <CMD> zoomBox -441.80400 -159.61500 314.23700 198.08200
[09/05 00:55:23     70s] <CMD> zoomBox -390.92100 -131.01400 251.71400 173.02800
[09/05 00:55:23     70s] <CMD> zoomBox -310.90900 -86.03900 153.39600 133.63200
[09/05 00:55:32     72s] <CMD> uiSetTool select
[09/05 00:55:35     72s] <CMD> deleteSelectedFromFPlan
[09/05 00:55:38     73s] <CMD> selectWire -121.0600 -190.0000 -119.0600 189.2600 6 GND
[09/05 00:55:39     73s] <CMD> deleteSelectedFromFPlan
[09/05 00:55:39     73s] <CMD> selectWire -121.0600 -190.0000 -119.0600 189.2600 2 GND
[09/05 00:55:40     73s] <CMD> deleteSelectedFromFPlan
[09/05 00:55:41     73s] <CMD> selectWire -121.0600 -190.0000 -119.0600 189.2600 4 GND
[09/05 00:55:41     73s] <CMD> deleteSelectedFromFPlan
[09/05 00:55:43     74s] <CMD> selectWire -114.0600 -175.0000 -112.0600 174.2600 6 VDD
[09/05 00:55:43     74s] <CMD> deleteSelectedFromFPlan
[09/05 00:55:44     74s] <CMD> selectWire -114.0600 -175.0000 -112.0600 174.2600 4 VDD
[09/05 00:55:44     74s] <CMD> deleteSelectedFromFPlan
[09/05 00:55:45     74s] <CMD> selectWire -114.0600 -175.0000 -112.0600 174.2600 2 VDD
[09/05 00:55:45     74s] <CMD> deleteSelectedFromFPlan
[09/05 00:55:46     74s] <CMD> panPage 1 0
[09/05 00:55:46     74s] <CMD> panPage 1 0
[09/05 00:55:47     74s] <CMD> panPage 1 0
[09/05 00:55:48     74s] <CMD> panPage -1 0
[09/05 00:55:50     75s] <CMD> selectWire 119.0400 -175.0000 121.0400 174.2600 6 VDD
[09/05 00:55:50     75s] <CMD> deleteSelectedFromFPlan
[09/05 00:55:51     75s] <CMD> selectWire 119.0400 -175.0000 121.0400 174.2600 4 VDD
[09/05 00:55:51     75s] <CMD> deleteSelectedFromFPlan
[09/05 00:55:51     75s] <CMD> selectWire 119.0400 -175.0000 121.0400 174.2600 2 VDD
[09/05 00:55:52     75s] <CMD> deleteSelectedFromFPlan
[09/05 00:55:53     75s] <CMD> selectWire 112.0400 -190.0000 114.0400 189.2600 6 GND
[09/05 00:55:54     75s] <CMD> deleteSelectedFromFPlan
[09/05 00:55:54     75s] <CMD> selectWire 112.0400 -190.0000 114.0400 189.2600 2 GND
[09/05 00:55:55     75s] <CMD> deleteSelectedFromFPlan
[09/05 00:55:55     75s] <CMD> selectWire 112.0400 -190.0000 114.0400 189.2600 4 GND
[09/05 00:55:55     75s] <CMD> deleteSelectedFromFPlan
[09/05 00:55:57     76s] <CMD> fit
[09/05 00:56:07     78s] <CMD> setPlaceMode -fp false
[09/05 00:56:07     78s] <CMD> place_design
[09/05 00:56:07     78s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 10, percentage of missing scan cell = 0.00% (0 / 10)
[09/05 00:56:07     78s] 
[09/05 00:56:07     78s] pdi colorize_geometry "" ""
[09/05 00:56:07     78s] 
[09/05 00:56:07     78s] ### Time Record (colorize_geometry) is installed.
[09/05 00:56:07     78s] #Start colorize_geometry on Tue Sep  5 00:56:07 2023
[09/05 00:56:07     78s] #
[09/05 00:56:07     78s] ### Time Record (Pre Callback) is installed.
[09/05 00:56:07     78s] ### Time Record (Pre Callback) is uninstalled.
[09/05 00:56:07     78s] ### Time Record (DB Import) is installed.
[09/05 00:56:07     78s] #create default rule from bind_ndr_rule rule=0x7fb71a7e9d40 0x7fb6fc31e018
[09/05 00:56:07     78s] #WARNING (NRDB-733) PIN A_in[0] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:56:07     78s] #WARNING (NRDB-733) PIN A_in[1] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:56:07     78s] #WARNING (NRDB-733) PIN A_in[2] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:56:07     78s] #WARNING (NRDB-733) PIN A_in[3] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:56:07     78s] #WARNING (NRDB-733) PIN A_in[4] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:56:07     78s] #WARNING (NRDB-733) PIN A_in[5] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:56:07     78s] #WARNING (NRDB-733) PIN A_in[6] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:56:07     78s] #WARNING (NRDB-733) PIN A_in[7] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:56:07     78s] #WARNING (NRDB-733) PIN B_in[0] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:56:07     78s] #WARNING (NRDB-733) PIN B_in[1] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:56:07     78s] #WARNING (NRDB-733) PIN B_in[2] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:56:07     78s] #WARNING (NRDB-733) PIN B_in[3] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:56:07     78s] #WARNING (NRDB-733) PIN B_in[4] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:56:07     78s] #WARNING (NRDB-733) PIN B_in[5] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:56:07     78s] #WARNING (NRDB-733) PIN B_in[6] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:56:07     78s] #WARNING (NRDB-733) PIN B_in[7] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:56:07     78s] #WARNING (NRDB-733) PIN clk_in in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:56:07     78s] #WARNING (NRDB-733) PIN en_in in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:56:07     78s] #WARNING (NRDB-733) PIN flag_carry_out in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:56:07     78s] #WARNING (NRDB-733) PIN flag_zero_out in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:56:07     78s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/05 00:56:07     78s] #To increase the message display limit, refer to the product command reference manual.
[09/05 00:56:07     78s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2064418083 placement=1900691666 pin_access=1
[09/05 00:56:07     78s] ### Time Record (DB Import) is uninstalled.
[09/05 00:56:07     78s] ### Time Record (DB Export) is installed.
[09/05 00:56:07     78s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2064418083 placement=1900691666 pin_access=1
[09/05 00:56:07     78s] ### Time Record (DB Export) is uninstalled.
[09/05 00:56:07     78s] ### Time Record (Post Callback) is installed.
[09/05 00:56:07     78s] ### Time Record (Post Callback) is uninstalled.
[09/05 00:56:07     78s] #
[09/05 00:56:07     78s] #colorize_geometry statistics:
[09/05 00:56:07     78s] #Cpu time = 00:00:00
[09/05 00:56:07     78s] #Elapsed time = 00:00:00
[09/05 00:56:07     78s] #Increased memory = 22.15 (MB)
[09/05 00:56:07     78s] #Total memory = 845.95 (MB)
[09/05 00:56:07     78s] #Peak memory = 846.85 (MB)
[09/05 00:56:07     78s] #Number of warnings = 21
[09/05 00:56:07     78s] #Total number of warnings = 21
[09/05 00:56:07     78s] #Number of fails = 0
[09/05 00:56:07     78s] #Total number of fails = 0
[09/05 00:56:07     78s] #Complete colorize_geometry on Tue Sep  5 00:56:07 2023
[09/05 00:56:07     78s] #
[09/05 00:56:07     78s] ### Time Record (colorize_geometry) is uninstalled.
[09/05 00:56:07     78s] ### 
[09/05 00:56:07     78s] ###   Scalability Statistics
[09/05 00:56:07     78s] ### 
[09/05 00:56:07     78s] ### ------------------------+----------------+----------------+----------------+
[09/05 00:56:07     78s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[09/05 00:56:07     78s] ### ------------------------+----------------+----------------+----------------+
[09/05 00:56:07     78s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[09/05 00:56:07     78s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[09/05 00:56:07     78s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[09/05 00:56:07     78s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[09/05 00:56:07     78s] ###   Entire Command        |        00:00:00|        00:00:00|             1.2|
[09/05 00:56:07     78s] ### ------------------------+----------------+----------------+----------------+
[09/05 00:56:07     78s] ### 
[09/05 00:56:07     78s] *** Starting placeDesign default flow ***
[09/05 00:56:07     78s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:56:07     78s] ### Creating LA Mngr. totSessionCpu=0:01:18 mem=1043.5M
[09/05 00:56:07     78s] ### Creating LA Mngr, finished. totSessionCpu=0:01:18 mem=1043.5M
[09/05 00:56:07     78s] *** Start deleteBufferTree ***
[09/05 00:56:07     78s] Info: Detect buffers to remove automatically.
[09/05 00:56:07     78s] Analyzing netlist ...
[09/05 00:56:07     78s] Updating netlist
[09/05 00:56:07     78s] 
[09/05 00:56:07     78s] *summary: 0 instances (buffers/inverters) removed
[09/05 00:56:07     78s] *** Finish deleteBufferTree (0:00:00.1) ***
[09/05 00:56:07     78s] Deleting Cell Server ...
[09/05 00:56:07     78s] **INFO: Enable pre-place timing setting for timing analysis
[09/05 00:56:07     78s] Set Using Default Delay Limit as 101.
[09/05 00:56:07     78s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/05 00:56:07     78s] Set Default Net Delay as 0 ps.
[09/05 00:56:07     78s] Set Default Net Load as 0 pF. 
[09/05 00:56:07     78s] **INFO: Analyzing IO path groups for slack adjustment
[09/05 00:56:07     78s] Effort level <high> specified for reg2reg_tmp.23291 path_group
[09/05 00:56:08     79s] AAE DB initialization (MEM=1066.8 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/05 00:56:08     79s] #################################################################################
[09/05 00:56:08     79s] # Design Stage: PreRoute
[09/05 00:56:08     79s] # Design Name: alu_top_module
[09/05 00:56:08     79s] # Design Mode: 90nm
[09/05 00:56:08     79s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:56:08     79s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:56:08     79s] # Signoff Settings: SI Off 
[09/05 00:56:08     79s] #################################################################################
[09/05 00:56:08     79s] Calculate delays in BcWc mode...
[09/05 00:56:08     79s] Topological Sorting (REAL = 0:00:00.0, MEM = 1066.8M, InitMEM = 1066.8M)
[09/05 00:56:08     79s] Start delay calculation (fullDC) (1 T). (MEM=1066.8)
[09/05 00:56:08     79s] Start AAE Lib Loading. (MEM=1083.01)
[09/05 00:56:08     79s] End AAE Lib Loading. (MEM=1102.09 CPU=0:00:00.0 Real=0:00:00.0)
[09/05 00:56:08     79s] End AAE Lib Interpolated Model. (MEM=1102.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:56:08     79s] First Iteration Infinite Tw... 
[09/05 00:56:08     79s] Total number of fetched objects 259
[09/05 00:56:08     79s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:56:08     79s] End delay calculation. (MEM=1186.4 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:56:08     79s] End delay calculation (fullDC). (MEM=1159.32 CPU=0:00:00.2 REAL=0:00:00.0)
[09/05 00:56:08     79s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1159.3M) ***
[09/05 00:56:08     79s] **INFO: Disable pre-place timing setting for timing analysis
[09/05 00:56:08     79s] Set Using Default Delay Limit as 1000.
[09/05 00:56:08     79s] Set Default Net Delay as 1000 ps.
[09/05 00:56:08     79s] Set Default Net Load as 0.5 pF. 
[09/05 00:56:08     79s] **INFO: Pre-place timing setting for timing analysis already disabled
[09/05 00:56:08     79s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1145.1M
[09/05 00:56:08     79s] Deleted 0 physical inst  (cell - / prefix -).
[09/05 00:56:08     79s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1145.1M
[09/05 00:56:08     79s] INFO: #ExclusiveGroups=0
[09/05 00:56:08     79s] INFO: There are no Exclusive Groups.
[09/05 00:56:08     79s] Extracting standard cell pins and blockage ...... 
[09/05 00:56:08     79s] Pin and blockage extraction finished
[09/05 00:56:08     79s] Extracting macro/IO cell pins and blockage ...... 
[09/05 00:56:08     79s] Pin and blockage extraction finished
[09/05 00:56:08     79s] *** Starting "NanoPlace(TM) placement v#2 (mem=1145.1M)" ...
[09/05 00:56:08     79s] Wait...
[09/05 00:56:16     86s] *** Build Buffered Sizing Timing Model
[09/05 00:56:16     86s] (cpu=0:00:07.6 mem=1155.1M) ***
[09/05 00:56:16     86s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[09/05 00:56:16     86s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[09/05 00:56:16     86s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[09/05 00:56:16     87s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[09/05 00:56:16     87s] *** Build Virtual Sizing Timing Model
[09/05 00:56:16     87s] (cpu=0:00:08.2 mem=1159.1M) ***
[09/05 00:56:16     87s] No user-set net weight.
[09/05 00:56:16     87s] Net fanout histogram:
[09/05 00:56:16     87s] 2		: 121 (46.4%) nets
[09/05 00:56:16     87s] 3		: 52 (19.9%) nets
[09/05 00:56:16     87s] 4     -	14	: 87 (33.3%) nets
[09/05 00:56:16     87s] 15    -	39	: 0 (0.0%) nets
[09/05 00:56:16     87s] 40    -	79	: 0 (0.0%) nets
[09/05 00:56:16     87s] 80    -	159	: 1 (0.4%) nets
[09/05 00:56:16     87s] 160   -	319	: 0 (0.0%) nets
[09/05 00:56:16     87s] 320   -	639	: 0 (0.0%) nets
[09/05 00:56:16     87s] 640   -	1279	: 0 (0.0%) nets
[09/05 00:56:16     87s] 1280  -	2559	: 0 (0.0%) nets
[09/05 00:56:16     87s] 2560  -	5119	: 0 (0.0%) nets
[09/05 00:56:16     87s] 5120+		: 0 (0.0%) nets
[09/05 00:56:16     87s] no activity file in design. spp won't run.
[09/05 00:56:16     87s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[09/05 00:56:16     87s] Scan chains were not defined.
[09/05 00:56:17     87s] # Building alu_top_module llgBox search-tree.
[09/05 00:56:17     87s] #std cell=207 (0 fixed + 207 movable) #buf cell=0 #inv cell=30 #block=0 (0 floating + 0 preplaced)
[09/05 00:56:17     87s] #ioInst=40 #net=259 #term=851 #term/net=3.29, #fixedIo=40, #floatIo=0, #fixedPin=31, #floatPin=0
[09/05 00:56:17     87s] stdCell: 207 single + 0 double + 0 multi
[09/05 00:56:17     87s] Total standard cell length = 0.6708 (mm), area = 0.0034 (mm^2)
[09/05 00:56:17     87s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1164.1M
[09/05 00:56:17     87s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1164.1M
[09/05 00:56:17     87s] Core basic site is core_5040
[09/05 00:56:17     87s] Use non-trimmed site array because memory saving is not enough.
[09/05 00:56:17     87s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 00:56:17     87s] SiteArray: use 131,072 bytes
[09/05 00:56:17     87s] SiteArray: current memory after site array memory allocation 1197.3M
[09/05 00:56:17     87s] SiteArray: FP blocked sites are writable
[09/05 00:56:17     87s] Estimated cell power/ground rail width = 0.630 um
[09/05 00:56:17     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:56:17     87s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1197.3M
[09/05 00:56:17     87s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1197.3M
[09/05 00:56:17     87s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1197.3M
[09/05 00:56:17     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:1197.3M
[09/05 00:56:17     87s] OPERPROF: Starting pre-place ADS at level 1, MEM:1197.3M
[09/05 00:56:17     87s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1197.3M
[09/05 00:56:17     87s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1197.3M
[09/05 00:56:17     87s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1197.3M
[09/05 00:56:17     87s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1197.3M
[09/05 00:56:17     87s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1197.3M
[09/05 00:56:17     87s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1197.3M
[09/05 00:56:17     87s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1197.3M
[09/05 00:56:17     87s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1197.3M
[09/05 00:56:17     87s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1197.3M
[09/05 00:56:17     87s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1197.3M
[09/05 00:56:17     87s] ADSU 0.053 -> 0.053. GS 40.320
[09/05 00:56:17     87s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.002, MEM:1197.3M
[09/05 00:56:17     87s] Average module density = 0.053.
[09/05 00:56:17     87s] Density for the design = 0.053.
[09/05 00:56:17     87s]        = stdcell_area 1082 sites (3381 um^2) / alloc_area 20562 sites (64252 um^2).
[09/05 00:56:17     87s] Pin Density = 0.03464.
[09/05 00:56:17     87s]             = total # of pins 851 / total area 24570.
[09/05 00:56:17     87s] OPERPROF: Starting spMPad at level 1, MEM:1197.3M
[09/05 00:56:17     87s] OPERPROF:   Starting spContextMPad at level 2, MEM:1197.3M
[09/05 00:56:17     87s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1197.3M
[09/05 00:56:17     87s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1197.3M
[09/05 00:56:17     87s] Initial padding reaches pin density 0.371 for top
[09/05 00:56:17     87s] InitPadU 0.053 -> 0.134 for top
[09/05 00:56:17     87s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1197.3M
[09/05 00:56:17     87s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1197.3M
[09/05 00:56:17     87s] === lastAutoLevel = 7 
[09/05 00:56:17     87s] OPERPROF: Starting spInitNetWt at level 1, MEM:1197.3M
[09/05 00:56:17     87s] 0 delay mode for cte enabled initNetWt.
[09/05 00:56:17     87s] no activity file in design. spp won't run.
[09/05 00:56:17     87s] [spp] 0
[09/05 00:56:17     87s] [adp] 0:1:1:3
[09/05 00:56:17     87s] 0 delay mode for cte disabled initNetWt.
[09/05 00:56:17     87s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.080, REAL:0.073, MEM:1211.8M
[09/05 00:56:17     87s] Clock gating cells determined by native netlist tracing.
[09/05 00:56:17     87s] no activity file in design. spp won't run.
[09/05 00:56:17     87s] no activity file in design. spp won't run.
[09/05 00:56:17     87s] Effort level <high> specified for reg2reg path_group
[09/05 00:56:17     87s] OPERPROF: Starting npMain at level 1, MEM:1214.6M
[09/05 00:56:18     87s] OPERPROF:   Starting npPlace at level 2, MEM:1214.6M
[09/05 00:56:18     87s] Iteration  1: Total net bbox = 1.304e+04 (5.98e+03 7.06e+03)
[09/05 00:56:18     87s]               Est.  stn bbox = 1.408e+04 (6.39e+03 7.69e+03)
[09/05 00:56:18     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1215.6M
[09/05 00:56:18     87s] Iteration  2: Total net bbox = 1.304e+04 (5.98e+03 7.06e+03)
[09/05 00:56:18     87s]               Est.  stn bbox = 1.408e+04 (6.39e+03 7.69e+03)
[09/05 00:56:18     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1215.6M
[09/05 00:56:18     87s] exp_mt_sequential is set from setPlaceMode option to 1
[09/05 00:56:18     87s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[09/05 00:56:18     87s] place_exp_mt_interval set to default 32
[09/05 00:56:18     87s] place_exp_mt_interval_bias (first half) set to default 0.750000
[09/05 00:56:18     87s] Iteration  3: Total net bbox = 1.128e+04 (5.29e+03 6.00e+03)
[09/05 00:56:18     87s]               Est.  stn bbox = 1.240e+04 (5.77e+03 6.63e+03)
[09/05 00:56:18     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1218.0M
[09/05 00:56:18     87s] Total number of setup views is 1.
[09/05 00:56:18     87s] Total number of active setup views is 1.
[09/05 00:56:18     87s] Active setup views:
[09/05 00:56:18     87s]     setup
[09/05 00:56:18     87s] Iteration  4: Total net bbox = 1.069e+04 (5.01e+03 5.67e+03)
[09/05 00:56:18     87s]               Est.  stn bbox = 1.175e+04 (5.47e+03 6.28e+03)
[09/05 00:56:18     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1218.0M
[09/05 00:56:18     87s] Iteration  5: Total net bbox = 1.075e+04 (5.51e+03 5.24e+03)
[09/05 00:56:18     87s]               Est.  stn bbox = 1.183e+04 (6.03e+03 5.81e+03)
[09/05 00:56:18     87s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1218.0M
[09/05 00:56:18     87s] OPERPROF:   Finished npPlace at level 2, CPU:0.160, REAL:0.148, MEM:1218.0M
[09/05 00:56:18     87s] OPERPROF: Finished npMain at level 1, CPU:0.160, REAL:1.153, MEM:1218.0M
[09/05 00:56:18     87s] OPERPROF: Starting npMain at level 1, MEM:1218.0M
[09/05 00:56:18     87s] OPERPROF:   Starting npPlace at level 2, MEM:1218.0M
[09/05 00:56:18     88s] Iteration  6: Total net bbox = 1.205e+04 (5.61e+03 6.43e+03)
[09/05 00:56:18     88s]               Est.  stn bbox = 1.327e+04 (6.14e+03 7.13e+03)
[09/05 00:56:18     88s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1218.0M
[09/05 00:56:18     88s] OPERPROF:   Finished npPlace at level 2, CPU:0.180, REAL:0.180, MEM:1218.0M
[09/05 00:56:18     88s] OPERPROF: Finished npMain at level 1, CPU:0.180, REAL:0.184, MEM:1218.0M
[09/05 00:56:18     88s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1218.0M
[09/05 00:56:18     88s] Starting Early Global Route rough congestion estimation: mem = 1218.0M
[09/05 00:56:18     88s] (I)       Started Loading and Dumping File ( Curr Mem: 1218.01 MB )
[09/05 00:56:18     88s] (I)       Reading DB...
[09/05 00:56:18     88s] (I)       Read data from FE... (mem=1218.0M)
[09/05 00:56:18     88s] (I)       Read nodes and places... (mem=1218.0M)
[09/05 00:56:18     88s] (I)       Done Read nodes and places (cpu=0.000s, mem=1218.0M)
[09/05 00:56:18     88s] (I)       Read nets... (mem=1218.0M)
[09/05 00:56:18     88s] (I)       Done Read nets (cpu=0.000s, mem=1218.0M)
[09/05 00:56:18     88s] (I)       Done Read data from FE (cpu=0.000s, mem=1218.0M)
[09/05 00:56:18     88s] (I)       before initializing RouteDB syMemory usage = 1218.0 MB
[09/05 00:56:18     88s] (I)       == Non-default Options ==
[09/05 00:56:18     88s] (I)       Print mode                                         : 2
[09/05 00:56:18     88s] (I)       Stop if highly congested                           : false
[09/05 00:56:18     88s] (I)       Maximum routing layer                              : 6
[09/05 00:56:18     88s] (I)       Assign partition pins                              : false
[09/05 00:56:18     88s] (I)       Support large GCell                                : true
[09/05 00:56:18     88s] (I)       Number of rows per GCell                           : 4
[09/05 00:56:18     88s] (I)       Max num rows per GCell                             : 32
[09/05 00:56:18     88s] (I)       Counted 200 PG shapes. We will not process PG shapes layer by layer.
[09/05 00:56:18     88s] (I)       Use row-based GCell size
[09/05 00:56:18     88s] (I)       GCell unit size  : 5040
[09/05 00:56:18     88s] (I)       GCell multiplier : 4
[09/05 00:56:18     88s] (I)       build grid graph
[09/05 00:56:18     88s] (I)       build grid graph start
[09/05 00:56:18     88s] [NR-eGR] Track table information for default rule: 
[09/05 00:56:18     88s] [NR-eGR] metal1 has no routable track
[09/05 00:56:18     88s] [NR-eGR] metal2 has single uniform track structure
[09/05 00:56:18     88s] [NR-eGR] metal3 has single uniform track structure
[09/05 00:56:18     88s] [NR-eGR] metal4 has single uniform track structure
[09/05 00:56:18     88s] [NR-eGR] metal5 has single uniform track structure
[09/05 00:56:18     88s] [NR-eGR] metal6 has single uniform track structure
[09/05 00:56:18     88s] (I)       build grid graph end
[09/05 00:56:18     88s] (I)       ===========================================================================
[09/05 00:56:18     88s] (I)       == Report All Rule Vias ==
[09/05 00:56:18     88s] (I)       ===========================================================================
[09/05 00:56:18     88s] (I)        Via Rule : (Default)
[09/05 00:56:18     88s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/05 00:56:18     88s] (I)       ---------------------------------------------------------------------------
[09/05 00:56:18     88s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[09/05 00:56:18     88s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[09/05 00:56:18     88s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[09/05 00:56:18     88s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[09/05 00:56:18     88s] (I)        5   17 : VIA56_HH                   78 : VIA56_HH_2cut_alt_W      
[09/05 00:56:18     88s] (I)       ===========================================================================
[09/05 00:56:18     88s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1218.01 MB )
[09/05 00:56:18     88s] (I)       Num PG vias on layer 2 : 0
[09/05 00:56:18     88s] (I)       Num PG vias on layer 3 : 0
[09/05 00:56:18     88s] (I)       Num PG vias on layer 4 : 0
[09/05 00:56:18     88s] (I)       Num PG vias on layer 5 : 0
[09/05 00:56:18     88s] (I)       Num PG vias on layer 6 : 0
[09/05 00:56:18     88s] [NR-eGR] Read 316 PG shapes
[09/05 00:56:18     88s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1218.01 MB )
[09/05 00:56:18     88s] [NR-eGR] #Routing Blockages  : 0
[09/05 00:56:18     88s] [NR-eGR] #Instance Blockages : 624
[09/05 00:56:18     88s] [NR-eGR] #PG Blockages       : 316
[09/05 00:56:18     88s] [NR-eGR] #Halo Blockages     : 0
[09/05 00:56:18     88s] [NR-eGR] #Boundary Blockages : 0
[09/05 00:56:18     88s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/05 00:56:18     88s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/05 00:56:18     88s] (I)       readDataFromPlaceDB
[09/05 00:56:18     88s] (I)       Read net information..
[09/05 00:56:18     88s] [NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[09/05 00:56:18     88s] (I)       Read testcase time = 0.000 seconds
[09/05 00:56:18     88s] 
[09/05 00:56:18     88s] (I)       early_global_route_priority property id does not exist.
[09/05 00:56:18     88s] (I)       Start initializing grid graph
[09/05 00:56:18     88s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/05 00:56:18     88s] (I)       End initializing grid graph
[09/05 00:56:18     88s] (I)       Model blockages into capacity
[09/05 00:56:18     88s] (I)       Read Num Blocks=1782  Num Prerouted Wires=0  Num CS=0
[09/05 00:56:18     88s] (I)       Started Modeling ( Curr Mem: 1218.01 MB )
[09/05 00:56:18     88s] (I)       Layer 1 (V) : #blockages 678 : #preroutes 0
[09/05 00:56:18     88s] (I)       Layer 2 (H) : #blockages 670 : #preroutes 0
[09/05 00:56:18     88s] (I)       Layer 3 (V) : #blockages 234 : #preroutes 0
[09/05 00:56:18     88s] (I)       Layer 4 (H) : #blockages 112 : #preroutes 0
[09/05 00:56:18     88s] (I)       Layer 5 (V) : #blockages 88 : #preroutes 0
[09/05 00:56:18     88s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1218.01 MB )
[09/05 00:56:18     88s] (I)       -- layer congestion ratio --
[09/05 00:56:18     88s] (I)       Layer 1 : 0.100000
[09/05 00:56:18     88s] (I)       Layer 2 : 0.700000
[09/05 00:56:18     88s] (I)       Layer 3 : 0.700000
[09/05 00:56:18     88s] (I)       Layer 4 : 0.700000
[09/05 00:56:18     88s] (I)       Layer 5 : 0.700000
[09/05 00:56:18     88s] (I)       Layer 6 : 0.700000
[09/05 00:56:18     88s] (I)       ----------------------------
[09/05 00:56:18     88s] (I)       Number of ignored nets = 0
[09/05 00:56:18     88s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/05 00:56:18     88s] (I)       Number of clock nets = 1.  Ignored: No
[09/05 00:56:18     88s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/05 00:56:18     88s] (I)       Number of special nets = 0.  Ignored: Yes
[09/05 00:56:18     88s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/05 00:56:18     88s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/05 00:56:18     88s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/05 00:56:18     88s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/05 00:56:18     88s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/05 00:56:18     88s] (I)       Before initializing Early Global Route syMemory usage = 1218.0 MB
[09/05 00:56:18     88s] (I)       Ndr track 0 does not exist
[09/05 00:56:18     88s] (I)       ---------------------Grid Graph Info--------------------
[09/05 00:56:18     88s] (I)       Routing area        : (-392000, -431100) - (392000, 431100)
[09/05 00:56:18     88s] (I)       Core area           : (-121060, -159500) - (121060, 158020)
[09/05 00:56:18     88s] (I)       Site width          :   620  (dbu)
[09/05 00:56:18     88s] (I)       Row height          :  5040  (dbu)
[09/05 00:56:18     88s] (I)       GCell width         : 20160  (dbu)
[09/05 00:56:18     88s] (I)       GCell height        : 20160  (dbu)
[09/05 00:56:18     88s] (I)       Grid                :    39    43     6
[09/05 00:56:18     88s] (I)       Layer numbers       :     1     2     3     4     5     6
[09/05 00:56:18     88s] (I)       Vertical capacity   :     0 20160     0 20160     0 20160
[09/05 00:56:18     88s] (I)       Horizontal capacity :     0     0 20160     0 20160     0
[09/05 00:56:18     88s] (I)       Default wire width  :   240   280   280   280   280   440
[09/05 00:56:18     88s] (I)       Default wire space  :   240   280   280   280   280   440
[09/05 00:56:18     88s] (I)       Default wire pitch  :   480   560   560   560   560   880
[09/05 00:56:18     88s] (I)       Default pitch size  :   480   620   560   620   560   930
[09/05 00:56:18     88s] (I)       First track coord   :     0 -391690 -430820 -391690 -430820 -391380
[09/05 00:56:18     88s] (I)       Num tracks per GCell: 42.00 32.52 36.00 32.52 36.00 21.68
[09/05 00:56:18     88s] (I)       Total num of tracks :     0  1264  1539  1264  1539   843
[09/05 00:56:18     88s] (I)       Num of masks        :     1     1     1     1     1     1
[09/05 00:56:18     88s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/05 00:56:18     88s] (I)       --------------------------------------------------------
[09/05 00:56:18     88s] 
[09/05 00:56:18     88s] [NR-eGR] ============ Routing rule table ============
[09/05 00:56:18     88s] [NR-eGR] Rule id: 0  Nets: 228 
[09/05 00:56:18     88s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/05 00:56:18     88s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=930
[09/05 00:56:18     88s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:56:18     88s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:56:18     88s] [NR-eGR] ========================================
[09/05 00:56:18     88s] [NR-eGR] 
[09/05 00:56:18     88s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/05 00:56:18     88s] (I)       blocked tracks on layer2 : = 45812 / 54352 (84.29%)
[09/05 00:56:18     88s] (I)       blocked tracks on layer3 : = 49439 / 60021 (82.37%)
[09/05 00:56:18     88s] (I)       blocked tracks on layer4 : = 45812 / 54352 (84.29%)
[09/05 00:56:18     88s] (I)       blocked tracks on layer5 : = 15712 / 60021 (26.18%)
[09/05 00:56:18     88s] (I)       blocked tracks on layer6 : = 9724 / 36249 (26.83%)
[09/05 00:56:18     88s] (I)       After initializing Early Global Route syMemory usage = 1218.0 MB
[09/05 00:56:18     88s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1218.01 MB )
[09/05 00:56:18     88s] (I)       Reset routing kernel
[09/05 00:56:18     88s] (I)       ============= Initialization =============
[09/05 00:56:18     88s] (I)       numLocalWires=577  numGlobalNetBranches=163  numLocalNetBranches=133
[09/05 00:56:18     88s] (I)       totalPins=789  totalGlobalPin=409 (51.84%)
[09/05 00:56:18     88s] (I)       Started Build MST ( Curr Mem: 1218.01 MB )
[09/05 00:56:18     88s] (I)       Generate topology with single threads
[09/05 00:56:18     88s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1218.01 MB )
[09/05 00:56:18     88s] (I)       total 2D Cap : 104201 = (58124 H, 46077 V)
[09/05 00:56:18     88s] (I)       
[09/05 00:56:18     88s] (I)       ============  Phase 1a Route ============
[09/05 00:56:18     88s] (I)       Started Phase 1a ( Curr Mem: 1218.01 MB )
[09/05 00:56:18     88s] (I)       Started Pattern routing ( Curr Mem: 1218.01 MB )
[09/05 00:56:18     88s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1218.01 MB )
[09/05 00:56:18     88s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1218.01 MB )
[09/05 00:56:18     88s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/05 00:56:18     88s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1218.01 MB )
[09/05 00:56:18     88s] (I)       Usage: 615 = (288 H, 327 V) = (0.50% H, 0.71% V) = (5.806e+03um H, 6.592e+03um V)
[09/05 00:56:18     88s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1218.01 MB )
[09/05 00:56:18     88s] (I)       
[09/05 00:56:18     88s] (I)       ============  Phase 1b Route ============
[09/05 00:56:18     88s] (I)       Started Phase 1b ( Curr Mem: 1218.01 MB )
[09/05 00:56:18     88s] (I)       Usage: 615 = (288 H, 327 V) = (0.50% H, 0.71% V) = (5.806e+03um H, 6.592e+03um V)
[09/05 00:56:18     88s] (I)       eGR overflow: 0.00% H + 0.00% V
[09/05 00:56:18     88s] 
[09/05 00:56:18     88s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1218.01 MB )
[09/05 00:56:18     88s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/05 00:56:18     88s] Finished Early Global Route rough congestion estimation: mem = 1218.0M
[09/05 00:56:18     88s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.020, REAL:0.017, MEM:1218.0M
[09/05 00:56:18     88s] earlyGlobalRoute rough estimation gcell size 4 row height
[09/05 00:56:18     88s] OPERPROF: Starting CDPad at level 1, MEM:1218.0M
[09/05 00:56:18     88s] CDPadU 0.134 -> 0.134. R=0.053, N=207, GS=20.160
[09/05 00:56:18     88s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.003, MEM:1218.0M
[09/05 00:56:18     88s] OPERPROF: Starting npMain at level 1, MEM:1218.0M
[09/05 00:56:18     88s] OPERPROF:   Starting npPlace at level 2, MEM:1218.0M
[09/05 00:56:18     88s] OPERPROF:   Finished npPlace at level 2, CPU:0.000, REAL:0.005, MEM:1219.4M
[09/05 00:56:18     88s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:0.008, MEM:1219.4M
[09/05 00:56:18     88s] Global placement CDP skipped at cutLevel 7.
[09/05 00:56:18     88s] Iteration  7: Total net bbox = 1.208e+04 (5.61e+03 6.46e+03)
[09/05 00:56:18     88s]               Est.  stn bbox = 1.341e+04 (6.20e+03 7.21e+03)
[09/05 00:56:18     88s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1219.4M
[09/05 00:56:18     88s] nrCritNet: 0.00% ( 0 / 259 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[09/05 00:56:18     88s] nrCritNet: 0.00% ( 0 / 259 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[09/05 00:56:18     88s] Iteration  8: Total net bbox = 1.208e+04 (5.61e+03 6.46e+03)
[09/05 00:56:18     88s]               Est.  stn bbox = 1.341e+04 (6.20e+03 7.21e+03)
[09/05 00:56:18     88s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1240.6M
[09/05 00:56:18     88s] OPERPROF: Starting npMain at level 1, MEM:1240.6M
[09/05 00:56:18     88s] OPERPROF:   Starting npPlace at level 2, MEM:1240.6M
[09/05 00:56:19     89s] Iteration  9: Total net bbox = 1.320e+04 (6.02e+03 7.18e+03)
[09/05 00:56:19     89s]               Est.  stn bbox = 1.448e+04 (6.58e+03 7.90e+03)
[09/05 00:56:19     89s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1242.6M
[09/05 00:56:19     89s] OPERPROF:   Finished npPlace at level 2, CPU:0.980, REAL:0.972, MEM:1242.6M
[09/05 00:56:19     89s] OPERPROF: Finished npMain at level 1, CPU:0.990, REAL:0.976, MEM:1242.6M
[09/05 00:56:19     89s] Iteration 10: Total net bbox = 1.320e+04 (6.01e+03 7.19e+03)
[09/05 00:56:19     89s]               Est.  stn bbox = 1.460e+04 (6.63e+03 7.97e+03)
[09/05 00:56:19     89s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1242.6M
[09/05 00:56:19     89s] Iteration 11: Total net bbox = 1.320e+04 (6.01e+03 7.19e+03)
[09/05 00:56:19     89s]               Est.  stn bbox = 1.460e+04 (6.63e+03 7.97e+03)
[09/05 00:56:19     89s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1242.6M
[09/05 00:56:19     89s] [adp] clock
[09/05 00:56:19     89s] [adp] weight, nr nets, wire length
[09/05 00:56:19     89s] [adp]      0        1  0.000000
[09/05 00:56:19     89s] [adp] data
[09/05 00:56:19     89s] [adp] weight, nr nets, wire length
[09/05 00:56:19     89s] [adp]      0      258  13202.852000
[09/05 00:56:19     89s] [adp] 0.000000|0.000000|0.000000
[09/05 00:56:19     89s] Iteration 12: Total net bbox = 1.320e+04 (6.01e+03 7.19e+03)
[09/05 00:56:19     89s]               Est.  stn bbox = 1.460e+04 (6.63e+03 7.97e+03)
[09/05 00:56:19     89s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1242.6M
[09/05 00:56:19     89s] *** cost = 1.320e+04 (6.01e+03 7.19e+03) (cpu for global=0:00:01.6) real=0:00:02.0***
[09/05 00:56:19     89s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[09/05 00:56:19     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1242.6M
[09/05 00:56:19     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1242.6M
[09/05 00:56:19     89s] Solver runtime cpu: 0:00:01.3 real: 0:00:01.2
[09/05 00:56:19     89s] Core Placement runtime cpu: 0:00:01.3 real: 0:00:02.0
[09/05 00:56:19     89s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/05 00:56:19     89s] Type 'man IMPSP-9025' for more detail.
[09/05 00:56:19     89s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1242.6M
[09/05 00:56:19     89s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1242.6M
[09/05 00:56:19     89s] #spOpts: mergeVia=F 
[09/05 00:56:19     89s] All LLGs are deleted
[09/05 00:56:19     89s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1242.6M
[09/05 00:56:19     89s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1242.6M
[09/05 00:56:19     89s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1242.6M
[09/05 00:56:19     89s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1242.6M
[09/05 00:56:19     89s] Core basic site is core_5040
[09/05 00:56:19     89s] Fast DP-INIT is on for default
[09/05 00:56:19     89s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:56:19     89s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.014, MEM:1258.6M
[09/05 00:56:19     89s] OPERPROF:       Starting CMU at level 4, MEM:1258.6M
[09/05 00:56:19     89s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1258.6M
[09/05 00:56:19     89s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.015, MEM:1258.6M
[09/05 00:56:19     89s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1258.6MB).
[09/05 00:56:19     89s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.019, MEM:1258.6M
[09/05 00:56:19     89s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.019, MEM:1258.6M
[09/05 00:56:19     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23291.1
[09/05 00:56:19     89s] OPERPROF: Starting RefinePlace at level 1, MEM:1258.6M
[09/05 00:56:19     89s] *** Starting refinePlace (0:01:29 mem=1258.6M) ***
[09/05 00:56:19     89s] Total net bbox length = 1.320e+04 (6.012e+03 7.191e+03) (ext = 5.825e+03)
[09/05 00:56:19     89s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:56:19     89s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1258.6M
[09/05 00:56:19     89s] Starting refinePlace ...
[09/05 00:56:19     89s] ** Cut row section cpu time 0:00:00.0.
[09/05 00:56:19     89s]    Spread Effort: high, standalone mode, useDDP on.
[09/05 00:56:19     89s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1258.6MB) @(0:01:29 - 0:01:29).
[09/05 00:56:19     89s] Move report: preRPlace moves 207 insts, mean move: 1.39 um, max move: 3.36 um
[09/05 00:56:19     89s] 	Max move on inst (top1/g3266): (-38.09, -51.65) --> (-36.74, -53.66)
[09/05 00:56:19     89s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
[09/05 00:56:19     89s] wireLenOptFixPriorityInst 0 inst fixed
[09/05 00:56:19     89s] Placement tweakage begins.
[09/05 00:56:19     89s] wire length = 1.439e+04
[09/05 00:56:19     89s] wire length = 1.420e+04
[09/05 00:56:19     89s] Placement tweakage ends.
[09/05 00:56:19     89s] Move report: tweak moves 14 insts, mean move: 8.60 um, max move: 26.12 um
[09/05 00:56:19     89s] 	Max move on inst (top1/g3235): (-2.02, -73.82) --> (19.06, -68.78)
[09/05 00:56:19     89s] 
[09/05 00:56:19     89s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/05 00:56:19     89s] Move report: legalization moves 43 insts, mean move: 1.60 um, max move: 3.72 um
[09/05 00:56:19     89s] 	Max move on inst (top1/g3165): (24.64, -13.34) --> (28.36, -13.34)
[09/05 00:56:19     89s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1258.6MB) @(0:01:29 - 0:01:29).
[09/05 00:56:19     89s] Move report: Detail placement moves 207 insts, mean move: 2.18 um, max move: 29.82 um
[09/05 00:56:19     89s] 	Max move on inst (top1/g3235): (-2.21, -75.47) --> (20.92, -68.78)
[09/05 00:56:19     89s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1258.6MB
[09/05 00:56:19     89s] Statistics of distance of Instance movement in refine placement:
[09/05 00:56:19     89s]   maximum (X+Y) =        29.82 um
[09/05 00:56:19     89s]   inst (top1/g3235) with max move: (-2.209, -75.467) -> (20.92, -68.78)
[09/05 00:56:19     89s]   mean    (X+Y) =         2.18 um
[09/05 00:56:19     89s] Summary Report:
[09/05 00:56:19     89s] Instances move: 207 (out of 207 movable)
[09/05 00:56:19     89s] Instances flipped: 0
[09/05 00:56:19     89s] Mean displacement: 2.18 um
[09/05 00:56:19     89s] Max displacement: 29.82 um (Instance: top1/g3235) (-2.209, -75.467) -> (20.92, -68.78)
[09/05 00:56:19     89s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
[09/05 00:56:19     89s] Total instances moved : 207
[09/05 00:56:19     89s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.035, MEM:1258.6M
[09/05 00:56:19     89s] Total net bbox length = 1.320e+04 (6.009e+03 7.189e+03) (ext = 5.836e+03)
[09/05 00:56:19     89s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1258.6MB
[09/05 00:56:19     89s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1258.6MB) @(0:01:29 - 0:01:29).
[09/05 00:56:19     89s] *** Finished refinePlace (0:01:29 mem=1258.6M) ***
[09/05 00:56:19     89s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23291.1
[09/05 00:56:19     89s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.038, MEM:1258.6M
[09/05 00:56:19     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1258.6M
[09/05 00:56:19     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1258.6M
[09/05 00:56:19     89s] All LLGs are deleted
[09/05 00:56:19     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1258.6M
[09/05 00:56:19     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1258.6M
[09/05 00:56:19     89s] *** End of Placement (cpu=0:00:10.1, real=0:00:11.0, mem=1258.6M) ***
[09/05 00:56:19     89s] #spOpts: mergeVia=F 
[09/05 00:56:19     89s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1258.6M
[09/05 00:56:19     89s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1258.6M
[09/05 00:56:19     89s] Core basic site is core_5040
[09/05 00:56:19     89s] Fast DP-INIT is on for default
[09/05 00:56:19     89s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:56:19     89s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1258.6M
[09/05 00:56:19     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.014, MEM:1258.6M
[09/05 00:56:19     89s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1258.6M
[09/05 00:56:19     89s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1258.6M
[09/05 00:56:19     89s] default core: bins with density > 0.750 =  0.00 % ( 0 / 35 )
[09/05 00:56:19     89s] Density distribution unevenness ratio = 60.749%
[09/05 00:56:19     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1258.6M
[09/05 00:56:19     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1258.6M
[09/05 00:56:19     89s] All LLGs are deleted
[09/05 00:56:19     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1258.6M
[09/05 00:56:19     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1258.6M
[09/05 00:56:19     89s] *** Free Virtual Timing Model ...(mem=1258.6M)
[09/05 00:56:19     89s] **INFO: Enable pre-place timing setting for timing analysis
[09/05 00:56:19     89s] Set Using Default Delay Limit as 101.
[09/05 00:56:19     89s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/05 00:56:19     89s] Set Default Net Delay as 0 ps.
[09/05 00:56:19     89s] Set Default Net Load as 0 pF. 
[09/05 00:56:19     89s] **INFO: Analyzing IO path groups for slack adjustment
[09/05 00:56:19     89s] Effort level <high> specified for reg2reg_tmp.23291 path_group
[09/05 00:56:19     89s] #################################################################################
[09/05 00:56:19     89s] # Design Stage: PreRoute
[09/05 00:56:19     89s] # Design Name: alu_top_module
[09/05 00:56:19     89s] # Design Mode: 90nm
[09/05 00:56:19     89s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:56:19     89s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:56:19     89s] # Signoff Settings: SI Off 
[09/05 00:56:19     89s] #################################################################################
[09/05 00:56:19     89s] Calculate delays in BcWc mode...
[09/05 00:56:19     89s] Topological Sorting (REAL = 0:00:00.0, MEM = 1242.4M, InitMEM = 1242.4M)
[09/05 00:56:19     89s] Start delay calculation (fullDC) (1 T). (MEM=1242.43)
[09/05 00:56:19     89s] End AAE Lib Interpolated Model. (MEM=1258.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:56:20     89s] Total number of fetched objects 259
[09/05 00:56:20     89s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:56:20     89s] End delay calculation. (MEM=1274.32 CPU=0:00:00.0 REAL=0:00:01.0)
[09/05 00:56:20     89s] End delay calculation (fullDC). (MEM=1274.32 CPU=0:00:00.1 REAL=0:00:01.0)
[09/05 00:56:20     89s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1274.3M) ***
[09/05 00:56:20     89s] **INFO: Disable pre-place timing setting for timing analysis
[09/05 00:56:20     89s] Set Using Default Delay Limit as 1000.
[09/05 00:56:20     89s] Set Default Net Delay as 1000 ps.
[09/05 00:56:20     89s] Set Default Net Load as 0.5 pF. 
[09/05 00:56:20     89s] Info: Disable timing driven in postCTS congRepair.
[09/05 00:56:20     89s] 
[09/05 00:56:20     89s] Starting congRepair ...
[09/05 00:56:20     89s] User Input Parameters:
[09/05 00:56:20     89s] - Congestion Driven    : On
[09/05 00:56:20     89s] - Timing Driven        : Off
[09/05 00:56:20     89s] - Area-Violation Based : On
[09/05 00:56:20     89s] - Start Rollback Level : -5
[09/05 00:56:20     89s] - Legalized            : On
[09/05 00:56:20     89s] - Window Based         : Off
[09/05 00:56:20     89s] - eDen incr mode       : Off
[09/05 00:56:20     89s] - Small incr mode      : Off
[09/05 00:56:20     89s] 
[09/05 00:56:20     89s] Collecting buffer chain nets ...
[09/05 00:56:20     89s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1260.1M
[09/05 00:56:20     89s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.007, MEM:1260.1M
[09/05 00:56:20     89s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1260.1M
[09/05 00:56:20     89s] Starting Early Global Route congestion estimation: mem = 1260.1M
[09/05 00:56:20     89s] (I)       Started Loading and Dumping File ( Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Reading DB...
[09/05 00:56:20     89s] (I)       Read data from FE... (mem=1260.1M)
[09/05 00:56:20     89s] (I)       Read nodes and places... (mem=1260.1M)
[09/05 00:56:20     89s] (I)       Done Read nodes and places (cpu=0.000s, mem=1260.1M)
[09/05 00:56:20     89s] (I)       Read nets... (mem=1260.1M)
[09/05 00:56:20     89s] (I)       Done Read nets (cpu=0.000s, mem=1260.1M)
[09/05 00:56:20     89s] (I)       Done Read data from FE (cpu=0.000s, mem=1260.1M)
[09/05 00:56:20     89s] (I)       before initializing RouteDB syMemory usage = 1260.1 MB
[09/05 00:56:20     89s] (I)       == Non-default Options ==
[09/05 00:56:20     89s] (I)       Maximum routing layer                              : 6
[09/05 00:56:20     89s] (I)       Use non-blocking free Dbs wires                    : false
[09/05 00:56:20     89s] (I)       Counted 200 PG shapes. We will not process PG shapes layer by layer.
[09/05 00:56:20     89s] (I)       Use row-based GCell size
[09/05 00:56:20     89s] (I)       GCell unit size  : 5040
[09/05 00:56:20     89s] (I)       GCell multiplier : 1
[09/05 00:56:20     89s] (I)       build grid graph
[09/05 00:56:20     89s] (I)       build grid graph start
[09/05 00:56:20     89s] [NR-eGR] Track table information for default rule: 
[09/05 00:56:20     89s] [NR-eGR] metal1 has no routable track
[09/05 00:56:20     89s] [NR-eGR] metal2 has single uniform track structure
[09/05 00:56:20     89s] [NR-eGR] metal3 has single uniform track structure
[09/05 00:56:20     89s] [NR-eGR] metal4 has single uniform track structure
[09/05 00:56:20     89s] [NR-eGR] metal5 has single uniform track structure
[09/05 00:56:20     89s] [NR-eGR] metal6 has single uniform track structure
[09/05 00:56:20     89s] (I)       build grid graph end
[09/05 00:56:20     89s] (I)       ===========================================================================
[09/05 00:56:20     89s] (I)       == Report All Rule Vias ==
[09/05 00:56:20     89s] (I)       ===========================================================================
[09/05 00:56:20     89s] (I)        Via Rule : (Default)
[09/05 00:56:20     89s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/05 00:56:20     89s] (I)       ---------------------------------------------------------------------------
[09/05 00:56:20     89s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[09/05 00:56:20     89s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[09/05 00:56:20     89s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[09/05 00:56:20     89s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[09/05 00:56:20     89s] (I)        5   17 : VIA56_HH                   78 : VIA56_HH_2cut_alt_W      
[09/05 00:56:20     89s] (I)       ===========================================================================
[09/05 00:56:20     89s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Num PG vias on layer 2 : 0
[09/05 00:56:20     89s] (I)       Num PG vias on layer 3 : 0
[09/05 00:56:20     89s] (I)       Num PG vias on layer 4 : 0
[09/05 00:56:20     89s] (I)       Num PG vias on layer 5 : 0
[09/05 00:56:20     89s] (I)       Num PG vias on layer 6 : 0
[09/05 00:56:20     89s] [NR-eGR] Read 316 PG shapes
[09/05 00:56:20     89s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] [NR-eGR] #Routing Blockages  : 0
[09/05 00:56:20     89s] [NR-eGR] #Instance Blockages : 624
[09/05 00:56:20     89s] [NR-eGR] #PG Blockages       : 316
[09/05 00:56:20     89s] [NR-eGR] #Halo Blockages     : 0
[09/05 00:56:20     89s] [NR-eGR] #Boundary Blockages : 0
[09/05 00:56:20     89s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/05 00:56:20     89s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/05 00:56:20     89s] (I)       readDataFromPlaceDB
[09/05 00:56:20     89s] (I)       Read net information..
[09/05 00:56:20     89s] [NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[09/05 00:56:20     89s] (I)       Read testcase time = 0.000 seconds
[09/05 00:56:20     89s] 
[09/05 00:56:20     89s] (I)       early_global_route_priority property id does not exist.
[09/05 00:56:20     89s] (I)       Start initializing grid graph
[09/05 00:56:20     89s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/05 00:56:20     89s] (I)       End initializing grid graph
[09/05 00:56:20     89s] (I)       Model blockages into capacity
[09/05 00:56:20     89s] (I)       Read Num Blocks=1782  Num Prerouted Wires=0  Num CS=0
[09/05 00:56:20     89s] (I)       Started Modeling ( Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Layer 1 (V) : #blockages 678 : #preroutes 0
[09/05 00:56:20     89s] (I)       Layer 2 (H) : #blockages 670 : #preroutes 0
[09/05 00:56:20     89s] (I)       Layer 3 (V) : #blockages 234 : #preroutes 0
[09/05 00:56:20     89s] (I)       Layer 4 (H) : #blockages 112 : #preroutes 0
[09/05 00:56:20     89s] (I)       Layer 5 (V) : #blockages 88 : #preroutes 0
[09/05 00:56:20     89s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       -- layer congestion ratio --
[09/05 00:56:20     89s] (I)       Layer 1 : 0.100000
[09/05 00:56:20     89s] (I)       Layer 2 : 0.700000
[09/05 00:56:20     89s] (I)       Layer 3 : 0.700000
[09/05 00:56:20     89s] (I)       Layer 4 : 0.700000
[09/05 00:56:20     89s] (I)       Layer 5 : 0.700000
[09/05 00:56:20     89s] (I)       Layer 6 : 0.700000
[09/05 00:56:20     89s] (I)       ----------------------------
[09/05 00:56:20     89s] (I)       Number of ignored nets = 0
[09/05 00:56:20     89s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/05 00:56:20     89s] (I)       Number of clock nets = 1.  Ignored: No
[09/05 00:56:20     89s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/05 00:56:20     89s] (I)       Number of special nets = 0.  Ignored: Yes
[09/05 00:56:20     89s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/05 00:56:20     89s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/05 00:56:20     89s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/05 00:56:20     89s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/05 00:56:20     89s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/05 00:56:20     89s] (I)       Before initializing Early Global Route syMemory usage = 1260.1 MB
[09/05 00:56:20     89s] (I)       Ndr track 0 does not exist
[09/05 00:56:20     89s] (I)       ---------------------Grid Graph Info--------------------
[09/05 00:56:20     89s] (I)       Routing area        : (-392000, -431100) - (392000, 431100)
[09/05 00:56:20     89s] (I)       Core area           : (-121060, -159500) - (121060, 158020)
[09/05 00:56:20     89s] (I)       Site width          :   620  (dbu)
[09/05 00:56:20     89s] (I)       Row height          :  5040  (dbu)
[09/05 00:56:20     89s] (I)       GCell width         :  5040  (dbu)
[09/05 00:56:20     89s] (I)       GCell height        :  5040  (dbu)
[09/05 00:56:20     89s] (I)       Grid                :   155   171     6
[09/05 00:56:20     89s] (I)       Layer numbers       :     1     2     3     4     5     6
[09/05 00:56:20     89s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[09/05 00:56:20     89s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[09/05 00:56:20     89s] (I)       Default wire width  :   240   280   280   280   280   440
[09/05 00:56:20     89s] (I)       Default wire space  :   240   280   280   280   280   440
[09/05 00:56:20     89s] (I)       Default wire pitch  :   480   560   560   560   560   880
[09/05 00:56:20     89s] (I)       Default pitch size  :   480   620   560   620   560   930
[09/05 00:56:20     89s] (I)       First track coord   :     0 -391690 -430820 -391690 -430820 -391380
[09/05 00:56:20     89s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  5.42
[09/05 00:56:20     89s] (I)       Total num of tracks :     0  1264  1539  1264  1539   843
[09/05 00:56:20     89s] (I)       Num of masks        :     1     1     1     1     1     1
[09/05 00:56:20     89s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/05 00:56:20     89s] (I)       --------------------------------------------------------
[09/05 00:56:20     89s] 
[09/05 00:56:20     89s] [NR-eGR] ============ Routing rule table ============
[09/05 00:56:20     89s] [NR-eGR] Rule id: 0  Nets: 228 
[09/05 00:56:20     89s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/05 00:56:20     89s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=930
[09/05 00:56:20     89s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:56:20     89s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:56:20     89s] [NR-eGR] ========================================
[09/05 00:56:20     89s] [NR-eGR] 
[09/05 00:56:20     89s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/05 00:56:20     89s] (I)       blocked tracks on layer2 : = 180371 / 216144 (83.45%)
[09/05 00:56:20     89s] (I)       blocked tracks on layer3 : = 193956 / 238545 (81.31%)
[09/05 00:56:20     89s] (I)       blocked tracks on layer4 : = 180371 / 216144 (83.45%)
[09/05 00:56:20     89s] (I)       blocked tracks on layer5 : = 55001 / 238545 (23.06%)
[09/05 00:56:20     89s] (I)       blocked tracks on layer6 : = 36357 / 144153 (25.22%)
[09/05 00:56:20     89s] (I)       After initializing Early Global Route syMemory usage = 1260.1 MB
[09/05 00:56:20     89s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Reset routing kernel
[09/05 00:56:20     89s] (I)       Started Global Routing ( Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       ============= Initialization =============
[09/05 00:56:20     89s] (I)       totalPins=789  totalGlobalPin=762 (96.58%)
[09/05 00:56:20     89s] (I)       Started Net group 1 ( Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Started Build MST ( Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Generate topology with single threads
[09/05 00:56:20     89s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       total 2D Cap : 412925 = (230622 H, 182303 V)
[09/05 00:56:20     89s] [NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[09/05 00:56:20     89s] (I)       
[09/05 00:56:20     89s] (I)       ============  Phase 1a Route ============
[09/05 00:56:20     89s] (I)       Started Phase 1a ( Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Started Pattern routing ( Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/05 00:56:20     89s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Usage: 2761 = (1249 H, 1512 V) = (0.54% H, 0.83% V) = (6.295e+03um H, 7.620e+03um V)
[09/05 00:56:20     89s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       
[09/05 00:56:20     89s] (I)       ============  Phase 1b Route ============
[09/05 00:56:20     89s] (I)       Started Phase 1b ( Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Started Monotonic routing ( Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Usage: 2761 = (1249 H, 1512 V) = (0.54% H, 0.83% V) = (6.295e+03um H, 7.620e+03um V)
[09/05 00:56:20     89s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.391544e+04um
[09/05 00:56:20     89s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       
[09/05 00:56:20     89s] (I)       ============  Phase 1c Route ============
[09/05 00:56:20     89s] (I)       Started Phase 1c ( Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Usage: 2761 = (1249 H, 1512 V) = (0.54% H, 0.83% V) = (6.295e+03um H, 7.620e+03um V)
[09/05 00:56:20     89s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       
[09/05 00:56:20     89s] (I)       ============  Phase 1d Route ============
[09/05 00:56:20     89s] (I)       Started Phase 1d ( Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Usage: 2761 = (1249 H, 1512 V) = (0.54% H, 0.83% V) = (6.295e+03um H, 7.620e+03um V)
[09/05 00:56:20     89s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       
[09/05 00:56:20     89s] (I)       ============  Phase 1e Route ============
[09/05 00:56:20     89s] (I)       Started Phase 1e ( Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Started Route legalization ( Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Usage: 2761 = (1249 H, 1512 V) = (0.54% H, 0.83% V) = (6.295e+03um H, 7.620e+03um V)
[09/05 00:56:20     89s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.391544e+04um
[09/05 00:56:20     89s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Started Layer assignment ( Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1260.12 MB )
[09/05 00:56:20     89s] (I)       Running layer assignment with 1 threads
[09/05 00:56:20     89s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.12 MB )
[09/05 00:56:20     89s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1270.12 MB )
[09/05 00:56:20     89s] (I)       
[09/05 00:56:20     89s] (I)       ============  Phase 1l Route ============
[09/05 00:56:20     89s] (I)       Started Phase 1l ( Curr Mem: 1270.12 MB )
[09/05 00:56:20     89s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.12 MB )
[09/05 00:56:20     89s] (I)       
[09/05 00:56:20     89s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/05 00:56:20     89s] [NR-eGR]                        OverCon            
[09/05 00:56:20     89s] [NR-eGR]                         #Gcell     %Gcell
[09/05 00:56:20     89s] [NR-eGR]       Layer                (1)    OverCon 
[09/05 00:56:20     89s] [NR-eGR] ----------------------------------------------
[09/05 00:56:20     89s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[09/05 00:56:20     89s] [NR-eGR]  metal2  (2)         6( 0.11%)   ( 0.11%) 
[09/05 00:56:20     89s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[09/05 00:56:20     89s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[09/05 00:56:20     89s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[09/05 00:56:20     89s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[09/05 00:56:20     89s] [NR-eGR] ----------------------------------------------
[09/05 00:56:20     89s] [NR-eGR] Total                6( 0.01%)   ( 0.01%) 
[09/05 00:56:20     89s] [NR-eGR] 
[09/05 00:56:20     89s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1270.12 MB )
[09/05 00:56:20     89s] (I)       total 2D Cap : 413740 = (231032 H, 182708 V)
[09/05 00:56:20     89s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/05 00:56:20     89s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/05 00:56:20     89s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1270.1M
[09/05 00:56:20     89s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.041, MEM:1270.1M
[09/05 00:56:20     89s] OPERPROF: Starting HotSpotCal at level 1, MEM:1270.1M
[09/05 00:56:20     89s] [hotspot] +------------+---------------+---------------+
[09/05 00:56:20     89s] [hotspot] |            |   max hotspot | total hotspot |
[09/05 00:56:20     89s] [hotspot] +------------+---------------+---------------+
[09/05 00:56:20     89s] [hotspot] | normalized |          0.00 |          0.00 |
[09/05 00:56:20     89s] [hotspot] +------------+---------------+---------------+
[09/05 00:56:20     89s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/05 00:56:20     89s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/05 00:56:20     89s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1270.1M
[09/05 00:56:20     89s] Skipped repairing congestion.
[09/05 00:56:20     89s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1270.1M
[09/05 00:56:20     89s] Starting Early Global Route wiring: mem = 1270.1M
[09/05 00:56:20     89s] (I)       ============= track Assignment ============
[09/05 00:56:20     89s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1270.12 MB )
[09/05 00:56:20     89s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.12 MB )
[09/05 00:56:20     89s] (I)       Started Track Assignment ( Curr Mem: 1270.12 MB )
[09/05 00:56:20     89s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[09/05 00:56:20     89s] (I)       Running track assignment with 1 threads
[09/05 00:56:20     89s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.12 MB )
[09/05 00:56:20     89s] (I)       Run Multi-thread track assignment
[09/05 00:56:20     89s] (I)       Finished Track Assignment ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1270.12 MB )
[09/05 00:56:20     89s] [NR-eGR] Started Export DB wires ( Curr Mem: 1270.12 MB )
[09/05 00:56:20     89s] [NR-eGR] Started Export all nets ( Curr Mem: 1270.12 MB )
[09/05 00:56:20     89s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.12 MB )
[09/05 00:56:20     89s] [NR-eGR] Started Set wire vias ( Curr Mem: 1270.12 MB )
[09/05 00:56:20     89s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.12 MB )
[09/05 00:56:20     89s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.12 MB )
[09/05 00:56:20     89s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:56:20     89s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 758
[09/05 00:56:20     89s] [NR-eGR] metal2  (2V) length: 5.776120e+03um, number of vias: 1079
[09/05 00:56:20     89s] [NR-eGR] metal3  (3H) length: 6.401570e+03um, number of vias: 96
[09/05 00:56:20     89s] [NR-eGR] metal4  (4V) length: 1.966440e+03um, number of vias: 0
[09/05 00:56:20     89s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[09/05 00:56:20     89s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[09/05 00:56:20     89s] [NR-eGR] Total length: 1.414413e+04um, number of vias: 1933
[09/05 00:56:20     89s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:56:20     89s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[09/05 00:56:20     89s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:56:20     89s] Early Global Route wiring runtime: 0.02 seconds, mem = 1270.1M
[09/05 00:56:20     89s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.020, MEM:1270.1M
[09/05 00:56:20     89s] Tdgp not successfully inited but do clear! skip clearing
[09/05 00:56:20     89s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[09/05 00:56:20     89s] *** Finishing placeDesign default flow ***
[09/05 00:56:20     89s] **placeDesign ... cpu = 0: 0:12, real = 0: 0:13, mem = 1177.1M **
[09/05 00:56:20     89s] Tdgp not successfully inited but do clear! skip clearing
[09/05 00:56:20     89s] 
[09/05 00:56:20     89s] *** Summary of all messages that are not suppressed in this session:
[09/05 00:56:20     89s] Severity  ID               Count  Summary                                  
[09/05 00:56:20     89s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[09/05 00:56:20     89s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[09/05 00:56:20     89s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/05 00:56:20     89s] *** Message Summary: 7 warning(s), 0 error(s)
[09/05 00:56:20     89s] 
[09/05 00:56:47     94s] <CMD> clearGlobalNets
[09/05 00:56:47     94s] <CMD> globalNetConnect VDD -type pgpin -pin VCC -instanceBasename {} -override -verbose
[09/05 00:56:47     94s] 208 new pwr-pin connections were made to global net 'VDD'.
[09/05 00:56:47     94s] <CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename {} -override -verbose
[09/05 00:56:47     94s] 208 new gnd-pin connections were made to global net 'GND'.
[09/05 00:56:47     94s] <CMD> globalNetConnect VDDO -type tiehi
[09/05 00:56:48     94s] <CMD> globalNetConnect GNDO -type tielo
[09/05 00:57:14     99s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/05 00:57:14     99s] <CMD> optDesign -preCTS
[09/05 00:57:14     99s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 895.8M, totSessionCpu=0:01:39 **
[09/05 00:57:14     99s] Executing: place_opt_design -opt
[09/05 00:57:14     99s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[09/05 00:57:14     99s] *** Starting GigaPlace ***
[09/05 00:57:14     99s] **INFO: User settings:
[09/05 00:57:14     99s] setExtractRCMode -engine                   preRoute
[09/05 00:57:14     99s] setDelayCalMode -engine                    aae
[09/05 00:57:14     99s] setDelayCalMode -ignoreNetLoad             false
[09/05 00:57:14     99s] setOptMode -fixCap                         true
[09/05 00:57:14     99s] setOptMode -fixFanoutLoad                  false
[09/05 00:57:14     99s] setOptMode -fixTran                        true
[09/05 00:57:14     99s] setPlaceMode -place_design_floorplan_mode  false
[09/05 00:57:14     99s] setAnalysisMode -clkSrcPath                true
[09/05 00:57:14     99s] setAnalysisMode -clockPropagation          sdcControl
[09/05 00:57:14     99s] setAnalysisMode -virtualIPO                false
[09/05 00:57:14     99s] 
[09/05 00:57:14     99s] #optDebug: fT-E <X 2 3 1 0>
[09/05 00:57:14     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:1179.0M
[09/05 00:57:14     99s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1178.9M
[09/05 00:57:14     99s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1178.9M
[09/05 00:57:14     99s] Core basic site is core_5040
[09/05 00:57:14     99s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 00:57:14     99s] SiteArray: use 131,072 bytes
[09/05 00:57:14     99s] SiteArray: current memory after site array memory allocation 1201.0M
[09/05 00:57:14     99s] SiteArray: FP blocked sites are writable
[09/05 00:57:14     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:57:14     99s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1201.0M
[09/05 00:57:14     99s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1201.0M
[09/05 00:57:14     99s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.015, MEM:1201.0M
[09/05 00:57:14     99s] OPERPROF:     Starting CMU at level 3, MEM:1201.0M
[09/05 00:57:14     99s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1201.0M
[09/05 00:57:14     99s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:1201.0M
[09/05 00:57:14     99s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1201.0MB).
[09/05 00:57:14     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1201.0M
[09/05 00:57:14     99s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1201.0M
[09/05 00:57:14     99s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1201.0M
[09/05 00:57:14     99s] All LLGs are deleted
[09/05 00:57:14     99s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1201.0M
[09/05 00:57:14     99s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1201.0M
[09/05 00:57:14     99s] VSMManager cleared!
[09/05 00:57:14     99s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 896.9M, totSessionCpu=0:01:39 **
[09/05 00:57:14     99s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/05 00:57:14     99s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:14     99s] GigaOpt running with 1 threads.
[09/05 00:57:14     99s] Info: 1 threads available for lower-level modules during optimization.
[09/05 00:57:14     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:1201.0M
[09/05 00:57:14     99s] #spOpts: minPadR=1.1 mergeVia=F 
[09/05 00:57:14     99s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1201.0M
[09/05 00:57:14     99s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1201.0M
[09/05 00:57:14     99s] Core basic site is core_5040
[09/05 00:57:14     99s] Fast DP-INIT is on for default
[09/05 00:57:14     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:57:14     99s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.014, MEM:1201.0M
[09/05 00:57:14     99s] OPERPROF:     Starting CMU at level 3, MEM:1201.0M
[09/05 00:57:14     99s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1201.0M
[09/05 00:57:14     99s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1201.0M
[09/05 00:57:14     99s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1201.0MB).
[09/05 00:57:14     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1201.0M
[09/05 00:57:14     99s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:14     99s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:14     99s] LayerId::1 widthSet size::1
[09/05 00:57:14     99s] LayerId::2 widthSet size::1
[09/05 00:57:14     99s] LayerId::3 widthSet size::1
[09/05 00:57:14     99s] LayerId::4 widthSet size::1
[09/05 00:57:14     99s] LayerId::5 widthSet size::1
[09/05 00:57:14     99s] LayerId::6 widthSet size::1
[09/05 00:57:14     99s] Updating RC grid for preRoute extraction ...
[09/05 00:57:14     99s] Initializing multi-corner resistance tables ...
[09/05 00:57:14     99s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:14     99s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:57:14     99s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.139029 ; aWlH: 0.000000 ; Pmax: 0.820500 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 00:57:14     99s] 
[09/05 00:57:14     99s] Creating Lib Analyzer ...
[09/05 00:57:14     99s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:14     99s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:57:14     99s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:57:14     99s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:57:14     99s] 
[09/05 00:57:14     99s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:57:17    101s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:42 mem=1207.0M
[09/05 00:57:17    101s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:42 mem=1207.0M
[09/05 00:57:17    101s] Creating Lib Analyzer, finished. 
[09/05 00:57:17    101s] #optDebug: fT-S <1 2 3 1 0>
[09/05 00:57:17    101s] Setting timing_disable_library_data_to_data_checks to 'true'.
[09/05 00:57:17    101s] Setting timing_disable_user_data_to_data_checks to 'true'.
[09/05 00:57:17    101s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[09/05 00:57:17    101s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[09/05 00:57:17    101s] 			Cell PUI is dont_touch but not dont_use
[09/05 00:57:17    101s] 			Cell PUI is dont_touch but not dont_use
[09/05 00:57:17    101s] 			Cell PDIX is dont_touch but not dont_use
[09/05 00:57:17    101s] 			Cell PDIX is dont_touch but not dont_use
[09/05 00:57:17    101s] 			Cell PDI is dont_touch but not dont_use
[09/05 00:57:17    101s] 			Cell PDI is dont_touch but not dont_use
[09/05 00:57:17    101s] 			Cell BHD1 is dont_touch but not dont_use
[09/05 00:57:17    101s] 			Cell BHD1 is dont_touch but not dont_use
[09/05 00:57:17    101s] 	...
[09/05 00:57:17    101s] 	Reporting only the 20 first cells found...
[09/05 00:57:17    101s] 
[09/05 00:57:17    101s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 904.0M, totSessionCpu=0:01:42 **
[09/05 00:57:17    101s] *** optDesign -preCTS ***
[09/05 00:57:17    101s] DRC Margin: user margin 0.0; extra margin 0.2
[09/05 00:57:17    101s] Setup Target Slack: user slack 0; extra slack 0.0
[09/05 00:57:17    101s] Hold Target Slack: user slack 0
[09/05 00:57:17    101s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[09/05 00:57:17    101s] Type 'man IMPOPT-3195' for more detail.
[09/05 00:57:17    102s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1207.0M
[09/05 00:57:17    102s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1207.0M
[09/05 00:57:17    102s] Deleting Cell Server ...
[09/05 00:57:17    102s] Deleting Lib Analyzer.
[09/05 00:57:17    102s] Multi-VT timing optimization disabled based on library information.
[09/05 00:57:17    102s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/05 00:57:17    102s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:57:17    102s] Summary for sequential cells identification: 
[09/05 00:57:17    102s]   Identified SBFF number: 42
[09/05 00:57:17    102s]   Identified MBFF number: 0
[09/05 00:57:17    102s]   Identified SB Latch number: 0
[09/05 00:57:17    102s]   Identified MB Latch number: 0
[09/05 00:57:17    102s]   Not identified SBFF number: 10
[09/05 00:57:17    102s]   Not identified MBFF number: 0
[09/05 00:57:17    102s]   Not identified SB Latch number: 0
[09/05 00:57:17    102s]   Not identified MB Latch number: 0
[09/05 00:57:17    102s]   Number of sequential cells which are not FFs: 27
[09/05 00:57:17    102s]  Visiting view : setup
[09/05 00:57:17    102s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:57:17    102s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:57:17    102s]  Visiting view : hold
[09/05 00:57:17    102s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:57:17    102s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:57:17    102s]  Setting StdDelay to 53.60
[09/05 00:57:17    102s] Creating Cell Server, finished. 
[09/05 00:57:17    102s] 
[09/05 00:57:17    102s] Deleting Cell Server ...
[09/05 00:57:17    102s] 
[09/05 00:57:17    102s] Creating Lib Analyzer ...
[09/05 00:57:17    102s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:57:17    102s] Summary for sequential cells identification: 
[09/05 00:57:17    102s]   Identified SBFF number: 42
[09/05 00:57:17    102s]   Identified MBFF number: 0
[09/05 00:57:17    102s]   Identified SB Latch number: 0
[09/05 00:57:17    102s]   Identified MB Latch number: 0
[09/05 00:57:17    102s]   Not identified SBFF number: 10
[09/05 00:57:17    102s]   Not identified MBFF number: 0
[09/05 00:57:17    102s]   Not identified SB Latch number: 0
[09/05 00:57:17    102s]   Not identified MB Latch number: 0
[09/05 00:57:17    102s]   Number of sequential cells which are not FFs: 27
[09/05 00:57:17    102s]  Visiting view : setup
[09/05 00:57:17    102s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:57:17    102s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:57:17    102s]  Visiting view : hold
[09/05 00:57:17    102s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:57:17    102s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:57:17    102s]  Setting StdDelay to 53.60
[09/05 00:57:17    102s] Creating Cell Server, finished. 
[09/05 00:57:17    102s] 
[09/05 00:57:17    102s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:17    102s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:57:17    102s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:57:17    102s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:57:17    102s] 
[09/05 00:57:17    102s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:57:19    104s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:44 mem=1207.0M
[09/05 00:57:19    104s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:44 mem=1207.0M
[09/05 00:57:19    104s] Creating Lib Analyzer, finished. 
[09/05 00:57:19    104s] All LLGs are deleted
[09/05 00:57:19    104s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1207.0M
[09/05 00:57:19    104s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1207.0M
[09/05 00:57:19    104s] ### Creating LA Mngr. totSessionCpu=0:01:44 mem=1207.0M
[09/05 00:57:19    104s] ### Creating LA Mngr, finished. totSessionCpu=0:01:44 mem=1207.0M
[09/05 00:57:19    104s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Started Loading and Dumping File ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Reading DB...
[09/05 00:57:19    104s] (I)       Read data from FE... (mem=1207.0M)
[09/05 00:57:19    104s] (I)       Read nodes and places... (mem=1207.0M)
[09/05 00:57:19    104s] (I)       Number of ignored instance 0
[09/05 00:57:19    104s] (I)       Number of inbound cells 40
[09/05 00:57:19    104s] (I)       numMoveCells=207, numMacros=42  numPads=31  numMultiRowHeightInsts=0
[09/05 00:57:19    104s] (I)       cell height: 5040, count: 207
[09/05 00:57:19    104s] (I)       Done Read nodes and places (cpu=0.000s, mem=1207.0M)
[09/05 00:57:19    104s] (I)       Read nets... (mem=1207.0M)
[09/05 00:57:19    104s] (I)       Number of nets = 259 ( 0 ignored )
[09/05 00:57:19    104s] (I)       Done Read nets (cpu=0.000s, mem=1207.0M)
[09/05 00:57:19    104s] (I)       Read rows... (mem=1207.0M)
[09/05 00:57:19    104s] (I)       rowRegion is not equal to core box, resetting core box
[09/05 00:57:19    104s] (I)       rowRegion : (-121060, -159500) - (120740, 158020)
[09/05 00:57:19    104s] (I)       coreBox   : (-121060, -159500) - (121060, 158020)
[09/05 00:57:19    104s] (I)       Done Read rows (cpu=0.000s, mem=1207.0M)
[09/05 00:57:19    104s] (I)       Identified Clock instances: Flop 10, Clock buffer/inverter 0, Gate 0, Logic 0
[09/05 00:57:19    104s] (I)       Read module constraints... (mem=1207.0M)
[09/05 00:57:19    104s] (I)       Done Read module constraints (cpu=0.000s, mem=1207.0M)
[09/05 00:57:19    104s] (I)       Done Read data from FE (cpu=0.000s, mem=1207.0M)
[09/05 00:57:19    104s] (I)       before initializing RouteDB syMemory usage = 1207.0 MB
[09/05 00:57:19    104s] (I)       == Non-default Options ==
[09/05 00:57:19    104s] (I)       Maximum routing layer                              : 6
[09/05 00:57:19    104s] (I)       Buffering-aware routing                            : true
[09/05 00:57:19    104s] (I)       Spread congestion away from blockages              : true
[09/05 00:57:19    104s] (I)       Overflow penalty cost                              : 10
[09/05 00:57:19    104s] (I)       Punch through distance                             : 5886.160000
[09/05 00:57:19    104s] (I)       Source-to-sink ratio                               : 0.300000
[09/05 00:57:19    104s] (I)       Counted 200 PG shapes. We will not process PG shapes layer by layer.
[09/05 00:57:19    104s] (I)       Use row-based GCell size
[09/05 00:57:19    104s] (I)       GCell unit size  : 5040
[09/05 00:57:19    104s] (I)       GCell multiplier : 1
[09/05 00:57:19    104s] (I)       build grid graph
[09/05 00:57:19    104s] (I)       build grid graph start
[09/05 00:57:19    104s] [NR-eGR] Track table information for default rule: 
[09/05 00:57:19    104s] [NR-eGR] metal1 has no routable track
[09/05 00:57:19    104s] [NR-eGR] metal2 has single uniform track structure
[09/05 00:57:19    104s] [NR-eGR] metal3 has single uniform track structure
[09/05 00:57:19    104s] [NR-eGR] metal4 has single uniform track structure
[09/05 00:57:19    104s] [NR-eGR] metal5 has single uniform track structure
[09/05 00:57:19    104s] [NR-eGR] metal6 has single uniform track structure
[09/05 00:57:19    104s] (I)       build grid graph end
[09/05 00:57:19    104s] (I)       ===========================================================================
[09/05 00:57:19    104s] (I)       == Report All Rule Vias ==
[09/05 00:57:19    104s] (I)       ===========================================================================
[09/05 00:57:19    104s] (I)        Via Rule : (Default)
[09/05 00:57:19    104s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/05 00:57:19    104s] (I)       ---------------------------------------------------------------------------
[09/05 00:57:19    104s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[09/05 00:57:19    104s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[09/05 00:57:19    104s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[09/05 00:57:19    104s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[09/05 00:57:19    104s] (I)        5   17 : VIA56_HH                   78 : VIA56_HH_2cut_alt_W      
[09/05 00:57:19    104s] (I)       ===========================================================================
[09/05 00:57:19    104s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Num PG vias on layer 2 : 0
[09/05 00:57:19    104s] (I)       Num PG vias on layer 3 : 0
[09/05 00:57:19    104s] (I)       Num PG vias on layer 4 : 0
[09/05 00:57:19    104s] (I)       Num PG vias on layer 5 : 0
[09/05 00:57:19    104s] (I)       Num PG vias on layer 6 : 0
[09/05 00:57:19    104s] [NR-eGR] Read 316 PG shapes
[09/05 00:57:19    104s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] [NR-eGR] #Routing Blockages  : 0
[09/05 00:57:19    104s] [NR-eGR] #Instance Blockages : 624
[09/05 00:57:19    104s] [NR-eGR] #PG Blockages       : 316
[09/05 00:57:19    104s] [NR-eGR] #Halo Blockages     : 0
[09/05 00:57:19    104s] [NR-eGR] #Boundary Blockages : 0
[09/05 00:57:19    104s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/05 00:57:19    104s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/05 00:57:19    104s] (I)       readDataFromPlaceDB
[09/05 00:57:19    104s] (I)       Read net information..
[09/05 00:57:19    104s] [NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[09/05 00:57:19    104s] (I)       Read testcase time = 0.000 seconds
[09/05 00:57:19    104s] 
[09/05 00:57:19    104s] (I)       early_global_route_priority property id does not exist.
[09/05 00:57:19    104s] (I)       Start initializing grid graph
[09/05 00:57:19    104s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/05 00:57:19    104s] (I)       End initializing grid graph
[09/05 00:57:19    104s] (I)       Model blockages into capacity
[09/05 00:57:19    104s] (I)       Read Num Blocks=1782  Num Prerouted Wires=0  Num CS=0
[09/05 00:57:19    104s] (I)       Started Modeling ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Layer 1 (V) : #blockages 678 : #preroutes 0
[09/05 00:57:19    104s] (I)       Layer 2 (H) : #blockages 670 : #preroutes 0
[09/05 00:57:19    104s] (I)       Layer 3 (V) : #blockages 234 : #preroutes 0
[09/05 00:57:19    104s] (I)       Layer 4 (H) : #blockages 112 : #preroutes 0
[09/05 00:57:19    104s] (I)       Layer 5 (V) : #blockages 88 : #preroutes 0
[09/05 00:57:19    104s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       -- layer congestion ratio --
[09/05 00:57:19    104s] (I)       Layer 1 : 0.100000
[09/05 00:57:19    104s] (I)       Layer 2 : 0.700000
[09/05 00:57:19    104s] (I)       Layer 3 : 0.700000
[09/05 00:57:19    104s] (I)       Layer 4 : 0.700000
[09/05 00:57:19    104s] (I)       Layer 5 : 0.700000
[09/05 00:57:19    104s] (I)       Layer 6 : 0.700000
[09/05 00:57:19    104s] (I)       ----------------------------
[09/05 00:57:19    104s] (I)       Number of ignored nets = 0
[09/05 00:57:19    104s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/05 00:57:19    104s] (I)       Number of clock nets = 1.  Ignored: No
[09/05 00:57:19    104s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/05 00:57:19    104s] (I)       Number of special nets = 0.  Ignored: Yes
[09/05 00:57:19    104s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/05 00:57:19    104s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/05 00:57:19    104s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/05 00:57:19    104s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/05 00:57:19    104s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/05 00:57:19    104s] (I)       Constructing bin map
[09/05 00:57:19    104s] (I)       Initialize bin information with width=10080 height=10080
[09/05 00:57:19    104s] (I)       Done constructing bin map
[09/05 00:57:19    104s] (I)       Before initializing Early Global Route syMemory usage = 1207.0 MB
[09/05 00:57:19    104s] (I)       Ndr track 0 does not exist
[09/05 00:57:19    104s] (I)       ---------------------Grid Graph Info--------------------
[09/05 00:57:19    104s] (I)       Routing area        : (-392000, -431100) - (392000, 431100)
[09/05 00:57:19    104s] (I)       Core area           : (-121060, -159500) - (120740, 158020)
[09/05 00:57:19    104s] (I)       Site width          :   620  (dbu)
[09/05 00:57:19    104s] (I)       Row height          :  5040  (dbu)
[09/05 00:57:19    104s] (I)       GCell width         :  5040  (dbu)
[09/05 00:57:19    104s] (I)       GCell height        :  5040  (dbu)
[09/05 00:57:19    104s] (I)       Grid                :   155   171     6
[09/05 00:57:19    104s] (I)       Layer numbers       :     1     2     3     4     5     6
[09/05 00:57:19    104s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[09/05 00:57:19    104s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[09/05 00:57:19    104s] (I)       Default wire width  :   240   280   280   280   280   440
[09/05 00:57:19    104s] (I)       Default wire space  :   240   280   280   280   280   440
[09/05 00:57:19    104s] (I)       Default wire pitch  :   480   560   560   560   560   880
[09/05 00:57:19    104s] (I)       Default pitch size  :   480   620   560   620   560   930
[09/05 00:57:19    104s] (I)       First track coord   :     0 -391690 -430820 -391690 -430820 -391380
[09/05 00:57:19    104s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  5.42
[09/05 00:57:19    104s] (I)       Total num of tracks :     0  1264  1539  1264  1539   843
[09/05 00:57:19    104s] (I)       Num of masks        :     1     1     1     1     1     1
[09/05 00:57:19    104s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/05 00:57:19    104s] (I)       --------------------------------------------------------
[09/05 00:57:19    104s] 
[09/05 00:57:19    104s] [NR-eGR] ============ Routing rule table ============
[09/05 00:57:19    104s] [NR-eGR] Rule id: 0  Nets: 228 
[09/05 00:57:19    104s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/05 00:57:19    104s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=930
[09/05 00:57:19    104s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:57:19    104s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:57:19    104s] [NR-eGR] ========================================
[09/05 00:57:19    104s] [NR-eGR] 
[09/05 00:57:19    104s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/05 00:57:19    104s] (I)       blocked tracks on layer2 : = 180371 / 216144 (83.45%)
[09/05 00:57:19    104s] (I)       blocked tracks on layer3 : = 193956 / 238545 (81.31%)
[09/05 00:57:19    104s] (I)       blocked tracks on layer4 : = 180371 / 216144 (83.45%)
[09/05 00:57:19    104s] (I)       blocked tracks on layer5 : = 55001 / 238545 (23.06%)
[09/05 00:57:19    104s] (I)       blocked tracks on layer6 : = 36357 / 144153 (25.22%)
[09/05 00:57:19    104s] (I)       After initializing Early Global Route syMemory usage = 1207.0 MB
[09/05 00:57:19    104s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Reset routing kernel
[09/05 00:57:19    104s] (I)       Started Global Routing ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       ============= Initialization =============
[09/05 00:57:19    104s] (I)       totalPins=789  totalGlobalPin=762 (96.58%)
[09/05 00:57:19    104s] (I)       Started Net group 1 ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Started Build MST ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Generate topology with single threads
[09/05 00:57:19    104s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       total 2D Cap : 412925 = (230622 H, 182303 V)
[09/05 00:57:19    104s] (I)       #blocked areas for congestion spreading : 12
[09/05 00:57:19    104s] [NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[09/05 00:57:19    104s] (I)       
[09/05 00:57:19    104s] (I)       ============  Phase 1a Route ============
[09/05 00:57:19    104s] (I)       Started Phase 1a ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Started Pattern routing ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/05 00:57:19    104s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Usage: 2763 = (1267 H, 1496 V) = (0.55% H, 0.82% V) = (6.386e+03um H, 7.540e+03um V)
[09/05 00:57:19    104s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       
[09/05 00:57:19    104s] (I)       ============  Phase 1b Route ============
[09/05 00:57:19    104s] (I)       Started Phase 1b ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Started Monotonic routing ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Usage: 2763 = (1267 H, 1496 V) = (0.55% H, 0.82% V) = (6.386e+03um H, 7.540e+03um V)
[09/05 00:57:19    104s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.392552e+04um
[09/05 00:57:19    104s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       
[09/05 00:57:19    104s] (I)       ============  Phase 1c Route ============
[09/05 00:57:19    104s] (I)       Started Phase 1c ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Usage: 2763 = (1267 H, 1496 V) = (0.55% H, 0.82% V) = (6.386e+03um H, 7.540e+03um V)
[09/05 00:57:19    104s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       
[09/05 00:57:19    104s] (I)       ============  Phase 1d Route ============
[09/05 00:57:19    104s] (I)       Started Phase 1d ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Usage: 2763 = (1267 H, 1496 V) = (0.55% H, 0.82% V) = (6.386e+03um H, 7.540e+03um V)
[09/05 00:57:19    104s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       
[09/05 00:57:19    104s] (I)       ============  Phase 1e Route ============
[09/05 00:57:19    104s] (I)       Started Phase 1e ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Started Route legalization ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Usage: 2763 = (1267 H, 1496 V) = (0.55% H, 0.82% V) = (6.386e+03um H, 7.540e+03um V)
[09/05 00:57:19    104s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.392552e+04um
[09/05 00:57:19    104s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Started Layer assignment ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Running layer assignment with 1 threads
[09/05 00:57:19    104s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       
[09/05 00:57:19    104s] (I)       ============  Phase 1l Route ============
[09/05 00:57:19    104s] (I)       Started Phase 1l ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       
[09/05 00:57:19    104s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/05 00:57:19    104s] [NR-eGR]                        OverCon            
[09/05 00:57:19    104s] [NR-eGR]                         #Gcell     %Gcell
[09/05 00:57:19    104s] [NR-eGR]       Layer                (1)    OverCon 
[09/05 00:57:19    104s] [NR-eGR] ----------------------------------------------
[09/05 00:57:19    104s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[09/05 00:57:19    104s] [NR-eGR]  metal2  (2)         2( 0.04%)   ( 0.04%) 
[09/05 00:57:19    104s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[09/05 00:57:19    104s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[09/05 00:57:19    104s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[09/05 00:57:19    104s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[09/05 00:57:19    104s] [NR-eGR] ----------------------------------------------
[09/05 00:57:19    104s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[09/05 00:57:19    104s] [NR-eGR] 
[09/05 00:57:19    104s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       total 2D Cap : 413740 = (231032 H, 182708 V)
[09/05 00:57:19    104s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/05 00:57:19    104s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/05 00:57:19    104s] (I)       ============= track Assignment ============
[09/05 00:57:19    104s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Started Track Assignment ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[09/05 00:57:19    104s] (I)       Running track assignment with 1 threads
[09/05 00:57:19    104s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] (I)       Run Multi-thread track assignment
[09/05 00:57:19    104s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] [NR-eGR] Started Export DB wires ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] [NR-eGR] Started Export all nets ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] [NR-eGR] Started Set wire vias ( Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:57:19    104s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 758
[09/05 00:57:19    104s] [NR-eGR] metal2  (2V) length: 5.849480e+03um, number of vias: 1098
[09/05 00:57:19    104s] [NR-eGR] metal3  (3H) length: 6.488370e+03um, number of vias: 93
[09/05 00:57:19    104s] [NR-eGR] metal4  (4V) length: 1.818600e+03um, number of vias: 0
[09/05 00:57:19    104s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[09/05 00:57:19    104s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[09/05 00:57:19    104s] [NR-eGR] Total length: 1.415645e+04um, number of vias: 1949
[09/05 00:57:19    104s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:57:19    104s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[09/05 00:57:19    104s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:57:19    104s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1207.03 MB )
[09/05 00:57:19    104s] Extraction called for design 'alu_top_module' of instances=247 and nets=265 using extraction engine 'preRoute' .
[09/05 00:57:19    104s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/05 00:57:19    104s] Type 'man IMPEXT-3530' for more detail.
[09/05 00:57:19    104s] PreRoute RC Extraction called for design alu_top_module.
[09/05 00:57:19    104s] RC Extraction called in multi-corner(1) mode.
[09/05 00:57:19    104s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/05 00:57:19    104s] Type 'man IMPEXT-6197' for more detail.
[09/05 00:57:19    104s] RCMode: PreRoute
[09/05 00:57:19    104s]       RC Corner Indexes            0   
[09/05 00:57:19    104s] Capacitance Scaling Factor   : 1.00000 
[09/05 00:57:19    104s] Resistance Scaling Factor    : 1.00000 
[09/05 00:57:19    104s] Clock Cap. Scaling Factor    : 1.00000 
[09/05 00:57:19    104s] Clock Res. Scaling Factor    : 1.00000 
[09/05 00:57:19    104s] Shrink Factor                : 1.00000
[09/05 00:57:19    104s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/05 00:57:19    104s] LayerId::1 widthSet size::1
[09/05 00:57:19    104s] LayerId::2 widthSet size::1
[09/05 00:57:19    104s] LayerId::3 widthSet size::1
[09/05 00:57:19    104s] LayerId::4 widthSet size::1
[09/05 00:57:19    104s] LayerId::5 widthSet size::1
[09/05 00:57:19    104s] LayerId::6 widthSet size::1
[09/05 00:57:19    104s] Updating RC grid for preRoute extraction ...
[09/05 00:57:19    104s] Initializing multi-corner resistance tables ...
[09/05 00:57:19    104s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:57:19    104s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.128464 ; aWlH: 0.000000 ; Pmax: 0.819200 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 00:57:19    104s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1207.031M)
[09/05 00:57:19    104s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1207.0M
[09/05 00:57:19    104s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1207.0M
[09/05 00:57:19    104s] Fast DP-INIT is on for default
[09/05 00:57:19    104s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1207.0M
[09/05 00:57:19    104s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:1207.0M
[09/05 00:57:19    104s] Starting delay calculation for Setup views
[09/05 00:57:19    104s] #################################################################################
[09/05 00:57:19    104s] # Design Stage: PreRoute
[09/05 00:57:19    104s] # Design Name: alu_top_module
[09/05 00:57:19    104s] # Design Mode: 90nm
[09/05 00:57:19    104s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:57:19    104s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:57:19    104s] # Signoff Settings: SI Off 
[09/05 00:57:19    104s] #################################################################################
[09/05 00:57:19    104s] Calculate delays in BcWc mode...
[09/05 00:57:19    104s] Topological Sorting (REAL = 0:00:00.0, MEM = 1215.1M, InitMEM = 1215.1M)
[09/05 00:57:19    104s] Start delay calculation (fullDC) (1 T). (MEM=1215.08)
[09/05 00:57:19    104s] End AAE Lib Interpolated Model. (MEM=1232.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:57:19    104s] Total number of fetched objects 259
[09/05 00:57:19    104s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:57:19    104s] End delay calculation. (MEM=1248.98 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:57:19    104s] End delay calculation (fullDC). (MEM=1248.98 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:57:19    104s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1249.0M) ***
[09/05 00:57:19    104s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:45 mem=1249.0M)
[09/05 00:57:19    104s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.027%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 948.9M, totSessionCpu=0:01:45 **
[09/05 00:57:19    104s] ** INFO : this run is activating medium effort placeOptDesign flow
[09/05 00:57:19    104s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:57:19    104s] ### Creating PhyDesignMc. totSessionCpu=0:01:45 mem=1221.2M
[09/05 00:57:19    104s] OPERPROF: Starting DPlace-Init at level 1, MEM:1221.2M
[09/05 00:57:19    104s] #spOpts: minPadR=1.1 mergeVia=F 
[09/05 00:57:19    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1221.2M
[09/05 00:57:19    104s] OPERPROF:     Starting CMU at level 3, MEM:1221.2M
[09/05 00:57:19    104s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1221.2M
[09/05 00:57:19    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:1221.2M
[09/05 00:57:19    104s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1221.2MB).
[09/05 00:57:19    104s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1221.2M
[09/05 00:57:19    104s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:57:19    104s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:45 mem=1221.2M
[09/05 00:57:19    104s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:57:19    104s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:57:19    104s] ### Creating PhyDesignMc. totSessionCpu=0:01:45 mem=1221.2M
[09/05 00:57:19    104s] OPERPROF: Starting DPlace-Init at level 1, MEM:1221.2M
[09/05 00:57:19    104s] #spOpts: minPadR=1.1 mergeVia=F 
[09/05 00:57:19    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1221.2M
[09/05 00:57:19    104s] OPERPROF:     Starting CMU at level 3, MEM:1221.2M
[09/05 00:57:19    104s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1221.2M
[09/05 00:57:19    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1221.2M
[09/05 00:57:19    104s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1221.2MB).
[09/05 00:57:19    104s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1221.2M
[09/05 00:57:19    104s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:57:19    104s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:45 mem=1221.2M
[09/05 00:57:19    104s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:57:19    104s] *** Starting optimizing excluded clock nets MEM= 1221.2M) ***
[09/05 00:57:19    104s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1221.2M) ***
[09/05 00:57:19    104s] The useful skew maximum allowed delay is: 0.3
[09/05 00:57:19    104s] Deleting Lib Analyzer.
[09/05 00:57:19    104s] Info: 31 io nets excluded
[09/05 00:57:19    104s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:57:19    104s] ### Creating LA Mngr. totSessionCpu=0:01:45 mem=1222.3M
[09/05 00:57:19    104s] ### Creating LA Mngr, finished. totSessionCpu=0:01:45 mem=1222.3M
[09/05 00:57:19    104s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/05 00:57:19    104s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:44.7/0:06:45.9 (0.3), mem = 1222.3M
[09/05 00:57:19    104s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23291.1
[09/05 00:57:19    104s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:57:19    104s] ### Creating PhyDesignMc. totSessionCpu=0:01:45 mem=1230.3M
[09/05 00:57:19    104s] OPERPROF: Starting DPlace-Init at level 1, MEM:1230.3M
[09/05 00:57:19    104s] #spOpts: minPadR=1.1 mergeVia=F 
[09/05 00:57:19    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1230.3M
[09/05 00:57:19    104s] OPERPROF:     Starting CMU at level 3, MEM:1230.3M
[09/05 00:57:19    104s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1230.3M
[09/05 00:57:19    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1230.3M
[09/05 00:57:19    104s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1230.3MB).
[09/05 00:57:19    104s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1230.3M
[09/05 00:57:19    104s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:57:19    104s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:45 mem=1230.3M
[09/05 00:57:19    104s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:19    104s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:19    104s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:19    104s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:19    104s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:19    104s] 
[09/05 00:57:19    104s] Footprint cell information for calculating maxBufDist
[09/05 00:57:19    104s] *info: There are 14 candidate Buffer cells
[09/05 00:57:19    104s] *info: There are 14 candidate Inverter cells
[09/05 00:57:19    104s] 
[09/05 00:57:19    104s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:20    104s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:20    105s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:20    105s] 
[09/05 00:57:20    105s] Creating Lib Analyzer ...
[09/05 00:57:20    105s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:20    105s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:57:20    105s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:57:20    105s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:57:20    105s] 
[09/05 00:57:20    105s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:57:22    107s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:47 mem=1343.1M
[09/05 00:57:22    107s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:47 mem=1343.1M
[09/05 00:57:22    107s] Creating Lib Analyzer, finished. 
[09/05 00:57:22    107s] 
[09/05 00:57:22    107s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.5471} {6, 0.137, 0.5471} 
[09/05 00:57:23    108s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1362.2M
[09/05 00:57:23    108s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1362.2M
[09/05 00:57:23    108s] 
[09/05 00:57:23    108s] Netlist preparation processing... 
[09/05 00:57:23    108s] Removed 0 instance
[09/05 00:57:23    108s] *info: Marking 0 isolation instances dont touch
[09/05 00:57:23    108s] *info: Marking 0 level shifter instances dont touch
[09/05 00:57:23    108s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:57:23    108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23291.1
[09/05 00:57:23    108s] *** AreaOpt [finish] : cpu/real = 0:00:03.7/0:00:03.8 (1.0), totSession cpu/real = 0:01:48.4/0:06:49.7 (0.3), mem = 1343.1M
[09/05 00:57:23    108s] 
[09/05 00:57:23    108s] =============================================================================================
[09/05 00:57:23    108s]  Step TAT Report for SimplifyNetlist #1
[09/05 00:57:23    108s] =============================================================================================
[09/05 00:57:23    108s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:57:23    108s] ---------------------------------------------------------------------------------------------
[09/05 00:57:23    108s] [ LibAnalyzerInit        ]      1   0:00:02.2  (  57.4 % )     0:00:02.2 /  0:00:02.2    1.0
[09/05 00:57:23    108s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:57:23    108s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.3
[09/05 00:57:23    108s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:02.2 /  0:00:02.2    1.0
[09/05 00:57:23    108s] [ SteinerInterfaceInit   ]      1   0:00:00.6  (  14.6 % )     0:00:00.6 /  0:00:00.5    1.0
[09/05 00:57:23    108s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:57:23    108s] [ MISC                   ]          0:00:01.0  (  27.3 % )     0:00:01.0 /  0:00:01.0    1.0
[09/05 00:57:23    108s] ---------------------------------------------------------------------------------------------
[09/05 00:57:23    108s]  SimplifyNetlist #1 TOTAL           0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.8    1.0
[09/05 00:57:23    108s] ---------------------------------------------------------------------------------------------
[09/05 00:57:23    108s] 
[09/05 00:57:23    108s] 
[09/05 00:57:23    108s] Active setup views:
[09/05 00:57:23    108s]  setup
[09/05 00:57:23    108s]   Dominating endpoints: 0
[09/05 00:57:23    108s]   Dominating TNS: -0.000
[09/05 00:57:23    108s] 
[09/05 00:57:23    108s] Deleting Lib Analyzer.
[09/05 00:57:23    108s] Begin: GigaOpt Global Optimization
[09/05 00:57:23    108s] *info: use new DP (enabled)
[09/05 00:57:23    108s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[09/05 00:57:23    108s] Info: 31 io nets excluded
[09/05 00:57:23    108s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:57:23    108s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:48.5/0:06:49.7 (0.3), mem = 1293.1M
[09/05 00:57:23    108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23291.2
[09/05 00:57:23    108s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:57:23    108s] ### Creating PhyDesignMc. totSessionCpu=0:01:48 mem=1293.1M
[09/05 00:57:23    108s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/05 00:57:23    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:1293.1M
[09/05 00:57:23    108s] #spOpts: minPadR=1.1 mergeVia=F 
[09/05 00:57:23    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1293.1M
[09/05 00:57:23    108s] OPERPROF:     Starting CMU at level 3, MEM:1293.1M
[09/05 00:57:23    108s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1293.1M
[09/05 00:57:23    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1293.1M
[09/05 00:57:23    108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1293.1MB).
[09/05 00:57:23    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1293.1M
[09/05 00:57:23    108s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:57:23    108s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:49 mem=1293.1M
[09/05 00:57:23    108s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:23    108s] 
[09/05 00:57:23    108s] Creating Lib Analyzer ...
[09/05 00:57:23    108s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:23    108s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:57:23    108s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:57:23    108s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:57:23    108s] 
[09/05 00:57:23    108s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:57:26    111s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:51 mem=1293.1M
[09/05 00:57:26    111s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:51 mem=1293.1M
[09/05 00:57:26    111s] Creating Lib Analyzer, finished. 
[09/05 00:57:26    111s] 
[09/05 00:57:26    111s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.5471} {6, 0.137, 0.5471} 
[09/05 00:57:33    117s] *info: 31 io nets excluded
[09/05 00:57:33    117s] *info: 1 clock net excluded
[09/05 00:57:33    117s] *info: 4 special nets excluded.
[09/05 00:57:33    117s] *info: 6 no-driver nets excluded.
[09/05 00:57:35    120s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1312.2M
[09/05 00:57:35    120s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1312.2M
[09/05 00:57:35    120s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[09/05 00:57:35    120s] +--------+--------+----------+------------+--------+----------+---------+-------------------+
[09/05 00:57:35    120s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|     End Point     |
[09/05 00:57:35    120s] +--------+--------+----------+------------+--------+----------+---------+-------------------+
[09/05 00:57:35    120s] |   0.000|   0.000|     5.03%|   0:00:00.0| 1312.2M|     setup|       NA| NA                |
[09/05 00:57:35    120s] +--------+--------+----------+------------+--------+----------+---------+-------------------+
[09/05 00:57:35    120s] 
[09/05 00:57:35    120s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1312.2M) ***
[09/05 00:57:35    120s] 
[09/05 00:57:35    120s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1312.2M) ***
[09/05 00:57:35    120s] Bottom Preferred Layer:
[09/05 00:57:35    120s]     None
[09/05 00:57:35    120s] Via Pillar Rule:
[09/05 00:57:35    120s]     None
[09/05 00:57:35    120s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[09/05 00:57:35    120s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:57:35    120s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23291.2
[09/05 00:57:35    120s] *** SetupOpt [finish] : cpu/real = 0:00:11.8/0:00:11.8 (1.0), totSession cpu/real = 0:02:00.3/0:07:01.5 (0.3), mem = 1293.1M
[09/05 00:57:35    120s] 
[09/05 00:57:35    120s] =============================================================================================
[09/05 00:57:35    120s]  Step TAT Report for GlobalOpt #1
[09/05 00:57:35    120s] =============================================================================================
[09/05 00:57:35    120s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:57:35    120s] ---------------------------------------------------------------------------------------------
[09/05 00:57:35    120s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:57:35    120s] [ LibAnalyzerInit        ]      1   0:00:02.5  (  21.3 % )     0:00:02.5 /  0:00:02.5    1.0
[09/05 00:57:35    120s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:57:35    120s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[09/05 00:57:35    120s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:02.5 /  0:00:02.5    1.0
[09/05 00:57:35    120s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:57:35    120s] [ TransformInit          ]      1   0:00:09.0  (  76.3 % )     0:00:09.0 /  0:00:09.0    1.0
[09/05 00:57:35    120s] [ MISC                   ]          0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:57:35    120s] ---------------------------------------------------------------------------------------------
[09/05 00:57:35    120s]  GlobalOpt #1 TOTAL                 0:00:11.8  ( 100.0 % )     0:00:11.8 /  0:00:11.8    1.0
[09/05 00:57:35    120s] ---------------------------------------------------------------------------------------------
[09/05 00:57:35    120s] 
[09/05 00:57:35    120s] End: GigaOpt Global Optimization
[09/05 00:57:35    120s] *** Check timing (0:00:00.0)
[09/05 00:57:35    120s] Deleting Lib Analyzer.
[09/05 00:57:35    120s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[09/05 00:57:35    120s] Info: 31 io nets excluded
[09/05 00:57:35    120s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:57:35    120s] ### Creating LA Mngr. totSessionCpu=0:02:00 mem=1291.1M
[09/05 00:57:35    120s] ### Creating LA Mngr, finished. totSessionCpu=0:02:00 mem=1291.1M
[09/05 00:57:35    120s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/05 00:57:35    120s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:57:35    120s] ### Creating PhyDesignMc. totSessionCpu=0:02:00 mem=1310.2M
[09/05 00:57:35    120s] OPERPROF: Starting DPlace-Init at level 1, MEM:1310.2M
[09/05 00:57:35    120s] #spOpts: minPadR=1.1 mergeVia=F 
[09/05 00:57:35    120s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1310.2M
[09/05 00:57:35    120s] OPERPROF:     Starting CMU at level 3, MEM:1310.2M
[09/05 00:57:35    120s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1310.2M
[09/05 00:57:35    120s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1310.2M
[09/05 00:57:35    120s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1310.2MB).
[09/05 00:57:35    120s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1310.2M
[09/05 00:57:35    120s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:57:35    120s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:00 mem=1310.2M
[09/05 00:57:35    120s] Begin: Area Reclaim Optimization
[09/05 00:57:35    120s] 
[09/05 00:57:35    120s] Creating Lib Analyzer ...
[09/05 00:57:35    120s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:35    120s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:57:35    120s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:57:35    120s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:57:35    120s] 
[09/05 00:57:35    120s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:57:37    122s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:03 mem=1312.2M
[09/05 00:57:37    122s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:03 mem=1312.2M
[09/05 00:57:37    122s] Creating Lib Analyzer, finished. 
[09/05 00:57:37    122s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:02.6/0:07:03.8 (0.3), mem = 1312.2M
[09/05 00:57:37    122s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23291.3
[09/05 00:57:37    122s] 
[09/05 00:57:37    122s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.5471} {6, 0.137, 0.5471} 
[09/05 00:57:38    123s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1312.2M
[09/05 00:57:38    123s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1312.2M
[09/05 00:57:38    123s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 5.03
[09/05 00:57:38    123s] +----------+---------+--------+--------+------------+--------+
[09/05 00:57:38    123s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/05 00:57:38    123s] +----------+---------+--------+--------+------------+--------+
[09/05 00:57:38    123s] |     5.03%|        -|   0.000|   0.000|   0:00:00.0| 1312.2M|
[09/05 00:57:38    123s] |     5.03%|        0|   0.000|   0.000|   0:00:00.0| 1332.8M|
[09/05 00:57:38    123s] #optDebug: <stH: 5.0400 MiSeL: 90.0330>
[09/05 00:57:38    123s] |     5.03%|        0|   0.000|   0.000|   0:00:00.0| 1332.8M|
[09/05 00:57:38    123s] |     5.03%|        0|   0.000|   0.000|   0:00:00.0| 1332.8M|
[09/05 00:57:38    123s] |     5.03%|        0|   0.000|   0.000|   0:00:00.0| 1332.8M|
[09/05 00:57:38    123s] #optDebug: <stH: 5.0400 MiSeL: 90.0330>
[09/05 00:57:38    123s] |     5.03%|        0|   0.000|   0.000|   0:00:00.0| 1332.8M|
[09/05 00:57:38    123s] +----------+---------+--------+--------+------------+--------+
[09/05 00:57:38    123s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 5.03
[09/05 00:57:38    123s] 
[09/05 00:57:38    123s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[09/05 00:57:38    123s] --------------------------------------------------------------
[09/05 00:57:38    123s] |                                   | Total     | Sequential |
[09/05 00:57:38    123s] --------------------------------------------------------------
[09/05 00:57:38    123s] | Num insts resized                 |       0  |       0    |
[09/05 00:57:38    123s] | Num insts undone                  |       0  |       0    |
[09/05 00:57:38    123s] | Num insts Downsized               |       0  |       0    |
[09/05 00:57:38    123s] | Num insts Samesized               |       0  |       0    |
[09/05 00:57:38    123s] | Num insts Upsized                 |       0  |       0    |
[09/05 00:57:38    123s] | Num multiple commits+uncommits    |       0  |       -    |
[09/05 00:57:38    123s] --------------------------------------------------------------
[09/05 00:57:38    123s] Bottom Preferred Layer:
[09/05 00:57:38    123s]     None
[09/05 00:57:38    123s] Via Pillar Rule:
[09/05 00:57:38    123s]     None
[09/05 00:57:38    123s] End: Core Area Reclaim Optimization (cpu = 0:00:03.4) (real = 0:00:03.0) **
[09/05 00:57:38    123s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23291.3
[09/05 00:57:38    123s] *** AreaOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:02:03.7/0:07:05.0 (0.3), mem = 1332.8M
[09/05 00:57:38    123s] 
[09/05 00:57:38    123s] =============================================================================================
[09/05 00:57:38    123s]  Step TAT Report for AreaOpt #1
[09/05 00:57:38    123s] =============================================================================================
[09/05 00:57:38    123s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:57:38    123s] ---------------------------------------------------------------------------------------------
[09/05 00:57:38    123s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:57:38    123s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  65.9 % )     0:00:02.3 /  0:00:02.2    1.0
[09/05 00:57:38    123s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:57:38    123s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[09/05 00:57:38    123s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:57:38    123s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.1    1.0
[09/05 00:57:38    123s] [ OptGetWeight           ]     48   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.1
[09/05 00:57:38    123s] [ OptEval                ]     48   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.1
[09/05 00:57:38    123s] [ OptCommit              ]     48   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:57:38    123s] [ PostCommitDelayCalc    ]     48   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:57:38    123s] [ MISC                   ]          0:00:01.0  (  29.4 % )     0:00:01.0 /  0:00:01.0    1.0
[09/05 00:57:38    123s] ---------------------------------------------------------------------------------------------
[09/05 00:57:38    123s]  AreaOpt #1 TOTAL                   0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.4    1.0
[09/05 00:57:38    123s] ---------------------------------------------------------------------------------------------
[09/05 00:57:38    123s] 
[09/05 00:57:38    123s] Executing incremental physical updates
[09/05 00:57:38    123s] Executing incremental physical updates
[09/05 00:57:38    123s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:57:38    123s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1294.72M, totSessionCpu=0:02:04).
[09/05 00:57:38    123s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1294.7M
[09/05 00:57:38    123s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1294.7M
[09/05 00:57:38    123s] **INFO: Flow update: Design is easy to close.
[09/05 00:57:38    123s] 
[09/05 00:57:38    123s] *** Start incrementalPlace ***
[09/05 00:57:38    123s] User Input Parameters:
[09/05 00:57:38    123s] - Congestion Driven    : On
[09/05 00:57:38    123s] - Timing Driven        : On
[09/05 00:57:38    123s] - Area-Violation Based : On
[09/05 00:57:38    123s] - Start Rollback Level : -5
[09/05 00:57:38    123s] - Legalized            : On
[09/05 00:57:38    123s] - Window Based         : Off
[09/05 00:57:38    123s] - eDen incr mode       : Off
[09/05 00:57:38    123s] - Small incr mode      : Off
[09/05 00:57:38    123s] 
[09/05 00:57:38    123s] no activity file in design. spp won't run.
[09/05 00:57:38    123s] Effort level <high> specified for reg2reg path_group
[09/05 00:57:39    123s] Collecting buffer chain nets ...
[09/05 00:57:39    123s] No Views given, use default active views for adaptive view pruning
[09/05 00:57:39    123s] SKP will enable view:
[09/05 00:57:39    123s]   setup
[09/05 00:57:39    123s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1296.7M
[09/05 00:57:39    123s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.006, MEM:1296.7M
[09/05 00:57:39    123s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1296.7M
[09/05 00:57:39    123s] Starting Early Global Route congestion estimation: mem = 1296.7M
[09/05 00:57:39    123s] (I)       Started Loading and Dumping File ( Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Reading DB...
[09/05 00:57:39    123s] (I)       Read data from FE... (mem=1296.7M)
[09/05 00:57:39    123s] (I)       Read nodes and places... (mem=1296.7M)
[09/05 00:57:39    123s] (I)       Done Read nodes and places (cpu=0.000s, mem=1296.7M)
[09/05 00:57:39    123s] (I)       Read nets... (mem=1296.7M)
[09/05 00:57:39    123s] (I)       Done Read nets (cpu=0.000s, mem=1296.7M)
[09/05 00:57:39    123s] (I)       Done Read data from FE (cpu=0.000s, mem=1296.7M)
[09/05 00:57:39    123s] (I)       before initializing RouteDB syMemory usage = 1296.7 MB
[09/05 00:57:39    123s] (I)       == Non-default Options ==
[09/05 00:57:39    123s] (I)       Maximum routing layer                              : 6
[09/05 00:57:39    123s] (I)       Use non-blocking free Dbs wires                    : false
[09/05 00:57:39    123s] (I)       Counted 200 PG shapes. We will not process PG shapes layer by layer.
[09/05 00:57:39    123s] (I)       Use row-based GCell size
[09/05 00:57:39    123s] (I)       GCell unit size  : 5040
[09/05 00:57:39    123s] (I)       GCell multiplier : 1
[09/05 00:57:39    123s] (I)       build grid graph
[09/05 00:57:39    123s] (I)       build grid graph start
[09/05 00:57:39    123s] [NR-eGR] Track table information for default rule: 
[09/05 00:57:39    123s] [NR-eGR] metal1 has no routable track
[09/05 00:57:39    123s] [NR-eGR] metal2 has single uniform track structure
[09/05 00:57:39    123s] [NR-eGR] metal3 has single uniform track structure
[09/05 00:57:39    123s] [NR-eGR] metal4 has single uniform track structure
[09/05 00:57:39    123s] [NR-eGR] metal5 has single uniform track structure
[09/05 00:57:39    123s] [NR-eGR] metal6 has single uniform track structure
[09/05 00:57:39    123s] (I)       build grid graph end
[09/05 00:57:39    123s] (I)       ===========================================================================
[09/05 00:57:39    123s] (I)       == Report All Rule Vias ==
[09/05 00:57:39    123s] (I)       ===========================================================================
[09/05 00:57:39    123s] (I)        Via Rule : (Default)
[09/05 00:57:39    123s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/05 00:57:39    123s] (I)       ---------------------------------------------------------------------------
[09/05 00:57:39    123s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[09/05 00:57:39    123s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[09/05 00:57:39    123s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[09/05 00:57:39    123s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[09/05 00:57:39    123s] (I)        5   17 : VIA56_HH                   78 : VIA56_HH_2cut_alt_W      
[09/05 00:57:39    123s] (I)       ===========================================================================
[09/05 00:57:39    123s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Num PG vias on layer 2 : 0
[09/05 00:57:39    123s] (I)       Num PG vias on layer 3 : 0
[09/05 00:57:39    123s] (I)       Num PG vias on layer 4 : 0
[09/05 00:57:39    123s] (I)       Num PG vias on layer 5 : 0
[09/05 00:57:39    123s] (I)       Num PG vias on layer 6 : 0
[09/05 00:57:39    123s] [NR-eGR] Read 316 PG shapes
[09/05 00:57:39    123s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] [NR-eGR] #Routing Blockages  : 0
[09/05 00:57:39    123s] [NR-eGR] #Instance Blockages : 624
[09/05 00:57:39    123s] [NR-eGR] #PG Blockages       : 316
[09/05 00:57:39    123s] [NR-eGR] #Halo Blockages     : 0
[09/05 00:57:39    123s] [NR-eGR] #Boundary Blockages : 0
[09/05 00:57:39    123s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/05 00:57:39    123s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/05 00:57:39    123s] (I)       readDataFromPlaceDB
[09/05 00:57:39    123s] (I)       Read net information..
[09/05 00:57:39    123s] [NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[09/05 00:57:39    123s] (I)       Read testcase time = 0.000 seconds
[09/05 00:57:39    123s] 
[09/05 00:57:39    123s] (I)       early_global_route_priority property id does not exist.
[09/05 00:57:39    123s] (I)       Start initializing grid graph
[09/05 00:57:39    123s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/05 00:57:39    123s] (I)       End initializing grid graph
[09/05 00:57:39    123s] (I)       Model blockages into capacity
[09/05 00:57:39    123s] (I)       Read Num Blocks=1782  Num Prerouted Wires=0  Num CS=0
[09/05 00:57:39    123s] (I)       Started Modeling ( Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Layer 1 (V) : #blockages 678 : #preroutes 0
[09/05 00:57:39    123s] (I)       Layer 2 (H) : #blockages 670 : #preroutes 0
[09/05 00:57:39    123s] (I)       Layer 3 (V) : #blockages 234 : #preroutes 0
[09/05 00:57:39    123s] (I)       Layer 4 (H) : #blockages 112 : #preroutes 0
[09/05 00:57:39    123s] (I)       Layer 5 (V) : #blockages 88 : #preroutes 0
[09/05 00:57:39    123s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       -- layer congestion ratio --
[09/05 00:57:39    123s] (I)       Layer 1 : 0.100000
[09/05 00:57:39    123s] (I)       Layer 2 : 0.700000
[09/05 00:57:39    123s] (I)       Layer 3 : 0.700000
[09/05 00:57:39    123s] (I)       Layer 4 : 0.700000
[09/05 00:57:39    123s] (I)       Layer 5 : 0.700000
[09/05 00:57:39    123s] (I)       Layer 6 : 0.700000
[09/05 00:57:39    123s] (I)       ----------------------------
[09/05 00:57:39    123s] (I)       Number of ignored nets = 0
[09/05 00:57:39    123s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/05 00:57:39    123s] (I)       Number of clock nets = 1.  Ignored: No
[09/05 00:57:39    123s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/05 00:57:39    123s] (I)       Number of special nets = 0.  Ignored: Yes
[09/05 00:57:39    123s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/05 00:57:39    123s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/05 00:57:39    123s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/05 00:57:39    123s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/05 00:57:39    123s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/05 00:57:39    123s] (I)       Before initializing Early Global Route syMemory usage = 1296.7 MB
[09/05 00:57:39    123s] (I)       Ndr track 0 does not exist
[09/05 00:57:39    123s] (I)       ---------------------Grid Graph Info--------------------
[09/05 00:57:39    123s] (I)       Routing area        : (-392000, -431100) - (392000, 431100)
[09/05 00:57:39    123s] (I)       Core area           : (-121060, -159500) - (121060, 158020)
[09/05 00:57:39    123s] (I)       Site width          :   620  (dbu)
[09/05 00:57:39    123s] (I)       Row height          :  5040  (dbu)
[09/05 00:57:39    123s] (I)       GCell width         :  5040  (dbu)
[09/05 00:57:39    123s] (I)       GCell height        :  5040  (dbu)
[09/05 00:57:39    123s] (I)       Grid                :   155   171     6
[09/05 00:57:39    123s] (I)       Layer numbers       :     1     2     3     4     5     6
[09/05 00:57:39    123s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[09/05 00:57:39    123s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[09/05 00:57:39    123s] (I)       Default wire width  :   240   280   280   280   280   440
[09/05 00:57:39    123s] (I)       Default wire space  :   240   280   280   280   280   440
[09/05 00:57:39    123s] (I)       Default wire pitch  :   480   560   560   560   560   880
[09/05 00:57:39    123s] (I)       Default pitch size  :   480   620   560   620   560   930
[09/05 00:57:39    123s] (I)       First track coord   :     0 -391690 -430820 -391690 -430820 -391380
[09/05 00:57:39    123s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  5.42
[09/05 00:57:39    123s] (I)       Total num of tracks :     0  1264  1539  1264  1539   843
[09/05 00:57:39    123s] (I)       Num of masks        :     1     1     1     1     1     1
[09/05 00:57:39    123s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/05 00:57:39    123s] (I)       --------------------------------------------------------
[09/05 00:57:39    123s] 
[09/05 00:57:39    123s] [NR-eGR] ============ Routing rule table ============
[09/05 00:57:39    123s] [NR-eGR] Rule id: 0  Nets: 228 
[09/05 00:57:39    123s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/05 00:57:39    123s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=930
[09/05 00:57:39    123s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:57:39    123s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:57:39    123s] [NR-eGR] ========================================
[09/05 00:57:39    123s] [NR-eGR] 
[09/05 00:57:39    123s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/05 00:57:39    123s] (I)       blocked tracks on layer2 : = 180371 / 216144 (83.45%)
[09/05 00:57:39    123s] (I)       blocked tracks on layer3 : = 193956 / 238545 (81.31%)
[09/05 00:57:39    123s] (I)       blocked tracks on layer4 : = 180371 / 216144 (83.45%)
[09/05 00:57:39    123s] (I)       blocked tracks on layer5 : = 55001 / 238545 (23.06%)
[09/05 00:57:39    123s] (I)       blocked tracks on layer6 : = 36357 / 144153 (25.22%)
[09/05 00:57:39    123s] (I)       After initializing Early Global Route syMemory usage = 1296.7 MB
[09/05 00:57:39    123s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Reset routing kernel
[09/05 00:57:39    123s] (I)       Started Global Routing ( Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       ============= Initialization =============
[09/05 00:57:39    123s] (I)       totalPins=789  totalGlobalPin=762 (96.58%)
[09/05 00:57:39    123s] (I)       Started Net group 1 ( Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Started Build MST ( Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Generate topology with single threads
[09/05 00:57:39    123s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       total 2D Cap : 412925 = (230622 H, 182303 V)
[09/05 00:57:39    123s] [NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[09/05 00:57:39    123s] (I)       
[09/05 00:57:39    123s] (I)       ============  Phase 1a Route ============
[09/05 00:57:39    123s] (I)       Started Phase 1a ( Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Started Pattern routing ( Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/05 00:57:39    123s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Usage: 2761 = (1249 H, 1512 V) = (0.54% H, 0.83% V) = (6.295e+03um H, 7.620e+03um V)
[09/05 00:57:39    123s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       
[09/05 00:57:39    123s] (I)       ============  Phase 1b Route ============
[09/05 00:57:39    123s] (I)       Started Phase 1b ( Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Started Monotonic routing ( Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Usage: 2761 = (1249 H, 1512 V) = (0.54% H, 0.83% V) = (6.295e+03um H, 7.620e+03um V)
[09/05 00:57:39    123s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.391544e+04um
[09/05 00:57:39    123s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       
[09/05 00:57:39    123s] (I)       ============  Phase 1c Route ============
[09/05 00:57:39    123s] (I)       Started Phase 1c ( Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Usage: 2761 = (1249 H, 1512 V) = (0.54% H, 0.83% V) = (6.295e+03um H, 7.620e+03um V)
[09/05 00:57:39    123s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       
[09/05 00:57:39    123s] (I)       ============  Phase 1d Route ============
[09/05 00:57:39    123s] (I)       Started Phase 1d ( Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Usage: 2761 = (1249 H, 1512 V) = (0.54% H, 0.83% V) = (6.295e+03um H, 7.620e+03um V)
[09/05 00:57:39    123s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       
[09/05 00:57:39    123s] (I)       ============  Phase 1e Route ============
[09/05 00:57:39    123s] (I)       Started Phase 1e ( Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Started Route legalization ( Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Usage: 2761 = (1249 H, 1512 V) = (0.54% H, 0.83% V) = (6.295e+03um H, 7.620e+03um V)
[09/05 00:57:39    123s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.391544e+04um
[09/05 00:57:39    123s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Started Layer assignment ( Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Running layer assignment with 1 threads
[09/05 00:57:39    123s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       
[09/05 00:57:39    123s] (I)       ============  Phase 1l Route ============
[09/05 00:57:39    123s] (I)       Started Phase 1l ( Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       
[09/05 00:57:39    123s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/05 00:57:39    123s] [NR-eGR]                        OverCon            
[09/05 00:57:39    123s] [NR-eGR]                         #Gcell     %Gcell
[09/05 00:57:39    123s] [NR-eGR]       Layer                (1)    OverCon 
[09/05 00:57:39    123s] [NR-eGR] ----------------------------------------------
[09/05 00:57:39    123s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[09/05 00:57:39    123s] [NR-eGR]  metal2  (2)         6( 0.11%)   ( 0.11%) 
[09/05 00:57:39    123s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[09/05 00:57:39    123s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[09/05 00:57:39    123s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[09/05 00:57:39    123s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[09/05 00:57:39    123s] [NR-eGR] ----------------------------------------------
[09/05 00:57:39    123s] [NR-eGR] Total                6( 0.01%)   ( 0.01%) 
[09/05 00:57:39    123s] [NR-eGR] 
[09/05 00:57:39    123s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1296.72 MB )
[09/05 00:57:39    123s] (I)       total 2D Cap : 413740 = (231032 H, 182708 V)
[09/05 00:57:39    123s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/05 00:57:39    123s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/05 00:57:39    123s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1296.7M
[09/05 00:57:39    123s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.041, MEM:1296.7M
[09/05 00:57:39    123s] OPERPROF: Starting HotSpotCal at level 1, MEM:1296.7M
[09/05 00:57:39    123s] [hotspot] +------------+---------------+---------------+
[09/05 00:57:39    123s] [hotspot] |            |   max hotspot | total hotspot |
[09/05 00:57:39    123s] [hotspot] +------------+---------------+---------------+
[09/05 00:57:39    123s] [hotspot] | normalized |          0.00 |          0.00 |
[09/05 00:57:39    123s] [hotspot] +------------+---------------+---------------+
[09/05 00:57:39    123s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/05 00:57:39    123s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/05 00:57:39    123s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1296.7M
[09/05 00:57:39    123s] 
[09/05 00:57:39    123s] === incrementalPlace Internal Loop 1 ===
[09/05 00:57:39    123s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[09/05 00:57:39    123s] OPERPROF: Starting IPInitSPData at level 1, MEM:1296.7M
[09/05 00:57:39    123s] #spOpts: minPadR=1.1 
[09/05 00:57:39    123s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1296.7M
[09/05 00:57:39    123s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1296.7M
[09/05 00:57:39    123s] OPERPROF:   Starting post-place ADS at level 2, MEM:1296.7M
[09/05 00:57:39    123s] ADSU 0.053 -> 0.053. GS 40.320
[09/05 00:57:39    123s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.002, MEM:1296.7M
[09/05 00:57:39    123s] OPERPROF:   Starting spMPad at level 2, MEM:1296.7M
[09/05 00:57:39    123s] OPERPROF:     Starting spContextMPad at level 3, MEM:1296.7M
[09/05 00:57:39    123s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1296.7M
[09/05 00:57:39    123s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.001, MEM:1296.7M
[09/05 00:57:39    123s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1296.7M
[09/05 00:57:39    123s] no activity file in design. spp won't run.
[09/05 00:57:39    123s] [spp] 0
[09/05 00:57:39    123s] [adp] 0:1:1:3
[09/05 00:57:39    123s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1296.7M
[09/05 00:57:39    123s] SP #FI/SF FL/PI 0/0 207/0
[09/05 00:57:39    123s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.020, REAL:0.019, MEM:1296.7M
[09/05 00:57:39    123s] PP off. flexM 0
[09/05 00:57:39    123s] OPERPROF: Starting CDPad at level 1, MEM:1296.7M
[09/05 00:57:39    123s] 3DP is on.
[09/05 00:57:39    123s] 3DP OF M2 0.001, M4 0.000. Diff 0
[09/05 00:57:39    123s] design sh 0.111.
[09/05 00:57:39    123s] design sh 0.110.
[09/05 00:57:39    123s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[09/05 00:57:39    123s] design sh 0.094.
[09/05 00:57:39    123s] CDPadU 0.181 -> 0.088. R=0.053, N=207, GS=5.040
[09/05 00:57:39    123s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.016, MEM:1296.7M
[09/05 00:57:39    123s] OPERPROF: Starting InitSKP at level 1, MEM:1296.7M
[09/05 00:57:39    123s] no activity file in design. spp won't run.
[09/05 00:57:39    123s] no activity file in design. spp won't run.
[09/05 00:57:39    123s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[09/05 00:57:39    123s] SKP cleared!
[09/05 00:57:39    123s] OPERPROF: Finished InitSKP at level 1, CPU:0.030, REAL:0.030, MEM:1280.7M
[09/05 00:57:39    123s] NP #FI/FS/SF FL/PI: 0/40/0 207/0
[09/05 00:57:39    123s] no activity file in design. spp won't run.
[09/05 00:57:39    123s] 
[09/05 00:57:39    123s] AB Est...
[09/05 00:57:39    123s] OPERPROF: Starting npPlace at level 1, MEM:1280.7M
[09/05 00:57:39    123s] OPERPROF: Finished npPlace at level 1, CPU:0.000, REAL:0.005, MEM:1280.7M
[09/05 00:57:39    123s] Iteration  4: Skipped, with CDP Off
[09/05 00:57:39    123s] OPERPROF: Starting npPlace at level 1, MEM:1280.7M
[09/05 00:57:39    123s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[09/05 00:57:39    123s] No instances found in the vector
[09/05 00:57:39    123s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1280.7M, DRC: 0)
[09/05 00:57:39    123s] 0 (out of 0) MH cells were successfully legalized.
[09/05 00:57:39    123s] Iteration  5: Total net bbox = 1.045e+04 (5.08e+03 5.37e+03)
[09/05 00:57:39    123s]               Est.  stn bbox = 1.147e+04 (5.53e+03 5.94e+03)
[09/05 00:57:39    123s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1280.7M
[09/05 00:57:39    123s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.022, MEM:1280.7M
[09/05 00:57:39    123s] no activity file in design. spp won't run.
[09/05 00:57:39    123s] NP #FI/FS/SF FL/PI: 0/40/0 207/0
[09/05 00:57:39    123s] no activity file in design. spp won't run.
[09/05 00:57:39    123s] OPERPROF: Starting npPlace at level 1, MEM:1280.7M
[09/05 00:57:39    123s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[09/05 00:57:39    123s] No instances found in the vector
[09/05 00:57:39    123s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1280.7M, DRC: 0)
[09/05 00:57:39    123s] 0 (out of 0) MH cells were successfully legalized.
[09/05 00:57:39    124s] Iteration  6: Total net bbox = 1.119e+04 (5.21e+03 5.99e+03)
[09/05 00:57:39    124s]               Est.  stn bbox = 1.232e+04 (5.69e+03 6.62e+03)
[09/05 00:57:39    124s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1280.7M
[09/05 00:57:39    124s] OPERPROF: Finished npPlace at level 1, CPU:0.140, REAL:0.145, MEM:1280.7M
[09/05 00:57:39    124s] no activity file in design. spp won't run.
[09/05 00:57:39    124s] NP #FI/FS/SF FL/PI: 0/40/0 207/0
[09/05 00:57:39    124s] no activity file in design. spp won't run.
[09/05 00:57:39    124s] OPERPROF: Starting npPlace at level 1, MEM:1280.7M
[09/05 00:57:39    124s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[09/05 00:57:39    124s] No instances found in the vector
[09/05 00:57:39    124s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1280.7M, DRC: 0)
[09/05 00:57:39    124s] 0 (out of 0) MH cells were successfully legalized.
[09/05 00:57:39    124s] Iteration  7: Total net bbox = 1.139e+04 (5.23e+03 6.16e+03)
[09/05 00:57:39    124s]               Est.  stn bbox = 1.253e+04 (5.72e+03 6.81e+03)
[09/05 00:57:39    124s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1280.7M
[09/05 00:57:39    124s] OPERPROF: Finished npPlace at level 1, CPU:0.220, REAL:0.216, MEM:1280.7M
[09/05 00:57:39    124s] no activity file in design. spp won't run.
[09/05 00:57:39    124s] NP #FI/FS/SF FL/PI: 0/40/0 207/0
[09/05 00:57:39    124s] no activity file in design. spp won't run.
[09/05 00:57:39    124s] OPERPROF: Starting npPlace at level 1, MEM:1280.7M
[09/05 00:57:39    124s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[09/05 00:57:39    124s] No instances found in the vector
[09/05 00:57:39    124s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1280.7M, DRC: 0)
[09/05 00:57:39    124s] 0 (out of 0) MH cells were successfully legalized.
[09/05 00:57:39    124s] Iteration  8: Total net bbox = 1.171e+04 (5.37e+03 6.35e+03)
[09/05 00:57:39    124s]               Est.  stn bbox = 1.286e+04 (5.86e+03 7.01e+03)
[09/05 00:57:39    124s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1280.7M
[09/05 00:57:39    124s] OPERPROF: Finished npPlace at level 1, CPU:0.140, REAL:0.139, MEM:1280.7M
[09/05 00:57:39    124s] no activity file in design. spp won't run.
[09/05 00:57:39    124s] NP #FI/FS/SF FL/PI: 0/40/0 207/0
[09/05 00:57:39    124s] no activity file in design. spp won't run.
[09/05 00:57:39    124s] OPERPROF: Starting npPlace at level 1, MEM:1280.7M
[09/05 00:57:39    124s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[09/05 00:57:39    124s] No instances found in the vector
[09/05 00:57:39    124s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1280.7M, DRC: 0)
[09/05 00:57:39    124s] 0 (out of 0) MH cells were successfully legalized.
[09/05 00:57:40    124s] Iteration  9: Total net bbox = 1.216e+04 (5.51e+03 6.65e+03)
[09/05 00:57:40    124s]               Est.  stn bbox = 1.333e+04 (6.01e+03 7.32e+03)
[09/05 00:57:40    124s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1280.7M
[09/05 00:57:40    124s] OPERPROF: Finished npPlace at level 1, CPU:0.500, REAL:0.500, MEM:1280.7M
[09/05 00:57:40    124s] Move report: Timing Driven Placement moves 207 insts, mean move: 16.52 um, max move: 74.25 um
[09/05 00:57:40    124s] 	Max move on inst (top1/g3288): (-15.66, -73.82) --> (-0.67, -14.55)
[09/05 00:57:40    124s] no activity file in design. spp won't run.
[09/05 00:57:40    124s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1280.7M
[09/05 00:57:40    124s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1280.7M
[09/05 00:57:40    124s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.001, MEM:1280.7M
[09/05 00:57:40    124s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1280.7M
[09/05 00:57:40    124s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1280.7M
[09/05 00:57:40    124s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.006, MEM:1280.7M
[09/05 00:57:40    124s] 
[09/05 00:57:40    124s] Finished Incremental Placement (cpu=0:00:01.1, real=0:00:01.0, mem=1280.7M)
[09/05 00:57:40    124s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/05 00:57:40    124s] Type 'man IMPSP-9025' for more detail.
[09/05 00:57:40    124s] CongRepair sets shifter mode to gplace
[09/05 00:57:40    124s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1280.7M
[09/05 00:57:40    124s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1280.7M
[09/05 00:57:40    124s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1280.7M
[09/05 00:57:40    124s] #spOpts: minPadR=1.1 mergeVia=F 
[09/05 00:57:40    124s] All LLGs are deleted
[09/05 00:57:40    124s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1280.7M
[09/05 00:57:40    124s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1280.7M
[09/05 00:57:40    124s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1280.7M
[09/05 00:57:40    124s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1280.7M
[09/05 00:57:40    124s] Core basic site is core_5040
[09/05 00:57:40    125s] Fast DP-INIT is on for default
[09/05 00:57:40    125s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:57:40    125s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.014, MEM:1287.5M
[09/05 00:57:40    125s] OPERPROF:         Starting CMU at level 5, MEM:1287.5M
[09/05 00:57:40    125s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1287.5M
[09/05 00:57:40    125s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.015, MEM:1287.5M
[09/05 00:57:40    125s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1287.5MB).
[09/05 00:57:40    125s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.018, MEM:1287.5M
[09/05 00:57:40    125s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.018, MEM:1287.5M
[09/05 00:57:40    125s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23291.2
[09/05 00:57:40    125s] OPERPROF:   Starting RefinePlace at level 2, MEM:1287.5M
[09/05 00:57:40    125s] *** Starting refinePlace (0:02:05 mem=1287.5M) ***
[09/05 00:57:40    125s] Total net bbox length = 1.222e+04 (5.535e+03 6.681e+03) (ext = 6.196e+03)
[09/05 00:57:40    125s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:57:40    125s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1287.5M
[09/05 00:57:40    125s] Starting refinePlace ...
[09/05 00:57:40    125s] ** Cut row section cpu time 0:00:00.0.
[09/05 00:57:40    125s]    Spread Effort: high, pre-route mode, useDDP on.
[09/05 00:57:40    125s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1287.5MB) @(0:02:05 - 0:02:05).
[09/05 00:57:40    125s] Move report: preRPlace moves 207 insts, mean move: 1.46 um, max move: 2.95 um
[09/05 00:57:40    125s] 	Max move on inst (top1/g3255): (6.63, -55.96) --> (7.28, -53.66)
[09/05 00:57:40    125s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2S
[09/05 00:57:40    125s] wireLenOptFixPriorityInst 0 inst fixed
[09/05 00:57:40    125s] Placement tweakage begins.
[09/05 00:57:40    125s] wire length = 1.325e+04
[09/05 00:57:40    125s] wire length = 1.300e+04
[09/05 00:57:40    125s] Placement tweakage ends.
[09/05 00:57:40    125s] Move report: tweak moves 17 insts, mean move: 5.18 um, max move: 14.88 um
[09/05 00:57:40    125s] 	Max move on inst (top1/g3223): (13.48, -48.62) --> (28.36, -48.62)
[09/05 00:57:40    125s] 
[09/05 00:57:40    125s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/05 00:57:40    125s] Move report: legalization moves 48 insts, mean move: 2.16 um, max move: 7.44 um
[09/05 00:57:40    125s] 	Max move on inst (top1/g3098): (66.18, -33.50) --> (58.74, -33.50)
[09/05 00:57:40    125s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1290.5MB) @(0:02:05 - 0:02:05).
[09/05 00:57:40    125s] Move report: Detail placement moves 207 insts, mean move: 2.30 um, max move: 16.57 um
[09/05 00:57:40    125s] 	Max move on inst (top1/g3223): (13.91, -50.74) --> (28.36, -48.62)
[09/05 00:57:40    125s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1290.5MB
[09/05 00:57:40    125s] Statistics of distance of Instance movement in refine placement:
[09/05 00:57:40    125s]   maximum (X+Y) =        16.57 um
[09/05 00:57:40    125s]   inst (top1/g3223) with max move: (13.91, -50.738) -> (28.36, -48.62)
[09/05 00:57:40    125s]   mean    (X+Y) =         2.30 um
[09/05 00:57:40    125s] Summary Report:
[09/05 00:57:40    125s] Instances move: 207 (out of 207 movable)
[09/05 00:57:40    125s] Instances flipped: 0
[09/05 00:57:40    125s] Mean displacement: 2.30 um
[09/05 00:57:40    125s] Max displacement: 16.57 um (Instance: top1/g3223) (13.91, -50.738) -> (28.36, -48.62)
[09/05 00:57:40    125s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2S
[09/05 00:57:40    125s] Total instances moved : 207
[09/05 00:57:40    125s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.030, REAL:0.032, MEM:1290.5M
[09/05 00:57:40    125s] Total net bbox length = 1.223e+04 (5.501e+03 6.734e+03) (ext = 6.199e+03)
[09/05 00:57:40    125s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1290.5MB
[09/05 00:57:40    125s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1290.5MB) @(0:02:05 - 0:02:05).
[09/05 00:57:40    125s] *** Finished refinePlace (0:02:05 mem=1290.5M) ***
[09/05 00:57:40    125s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23291.2
[09/05 00:57:40    125s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.036, MEM:1290.5M
[09/05 00:57:40    125s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.056, MEM:1290.5M
[09/05 00:57:40    125s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1290.5M
[09/05 00:57:40    125s] Starting Early Global Route congestion estimation: mem = 1290.5M
[09/05 00:57:40    125s] (I)       Started Loading and Dumping File ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Reading DB...
[09/05 00:57:40    125s] (I)       Read data from FE... (mem=1290.5M)
[09/05 00:57:40    125s] (I)       Read nodes and places... (mem=1290.5M)
[09/05 00:57:40    125s] (I)       Done Read nodes and places (cpu=0.000s, mem=1290.5M)
[09/05 00:57:40    125s] (I)       Read nets... (mem=1290.5M)
[09/05 00:57:40    125s] (I)       Done Read nets (cpu=0.000s, mem=1290.5M)
[09/05 00:57:40    125s] (I)       Done Read data from FE (cpu=0.000s, mem=1290.5M)
[09/05 00:57:40    125s] (I)       before initializing RouteDB syMemory usage = 1290.5 MB
[09/05 00:57:40    125s] (I)       == Non-default Options ==
[09/05 00:57:40    125s] (I)       Maximum routing layer                              : 6
[09/05 00:57:40    125s] (I)       Use non-blocking free Dbs wires                    : false
[09/05 00:57:40    125s] (I)       Counted 200 PG shapes. We will not process PG shapes layer by layer.
[09/05 00:57:40    125s] (I)       Use row-based GCell size
[09/05 00:57:40    125s] (I)       GCell unit size  : 5040
[09/05 00:57:40    125s] (I)       GCell multiplier : 1
[09/05 00:57:40    125s] (I)       build grid graph
[09/05 00:57:40    125s] (I)       build grid graph start
[09/05 00:57:40    125s] [NR-eGR] Track table information for default rule: 
[09/05 00:57:40    125s] [NR-eGR] metal1 has no routable track
[09/05 00:57:40    125s] [NR-eGR] metal2 has single uniform track structure
[09/05 00:57:40    125s] [NR-eGR] metal3 has single uniform track structure
[09/05 00:57:40    125s] [NR-eGR] metal4 has single uniform track structure
[09/05 00:57:40    125s] [NR-eGR] metal5 has single uniform track structure
[09/05 00:57:40    125s] [NR-eGR] metal6 has single uniform track structure
[09/05 00:57:40    125s] (I)       build grid graph end
[09/05 00:57:40    125s] (I)       ===========================================================================
[09/05 00:57:40    125s] (I)       == Report All Rule Vias ==
[09/05 00:57:40    125s] (I)       ===========================================================================
[09/05 00:57:40    125s] (I)        Via Rule : (Default)
[09/05 00:57:40    125s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/05 00:57:40    125s] (I)       ---------------------------------------------------------------------------
[09/05 00:57:40    125s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[09/05 00:57:40    125s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[09/05 00:57:40    125s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[09/05 00:57:40    125s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[09/05 00:57:40    125s] (I)        5   17 : VIA56_HH                   78 : VIA56_HH_2cut_alt_W      
[09/05 00:57:40    125s] (I)       ===========================================================================
[09/05 00:57:40    125s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Num PG vias on layer 2 : 0
[09/05 00:57:40    125s] (I)       Num PG vias on layer 3 : 0
[09/05 00:57:40    125s] (I)       Num PG vias on layer 4 : 0
[09/05 00:57:40    125s] (I)       Num PG vias on layer 5 : 0
[09/05 00:57:40    125s] (I)       Num PG vias on layer 6 : 0
[09/05 00:57:40    125s] [NR-eGR] Read 316 PG shapes
[09/05 00:57:40    125s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] [NR-eGR] #Routing Blockages  : 0
[09/05 00:57:40    125s] [NR-eGR] #Instance Blockages : 624
[09/05 00:57:40    125s] [NR-eGR] #PG Blockages       : 316
[09/05 00:57:40    125s] [NR-eGR] #Halo Blockages     : 0
[09/05 00:57:40    125s] [NR-eGR] #Boundary Blockages : 0
[09/05 00:57:40    125s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/05 00:57:40    125s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/05 00:57:40    125s] (I)       readDataFromPlaceDB
[09/05 00:57:40    125s] (I)       Read net information..
[09/05 00:57:40    125s] [NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[09/05 00:57:40    125s] (I)       Read testcase time = 0.000 seconds
[09/05 00:57:40    125s] 
[09/05 00:57:40    125s] (I)       early_global_route_priority property id does not exist.
[09/05 00:57:40    125s] (I)       Start initializing grid graph
[09/05 00:57:40    125s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/05 00:57:40    125s] (I)       End initializing grid graph
[09/05 00:57:40    125s] (I)       Model blockages into capacity
[09/05 00:57:40    125s] (I)       Read Num Blocks=1782  Num Prerouted Wires=0  Num CS=0
[09/05 00:57:40    125s] (I)       Started Modeling ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Layer 1 (V) : #blockages 678 : #preroutes 0
[09/05 00:57:40    125s] (I)       Layer 2 (H) : #blockages 670 : #preroutes 0
[09/05 00:57:40    125s] (I)       Layer 3 (V) : #blockages 234 : #preroutes 0
[09/05 00:57:40    125s] (I)       Layer 4 (H) : #blockages 112 : #preroutes 0
[09/05 00:57:40    125s] (I)       Layer 5 (V) : #blockages 88 : #preroutes 0
[09/05 00:57:40    125s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       -- layer congestion ratio --
[09/05 00:57:40    125s] (I)       Layer 1 : 0.100000
[09/05 00:57:40    125s] (I)       Layer 2 : 0.700000
[09/05 00:57:40    125s] (I)       Layer 3 : 0.700000
[09/05 00:57:40    125s] (I)       Layer 4 : 0.700000
[09/05 00:57:40    125s] (I)       Layer 5 : 0.700000
[09/05 00:57:40    125s] (I)       Layer 6 : 0.700000
[09/05 00:57:40    125s] (I)       ----------------------------
[09/05 00:57:40    125s] (I)       Number of ignored nets = 0
[09/05 00:57:40    125s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/05 00:57:40    125s] (I)       Number of clock nets = 1.  Ignored: No
[09/05 00:57:40    125s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/05 00:57:40    125s] (I)       Number of special nets = 0.  Ignored: Yes
[09/05 00:57:40    125s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/05 00:57:40    125s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/05 00:57:40    125s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/05 00:57:40    125s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/05 00:57:40    125s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/05 00:57:40    125s] (I)       Before initializing Early Global Route syMemory usage = 1290.5 MB
[09/05 00:57:40    125s] (I)       Ndr track 0 does not exist
[09/05 00:57:40    125s] (I)       ---------------------Grid Graph Info--------------------
[09/05 00:57:40    125s] (I)       Routing area        : (-392000, -431100) - (392000, 431100)
[09/05 00:57:40    125s] (I)       Core area           : (-121060, -159500) - (121060, 158020)
[09/05 00:57:40    125s] (I)       Site width          :   620  (dbu)
[09/05 00:57:40    125s] (I)       Row height          :  5040  (dbu)
[09/05 00:57:40    125s] (I)       GCell width         :  5040  (dbu)
[09/05 00:57:40    125s] (I)       GCell height        :  5040  (dbu)
[09/05 00:57:40    125s] (I)       Grid                :   155   171     6
[09/05 00:57:40    125s] (I)       Layer numbers       :     1     2     3     4     5     6
[09/05 00:57:40    125s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[09/05 00:57:40    125s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[09/05 00:57:40    125s] (I)       Default wire width  :   240   280   280   280   280   440
[09/05 00:57:40    125s] (I)       Default wire space  :   240   280   280   280   280   440
[09/05 00:57:40    125s] (I)       Default wire pitch  :   480   560   560   560   560   880
[09/05 00:57:40    125s] (I)       Default pitch size  :   480   620   560   620   560   930
[09/05 00:57:40    125s] (I)       First track coord   :     0 -391690 -430820 -391690 -430820 -391380
[09/05 00:57:40    125s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  5.42
[09/05 00:57:40    125s] (I)       Total num of tracks :     0  1264  1539  1264  1539   843
[09/05 00:57:40    125s] (I)       Num of masks        :     1     1     1     1     1     1
[09/05 00:57:40    125s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/05 00:57:40    125s] (I)       --------------------------------------------------------
[09/05 00:57:40    125s] 
[09/05 00:57:40    125s] [NR-eGR] ============ Routing rule table ============
[09/05 00:57:40    125s] [NR-eGR] Rule id: 0  Nets: 228 
[09/05 00:57:40    125s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/05 00:57:40    125s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=930
[09/05 00:57:40    125s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:57:40    125s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:57:40    125s] [NR-eGR] ========================================
[09/05 00:57:40    125s] [NR-eGR] 
[09/05 00:57:40    125s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/05 00:57:40    125s] (I)       blocked tracks on layer2 : = 180371 / 216144 (83.45%)
[09/05 00:57:40    125s] (I)       blocked tracks on layer3 : = 193956 / 238545 (81.31%)
[09/05 00:57:40    125s] (I)       blocked tracks on layer4 : = 180371 / 216144 (83.45%)
[09/05 00:57:40    125s] (I)       blocked tracks on layer5 : = 55001 / 238545 (23.06%)
[09/05 00:57:40    125s] (I)       blocked tracks on layer6 : = 36357 / 144153 (25.22%)
[09/05 00:57:40    125s] (I)       After initializing Early Global Route syMemory usage = 1290.5 MB
[09/05 00:57:40    125s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Reset routing kernel
[09/05 00:57:40    125s] (I)       Started Global Routing ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       ============= Initialization =============
[09/05 00:57:40    125s] (I)       totalPins=789  totalGlobalPin=734 (93.03%)
[09/05 00:57:40    125s] (I)       Started Net group 1 ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Started Build MST ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Generate topology with single threads
[09/05 00:57:40    125s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       total 2D Cap : 412925 = (230622 H, 182303 V)
[09/05 00:57:40    125s] [NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[09/05 00:57:40    125s] (I)       
[09/05 00:57:40    125s] (I)       ============  Phase 1a Route ============
[09/05 00:57:40    125s] (I)       Started Phase 1a ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Started Pattern routing ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/05 00:57:40    125s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Usage: 2540 = (1151 H, 1389 V) = (0.50% H, 0.76% V) = (5.801e+03um H, 7.001e+03um V)
[09/05 00:57:40    125s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       
[09/05 00:57:40    125s] (I)       ============  Phase 1b Route ============
[09/05 00:57:40    125s] (I)       Started Phase 1b ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Started Monotonic routing ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Usage: 2540 = (1151 H, 1389 V) = (0.50% H, 0.76% V) = (5.801e+03um H, 7.001e+03um V)
[09/05 00:57:40    125s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.280160e+04um
[09/05 00:57:40    125s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       
[09/05 00:57:40    125s] (I)       ============  Phase 1c Route ============
[09/05 00:57:40    125s] (I)       Started Phase 1c ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Usage: 2540 = (1151 H, 1389 V) = (0.50% H, 0.76% V) = (5.801e+03um H, 7.001e+03um V)
[09/05 00:57:40    125s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       
[09/05 00:57:40    125s] (I)       ============  Phase 1d Route ============
[09/05 00:57:40    125s] (I)       Started Phase 1d ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Usage: 2540 = (1151 H, 1389 V) = (0.50% H, 0.76% V) = (5.801e+03um H, 7.001e+03um V)
[09/05 00:57:40    125s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       
[09/05 00:57:40    125s] (I)       ============  Phase 1e Route ============
[09/05 00:57:40    125s] (I)       Started Phase 1e ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Started Route legalization ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Usage: 2540 = (1151 H, 1389 V) = (0.50% H, 0.76% V) = (5.801e+03um H, 7.001e+03um V)
[09/05 00:57:40    125s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.280160e+04um
[09/05 00:57:40    125s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Started Layer assignment ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Running layer assignment with 1 threads
[09/05 00:57:40    125s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       
[09/05 00:57:40    125s] (I)       ============  Phase 1l Route ============
[09/05 00:57:40    125s] (I)       Started Phase 1l ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       
[09/05 00:57:40    125s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/05 00:57:40    125s] [NR-eGR]                        OverCon            
[09/05 00:57:40    125s] [NR-eGR]                         #Gcell     %Gcell
[09/05 00:57:40    125s] [NR-eGR]       Layer                (1)    OverCon 
[09/05 00:57:40    125s] [NR-eGR] ----------------------------------------------
[09/05 00:57:40    125s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[09/05 00:57:40    125s] [NR-eGR]  metal2  (2)         2( 0.04%)   ( 0.04%) 
[09/05 00:57:40    125s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[09/05 00:57:40    125s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[09/05 00:57:40    125s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[09/05 00:57:40    125s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[09/05 00:57:40    125s] [NR-eGR] ----------------------------------------------
[09/05 00:57:40    125s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[09/05 00:57:40    125s] [NR-eGR] 
[09/05 00:57:40    125s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       total 2D Cap : 413740 = (231032 H, 182708 V)
[09/05 00:57:40    125s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/05 00:57:40    125s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/05 00:57:40    125s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1290.5M
[09/05 00:57:40    125s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.040, MEM:1290.5M
[09/05 00:57:40    125s] OPERPROF: Starting HotSpotCal at level 1, MEM:1290.5M
[09/05 00:57:40    125s] [hotspot] +------------+---------------+---------------+
[09/05 00:57:40    125s] [hotspot] |            |   max hotspot | total hotspot |
[09/05 00:57:40    125s] [hotspot] +------------+---------------+---------------+
[09/05 00:57:40    125s] [hotspot] | normalized |          0.00 |          0.00 |
[09/05 00:57:40    125s] [hotspot] +------------+---------------+---------------+
[09/05 00:57:40    125s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/05 00:57:40    125s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/05 00:57:40    125s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:1290.5M
[09/05 00:57:40    125s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1290.5M
[09/05 00:57:40    125s] Starting Early Global Route wiring: mem = 1290.5M
[09/05 00:57:40    125s] (I)       ============= track Assignment ============
[09/05 00:57:40    125s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Started Track Assignment ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[09/05 00:57:40    125s] (I)       Running track assignment with 1 threads
[09/05 00:57:40    125s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] (I)       Run Multi-thread track assignment
[09/05 00:57:40    125s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] [NR-eGR] Started Export DB wires ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] [NR-eGR] Started Export all nets ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] [NR-eGR] Started Set wire vias ( Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.51 MB )
[09/05 00:57:40    125s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:57:40    125s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 758
[09/05 00:57:40    125s] [NR-eGR] metal2  (2V) length: 5.097120e+03um, number of vias: 1048
[09/05 00:57:40    125s] [NR-eGR] metal3  (3H) length: 5.892610e+03um, number of vias: 112
[09/05 00:57:40    125s] [NR-eGR] metal4  (4V) length: 2.119600e+03um, number of vias: 0
[09/05 00:57:40    125s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[09/05 00:57:40    125s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[09/05 00:57:40    125s] [NR-eGR] Total length: 1.310933e+04um, number of vias: 1918
[09/05 00:57:40    125s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:57:40    125s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[09/05 00:57:40    125s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:57:40    125s] Early Global Route wiring runtime: 0.04 seconds, mem = 1276.3M
[09/05 00:57:40    125s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.040, REAL:0.047, MEM:1276.3M
[09/05 00:57:40    125s] Tdgp not successfully inited but do clear! skip clearing
[09/05 00:57:40    125s] 
[09/05 00:57:40    125s] *** Finished incrementalPlace (cpu=0:00:01.4, real=0:00:02.0)***
[09/05 00:57:40    125s] All LLGs are deleted
[09/05 00:57:40    125s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1276.3M
[09/05 00:57:40    125s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1276.3M
[09/05 00:57:40    125s] Start to check current routing status for nets...
[09/05 00:57:40    125s] All nets are already routed correctly.
[09/05 00:57:40    125s] End to check current routing status for nets (mem=1276.3M)
[09/05 00:57:40    125s] Extraction called for design 'alu_top_module' of instances=247 and nets=265 using extraction engine 'preRoute' .
[09/05 00:57:40    125s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/05 00:57:40    125s] Type 'man IMPEXT-3530' for more detail.
[09/05 00:57:40    125s] PreRoute RC Extraction called for design alu_top_module.
[09/05 00:57:40    125s] RC Extraction called in multi-corner(1) mode.
[09/05 00:57:40    125s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/05 00:57:40    125s] Type 'man IMPEXT-6197' for more detail.
[09/05 00:57:40    125s] RCMode: PreRoute
[09/05 00:57:40    125s]       RC Corner Indexes            0   
[09/05 00:57:40    125s] Capacitance Scaling Factor   : 1.00000 
[09/05 00:57:40    125s] Resistance Scaling Factor    : 1.00000 
[09/05 00:57:40    125s] Clock Cap. Scaling Factor    : 1.00000 
[09/05 00:57:40    125s] Clock Res. Scaling Factor    : 1.00000 
[09/05 00:57:40    125s] Shrink Factor                : 1.00000
[09/05 00:57:40    125s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/05 00:57:40    125s] LayerId::1 widthSet size::1
[09/05 00:57:40    125s] LayerId::2 widthSet size::1
[09/05 00:57:40    125s] LayerId::3 widthSet size::1
[09/05 00:57:40    125s] LayerId::4 widthSet size::1
[09/05 00:57:40    125s] LayerId::5 widthSet size::1
[09/05 00:57:40    125s] LayerId::6 widthSet size::1
[09/05 00:57:40    125s] Updating RC grid for preRoute extraction ...
[09/05 00:57:40    125s] Initializing multi-corner resistance tables ...
[09/05 00:57:40    125s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:57:40    125s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.161686 ; aWlH: 0.000000 ; Pmax: 0.823400 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 00:57:40    125s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1276.309M)
[09/05 00:57:40    125s] Compute RC Scale Done ...
[09/05 00:57:40    125s] **optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 981.4M, totSessionCpu=0:02:05 **
[09/05 00:57:40    125s] #################################################################################
[09/05 00:57:40    125s] # Design Stage: PreRoute
[09/05 00:57:40    125s] # Design Name: alu_top_module
[09/05 00:57:40    125s] # Design Mode: 90nm
[09/05 00:57:40    125s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:57:40    125s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:57:40    125s] # Signoff Settings: SI Off 
[09/05 00:57:40    125s] #################################################################################
[09/05 00:57:40    125s] Calculate delays in BcWc mode...
[09/05 00:57:40    125s] Topological Sorting (REAL = 0:00:00.0, MEM = 1266.3M, InitMEM = 1266.3M)
[09/05 00:57:40    125s] Start delay calculation (fullDC) (1 T). (MEM=1266.33)
[09/05 00:57:40    125s] End AAE Lib Interpolated Model. (MEM=1282.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:57:40    125s] Total number of fetched objects 259
[09/05 00:57:40    125s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:57:40    125s] End delay calculation. (MEM=1298.22 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:57:40    125s] End delay calculation (fullDC). (MEM=1298.22 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:57:40    125s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1298.2M) ***
[09/05 00:57:40    125s] *** Check timing (0:00:00.0)
[09/05 00:57:40    125s] Deleting Lib Analyzer.
[09/05 00:57:40    125s] Begin: GigaOpt Optimization in WNS mode
[09/05 00:57:40    125s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[09/05 00:57:40    125s] Info: 31 io nets excluded
[09/05 00:57:40    125s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:57:40    125s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:05.4/0:07:06.7 (0.3), mem = 1314.2M
[09/05 00:57:40    125s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23291.4
[09/05 00:57:40    125s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:57:40    125s] ### Creating PhyDesignMc. totSessionCpu=0:02:05 mem=1314.2M
[09/05 00:57:40    125s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/05 00:57:40    125s] OPERPROF: Starting DPlace-Init at level 1, MEM:1314.2M
[09/05 00:57:40    125s] #spOpts: minPadR=1.1 
[09/05 00:57:40    125s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1314.2M
[09/05 00:57:40    125s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1314.2M
[09/05 00:57:40    125s] Core basic site is core_5040
[09/05 00:57:40    125s] Fast DP-INIT is on for default
[09/05 00:57:40    125s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:57:40    125s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.014, MEM:1330.2M
[09/05 00:57:40    125s] OPERPROF:     Starting CMU at level 3, MEM:1330.2M
[09/05 00:57:40    125s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1330.2M
[09/05 00:57:40    125s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1330.2M
[09/05 00:57:40    125s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1330.2MB).
[09/05 00:57:40    125s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.018, MEM:1330.2M
[09/05 00:57:40    125s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:57:40    125s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:05 mem=1330.2M
[09/05 00:57:40    125s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:40    125s] 
[09/05 00:57:40    125s] Creating Lib Analyzer ...
[09/05 00:57:40    125s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:40    125s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:57:40    125s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:57:40    125s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:57:40    125s] 
[09/05 00:57:40    125s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:57:43    127s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:08 mem=1330.2M
[09/05 00:57:43    128s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:08 mem=1330.2M
[09/05 00:57:43    128s] Creating Lib Analyzer, finished. 
[09/05 00:57:43    128s] 
[09/05 00:57:43    128s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.8500} {6, 0.137, 0.8500} 
[09/05 00:57:43    128s] ### Creating LA Mngr. totSessionCpu=0:02:08 mem=1330.2M
[09/05 00:57:43    128s] ### Creating LA Mngr, finished. totSessionCpu=0:02:08 mem=1330.2M
[09/05 00:57:50    134s] *info: 31 io nets excluded
[09/05 00:57:50    134s] *info: 1 clock net excluded
[09/05 00:57:50    134s] *info: 4 special nets excluded.
[09/05 00:57:50    134s] *info: 6 no-driver nets excluded.
[09/05 00:57:52    136s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.23291.1
[09/05 00:57:52    136s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[09/05 00:57:52    136s] ** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 5.03
[09/05 00:57:52    136s] Bottom Preferred Layer:
[09/05 00:57:52    136s]     None
[09/05 00:57:52    136s] Via Pillar Rule:
[09/05 00:57:52    136s]     None
[09/05 00:57:52    136s] 
[09/05 00:57:52    136s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1349.3M) ***
[09/05 00:57:52    136s] 
[09/05 00:57:52    136s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.23291.1
[09/05 00:57:52    136s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:57:52    136s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23291.4
[09/05 00:57:52    136s] *** SetupOpt [finish] : cpu/real = 0:00:11.6/0:00:11.6 (1.0), totSession cpu/real = 0:02:17.0/0:07:18.3 (0.3), mem = 1330.2M
[09/05 00:57:52    136s] 
[09/05 00:57:52    136s] =============================================================================================
[09/05 00:57:52    136s]  Step TAT Report for WnsOpt #1
[09/05 00:57:52    136s] =============================================================================================
[09/05 00:57:52    136s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:57:52    136s] ---------------------------------------------------------------------------------------------
[09/05 00:57:52    136s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:57:52    136s] [ LibAnalyzerInit        ]      1   0:00:02.6  (  22.3 % )     0:00:02.6 /  0:00:02.6    1.0
[09/05 00:57:52    136s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:57:52    136s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[09/05 00:57:52    136s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:02.6 /  0:00:02.6    1.0
[09/05 00:57:52    136s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:57:52    136s] [ TransformInit          ]      1   0:00:08.9  (  77.2 % )     0:00:08.9 /  0:00:09.0    1.0
[09/05 00:57:52    136s] [ MISC                   ]          0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[09/05 00:57:52    136s] ---------------------------------------------------------------------------------------------
[09/05 00:57:52    136s]  WnsOpt #1 TOTAL                    0:00:11.6  ( 100.0 % )     0:00:11.6 /  0:00:11.6    1.0
[09/05 00:57:52    136s] ---------------------------------------------------------------------------------------------
[09/05 00:57:52    136s] 
[09/05 00:57:52    136s] End: GigaOpt Optimization in WNS mode
[09/05 00:57:52    137s] *** Check timing (0:00:00.0)
[09/05 00:57:52    137s] Deleting Lib Analyzer.
[09/05 00:57:52    137s] Begin: GigaOpt Optimization in TNS mode
[09/05 00:57:52    137s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[09/05 00:57:52    137s] Info: 31 io nets excluded
[09/05 00:57:52    137s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:57:52    137s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:17.0/0:07:18.3 (0.3), mem = 1284.2M
[09/05 00:57:52    137s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23291.5
[09/05 00:57:52    137s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:57:52    137s] ### Creating PhyDesignMc. totSessionCpu=0:02:17 mem=1284.2M
[09/05 00:57:52    137s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/05 00:57:52    137s] OPERPROF: Starting DPlace-Init at level 1, MEM:1284.2M
[09/05 00:57:52    137s] #spOpts: minPadR=1.1 mergeVia=F 
[09/05 00:57:52    137s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1284.2M
[09/05 00:57:52    137s] OPERPROF:     Starting CMU at level 3, MEM:1284.2M
[09/05 00:57:52    137s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1284.2M
[09/05 00:57:52    137s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1284.2M
[09/05 00:57:52    137s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1284.2MB).
[09/05 00:57:52    137s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1284.2M
[09/05 00:57:52    137s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:57:52    137s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:17 mem=1284.2M
[09/05 00:57:52    137s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:52    137s] 
[09/05 00:57:52    137s] Creating Lib Analyzer ...
[09/05 00:57:52    137s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:57:52    137s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:57:52    137s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:57:52    137s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:57:52    137s] 
[09/05 00:57:52    137s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:57:54    139s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:19 mem=1286.2M
[09/05 00:57:54    139s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:19 mem=1286.2M
[09/05 00:57:54    139s] Creating Lib Analyzer, finished. 
[09/05 00:57:54    139s] 
[09/05 00:57:54    139s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.8500} {6, 0.137, 0.8500} 
[09/05 00:57:54    139s] ### Creating LA Mngr. totSessionCpu=0:02:19 mem=1286.2M
[09/05 00:57:54    139s] ### Creating LA Mngr, finished. totSessionCpu=0:02:19 mem=1286.2M
[09/05 00:58:01    146s] *info: 31 io nets excluded
[09/05 00:58:01    146s] *info: 1 clock net excluded
[09/05 00:58:01    146s] *info: 4 special nets excluded.
[09/05 00:58:01    146s] *info: 6 no-driver nets excluded.
[09/05 00:58:03    148s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.23291.2
[09/05 00:58:03    148s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[09/05 00:58:03    148s] ** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 5.03
[09/05 00:58:03    148s] Optimizer TNS Opt
[09/05 00:58:03    148s] OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.500 TNS 0.000; all paths WNS -922337203685477.500 TNS 0.000
[09/05 00:58:03    148s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1305.3M
[09/05 00:58:03    148s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1305.3M
[09/05 00:58:03    148s] 
[09/05 00:58:03    148s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1305.3M) ***
[09/05 00:58:03    148s] OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.500 TNS 0.000; all paths WNS -922337203685477.500 TNS 0.000
[09/05 00:58:03    148s] Bottom Preferred Layer:
[09/05 00:58:03    148s]     None
[09/05 00:58:03    148s] Via Pillar Rule:
[09/05 00:58:03    148s]     None
[09/05 00:58:03    148s] 
[09/05 00:58:03    148s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1305.3M) ***
[09/05 00:58:03    148s] 
[09/05 00:58:03    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.23291.2
[09/05 00:58:03    148s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:58:03    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23291.5
[09/05 00:58:03    148s] *** SetupOpt [finish] : cpu/real = 0:00:11.5/0:00:11.5 (1.0), totSession cpu/real = 0:02:28.5/0:07:29.8 (0.3), mem = 1286.2M
[09/05 00:58:03    148s] 
[09/05 00:58:03    148s] =============================================================================================
[09/05 00:58:03    148s]  Step TAT Report for TnsOpt #1
[09/05 00:58:03    148s] =============================================================================================
[09/05 00:58:03    148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:58:03    148s] ---------------------------------------------------------------------------------------------
[09/05 00:58:03    148s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:58:03    148s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  20.0 % )     0:00:02.3 /  0:00:02.3    1.0
[09/05 00:58:03    148s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:58:03    148s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[09/05 00:58:03    148s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:02.3 /  0:00:02.3    1.0
[09/05 00:58:03    148s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:58:03    148s] [ TransformInit          ]      1   0:00:08.9  (  77.5 % )     0:00:08.9 /  0:00:08.9    1.0
[09/05 00:58:03    148s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:58:03    148s] [ MISC                   ]          0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[09/05 00:58:03    148s] ---------------------------------------------------------------------------------------------
[09/05 00:58:03    148s]  TnsOpt #1 TOTAL                    0:00:11.5  ( 100.0 % )     0:00:11.5 /  0:00:11.5    1.0
[09/05 00:58:03    148s] ---------------------------------------------------------------------------------------------
[09/05 00:58:03    148s] 
[09/05 00:58:03    148s] End: GigaOpt Optimization in TNS mode
[09/05 00:58:03    148s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[09/05 00:58:03    148s] Info: 31 io nets excluded
[09/05 00:58:03    148s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:58:03    148s] ### Creating LA Mngr. totSessionCpu=0:02:29 mem=1284.2M
[09/05 00:58:03    148s] ### Creating LA Mngr, finished. totSessionCpu=0:02:29 mem=1284.2M
[09/05 00:58:03    148s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:58:03    148s] ### Creating PhyDesignMc. totSessionCpu=0:02:29 mem=1303.3M
[09/05 00:58:03    148s] OPERPROF: Starting DPlace-Init at level 1, MEM:1303.3M
[09/05 00:58:03    148s] #spOpts: minPadR=1.1 mergeVia=F 
[09/05 00:58:03    148s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1303.3M
[09/05 00:58:03    148s] OPERPROF:     Starting CMU at level 3, MEM:1303.3M
[09/05 00:58:03    148s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1303.3M
[09/05 00:58:03    148s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1303.3M
[09/05 00:58:03    148s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1303.3MB).
[09/05 00:58:03    148s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1303.3M
[09/05 00:58:03    148s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:58:03    148s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:29 mem=1303.3M
[09/05 00:58:03    148s] Begin: Area Reclaim Optimization
[09/05 00:58:03    148s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:28.6/0:07:29.8 (0.3), mem = 1303.3M
[09/05 00:58:03    148s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23291.6
[09/05 00:58:03    148s] 
[09/05 00:58:03    148s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.5471} {6, 0.137, 0.5471} 
[09/05 00:58:03    148s] ### Creating LA Mngr. totSessionCpu=0:02:29 mem=1303.3M
[09/05 00:58:03    148s] ### Creating LA Mngr, finished. totSessionCpu=0:02:29 mem=1303.3M
[09/05 00:58:04    149s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1303.3M
[09/05 00:58:04    149s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1303.3M
[09/05 00:58:04    149s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 5.03
[09/05 00:58:04    149s] +----------+---------+--------+--------+------------+--------+
[09/05 00:58:04    149s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/05 00:58:04    149s] +----------+---------+--------+--------+------------+--------+
[09/05 00:58:04    149s] |     5.03%|        -|   0.000|   0.000|   0:00:00.0| 1303.3M|
[09/05 00:58:04    149s] #optDebug: <stH: 5.0400 MiSeL: 90.0330>
[09/05 00:58:04    149s] |     5.03%|        0|   0.000|   0.000|   0:00:00.0| 1303.3M|
[09/05 00:58:04    149s] |     5.03%|        0|   0.000|   0.000|   0:00:00.0| 1322.4M|
[09/05 00:58:04    149s] |     5.03%|        0|   0.000|   0.000|   0:00:00.0| 1322.4M|
[09/05 00:58:04    149s] #optDebug: <stH: 5.0400 MiSeL: 90.0330>
[09/05 00:58:04    149s] |     5.03%|        0|   0.000|   0.000|   0:00:00.0| 1322.4M|
[09/05 00:58:04    149s] +----------+---------+--------+--------+------------+--------+
[09/05 00:58:04    149s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 5.03
[09/05 00:58:04    149s] 
[09/05 00:58:04    149s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[09/05 00:58:04    149s] --------------------------------------------------------------
[09/05 00:58:04    149s] |                                   | Total     | Sequential |
[09/05 00:58:04    149s] --------------------------------------------------------------
[09/05 00:58:04    149s] | Num insts resized                 |       0  |       0    |
[09/05 00:58:04    149s] | Num insts undone                  |       0  |       0    |
[09/05 00:58:04    149s] | Num insts Downsized               |       0  |       0    |
[09/05 00:58:04    149s] | Num insts Samesized               |       0  |       0    |
[09/05 00:58:04    149s] | Num insts Upsized                 |       0  |       0    |
[09/05 00:58:04    149s] | Num multiple commits+uncommits    |       0  |       -    |
[09/05 00:58:04    149s] --------------------------------------------------------------
[09/05 00:58:04    149s] Bottom Preferred Layer:
[09/05 00:58:04    149s]     None
[09/05 00:58:04    149s] Via Pillar Rule:
[09/05 00:58:04    149s]     None
[09/05 00:58:04    149s] End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
[09/05 00:58:04    149s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1322.4M
[09/05 00:58:04    149s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1322.4M
[09/05 00:58:04    149s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1322.4M
[09/05 00:58:04    149s] OPERPROF:       Starting CMU at level 4, MEM:1322.4M
[09/05 00:58:04    149s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1322.4M
[09/05 00:58:04    149s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.011, MEM:1322.4M
[09/05 00:58:04    149s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1322.4M
[09/05 00:58:04    149s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1322.4M
[09/05 00:58:04    149s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.013, MEM:1322.4M
[09/05 00:58:04    149s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.014, MEM:1322.4M
[09/05 00:58:04    149s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23291.3
[09/05 00:58:04    149s] OPERPROF: Starting RefinePlace at level 1, MEM:1322.4M
[09/05 00:58:04    149s] *** Starting refinePlace (0:02:30 mem=1322.4M) ***
[09/05 00:58:04    149s] Total net bbox length = 1.223e+04 (5.501e+03 6.734e+03) (ext = 6.199e+03)
[09/05 00:58:04    149s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:58:04    149s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1322.4M
[09/05 00:58:04    149s] Starting refinePlace ...
[09/05 00:58:04    149s] 
[09/05 00:58:04    149s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/05 00:58:04    149s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:58:04    149s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1322.4MB) @(0:02:30 - 0:02:30).
[09/05 00:58:04    149s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:58:04    149s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1322.4MB
[09/05 00:58:04    149s] Statistics of distance of Instance movement in refine placement:
[09/05 00:58:04    149s]   maximum (X+Y) =         0.00 um
[09/05 00:58:04    149s]   mean    (X+Y) =         0.00 um
[09/05 00:58:04    149s] Summary Report:
[09/05 00:58:04    149s] Instances move: 0 (out of 207 movable)
[09/05 00:58:04    149s] Instances flipped: 0
[09/05 00:58:04    149s] Mean displacement: 0.00 um
[09/05 00:58:04    149s] Max displacement: 0.00 um 
[09/05 00:58:04    149s] Total instances moved : 0
[09/05 00:58:04    149s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.005, MEM:1322.4M
[09/05 00:58:04    149s] Total net bbox length = 1.223e+04 (5.501e+03 6.734e+03) (ext = 6.199e+03)
[09/05 00:58:04    149s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1322.4MB
[09/05 00:58:04    149s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1322.4MB) @(0:02:30 - 0:02:30).
[09/05 00:58:04    149s] *** Finished refinePlace (0:02:30 mem=1322.4M) ***
[09/05 00:58:04    149s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23291.3
[09/05 00:58:04    149s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.008, MEM:1322.4M
[09/05 00:58:04    149s] *** maximum move = 0.00 um ***
[09/05 00:58:04    149s] *** Finished re-routing un-routed nets (1322.4M) ***
[09/05 00:58:04    149s] OPERPROF: Starting DPlace-Init at level 1, MEM:1341.5M
[09/05 00:58:04    149s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1341.5M
[09/05 00:58:04    149s] OPERPROF:     Starting CMU at level 3, MEM:1341.5M
[09/05 00:58:04    149s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:1341.5M
[09/05 00:58:04    149s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1341.5M
[09/05 00:58:04    149s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1341.5M
[09/05 00:58:04    149s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1341.5M
[09/05 00:58:04    149s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1341.5M
[09/05 00:58:04    149s] 
[09/05 00:58:04    149s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1341.5M) ***
[09/05 00:58:04    149s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23291.6
[09/05 00:58:04    149s] *** AreaOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:02:29.7/0:07:30.9 (0.3), mem = 1341.5M
[09/05 00:58:04    149s] 
[09/05 00:58:04    149s] =============================================================================================
[09/05 00:58:04    149s]  Step TAT Report for AreaOpt #2
[09/05 00:58:04    149s] =============================================================================================
[09/05 00:58:04    149s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:58:04    149s] ---------------------------------------------------------------------------------------------
[09/05 00:58:04    149s] [ RefinePlace            ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    0.9
[09/05 00:58:04    149s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:58:04    149s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:58:04    149s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.8
[09/05 00:58:04    149s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:58:04    149s] [ OptSingleIteration     ]      4   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.0    0.9
[09/05 00:58:04    149s] [ OptGetWeight           ]     32   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:58:04    149s] [ OptEval                ]     32   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.4
[09/05 00:58:04    149s] [ OptCommit              ]     32   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:58:04    149s] [ PostCommitDelayCalc    ]     33   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[09/05 00:58:04    149s] [ MISC                   ]          0:00:01.0  (  88.9 % )     0:00:01.0 /  0:00:01.0    1.0
[09/05 00:58:04    149s] ---------------------------------------------------------------------------------------------
[09/05 00:58:04    149s]  AreaOpt #2 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[09/05 00:58:04    149s] ---------------------------------------------------------------------------------------------
[09/05 00:58:04    149s] 
[09/05 00:58:04    149s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:58:04    149s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1284.39M, totSessionCpu=0:02:30).
[09/05 00:58:04    149s] GigaOpt: WNS changes during reclaim: -922337203685477.625 -> -922337203685477.625 (bump 0.0, threshold 0.536) 1
[09/05 00:58:04    149s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 2.0) 1
[09/05 00:58:04    149s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 268.0) 1
[09/05 00:58:04    149s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 2.0) 1
[09/05 00:58:04    149s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 268.0) 1
[09/05 00:58:04    149s] Begin: GigaOpt postEco DRV Optimization
[09/05 00:58:04    149s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[09/05 00:58:04    149s] Info: 31 io nets excluded
[09/05 00:58:04    149s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:58:04    149s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:29.7/0:07:31.0 (0.3), mem = 1284.4M
[09/05 00:58:04    149s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23291.7
[09/05 00:58:04    149s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:58:04    149s] ### Creating PhyDesignMc. totSessionCpu=0:02:30 mem=1284.4M
[09/05 00:58:04    149s] OPERPROF: Starting DPlace-Init at level 1, MEM:1284.4M
[09/05 00:58:04    149s] #spOpts: minPadR=1.1 mergeVia=F 
[09/05 00:58:04    149s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1284.4M
[09/05 00:58:04    149s] OPERPROF:     Starting CMU at level 3, MEM:1284.4M
[09/05 00:58:04    149s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1284.4M
[09/05 00:58:04    149s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1284.4M
[09/05 00:58:04    149s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1284.4MB).
[09/05 00:58:04    149s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1284.4M
[09/05 00:58:04    149s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:58:04    149s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:30 mem=1284.4M
[09/05 00:58:04    149s] 
[09/05 00:58:04    149s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.4377} {6, 0.137, 0.4377} 
[09/05 00:58:04    149s] ### Creating LA Mngr. totSessionCpu=0:02:30 mem=1284.4M
[09/05 00:58:04    149s] ### Creating LA Mngr, finished. totSessionCpu=0:02:30 mem=1284.4M
[09/05 00:58:07    152s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1303.5M
[09/05 00:58:07    152s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1303.5M
[09/05 00:58:07    152s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/05 00:58:07    152s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/05 00:58:07    152s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/05 00:58:07    152s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/05 00:58:07    152s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/05 00:58:07    152s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/05 00:58:07    152s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.03|          |         |
[09/05 00:58:07    152s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/05 00:58:07    152s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.03| 0:00:00.0|  1303.5M|
[09/05 00:58:07    152s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/05 00:58:07    152s] Bottom Preferred Layer:
[09/05 00:58:07    152s]     None
[09/05 00:58:07    152s] Via Pillar Rule:
[09/05 00:58:07    152s]     None
[09/05 00:58:07    152s] 
[09/05 00:58:07    152s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1303.5M) ***
[09/05 00:58:07    152s] 
[09/05 00:58:07    152s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:58:07    152s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23291.7
[09/05 00:58:07    152s] *** DrvOpt [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:02:32.5/0:07:33.7 (0.3), mem = 1284.4M
[09/05 00:58:07    152s] 
[09/05 00:58:07    152s] =============================================================================================
[09/05 00:58:07    152s]  Step TAT Report for DrvOpt #1
[09/05 00:58:07    152s] =============================================================================================
[09/05 00:58:07    152s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:58:07    152s] ---------------------------------------------------------------------------------------------
[09/05 00:58:07    152s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:58:07    152s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:58:07    152s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.6
[09/05 00:58:07    152s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[09/05 00:58:07    152s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:58:07    152s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.7
[09/05 00:58:07    152s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:58:07    152s] [ MISC                   ]          0:00:02.7  (  99.0 % )     0:00:02.7 /  0:00:02.7    1.0
[09/05 00:58:07    152s] ---------------------------------------------------------------------------------------------
[09/05 00:58:07    152s]  DrvOpt #1 TOTAL                    0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[09/05 00:58:07    152s] ---------------------------------------------------------------------------------------------
[09/05 00:58:07    152s] 
[09/05 00:58:07    152s] End: GigaOpt postEco DRV Optimization
[09/05 00:58:07    152s] 
[09/05 00:58:07    152s] Active setup views:
[09/05 00:58:07    152s]  setup
[09/05 00:58:07    152s]   Dominating endpoints: 0
[09/05 00:58:07    152s]   Dominating TNS: -0.000
[09/05 00:58:07    152s] 
[09/05 00:58:07    152s] Extraction called for design 'alu_top_module' of instances=247 and nets=265 using extraction engine 'preRoute' .
[09/05 00:58:07    152s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/05 00:58:07    152s] Type 'man IMPEXT-3530' for more detail.
[09/05 00:58:07    152s] PreRoute RC Extraction called for design alu_top_module.
[09/05 00:58:07    152s] RC Extraction called in multi-corner(1) mode.
[09/05 00:58:07    152s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/05 00:58:07    152s] Type 'man IMPEXT-6197' for more detail.
[09/05 00:58:07    152s] RCMode: PreRoute
[09/05 00:58:07    152s]       RC Corner Indexes            0   
[09/05 00:58:07    152s] Capacitance Scaling Factor   : 1.00000 
[09/05 00:58:07    152s] Resistance Scaling Factor    : 1.00000 
[09/05 00:58:07    152s] Clock Cap. Scaling Factor    : 1.00000 
[09/05 00:58:07    152s] Clock Res. Scaling Factor    : 1.00000 
[09/05 00:58:07    152s] Shrink Factor                : 1.00000
[09/05 00:58:07    152s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/05 00:58:07    152s] RC Grid backup saved.
[09/05 00:58:07    152s] LayerId::1 widthSet size::1
[09/05 00:58:07    152s] LayerId::2 widthSet size::1
[09/05 00:58:07    152s] LayerId::3 widthSet size::1
[09/05 00:58:07    152s] LayerId::4 widthSet size::1
[09/05 00:58:07    152s] LayerId::5 widthSet size::1
[09/05 00:58:07    152s] LayerId::6 widthSet size::1
[09/05 00:58:07    152s] Skipped RC grid update for preRoute extraction.
[09/05 00:58:07    152s] Initializing multi-corner resistance tables ...
[09/05 00:58:07    152s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:58:07    152s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.823400 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 00:58:07    152s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1270.191M)
[09/05 00:58:07    152s] Skewing Data Summary (End_of_FINAL)
[09/05 00:58:07    152s] --------------------------------------------------
[09/05 00:58:07    152s]  Total skewed count:0
[09/05 00:58:07    152s] --------------------------------------------------
[09/05 00:58:07    152s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Started Loading and Dumping File ( Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Reading DB...
[09/05 00:58:07    152s] (I)       Read data from FE... (mem=1270.2M)
[09/05 00:58:07    152s] (I)       Read nodes and places... (mem=1270.2M)
[09/05 00:58:07    152s] (I)       Done Read nodes and places (cpu=0.000s, mem=1270.2M)
[09/05 00:58:07    152s] (I)       Read nets... (mem=1270.2M)
[09/05 00:58:07    152s] (I)       Done Read nets (cpu=0.000s, mem=1270.2M)
[09/05 00:58:07    152s] (I)       Done Read data from FE (cpu=0.000s, mem=1270.2M)
[09/05 00:58:07    152s] (I)       before initializing RouteDB syMemory usage = 1270.2 MB
[09/05 00:58:07    152s] (I)       == Non-default Options ==
[09/05 00:58:07    152s] (I)       Build term to term wires                           : false
[09/05 00:58:07    152s] (I)       Maximum routing layer                              : 6
[09/05 00:58:07    152s] (I)       Counted 200 PG shapes. We will not process PG shapes layer by layer.
[09/05 00:58:07    152s] (I)       Use row-based GCell size
[09/05 00:58:07    152s] (I)       GCell unit size  : 5040
[09/05 00:58:07    152s] (I)       GCell multiplier : 1
[09/05 00:58:07    152s] (I)       build grid graph
[09/05 00:58:07    152s] (I)       build grid graph start
[09/05 00:58:07    152s] [NR-eGR] Track table information for default rule: 
[09/05 00:58:07    152s] [NR-eGR] metal1 has no routable track
[09/05 00:58:07    152s] [NR-eGR] metal2 has single uniform track structure
[09/05 00:58:07    152s] [NR-eGR] metal3 has single uniform track structure
[09/05 00:58:07    152s] [NR-eGR] metal4 has single uniform track structure
[09/05 00:58:07    152s] [NR-eGR] metal5 has single uniform track structure
[09/05 00:58:07    152s] [NR-eGR] metal6 has single uniform track structure
[09/05 00:58:07    152s] (I)       build grid graph end
[09/05 00:58:07    152s] (I)       ===========================================================================
[09/05 00:58:07    152s] (I)       == Report All Rule Vias ==
[09/05 00:58:07    152s] (I)       ===========================================================================
[09/05 00:58:07    152s] (I)        Via Rule : (Default)
[09/05 00:58:07    152s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/05 00:58:07    152s] (I)       ---------------------------------------------------------------------------
[09/05 00:58:07    152s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[09/05 00:58:07    152s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[09/05 00:58:07    152s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[09/05 00:58:07    152s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[09/05 00:58:07    152s] (I)        5   17 : VIA56_HH                   78 : VIA56_HH_2cut_alt_W      
[09/05 00:58:07    152s] (I)       ===========================================================================
[09/05 00:58:07    152s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Num PG vias on layer 2 : 0
[09/05 00:58:07    152s] (I)       Num PG vias on layer 3 : 0
[09/05 00:58:07    152s] (I)       Num PG vias on layer 4 : 0
[09/05 00:58:07    152s] (I)       Num PG vias on layer 5 : 0
[09/05 00:58:07    152s] (I)       Num PG vias on layer 6 : 0
[09/05 00:58:07    152s] [NR-eGR] Read 316 PG shapes
[09/05 00:58:07    152s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] [NR-eGR] #Routing Blockages  : 0
[09/05 00:58:07    152s] [NR-eGR] #Instance Blockages : 624
[09/05 00:58:07    152s] [NR-eGR] #PG Blockages       : 316
[09/05 00:58:07    152s] [NR-eGR] #Halo Blockages     : 0
[09/05 00:58:07    152s] [NR-eGR] #Boundary Blockages : 0
[09/05 00:58:07    152s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/05 00:58:07    152s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/05 00:58:07    152s] (I)       readDataFromPlaceDB
[09/05 00:58:07    152s] (I)       Read net information..
[09/05 00:58:07    152s] [NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[09/05 00:58:07    152s] (I)       Read testcase time = 0.000 seconds
[09/05 00:58:07    152s] 
[09/05 00:58:07    152s] (I)       early_global_route_priority property id does not exist.
[09/05 00:58:07    152s] (I)       Start initializing grid graph
[09/05 00:58:07    152s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/05 00:58:07    152s] (I)       End initializing grid graph
[09/05 00:58:07    152s] (I)       Model blockages into capacity
[09/05 00:58:07    152s] (I)       Read Num Blocks=1782  Num Prerouted Wires=0  Num CS=0
[09/05 00:58:07    152s] (I)       Started Modeling ( Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Layer 1 (V) : #blockages 678 : #preroutes 0
[09/05 00:58:07    152s] (I)       Layer 2 (H) : #blockages 670 : #preroutes 0
[09/05 00:58:07    152s] (I)       Layer 3 (V) : #blockages 234 : #preroutes 0
[09/05 00:58:07    152s] (I)       Layer 4 (H) : #blockages 112 : #preroutes 0
[09/05 00:58:07    152s] (I)       Layer 5 (V) : #blockages 88 : #preroutes 0
[09/05 00:58:07    152s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       -- layer congestion ratio --
[09/05 00:58:07    152s] (I)       Layer 1 : 0.100000
[09/05 00:58:07    152s] (I)       Layer 2 : 0.700000
[09/05 00:58:07    152s] (I)       Layer 3 : 0.700000
[09/05 00:58:07    152s] (I)       Layer 4 : 0.700000
[09/05 00:58:07    152s] (I)       Layer 5 : 0.700000
[09/05 00:58:07    152s] (I)       Layer 6 : 0.700000
[09/05 00:58:07    152s] (I)       ----------------------------
[09/05 00:58:07    152s] (I)       Number of ignored nets = 0
[09/05 00:58:07    152s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/05 00:58:07    152s] (I)       Number of clock nets = 1.  Ignored: No
[09/05 00:58:07    152s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/05 00:58:07    152s] (I)       Number of special nets = 0.  Ignored: Yes
[09/05 00:58:07    152s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/05 00:58:07    152s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/05 00:58:07    152s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/05 00:58:07    152s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/05 00:58:07    152s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/05 00:58:07    152s] (I)       Before initializing Early Global Route syMemory usage = 1270.2 MB
[09/05 00:58:07    152s] (I)       Ndr track 0 does not exist
[09/05 00:58:07    152s] (I)       ---------------------Grid Graph Info--------------------
[09/05 00:58:07    152s] (I)       Routing area        : (-392000, -431100) - (392000, 431100)
[09/05 00:58:07    152s] (I)       Core area           : (-121060, -159500) - (121060, 158020)
[09/05 00:58:07    152s] (I)       Site width          :   620  (dbu)
[09/05 00:58:07    152s] (I)       Row height          :  5040  (dbu)
[09/05 00:58:07    152s] (I)       GCell width         :  5040  (dbu)
[09/05 00:58:07    152s] (I)       GCell height        :  5040  (dbu)
[09/05 00:58:07    152s] (I)       Grid                :   155   171     6
[09/05 00:58:07    152s] (I)       Layer numbers       :     1     2     3     4     5     6
[09/05 00:58:07    152s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[09/05 00:58:07    152s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[09/05 00:58:07    152s] (I)       Default wire width  :   240   280   280   280   280   440
[09/05 00:58:07    152s] (I)       Default wire space  :   240   280   280   280   280   440
[09/05 00:58:07    152s] (I)       Default wire pitch  :   480   560   560   560   560   880
[09/05 00:58:07    152s] (I)       Default pitch size  :   480   620   560   620   560   930
[09/05 00:58:07    152s] (I)       First track coord   :     0 -391690 -430820 -391690 -430820 -391380
[09/05 00:58:07    152s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  5.42
[09/05 00:58:07    152s] (I)       Total num of tracks :     0  1264  1539  1264  1539   843
[09/05 00:58:07    152s] (I)       Num of masks        :     1     1     1     1     1     1
[09/05 00:58:07    152s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/05 00:58:07    152s] (I)       --------------------------------------------------------
[09/05 00:58:07    152s] 
[09/05 00:58:07    152s] [NR-eGR] ============ Routing rule table ============
[09/05 00:58:07    152s] [NR-eGR] Rule id: 0  Nets: 228 
[09/05 00:58:07    152s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/05 00:58:07    152s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=930
[09/05 00:58:07    152s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:58:07    152s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:58:07    152s] [NR-eGR] ========================================
[09/05 00:58:07    152s] [NR-eGR] 
[09/05 00:58:07    152s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/05 00:58:07    152s] (I)       blocked tracks on layer2 : = 180371 / 216144 (83.45%)
[09/05 00:58:07    152s] (I)       blocked tracks on layer3 : = 193956 / 238545 (81.31%)
[09/05 00:58:07    152s] (I)       blocked tracks on layer4 : = 180371 / 216144 (83.45%)
[09/05 00:58:07    152s] (I)       blocked tracks on layer5 : = 55001 / 238545 (23.06%)
[09/05 00:58:07    152s] (I)       blocked tracks on layer6 : = 36357 / 144153 (25.22%)
[09/05 00:58:07    152s] (I)       After initializing Early Global Route syMemory usage = 1270.2 MB
[09/05 00:58:07    152s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Reset routing kernel
[09/05 00:58:07    152s] (I)       Started Global Routing ( Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       ============= Initialization =============
[09/05 00:58:07    152s] (I)       totalPins=789  totalGlobalPin=734 (93.03%)
[09/05 00:58:07    152s] (I)       Started Net group 1 ( Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Started Build MST ( Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Generate topology with single threads
[09/05 00:58:07    152s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       total 2D Cap : 412925 = (230622 H, 182303 V)
[09/05 00:58:07    152s] [NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[09/05 00:58:07    152s] (I)       
[09/05 00:58:07    152s] (I)       ============  Phase 1a Route ============
[09/05 00:58:07    152s] (I)       Started Phase 1a ( Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Started Pattern routing ( Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/05 00:58:07    152s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Usage: 2540 = (1151 H, 1389 V) = (0.50% H, 0.76% V) = (5.801e+03um H, 7.001e+03um V)
[09/05 00:58:07    152s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       
[09/05 00:58:07    152s] (I)       ============  Phase 1b Route ============
[09/05 00:58:07    152s] (I)       Started Phase 1b ( Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Started Monotonic routing ( Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Usage: 2540 = (1151 H, 1389 V) = (0.50% H, 0.76% V) = (5.801e+03um H, 7.001e+03um V)
[09/05 00:58:07    152s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.280160e+04um
[09/05 00:58:07    152s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       
[09/05 00:58:07    152s] (I)       ============  Phase 1c Route ============
[09/05 00:58:07    152s] (I)       Started Phase 1c ( Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Usage: 2540 = (1151 H, 1389 V) = (0.50% H, 0.76% V) = (5.801e+03um H, 7.001e+03um V)
[09/05 00:58:07    152s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       
[09/05 00:58:07    152s] (I)       ============  Phase 1d Route ============
[09/05 00:58:07    152s] (I)       Started Phase 1d ( Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Usage: 2540 = (1151 H, 1389 V) = (0.50% H, 0.76% V) = (5.801e+03um H, 7.001e+03um V)
[09/05 00:58:07    152s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       
[09/05 00:58:07    152s] (I)       ============  Phase 1e Route ============
[09/05 00:58:07    152s] (I)       Started Phase 1e ( Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Started Route legalization ( Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Usage: 2540 = (1151 H, 1389 V) = (0.50% H, 0.76% V) = (5.801e+03um H, 7.001e+03um V)
[09/05 00:58:07    152s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.280160e+04um
[09/05 00:58:07    152s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Started Layer assignment ( Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Running layer assignment with 1 threads
[09/05 00:58:07    152s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       
[09/05 00:58:07    152s] (I)       ============  Phase 1l Route ============
[09/05 00:58:07    152s] (I)       Started Phase 1l ( Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       
[09/05 00:58:07    152s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/05 00:58:07    152s] [NR-eGR]                        OverCon            
[09/05 00:58:07    152s] [NR-eGR]                         #Gcell     %Gcell
[09/05 00:58:07    152s] [NR-eGR]       Layer                (1)    OverCon 
[09/05 00:58:07    152s] [NR-eGR] ----------------------------------------------
[09/05 00:58:07    152s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[09/05 00:58:07    152s] [NR-eGR]  metal2  (2)         2( 0.04%)   ( 0.04%) 
[09/05 00:58:07    152s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[09/05 00:58:07    152s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[09/05 00:58:07    152s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[09/05 00:58:07    152s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[09/05 00:58:07    152s] [NR-eGR] ----------------------------------------------
[09/05 00:58:07    152s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[09/05 00:58:07    152s] [NR-eGR] 
[09/05 00:58:07    152s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] (I)       total 2D Cap : 413740 = (231032 H, 182708 V)
[09/05 00:58:07    152s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/05 00:58:07    152s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/05 00:58:07    152s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1270.19 MB )
[09/05 00:58:07    152s] OPERPROF: Starting HotSpotCal at level 1, MEM:1270.2M
[09/05 00:58:07    152s] [hotspot] +------------+---------------+---------------+
[09/05 00:58:07    152s] [hotspot] |            |   max hotspot | total hotspot |
[09/05 00:58:07    152s] [hotspot] +------------+---------------+---------------+
[09/05 00:58:07    152s] [hotspot] | normalized |          0.00 |          0.00 |
[09/05 00:58:07    152s] [hotspot] +------------+---------------+---------------+
[09/05 00:58:07    152s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/05 00:58:07    152s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/05 00:58:07    152s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1270.2M
[09/05 00:58:07    152s] Starting delay calculation for Setup views
[09/05 00:58:07    152s] #################################################################################
[09/05 00:58:07    152s] # Design Stage: PreRoute
[09/05 00:58:07    152s] # Design Name: alu_top_module
[09/05 00:58:07    152s] # Design Mode: 90nm
[09/05 00:58:07    152s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:58:07    152s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:58:07    152s] # Signoff Settings: SI Off 
[09/05 00:58:07    152s] #################################################################################
[09/05 00:58:07    152s] Calculate delays in BcWc mode...
[09/05 00:58:07    152s] Topological Sorting (REAL = 0:00:00.0, MEM = 1268.2M, InitMEM = 1268.2M)
[09/05 00:58:07    152s] Start delay calculation (fullDC) (1 T). (MEM=1268.19)
[09/05 00:58:07    152s] End AAE Lib Interpolated Model. (MEM=1284.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:58:07    152s] Total number of fetched objects 259
[09/05 00:58:07    152s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:58:07    152s] End delay calculation. (MEM=1300.08 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:58:07    152s] End delay calculation (fullDC). (MEM=1300.08 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:58:07    152s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1300.1M) ***
[09/05 00:58:07    152s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:33 mem=1300.1M)
[09/05 00:58:07    152s] Reported timing to dir ./timingReports
[09/05 00:58:07    152s] **optDesign ... cpu = 0:00:53, real = 0:00:53, mem = 1024.6M, totSessionCpu=0:02:33 **
[09/05 00:58:07    152s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1255.1M
[09/05 00:58:07    152s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1255.1M
[09/05 00:58:09    152s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.027%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:53, real = 0:00:55, mem = 1025.9M, totSessionCpu=0:02:33 **
[09/05 00:58:09    152s] Deleting Cell Server ...
[09/05 00:58:09    152s] Deleting Lib Analyzer.
[09/05 00:58:09    152s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[09/05 00:58:09    152s] Type 'man IMPOPT-3195' for more detail.
[09/05 00:58:09    152s] *** Finished optDesign ***
[09/05 00:58:09    152s] 
[09/05 00:58:09    152s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:56.2 real=0:00:57.8)
[09/05 00:58:09    152s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.8 real=0:00:03.8)
[09/05 00:58:09    152s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:11.8 real=0:00:11.8)
[09/05 00:58:09    152s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.6 real=0:00:04.6)
[09/05 00:58:09    152s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[09/05 00:58:09    152s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:11.6 real=0:00:11.6)
[09/05 00:58:09    152s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:11.5 real=0:00:11.5)
[09/05 00:58:09    152s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/05 00:58:09    152s] Info: pop threads available for lower-level modules during optimization.
[09/05 00:58:09    152s] clean pInstBBox. size 0
[09/05 00:58:09    152s] All LLGs are deleted
[09/05 00:58:09    152s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1269.4M
[09/05 00:58:09    152s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1269.4M
[09/05 00:58:09    152s] #optDebug: fT-D <X 1 0 0 0>
[09/05 00:58:09    152s] VSMManager cleared!
[09/05 00:58:09    152s] **place_opt_design ... cpu = 0:00:54, real = 0:00:55, mem = 1214.4M **
[09/05 00:58:09    152s] *** Finished GigaPlace ***
[09/05 00:58:09    152s] 
[09/05 00:58:09    152s] *** Summary of all messages that are not suppressed in this session:
[09/05 00:58:09    152s] Severity  ID               Count  Summary                                  
[09/05 00:58:09    152s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[09/05 00:58:09    152s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[09/05 00:58:09    152s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[09/05 00:58:09    152s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/05 00:58:09    152s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[09/05 00:58:09    152s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[09/05 00:58:09    152s] *** Message Summary: 11 warning(s), 0 error(s)
[09/05 00:58:09    152s] 
[09/05 00:58:09    152s] 
[09/05 00:58:09    152s] =============================================================================================
[09/05 00:58:09    152s]  Final TAT Report for place_opt_design
[09/05 00:58:09    152s] =============================================================================================
[09/05 00:58:09    152s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:58:09    152s] ---------------------------------------------------------------------------------------------
[09/05 00:58:09    152s] [ WnsOpt                 ]      1   0:00:11.6  (  21.0 % )     0:00:11.6 /  0:00:11.6    1.0
[09/05 00:58:09    152s] [ TnsOpt                 ]      1   0:00:11.5  (  20.8 % )     0:00:11.5 /  0:00:11.5    1.0
[09/05 00:58:09    152s] [ GlobalOpt              ]      1   0:00:11.8  (  21.3 % )     0:00:11.8 /  0:00:11.8    1.0
[09/05 00:58:09    152s] [ DrvOpt                 ]      1   0:00:02.8  (   5.0 % )     0:00:02.8 /  0:00:02.8    1.0
[09/05 00:58:09    152s] [ SimplifyNetlist        ]      1   0:00:03.8  (   6.9 % )     0:00:03.8 /  0:00:03.8    1.0
[09/05 00:58:09    152s] [ AreaOpt                ]      2   0:00:04.5  (   8.1 % )     0:00:04.5 /  0:00:04.5    1.0
[09/05 00:58:09    152s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[09/05 00:58:09    152s] [ IncrReplace            ]      1   0:00:01.4  (   2.6 % )     0:00:01.4 /  0:00:01.4    1.0
[09/05 00:58:09    152s] [ RefinePlace            ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[09/05 00:58:09    152s] [ TimingUpdate           ]      4   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:58:09    152s] [ FullDelayCalc          ]      2   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:58:09    152s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:01.9 /  0:00:00.3    0.1
[09/05 00:58:09    152s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[09/05 00:58:09    152s] [ DrvReport              ]      2   0:00:01.6  (   2.9 % )     0:00:01.6 /  0:00:00.0    0.0
[09/05 00:58:09    152s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.3
[09/05 00:58:09    152s] [ MISC                   ]          0:00:05.8  (  10.5 % )     0:00:05.8 /  0:00:05.7    1.0
[09/05 00:58:09    152s] ---------------------------------------------------------------------------------------------
[09/05 00:58:09    152s]  place_opt_design TOTAL             0:00:55.2  ( 100.0 % )     0:00:55.2 /  0:00:53.6    1.0
[09/05 00:58:09    152s] ---------------------------------------------------------------------------------------------
[09/05 00:58:09    152s] 
[09/05 00:58:51    160s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[09/05 00:58:51    160s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[09/05 00:58:51    160s] *** Begin SPECIAL ROUTE on Tue Sep  5 00:58:51 2023 ***
[09/05 00:58:51    160s] SPECIAL ROUTE ran on directory: /Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/innovus_new
[09/05 00:58:51    160s] SPECIAL ROUTE ran on machine: AVLSI-PC22 (Linux 2.6.32-431.el6.x86_64 Xeon 1.20Ghz)
[09/05 00:58:51    160s] 
[09/05 00:58:51    160s] Begin option processing ...
[09/05 00:58:51    160s] srouteConnectPowerBump set to false
[09/05 00:58:51    160s] routeSelectNet set to "GND VDD"
[09/05 00:58:51    160s] routeSpecial set to true
[09/05 00:58:51    160s] srouteBlockPin set to "useLef"
[09/05 00:58:51    160s] srouteBottomLayerLimit set to 1
[09/05 00:58:51    160s] srouteBottomTargetLayerLimit set to 1
[09/05 00:58:51    160s] srouteConnectConverterPin set to false
[09/05 00:58:51    160s] srouteCrossoverViaBottomLayer set to 1
[09/05 00:58:51    160s] srouteCrossoverViaTopLayer set to 6
[09/05 00:58:51    160s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/05 00:58:51    160s] srouteFollowCorePinEnd set to 3
[09/05 00:58:51    160s] srouteJogControl set to "preferWithChanges differentLayer"
[09/05 00:58:51    160s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[09/05 00:58:51    160s] sroutePadPinAllPorts set to true
[09/05 00:58:51    160s] sroutePreserveExistingRoutes set to true
[09/05 00:58:51    160s] srouteRoutePowerBarPortOnBothDir set to true
[09/05 00:58:51    160s] srouteStopBlockPin set to "nearestTarget"
[09/05 00:58:51    160s] srouteTopLayerLimit set to 6
[09/05 00:58:51    160s] srouteTopTargetLayerLimit set to 6
[09/05 00:58:51    160s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2359.00 megs.
[09/05 00:58:51    160s] 
[09/05 00:58:51    160s] Reading DB technology information...
[09/05 00:58:51    160s] Finished reading DB technology information.
[09/05 00:58:51    160s] Reading floorplan and netlist information...
[09/05 00:58:51    160s] Finished reading floorplan and netlist information.
[09/05 00:58:51    160s] Read in 12 layers, 6 routing layers, 1 overlap layer
[09/05 00:58:51    160s] Read in 402 macros, 32 used
[09/05 00:58:51    160s] Read in 247 components
[09/05 00:58:51    160s]   207 core components: 0 unplaced, 207 placed, 0 fixed
[09/05 00:58:51    160s]   40 pad components: 0 unplaced, 0 placed, 40 fixed
[09/05 00:58:51    160s] Read in 31 logical pins
[09/05 00:58:51    160s] Read in 1 blockages
[09/05 00:58:51    160s] Read in 31 nets
[09/05 00:58:51    160s] Read in 4 special nets, 2 routed
[09/05 00:58:51    160s] Read in 416 terminals
[09/05 00:58:51    160s] 2 nets selected.
[09/05 00:58:51    160s] 
[09/05 00:58:51    160s] Begin power routing ...
[09/05 00:58:51    160s] ### import design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[09/05 00:58:51    160s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[09/05 00:58:51    160s] **WARN: (IMPSR-1254):	Cannot find any block pin of net GND. Check netlist, or change option to include the pin.
[09/05 00:58:51    160s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VDD. Use 'CLASS CORE' pad pins of net VDD to create pad ring.
[09/05 00:58:51    160s] CPU time for FollowPin 0 seconds
[09/05 00:58:51    160s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net GND. Use 'CLASS CORE' pad pins of net GND to create pad ring.
[09/05 00:58:51    160s] CPU time for FollowPin 0 seconds
[09/05 00:58:51    160s]   Number of IO ports routed: 2
[09/05 00:58:51    160s]   Number of Block ports routed: 0
[09/05 00:58:51    160s]   Number of Stripe ports routed: 0
[09/05 00:58:51    160s]   Number of Core ports routed: 128
[09/05 00:58:51    160s]   Number of Pad ports routed: 0
[09/05 00:58:51    160s]   Number of Power Bump ports routed: 0
[09/05 00:58:51    160s]   Number of Pad Ring connections: 4
[09/05 00:58:51    160s]   Number of Followpin connections: 64
[09/05 00:58:51    160s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2359.00 megs.
[09/05 00:58:51    160s] 
[09/05 00:58:51    160s] 
[09/05 00:58:51    160s] 
[09/05 00:58:51    160s]  Begin updating DB with routing results ...
[09/05 00:58:51    160s]  Updating DB with 0 via definition ...
[09/05 00:58:51    160s] sroute created 195 wires.
[09/05 00:58:51    160s] ViaGen created 127 vias, deleted 0 via to avoid violation.
[09/05 00:58:51    160s] +--------+----------------+----------------+
[09/05 00:58:51    160s] |  Layer |     Created    |     Deleted    |
[09/05 00:58:51    160s] +--------+----------------+----------------+
[09/05 00:58:51    160s] | metal1 |       189      |       NA       |
[09/05 00:58:51    160s] |   via  |       123      |        0       |
[09/05 00:58:51    160s] |  via2  |        4       |        0       |
[09/05 00:58:51    160s] | metal3 |        2       |       NA       |
[09/05 00:58:51    160s] | metal6 |        4       |       NA       |
[09/05 00:58:51    160s] +--------+----------------+----------------+
[09/05 00:59:04    163s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[09/05 00:59:04    163s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[09/05 00:59:04    163s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[09/05 00:59:04    163s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/05 00:59:04    163s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/05 00:59:04    163s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[09/05 00:59:04    163s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[09/05 00:59:04    163s] Running Native NanoRoute ...
[09/05 00:59:04    163s] <CMD> routeDesign -globalDetail
[09/05 00:59:04    163s] ### Time Record (routeDesign) is installed.
[09/05 00:59:04    163s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 978.89 (MB), peak = 1033.04 (MB)
[09/05 00:59:04    163s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/05 00:59:04    163s] **INFO: User settings:
[09/05 00:59:04    163s] setNanoRouteMode -extractThirdPartyCompatible                   false
[09/05 00:59:04    163s] setNanoRouteMode -grouteExpTdStdDelay                           53.6
[09/05 00:59:04    163s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[09/05 00:59:04    163s] setNanoRouteMode -routeWithSiDriven                             false
[09/05 00:59:04    163s] setNanoRouteMode -routeWithTimingDriven                         false
[09/05 00:59:04    163s] setNanoRouteMode -timingEngine                                  {}
[09/05 00:59:04    163s] setExtractRCMode -engine                                        preRoute
[09/05 00:59:04    163s] setDelayCalMode -enable_high_fanout                             true
[09/05 00:59:04    163s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/05 00:59:04    163s] setDelayCalMode -engine                                         aae
[09/05 00:59:04    163s] setDelayCalMode -ignoreNetLoad                                  false
[09/05 00:59:04    163s] setSIMode -separate_delta_delay_on_data                         true
[09/05 00:59:04    163s] 
[09/05 00:59:04    163s] #**INFO: setDesignMode -flowEffort standard
[09/05 00:59:04    163s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/05 00:59:04    163s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/05 00:59:04    163s] OPERPROF: Starting checkPlace at level 1, MEM:1218.2M
[09/05 00:59:04    163s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1218.2M
[09/05 00:59:04    163s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1218.2M
[09/05 00:59:04    163s] Core basic site is core_5040
[09/05 00:59:04    163s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 00:59:04    163s] SiteArray: use 131,072 bytes
[09/05 00:59:04    163s] SiteArray: current memory after site array memory allocation 1234.9M
[09/05 00:59:04    163s] SiteArray: FP blocked sites are writable
[09/05 00:59:04    163s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.004, MEM:1234.9M
[09/05 00:59:04    163s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1234.9M
[09/05 00:59:04    163s] Begin checking placement ... (start mem=1218.2M, init mem=1234.9M)
[09/05 00:59:04    163s] 
[09/05 00:59:04    163s] Running CheckPlace using 1 thread in normal mode...
[09/05 00:59:04    163s] 
[09/05 00:59:04    163s] ...checkPlace normal is done!
[09/05 00:59:04    163s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1234.9M
[09/05 00:59:04    163s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1234.9M
[09/05 00:59:04    163s] *info: Placed = 207           
[09/05 00:59:04    163s] *info: Unplaced = 0           
[09/05 00:59:04    163s] Placement Density:5.03%(3381/67252)
[09/05 00:59:04    163s] Placement Density (including fixed std cells):5.03%(3381/67252)
[09/05 00:59:04    163s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1234.9M
[09/05 00:59:04    163s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1234.9M
[09/05 00:59:04    163s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1234.9M)
[09/05 00:59:04    163s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.012, MEM:1234.9M
[09/05 00:59:04    163s] Turning off fast DC mode./n**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/05 00:59:04    163s] 
[09/05 00:59:04    163s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/05 00:59:04    163s] *** Changed status on (0) nets in Clock.
[09/05 00:59:04    163s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1220.7M) ***
[09/05 00:59:04    163s] 
[09/05 00:59:04    163s] globalDetailRoute
[09/05 00:59:04    163s] 
[09/05 00:59:04    163s] ### Time Record (globalDetailRoute) is installed.
[09/05 00:59:04    163s] #Start globalDetailRoute on Tue Sep  5 00:59:04 2023
[09/05 00:59:04    163s] #
[09/05 00:59:04    163s] ### Time Record (Pre Callback) is installed.
[09/05 00:59:04    163s] ### Time Record (Pre Callback) is uninstalled.
[09/05 00:59:04    163s] ### Time Record (DB Import) is installed.
[09/05 00:59:04    163s] ### Time Record (Timing Data Generation) is installed.
[09/05 00:59:04    163s] ### Time Record (Timing Data Generation) is uninstalled.
[09/05 00:59:04    163s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:59:04    163s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:59:04    163s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:59:04    163s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:59:04    163s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:59:04    163s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:59:04    163s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:59:04    163s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:59:04    163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[7] of net result_out_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:59:04    163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[6] of net result_out_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:59:04    163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[5] of net result_out_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:59:04    163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[4] of net result_out_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:59:04    163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[3] of net result_out_out[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:59:04    163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[2] of net result_out_out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:59:04    163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[1] of net result_out_out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:59:04    163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[0] of net result_out_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:59:04    163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_carry_out of net flag_carry_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:59:04    163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_zero_out of net flag_zero_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:59:04    163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[7] of net A_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:59:04    163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[6] of net A_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:59:04    163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[5] of net A_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:59:04    163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[4] of net A_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:59:04    163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[3] of net A_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:59:04    163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[2] of net A_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:59:04    163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[1] of net A_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:59:04    163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[0] of net A_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:59:04    163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[7] of net B_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:59:04    163s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[6] of net B_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:59:04    163s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/05 00:59:04    163s] #To increase the message display limit, refer to the product command reference manual.
[09/05 00:59:04    163s] ### Net info: total nets: 265
[09/05 00:59:04    163s] ### Net info: dirty nets: 31
[09/05 00:59:04    163s] ### Net info: marked as disconnected nets: 0
[09/05 00:59:04    163s] #num needed restored net=0
[09/05 00:59:04    163s] #need_extraction net=0 (total=265)
[09/05 00:59:04    163s] ### Net info: fully routed nets: 0
[09/05 00:59:04    163s] ### Net info: trivial (< 2 pins) nets: 35
[09/05 00:59:04    163s] ### Net info: unrouted nets: 230
[09/05 00:59:04    163s] ### Net info: re-extraction nets: 0
[09/05 00:59:04    163s] ### Net info: ignored nets: 0
[09/05 00:59:04    163s] ### Net info: skip routing nets: 0
[09/05 00:59:04    163s] #WARNING (NRDB-51) SPECIAL_NET GNDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[09/05 00:59:04    163s] #WARNING (NRDB-51) SPECIAL_NET VDDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[09/05 00:59:04    163s] #WARNING (NRDB-733) PIN A_in[0] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:59:04    163s] #WARNING (NRDB-733) PIN A_in[1] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:59:04    163s] #WARNING (NRDB-733) PIN A_in[2] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:59:04    163s] #WARNING (NRDB-733) PIN A_in[3] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:59:04    163s] #WARNING (NRDB-733) PIN A_in[4] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:59:04    163s] #WARNING (NRDB-733) PIN A_in[5] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:59:04    163s] #WARNING (NRDB-733) PIN A_in[6] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:59:04    163s] #WARNING (NRDB-733) PIN A_in[7] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:59:04    163s] #WARNING (NRDB-733) PIN B_in[0] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:59:04    163s] #WARNING (NRDB-733) PIN B_in[1] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:59:04    163s] #WARNING (NRDB-733) PIN B_in[2] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:59:04    163s] #WARNING (NRDB-733) PIN B_in[3] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:59:04    163s] #WARNING (NRDB-733) PIN B_in[4] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:59:04    163s] #WARNING (NRDB-733) PIN B_in[5] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:59:04    163s] #WARNING (NRDB-733) PIN B_in[6] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:59:04    163s] #WARNING (NRDB-733) PIN B_in[7] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:59:04    163s] #WARNING (NRDB-733) PIN clk_in in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:59:04    163s] #WARNING (NRDB-733) PIN en_in in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:59:04    163s] #WARNING (NRDB-733) PIN flag_carry_out in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:59:04    163s] #WARNING (NRDB-733) PIN flag_zero_out in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:59:04    163s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/05 00:59:04    163s] #To increase the message display limit, refer to the product command reference manual.
[09/05 00:59:04    163s] ### import design signature (4): route=902468256 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=931211481 dirty_area=1686491017, del_dirty_area=0 cell=1715418465 placement=351657124 pin_access=1
[09/05 00:59:04    163s] ### Time Record (DB Import) is uninstalled.
[09/05 00:59:04    163s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/05 00:59:04    163s] #RTESIG:78da8dcf4d0b82401006e0cefd8a61f56090b69fb95e83ae15525d65c3f5036c8dddf5ff
[09/05 00:59:04    163s] #       67744d6d4e03efc3306f10de8f39208a1382e317c6bc2070cae9b8101663caf88ee2628c
[09/05 00:59:04    163s] #       6e07b40ec2f3e5ca320918a2d6785d6bbb85c1690b4e7bdf9a7af3255250a854e734448f
[09/05 00:59:04    163s] #       beef7e1ac21801c1923dfe0c4455d72b3f2185583ec7295b468252404d5b370822e7ed98
[09/05 00:59:04    163s] #       4cb88c01725e9952d972b4da0ccf29c90199dee859954a02de0eb3bf49c1970b4891fe81
[09/05 00:59:04    163s] #       320268b2e1ea0d8e9f93c7
[09/05 00:59:04    163s] #
[09/05 00:59:04    163s] ### Time Record (Data Preparation) is installed.
[09/05 00:59:04    163s] #RTESIG:78da8dcf4d0bc2300c0660cffe8a97ea61821f6dda6a7715bcaa887a9589750e66276df7
[09/05 00:59:04    163s] #       ff9d7a75ce9c027948f20e86c7d50e8cf854f0c98373751258efa869849c70926a46fcd4
[09/05 00:59:04    163s] #       8c0e4bd61f0c37dbbd4c0d3892c2459b5b3f461dac47b031162e1f7d88d1846b56068be4
[09/05 00:59:04    163s] #       5c55e55723a414d0723ae7af42722dab2cb648adbbd72992dd481381dd8afcc69084e89b
[09/05 00:59:04    163s] #       498b4b25588899bb64fed258ebea7b9b5460ae72f6a79a93017b7fd771786104a2af7f86
[09/05 00:59:04    163s] #       305a7527357af1074a0558eb47bd274a9aa07c
[09/05 00:59:04    163s] #
[09/05 00:59:04    163s] ### Time Record (Data Preparation) is uninstalled.
[09/05 00:59:04    163s] ### Time Record (Data Preparation) is installed.
[09/05 00:59:04    163s] #Start routing data preparation on Tue Sep  5 00:59:04 2023
[09/05 00:59:04    163s] #
[09/05 00:59:04    163s] #Minimum voltage of a net in the design = 0.000.
[09/05 00:59:04    163s] #Maximum voltage of a net in the design = 1.980.
[09/05 00:59:04    163s] #Voltage range [1.620 - 1.980] has 3 nets.
[09/05 00:59:04    163s] #Voltage range [0.000 - 1.980] has 259 nets.
[09/05 00:59:04    163s] #Voltage range [0.000 - 0.000] has 3 nets.
[09/05 00:59:04    163s] ### Time Record (Cell Pin Access) is installed.
[09/05 00:59:05    163s] ### Time Record (Cell Pin Access) is uninstalled.
[09/05 00:59:05    163s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[09/05 00:59:05    163s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[09/05 00:59:05    163s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/05 00:59:05    163s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[09/05 00:59:05    163s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/05 00:59:05    163s] # metal6       V   Track-Pitch = 0.9300    Line-2-Via Pitch = 0.8800
[09/05 00:59:05    163s] #Monitoring time of adding inner blkg by smac
[09/05 00:59:05    163s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 944.34 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] #Regenerating Ggrids automatically.
[09/05 00:59:05    163s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[09/05 00:59:05    163s] #Using automatically generated G-grids.
[09/05 00:59:05    163s] #Done routing data preparation.
[09/05 00:59:05    163s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 949.79 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #Finished routing data preparation on Tue Sep  5 00:59:05 2023
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #Cpu time = 00:00:01
[09/05 00:59:05    163s] #Elapsed time = 00:00:01
[09/05 00:59:05    163s] #Increased memory = 11.25 (MB)
[09/05 00:59:05    163s] #Total memory = 949.91 (MB)
[09/05 00:59:05    163s] #Peak memory = 1033.04 (MB)
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] ### Time Record (Data Preparation) is uninstalled.
[09/05 00:59:05    163s] ### Time Record (Global Routing) is installed.
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #Start global routing on Tue Sep  5 00:59:05 2023
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #Start global routing initialization on Tue Sep  5 00:59:05 2023
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #Number of eco nets is 0
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #Start global routing data preparation on Tue Sep  5 00:59:05 2023
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] ### build_merged_routing_blockage_rect_list starts on Tue Sep  5 00:59:05 2023 with memory = 950.22 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:950.4 MB, peak:1.0 GB
[09/05 00:59:05    163s] #Start routing resource analysis on Tue Sep  5 00:59:05 2023
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] ### init_is_bin_blocked starts on Tue Sep  5 00:59:05 2023 with memory = 950.44 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:950.4 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Sep  5 00:59:05 2023 with memory = 951.39 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:951.5 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### adjust_flow_cap starts on Tue Sep  5 00:59:05 2023 with memory = 951.50 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:951.5 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### adjust_partial_route_blockage starts on Tue Sep  5 00:59:05 2023 with memory = 951.50 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:951.5 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### set_via_blocked starts on Tue Sep  5 00:59:05 2023 with memory = 951.50 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:951.5 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### copy_flow starts on Tue Sep  5 00:59:05 2023 with memory = 951.50 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:951.5 MB, peak:1.0 GB
[09/05 00:59:05    163s] #Routing resource analysis is done on Tue Sep  5 00:59:05 2023
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] ### report_flow_cap starts on Tue Sep  5 00:59:05 2023 with memory = 951.50 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] #  Resource Analysis:
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/05 00:59:05    163s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/05 00:59:05    163s] #  --------------------------------------------------------------
[09/05 00:59:05    163s] #  metal1         H         293        1247        9579    75.39%
[09/05 00:59:05    163s] #  metal2         V         218        1047        9579    75.21%
[09/05 00:59:05    163s] #  metal3         H         293        1247        9579    74.67%
[09/05 00:59:05    163s] #  metal4         V         217        1048        9579    75.21%
[09/05 00:59:05    163s] #  metal5         H        1194         346        9579    18.30%
[09/05 00:59:05    163s] #  metal6         V         637         206        9579    18.33%
[09/05 00:59:05    163s] #  --------------------------------------------------------------
[09/05 00:59:05    163s] #  Total                   2854      62.38%       57474    56.19%
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:951.5 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### analyze_m2_tracks starts on Tue Sep  5 00:59:05 2023 with memory = 951.50 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:951.5 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### report_initial_resource starts on Tue Sep  5 00:59:05 2023 with memory = 951.51 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:951.5 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### mark_pg_pins_accessibility starts on Tue Sep  5 00:59:05 2023 with memory = 951.52 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:951.5 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### set_net_region starts on Tue Sep  5 00:59:05 2023 with memory = 951.52 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:951.5 MB, peak:1.0 GB
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #Global routing data preparation is done on Tue Sep  5 00:59:05 2023
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 951.53 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] ### prepare_level starts on Tue Sep  5 00:59:05 2023 with memory = 951.54 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### init level 1 starts on Tue Sep  5 00:59:05 2023 with memory = 951.55 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:951.6 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### Level 1 hgrid = 93 X 103
[09/05 00:59:05    163s] ### prepare_level_flow starts on Tue Sep  5 00:59:05 2023 with memory = 951.58 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:951.6 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:951.6 MB, peak:1.0 GB
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #Global routing initialization is done on Tue Sep  5 00:59:05 2023
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 951.59 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #start global routing iteration 1...
[09/05 00:59:05    163s] ### init_flow_edge starts on Tue Sep  5 00:59:05 2023 with memory = 951.64 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:954.6 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### routing at level 1 (topmost level) iter 0
[09/05 00:59:05    163s] ### measure_qor starts on Tue Sep  5 00:59:05 2023 with memory = 955.47 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### measure_congestion starts on Tue Sep  5 00:59:05 2023 with memory = 955.47 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:955.5 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:955.5 MB, peak:1.0 GB
[09/05 00:59:05    163s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.45 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #start global routing iteration 2...
[09/05 00:59:05    163s] ### routing at level 1 (topmost level) iter 1
[09/05 00:59:05    163s] ### measure_qor starts on Tue Sep  5 00:59:05 2023 with memory = 955.55 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### measure_congestion starts on Tue Sep  5 00:59:05 2023 with memory = 955.55 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:955.6 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:955.6 MB, peak:1.0 GB
[09/05 00:59:05    163s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.55 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] ### route_end starts on Tue Sep  5 00:59:05 2023 with memory = 955.56 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #Total number of trivial nets (e.g. < 2 pins) = 35 (skipped).
[09/05 00:59:05    163s] #Total number of routable nets = 230.
[09/05 00:59:05    163s] #Total number of nets in the design = 265.
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #230 routable nets have only global wires.
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #Routed nets constraints summary:
[09/05 00:59:05    163s] #-----------------------------
[09/05 00:59:05    163s] #        Rules   Unconstrained  
[09/05 00:59:05    163s] #-----------------------------
[09/05 00:59:05    163s] #      Default             230  
[09/05 00:59:05    163s] #-----------------------------
[09/05 00:59:05    163s] #        Total             230  
[09/05 00:59:05    163s] #-----------------------------
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #Routing constraints summary of the whole design:
[09/05 00:59:05    163s] #-----------------------------
[09/05 00:59:05    163s] #        Rules   Unconstrained  
[09/05 00:59:05    163s] #-----------------------------
[09/05 00:59:05    163s] #      Default             230  
[09/05 00:59:05    163s] #-----------------------------
[09/05 00:59:05    163s] #        Total             230  
[09/05 00:59:05    163s] #-----------------------------
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] ### cal_base_flow starts on Tue Sep  5 00:59:05 2023 with memory = 955.57 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### init_flow_edge starts on Tue Sep  5 00:59:05 2023 with memory = 955.57 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:955.7 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### cal_flow starts on Tue Sep  5 00:59:05 2023 with memory = 955.66 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:955.7 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:955.7 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### report_overcon starts on Tue Sep  5 00:59:05 2023 with memory = 955.68 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #                 OverCon       OverCon          
[09/05 00:59:05    163s] #                  #Gcell        #Gcell    %Gcell
[09/05 00:59:05    163s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[09/05 00:59:05    163s] #  ------------------------------------------------------------
[09/05 00:59:05    163s] #  metal1        0(0.00%)      0(0.00%)   (0.00%)     0.20  
[09/05 00:59:05    163s] #  metal2        2(0.08%)      1(0.04%)   (0.13%)     0.09  
[09/05 00:59:05    163s] #  metal3        0(0.00%)      0(0.00%)   (0.00%)     0.04  
[09/05 00:59:05    163s] #  metal4        0(0.00%)      0(0.00%)   (0.00%)     0.04  
[09/05 00:59:05    163s] #  metal5        0(0.00%)      0(0.00%)   (0.00%)     0.00  
[09/05 00:59:05    163s] #  metal6        0(0.00%)      0(0.00%)   (0.00%)     0.01  
[09/05 00:59:05    163s] #  ------------------------------------------------------------
[09/05 00:59:05    163s] #     Total      2(0.01%)      1(0.00%)   (0.01%)
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[09/05 00:59:05    163s] #  Overflow after GR: 0.00% H + 0.01% V
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:955.7 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### cal_base_flow starts on Tue Sep  5 00:59:05 2023 with memory = 955.69 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### init_flow_edge starts on Tue Sep  5 00:59:05 2023 with memory = 955.69 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:955.7 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### cal_flow starts on Tue Sep  5 00:59:05 2023 with memory = 955.69 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:955.7 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:955.7 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### export_cong_map starts on Tue Sep  5 00:59:05 2023 with memory = 955.70 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### PDZT_Export::export_cong_map starts on Tue Sep  5 00:59:05 2023 with memory = 955.82 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:955.8 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:955.8 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### import_cong_map starts on Tue Sep  5 00:59:05 2023 with memory = 955.83 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] #Hotspot report including placement blocked areas
[09/05 00:59:05    163s] OPERPROF: Starting HotSpotCal at level 1, MEM:1216.5M
[09/05 00:59:05    163s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/05 00:59:05    163s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[09/05 00:59:05    163s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/05 00:59:05    163s] [hotspot] |   metal1(H)    |              1.00 |              1.00 |    -8.97   -48.07    11.19   -27.91 |
[09/05 00:59:05    163s] [hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[09/05 00:59:05    163s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[09/05 00:59:05    163s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[09/05 00:59:05    163s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[09/05 00:59:05    163s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[09/05 00:59:05    163s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/05 00:59:05    163s] [hotspot] |      worst     | (metal1)     1.00 | (metal1)     1.00 |                                     |
[09/05 00:59:05    163s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/05 00:59:05    163s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[09/05 00:59:05    163s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/05 00:59:05    163s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/05 00:59:05    163s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[09/05 00:59:05    163s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/05 00:59:05    163s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:1216.5M
[09/05 00:59:05    163s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:955.9 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### update starts on Tue Sep  5 00:59:05 2023 with memory = 955.90 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] #Complete Global Routing.
[09/05 00:59:05    163s] #Total wire length = 14314 um.
[09/05 00:59:05    163s] #Total half perimeter of net bounding box = 13762 um.
[09/05 00:59:05    163s] #Total wire length on LAYER metal1 = 1420 um.
[09/05 00:59:05    163s] #Total wire length on LAYER metal2 = 6384 um.
[09/05 00:59:05    163s] #Total wire length on LAYER metal3 = 5099 um.
[09/05 00:59:05    163s] #Total wire length on LAYER metal4 = 1411 um.
[09/05 00:59:05    163s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:59:05    163s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:59:05    163s] #Total number of vias = 1343
[09/05 00:59:05    163s] #Up-Via Summary (total 1343):
[09/05 00:59:05    163s] #           
[09/05 00:59:05    163s] #-----------------------
[09/05 00:59:05    163s] # metal1            764
[09/05 00:59:05    163s] # metal2            480
[09/05 00:59:05    163s] # metal3             99
[09/05 00:59:05    163s] #-----------------------
[09/05 00:59:05    163s] #                  1343 
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] ### update cpu:00:00:00, real:00:00:00, mem:956.3 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### report_overcon starts on Tue Sep  5 00:59:05 2023 with memory = 956.34 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:956.3 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### report_overcon starts on Tue Sep  5 00:59:05 2023 with memory = 956.34 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] #Max overcon = 2 tracks.
[09/05 00:59:05    163s] #Total overcon = 0.01%.
[09/05 00:59:05    163s] #Worst layer Gcell overcon rate = 0.00%.
[09/05 00:59:05    163s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:956.3 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### route_end cpu:00:00:00, real:00:00:00, mem:956.4 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### global_route design signature (7): route=1845028759 net_attr=2130530023
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #Global routing statistics:
[09/05 00:59:05    163s] #Cpu time = 00:00:00
[09/05 00:59:05    163s] #Elapsed time = 00:00:00
[09/05 00:59:05    163s] #Increased memory = 6.02 (MB)
[09/05 00:59:05    163s] #Total memory = 955.93 (MB)
[09/05 00:59:05    163s] #Peak memory = 1033.04 (MB)
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #Finished global routing on Tue Sep  5 00:59:05 2023
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] ### Time Record (Global Routing) is uninstalled.
[09/05 00:59:05    163s] ### Time Record (Data Preparation) is installed.
[09/05 00:59:05    163s] ### Time Record (Data Preparation) is uninstalled.
[09/05 00:59:05    163s] ### track-assign external-init starts on Tue Sep  5 00:59:05 2023 with memory = 955.03 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### Time Record (Track Assignment) is installed.
[09/05 00:59:05    163s] ### Time Record (Track Assignment) is uninstalled.
[09/05 00:59:05    163s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:955.0 MB, peak:1.0 GB
[09/05 00:59:05    163s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.04 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### track-assign engine-init starts on Tue Sep  5 00:59:05 2023 with memory = 955.05 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] ### Time Record (Track Assignment) is installed.
[09/05 00:59:05    163s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:955.1 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### track-assign core-engine starts on Tue Sep  5 00:59:05 2023 with memory = 955.09 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] #Start Track Assignment.
[09/05 00:59:05    163s] #Done with 371 horizontal wires in 4 hboxes and 347 vertical wires in 3 hboxes.
[09/05 00:59:05    163s] #Done with 89 horizontal wires in 4 hboxes and 79 vertical wires in 3 hboxes.
[09/05 00:59:05    163s] #Done with 4 horizontal wires in 4 hboxes and 3 vertical wires in 3 hboxes.
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #Track assignment summary:
[09/05 00:59:05    163s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[09/05 00:59:05    163s] #------------------------------------------------------------------------
[09/05 00:59:05    163s] # metal1      1360.04 	  0.56%  	  0.00% 	  0.56%
[09/05 00:59:05    163s] # metal2      6305.60 	  0.02%  	  0.00% 	  0.00%
[09/05 00:59:05    163s] # metal3      4960.98 	  0.21%  	  0.00% 	  0.18%
[09/05 00:59:05    163s] # metal4      1403.92 	  0.00%  	  0.00% 	  0.00%
[09/05 00:59:05    163s] # metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[09/05 00:59:05    163s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[09/05 00:59:05    163s] #------------------------------------------------------------------------
[09/05 00:59:05    163s] # All       14030.54  	  0.13% 	  0.00% 	  0.00%
[09/05 00:59:05    163s] #Complete Track Assignment.
[09/05 00:59:05    163s] #Total wire length = 14787 um.
[09/05 00:59:05    163s] #Total half perimeter of net bounding box = 13762 um.
[09/05 00:59:05    163s] #Total wire length on LAYER metal1 = 1901 um.
[09/05 00:59:05    163s] #Total wire length on LAYER metal2 = 6290 um.
[09/05 00:59:05    163s] #Total wire length on LAYER metal3 = 5181 um.
[09/05 00:59:05    163s] #Total wire length on LAYER metal4 = 1415 um.
[09/05 00:59:05    163s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:59:05    163s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:59:05    163s] #Total number of vias = 1343
[09/05 00:59:05    163s] #Up-Via Summary (total 1343):
[09/05 00:59:05    163s] #           
[09/05 00:59:05    163s] #-----------------------
[09/05 00:59:05    163s] # metal1            764
[09/05 00:59:05    163s] # metal2            480
[09/05 00:59:05    163s] # metal3             99
[09/05 00:59:05    163s] #-----------------------
[09/05 00:59:05    163s] #                  1343 
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] ### track_assign design signature (10): route=746283113
[09/05 00:59:05    163s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:955.9 MB, peak:1.0 GB
[09/05 00:59:05    163s] ### Time Record (Track Assignment) is uninstalled.
[09/05 00:59:05    163s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.43 (MB), peak = 1033.04 (MB)
[09/05 00:59:05    163s] #
[09/05 00:59:05    163s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/05 00:59:05    163s] #Cpu time = 00:00:01
[09/05 00:59:05    163s] #Elapsed time = 00:00:01
[09/05 00:59:05    163s] #Increased memory = 16.84 (MB)
[09/05 00:59:05    163s] #Total memory = 955.44 (MB)
[09/05 00:59:05    163s] #Peak memory = 1033.04 (MB)
[09/05 00:59:05    163s] ### Time Record (Detail Routing) is installed.
[09/05 00:59:05    163s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:59:06    164s] #
[09/05 00:59:06    164s] #Start Detail Routing..
[09/05 00:59:06    164s] #start initial detail routing ...
[09/05 00:59:06    164s] ### Design has 0 dirty nets
[09/05 00:59:07    166s] #   number of violations = 2
[09/05 00:59:07    166s] #
[09/05 00:59:07    166s] #    By Layer and Type :
[09/05 00:59:07    166s] #	          Short   Totals
[09/05 00:59:07    166s] #	metal1        1        1
[09/05 00:59:07    166s] #	metal2        1        1
[09/05 00:59:07    166s] #	Totals        2        2
[09/05 00:59:07    166s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 960.90 (MB), peak = 1033.04 (MB)
[09/05 00:59:07    166s] #start 1st optimization iteration ...
[09/05 00:59:07    166s] #   number of violations = 0
[09/05 00:59:07    166s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.85 (MB), peak = 1033.04 (MB)
[09/05 00:59:07    166s] #Complete Detail Routing.
[09/05 00:59:07    166s] #Total wire length = 15113 um.
[09/05 00:59:07    166s] #Total half perimeter of net bounding box = 13762 um.
[09/05 00:59:07    166s] #Total wire length on LAYER metal1 = 2271 um.
[09/05 00:59:07    166s] #Total wire length on LAYER metal2 = 6796 um.
[09/05 00:59:07    166s] #Total wire length on LAYER metal3 = 4444 um.
[09/05 00:59:07    166s] #Total wire length on LAYER metal4 = 1602 um.
[09/05 00:59:07    166s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:59:07    166s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:59:07    166s] #Total number of vias = 1330
[09/05 00:59:07    166s] #Up-Via Summary (total 1330):
[09/05 00:59:07    166s] #           
[09/05 00:59:07    166s] #-----------------------
[09/05 00:59:07    166s] # metal1            780
[09/05 00:59:07    166s] # metal2            466
[09/05 00:59:07    166s] # metal3             84
[09/05 00:59:07    166s] #-----------------------
[09/05 00:59:07    166s] #                  1330 
[09/05 00:59:07    166s] #
[09/05 00:59:07    166s] #Total number of DRC violations = 0
[09/05 00:59:07    166s] ### Time Record (Detail Routing) is uninstalled.
[09/05 00:59:07    166s] #Cpu time = 00:00:02
[09/05 00:59:07    166s] #Elapsed time = 00:00:02
[09/05 00:59:07    166s] #Increased memory = 5.07 (MB)
[09/05 00:59:07    166s] #Total memory = 960.51 (MB)
[09/05 00:59:07    166s] #Peak memory = 1033.04 (MB)
[09/05 00:59:07    166s] ### Time Record (Antenna Fixing) is installed.
[09/05 00:59:07    166s] #
[09/05 00:59:07    166s] #start routing for process antenna violation fix ...
[09/05 00:59:07    166s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:59:08    166s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 961.90 (MB), peak = 1033.04 (MB)
[09/05 00:59:08    166s] #
[09/05 00:59:08    166s] #Total wire length = 15113 um.
[09/05 00:59:08    166s] #Total half perimeter of net bounding box = 13762 um.
[09/05 00:59:08    166s] #Total wire length on LAYER metal1 = 2271 um.
[09/05 00:59:08    166s] #Total wire length on LAYER metal2 = 6796 um.
[09/05 00:59:08    166s] #Total wire length on LAYER metal3 = 4444 um.
[09/05 00:59:08    166s] #Total wire length on LAYER metal4 = 1602 um.
[09/05 00:59:08    166s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:59:08    166s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:59:08    166s] #Total number of vias = 1330
[09/05 00:59:08    166s] #Up-Via Summary (total 1330):
[09/05 00:59:08    166s] #           
[09/05 00:59:08    166s] #-----------------------
[09/05 00:59:08    166s] # metal1            780
[09/05 00:59:08    166s] # metal2            466
[09/05 00:59:08    166s] # metal3             84
[09/05 00:59:08    166s] #-----------------------
[09/05 00:59:08    166s] #                  1330 
[09/05 00:59:08    166s] #
[09/05 00:59:08    166s] #Total number of DRC violations = 0
[09/05 00:59:08    166s] #Total number of process antenna violations = 0
[09/05 00:59:08    166s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:59:08    166s] #
[09/05 00:59:08    166s] #
[09/05 00:59:08    166s] #Total wire length = 15113 um.
[09/05 00:59:08    166s] #Total half perimeter of net bounding box = 13762 um.
[09/05 00:59:08    166s] #Total wire length on LAYER metal1 = 2271 um.
[09/05 00:59:08    166s] #Total wire length on LAYER metal2 = 6796 um.
[09/05 00:59:08    166s] #Total wire length on LAYER metal3 = 4444 um.
[09/05 00:59:08    166s] #Total wire length on LAYER metal4 = 1602 um.
[09/05 00:59:08    166s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:59:08    166s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:59:08    166s] #Total number of vias = 1330
[09/05 00:59:08    166s] #Up-Via Summary (total 1330):
[09/05 00:59:08    166s] #           
[09/05 00:59:08    166s] #-----------------------
[09/05 00:59:08    166s] # metal1            780
[09/05 00:59:08    166s] # metal2            466
[09/05 00:59:08    166s] # metal3             84
[09/05 00:59:08    166s] #-----------------------
[09/05 00:59:08    166s] #                  1330 
[09/05 00:59:08    166s] #
[09/05 00:59:08    166s] #Total number of DRC violations = 0
[09/05 00:59:08    166s] #Total number of process antenna violations = 0
[09/05 00:59:08    166s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:59:08    166s] #
[09/05 00:59:08    166s] ### Time Record (Antenna Fixing) is uninstalled.
[09/05 00:59:08    166s] ### Time Record (Post Route Wire Spreading) is installed.
[09/05 00:59:08    166s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:59:09    167s] #
[09/05 00:59:09    167s] #Start Post Route wire spreading..
[09/05 00:59:09    167s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:59:09    167s] #
[09/05 00:59:09    167s] #Start DRC checking..
[09/05 00:59:09    167s] #   number of violations = 0
[09/05 00:59:09    167s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.19 (MB), peak = 1033.04 (MB)
[09/05 00:59:09    167s] #CELL_VIEW alu_top_module,init has no DRC violation.
[09/05 00:59:09    167s] #Total number of DRC violations = 0
[09/05 00:59:09    167s] #Total number of process antenna violations = 0
[09/05 00:59:09    167s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:59:09    167s] #
[09/05 00:59:09    167s] #Start data preparation for wire spreading...
[09/05 00:59:09    167s] #
[09/05 00:59:09    167s] #Data preparation is done on Tue Sep  5 00:59:09 2023
[09/05 00:59:09    167s] #
[09/05 00:59:09    167s] ### track-assign engine-init starts on Tue Sep  5 00:59:09 2023 with memory = 962.19 (MB), peak = 1033.04 (MB)
[09/05 00:59:09    167s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:962.7 MB, peak:1.0 GB
[09/05 00:59:09    167s] #
[09/05 00:59:09    167s] #Start Post Route Wire Spread.
[09/05 00:59:09    167s] #Done with 96 horizontal wires in 7 hboxes and 90 vertical wires in 6 hboxes.
[09/05 00:59:09    167s] #Complete Post Route Wire Spread.
[09/05 00:59:09    167s] #
[09/05 00:59:09    167s] #Total wire length = 15312 um.
[09/05 00:59:09    167s] #Total half perimeter of net bounding box = 13762 um.
[09/05 00:59:09    167s] #Total wire length on LAYER metal1 = 2309 um.
[09/05 00:59:09    167s] #Total wire length on LAYER metal2 = 6865 um.
[09/05 00:59:09    167s] #Total wire length on LAYER metal3 = 4508 um.
[09/05 00:59:09    167s] #Total wire length on LAYER metal4 = 1628 um.
[09/05 00:59:09    167s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:59:09    167s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:59:09    167s] #Total number of vias = 1330
[09/05 00:59:09    167s] #Up-Via Summary (total 1330):
[09/05 00:59:09    167s] #           
[09/05 00:59:09    167s] #-----------------------
[09/05 00:59:09    167s] # metal1            780
[09/05 00:59:09    167s] # metal2            466
[09/05 00:59:09    167s] # metal3             84
[09/05 00:59:09    167s] #-----------------------
[09/05 00:59:09    167s] #                  1330 
[09/05 00:59:09    167s] #
[09/05 00:59:09    167s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:59:09    167s] #
[09/05 00:59:09    167s] #Start DRC checking..
[09/05 00:59:09    168s] #   number of violations = 0
[09/05 00:59:09    168s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.29 (MB), peak = 1033.04 (MB)
[09/05 00:59:09    168s] #CELL_VIEW alu_top_module,init has no DRC violation.
[09/05 00:59:09    168s] #Total number of DRC violations = 0
[09/05 00:59:09    168s] #Total number of process antenna violations = 0
[09/05 00:59:09    168s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:59:09    168s] #   number of violations = 0
[09/05 00:59:09    168s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.29 (MB), peak = 1033.04 (MB)
[09/05 00:59:09    168s] #CELL_VIEW alu_top_module,init has no DRC violation.
[09/05 00:59:09    168s] #Total number of DRC violations = 0
[09/05 00:59:09    168s] #Total number of process antenna violations = 0
[09/05 00:59:09    168s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:59:09    168s] #Post Route wire spread is done.
[09/05 00:59:09    168s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/05 00:59:09    168s] #Total wire length = 15312 um.
[09/05 00:59:09    168s] #Total half perimeter of net bounding box = 13762 um.
[09/05 00:59:09    168s] #Total wire length on LAYER metal1 = 2309 um.
[09/05 00:59:09    168s] #Total wire length on LAYER metal2 = 6865 um.
[09/05 00:59:09    168s] #Total wire length on LAYER metal3 = 4508 um.
[09/05 00:59:09    168s] #Total wire length on LAYER metal4 = 1628 um.
[09/05 00:59:09    168s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:59:09    168s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:59:09    168s] #Total number of vias = 1330
[09/05 00:59:09    168s] #Up-Via Summary (total 1330):
[09/05 00:59:09    168s] #           
[09/05 00:59:09    168s] #-----------------------
[09/05 00:59:09    168s] # metal1            780
[09/05 00:59:09    168s] # metal2            466
[09/05 00:59:09    168s] # metal3             84
[09/05 00:59:09    168s] #-----------------------
[09/05 00:59:09    168s] #                  1330 
[09/05 00:59:09    168s] #
[09/05 00:59:09    168s] #detailRoute Statistics:
[09/05 00:59:09    168s] #Cpu time = 00:00:04
[09/05 00:59:09    168s] #Elapsed time = 00:00:04
[09/05 00:59:09    168s] #Increased memory = 5.51 (MB)
[09/05 00:59:09    168s] #Total memory = 960.95 (MB)
[09/05 00:59:09    168s] #Peak memory = 1033.04 (MB)
[09/05 00:59:09    168s] ### global_detail_route design signature (33): route=671710766 flt_obj=0 vio=1905142130 shield_wire=1
[09/05 00:59:09    168s] ### Time Record (DB Export) is installed.
[09/05 00:59:09    168s] ### export design design signature (34): route=671710766 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1540294211 dirty_area=0, del_dirty_area=0 cell=1715418465 placement=351657124 pin_access=1549635315
[09/05 00:59:09    168s] ### Time Record (DB Export) is uninstalled.
[09/05 00:59:09    168s] ### Time Record (Post Callback) is installed.
[09/05 00:59:09    168s] ### Time Record (Post Callback) is uninstalled.
[09/05 00:59:09    168s] #
[09/05 00:59:09    168s] #globalDetailRoute statistics:
[09/05 00:59:09    168s] #Cpu time = 00:00:05
[09/05 00:59:09    168s] #Elapsed time = 00:00:05
[09/05 00:59:09    168s] #Increased memory = 1.33 (MB)
[09/05 00:59:09    168s] #Total memory = 967.73 (MB)
[09/05 00:59:09    168s] #Peak memory = 1033.04 (MB)
[09/05 00:59:09    168s] #Number of warnings = 52
[09/05 00:59:09    168s] #Total number of warnings = 74
[09/05 00:59:09    168s] #Number of fails = 0
[09/05 00:59:09    168s] #Total number of fails = 0
[09/05 00:59:09    168s] #Complete globalDetailRoute on Tue Sep  5 00:59:09 2023
[09/05 00:59:09    168s] #
[09/05 00:59:09    168s] ### import design signature (35): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1549635315
[09/05 00:59:09    168s] ### Time Record (globalDetailRoute) is uninstalled.
[09/05 00:59:10    168s] #Default setup view is reset to setup.
[09/05 00:59:10    168s] #Default setup view is reset to setup.
[09/05 00:59:10    168s] #routeDesign: cpu time = 00:00:05, elapsed time = 00:00:06, memory = 945.03 (MB), peak = 1033.04 (MB)
[09/05 00:59:10    168s] 
[09/05 00:59:10    168s] *** Summary of all messages that are not suppressed in this session:
[09/05 00:59:10    168s] Severity  ID               Count  Summary                                  
[09/05 00:59:10    168s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/05 00:59:10    168s] *** Message Summary: 1 warning(s), 0 error(s)
[09/05 00:59:10    168s] 
[09/05 00:59:10    168s] ### Time Record (routeDesign) is uninstalled.
[09/05 00:59:10    168s] ### 
[09/05 00:59:10    168s] ###   Scalability Statistics
[09/05 00:59:10    168s] ### 
[09/05 00:59:10    168s] ### --------------------------------+----------------+----------------+----------------+
[09/05 00:59:10    168s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/05 00:59:10    168s] ### --------------------------------+----------------+----------------+----------------+
[09/05 00:59:10    168s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/05 00:59:10    168s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/05 00:59:10    168s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/05 00:59:10    168s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/05 00:59:10    168s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/05 00:59:10    168s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[09/05 00:59:10    168s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[09/05 00:59:10    168s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/05 00:59:10    168s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/05 00:59:10    168s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[09/05 00:59:10    168s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[09/05 00:59:10    168s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[09/05 00:59:10    168s] ###   Entire Command                |        00:00:05|        00:00:06|             0.9|
[09/05 00:59:10    168s] ### --------------------------------+----------------+----------------+----------------+
[09/05 00:59:10    168s] ### 
[09/05 00:59:32    172s] <CMD> getMultiCpuUsage -localCpu
[09/05 00:59:32    172s] <CMD> get_verify_drc_mode -disable_rules -quiet
[09/05 00:59:32    172s] <CMD> get_verify_drc_mode -quiet -area
[09/05 00:59:32    172s] <CMD> get_verify_drc_mode -quiet -layer_range
[09/05 00:59:32    172s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[09/05 00:59:32    172s] <CMD> get_verify_drc_mode -check_only -quiet
[09/05 00:59:32    172s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[09/05 00:59:32    172s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[09/05 00:59:32    172s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[09/05 00:59:32    172s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[09/05 00:59:32    172s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[09/05 00:59:32    172s] <CMD> get_verify_drc_mode -limit -quiet
[09/05 00:59:35    172s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report alu_top_module.drc.rpt -limit 1000
[09/05 00:59:35    172s] <CMD> verify_drc
[09/05 00:59:35    172s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[09/05 00:59:35    172s] #-report alu_top_module.drc.rpt          # string, default="", user setting
[09/05 00:59:35    172s]  *** Starting Verify DRC (MEM: 1215.9) ***
[09/05 00:59:35    172s] 
[09/05 00:59:35    172s]   VERIFY DRC ...... Starting Verification
[09/05 00:59:35    172s]   VERIFY DRC ...... Initializing
[09/05 00:59:35    172s]   VERIFY DRC ...... Deleting Existing Violations
[09/05 00:59:35    172s]   VERIFY DRC ...... Creating Sub-Areas
[09/05 00:59:35    172s]   VERIFY DRC ...... Using new threading
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area: {-392.000 -431.100 -127.040 -212.220} 1 of 12
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area: {-127.040 -431.100 137.920 -212.220} 2 of 12
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area: {137.920 -431.100 392.000 -212.220} 3 of 12
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area: {-392.000 -212.220 -127.040 6.660} 4 of 12
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area: {-127.040 -212.220 137.920 6.660} 5 of 12
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area: {137.920 -212.220 392.000 6.660} 6 of 12
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area: {-392.000 6.660 -127.040 225.540} 7 of 12
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area: {-127.040 6.660 137.920 225.540} 8 of 12
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area: {137.920 6.660 392.000 225.540} 9 of 12
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area: {-392.000 225.540 -127.040 431.100} 10 of 12
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area: {-127.040 225.540 137.920 431.100} 11 of 12
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area: {137.920 225.540 392.000 431.100} 12 of 12
[09/05 00:59:35    172s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[09/05 00:59:35    172s] 
[09/05 00:59:35    172s]   Verification Complete : 0 Viols.
[09/05 00:59:35    172s] 
[09/05 00:59:35    172s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 1.0M) ***
[09/05 00:59:35    172s] 
[09/05 00:59:35    172s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[09/05 01:01:18    190s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[09/05 01:01:18    190s] VERIFY_CONNECTIVITY use new engine.
[09/05 01:01:18    190s] 
[09/05 01:01:18    190s] ******** Start: VERIFY CONNECTIVITY ********
[09/05 01:01:18    190s] Start Time: Tue Sep  5 01:01:18 2023
[09/05 01:01:18    190s] 
[09/05 01:01:18    190s] Design Name: alu_top_module
[09/05 01:01:18    190s] Database Units: 1000
[09/05 01:01:18    190s] Design Boundary: (-392.0000, -431.1000) (392.0000, 431.1000)
[09/05 01:01:18    190s] Error Limit = 1000; Warning Limit = 50
[09/05 01:01:18    190s] Check all nets
[09/05 01:01:18    190s] Net GND: dangling Wire.
[09/05 01:01:18    190s] 
[09/05 01:01:18    190s] Begin Summary 
[09/05 01:01:18    190s]     5 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[09/05 01:01:18    190s]     5 total info(s) created.
[09/05 01:01:18    190s] End Summary
[09/05 01:01:18    190s] 
[09/05 01:01:18    190s] End Time: Tue Sep  5 01:01:18 2023
[09/05 01:01:18    190s] Time Elapsed: 0:00:00.0
[09/05 01:01:18    190s] 
[09/05 01:01:18    190s] ******** End: VERIFY CONNECTIVITY ********
[09/05 01:01:18    190s]   Verification Complete : 5 Viols.  0 Wrngs.
[09/05 01:01:18    190s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[09/05 01:01:18    190s] 
[09/05 01:01:39    194s] <CMD> zoomBox -564.89300 -181.97600 481.53000 313.10600
[09/05 01:01:40    194s] <CMD> zoomBox -336.56000 -29.42800 209.68200 229.00900
[09/05 01:01:41    194s] <CMD> zoomBox -240.34000 34.85700 95.12200 193.57000
[09/05 01:01:42    194s] <CMD> zoomBox -167.14100 83.76000 7.97400 166.61000
[09/05 01:01:44    195s] <CMD> zoomBox -144.95900 98.58000 -18.43700 158.44000
[09/05 01:01:45    195s] <CMD> zoomBox -104.57400 125.89300 -48.43400 152.45400
[09/05 01:01:47    195s] <CMD> zoomBox -89.17800 136.30600 -59.87000 150.17200
[09/05 01:01:50    196s] <CMD> zoomBox -116.95200 117.52200 -39.24200 154.28800
[09/05 01:01:51    196s] <CMD> zoomBox -190.59100 67.71800 15.45500 165.20200
[09/05 01:02:02    198s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[09/05 01:02:02    198s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[09/05 01:02:02    198s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/05 01:02:02    198s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/05 01:02:02    198s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[09/05 01:02:02    198s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[09/05 01:02:02    198s] Running Native NanoRoute ...
[09/05 01:02:02    198s] <CMD> routeDesign -globalDetail
[09/05 01:02:02    198s] ### Time Record (routeDesign) is installed.
[09/05 01:02:02    198s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 948.75 (MB), peak = 1033.04 (MB)
[09/05 01:02:02    198s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/05 01:02:02    198s] **INFO: User settings:
[09/05 01:02:02    198s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[09/05 01:02:02    198s] setNanoRouteMode -extractThirdPartyCompatible                   false
[09/05 01:02:02    198s] setNanoRouteMode -grouteExpTdStdDelay                           53.6
[09/05 01:02:02    198s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[09/05 01:02:02    198s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[09/05 01:02:02    198s] setNanoRouteMode -routeWithSiDriven                             false
[09/05 01:02:02    198s] setNanoRouteMode -routeWithTimingDriven                         false
[09/05 01:02:02    198s] setNanoRouteMode -timingEngine                                  {}
[09/05 01:02:02    198s] setExtractRCMode -engine                                        preRoute
[09/05 01:02:02    198s] setDelayCalMode -enable_high_fanout                             true
[09/05 01:02:02    198s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/05 01:02:02    198s] setDelayCalMode -engine                                         aae
[09/05 01:02:02    198s] setDelayCalMode -ignoreNetLoad                                  false
[09/05 01:02:02    198s] setSIMode -separate_delta_delay_on_data                         true
[09/05 01:02:02    198s] 
[09/05 01:02:02    198s] #**INFO: setDesignMode -flowEffort standard
[09/05 01:02:02    198s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/05 01:02:02    198s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/05 01:02:02    198s] OPERPROF: Starting checkPlace at level 1, MEM:1213.9M
[09/05 01:02:02    198s] All LLGs are deleted
[09/05 01:02:02    198s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1213.9M
[09/05 01:02:02    198s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1213.9M
[09/05 01:02:02    198s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1213.9M
[09/05 01:02:02    198s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1213.9M
[09/05 01:02:02    198s] Core basic site is core_5040
[09/05 01:02:02    198s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 01:02:02    198s] SiteArray: use 131,072 bytes
[09/05 01:02:02    198s] SiteArray: current memory after site array memory allocation 1213.9M
[09/05 01:02:02    198s] SiteArray: FP blocked sites are writable
[09/05 01:02:02    198s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.005, MEM:1213.9M
[09/05 01:02:02    198s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.005, MEM:1213.9M
[09/05 01:02:02    198s] Begin checking placement ... (start mem=1213.9M, init mem=1213.9M)
[09/05 01:02:02    198s] 
[09/05 01:02:02    198s] Running CheckPlace using 1 thread in normal mode...
[09/05 01:02:02    198s] 
[09/05 01:02:02    198s] ...checkPlace normal is done!
[09/05 01:02:02    198s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1213.9M
[09/05 01:02:02    198s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1213.9M
[09/05 01:02:02    198s] *info: Placed = 207           
[09/05 01:02:02    198s] *info: Unplaced = 0           
[09/05 01:02:02    198s] Placement Density:5.03%(3381/67252)
[09/05 01:02:02    198s] Placement Density (including fixed std cells):5.03%(3381/67252)
[09/05 01:02:02    198s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1213.9M
[09/05 01:02:02    198s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1213.9M
[09/05 01:02:02    198s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1213.9M)
[09/05 01:02:02    198s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.012, MEM:1213.9M
[09/05 01:02:02    198s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/05 01:02:02    198s] 
[09/05 01:02:02    198s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/05 01:02:02    198s] *** Changed status on (0) nets in Clock.
[09/05 01:02:02    198s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1213.9M) ***
[09/05 01:02:02    198s] 
[09/05 01:02:02    198s] globalDetailRoute
[09/05 01:02:02    198s] 
[09/05 01:02:02    198s] ### Time Record (globalDetailRoute) is installed.
[09/05 01:02:02    198s] #Start globalDetailRoute on Tue Sep  5 01:02:02 2023
[09/05 01:02:02    198s] #
[09/05 01:02:02    198s] ### Time Record (Pre Callback) is installed.
[09/05 01:02:02    198s] Saved RC grid cleaned up.
[09/05 01:02:02    198s] ### Time Record (Pre Callback) is uninstalled.
[09/05 01:02:02    198s] ### Time Record (DB Import) is installed.
[09/05 01:02:02    198s] ### Time Record (Timing Data Generation) is installed.
[09/05 01:02:02    198s] #Warning: design is detail-routed. Trial route is skipped!
[09/05 01:02:02    198s] ### Time Record (Timing Data Generation) is uninstalled.
[09/05 01:02:02    198s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 01:02:02    198s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 01:02:02    198s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 01:02:02    198s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 01:02:02    198s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 01:02:02    198s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 01:02:02    198s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 01:02:02    198s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 01:02:02    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[7] of net result_out_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:02:02    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[6] of net result_out_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:02:02    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[5] of net result_out_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:02:02    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[4] of net result_out_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:02:02    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[3] of net result_out_out[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:02:02    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[2] of net result_out_out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:02:02    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[1] of net result_out_out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:02:02    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[0] of net result_out_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:02:02    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_carry_out of net flag_carry_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:02:02    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_zero_out of net flag_zero_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:02:02    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[7] of net A_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:02:02    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[6] of net A_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:02:02    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[5] of net A_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:02:02    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[4] of net A_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:02:02    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[3] of net A_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:02:02    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[2] of net A_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:02:02    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[1] of net A_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:02:02    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[0] of net A_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:02:02    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[7] of net B_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:02:02    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[6] of net B_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:02:02    198s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/05 01:02:02    198s] #To increase the message display limit, refer to the product command reference manual.
[09/05 01:02:02    198s] ### Net info: total nets: 265
[09/05 01:02:02    198s] ### Net info: dirty nets: 0
[09/05 01:02:02    198s] ### Net info: marked as disconnected nets: 0
[09/05 01:02:02    198s] #num needed restored net=0
[09/05 01:02:02    198s] #need_extraction net=0 (total=265)
[09/05 01:02:02    198s] ### Net info: fully routed nets: 230
[09/05 01:02:02    198s] ### Net info: trivial (< 2 pins) nets: 35
[09/05 01:02:02    198s] ### Net info: unrouted nets: 0
[09/05 01:02:02    198s] ### Net info: re-extraction nets: 0
[09/05 01:02:02    198s] ### Net info: ignored nets: 0
[09/05 01:02:02    198s] ### Net info: skip routing nets: 0
[09/05 01:02:02    198s] #WARNING (NRDB-51) SPECIAL_NET GNDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[09/05 01:02:02    198s] #WARNING (NRDB-51) SPECIAL_NET VDDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[09/05 01:02:02    198s] #WARNING (NRDB-733) PIN A_in[0] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:02:02    198s] #WARNING (NRDB-733) PIN A_in[1] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:02:02    198s] #WARNING (NRDB-733) PIN A_in[2] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:02:02    198s] #WARNING (NRDB-733) PIN A_in[3] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:02:02    198s] #WARNING (NRDB-733) PIN A_in[4] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:02:02    198s] #WARNING (NRDB-733) PIN A_in[5] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:02:02    198s] #WARNING (NRDB-733) PIN A_in[6] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:02:02    198s] #WARNING (NRDB-733) PIN A_in[7] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:02:02    198s] #WARNING (NRDB-733) PIN B_in[0] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:02:02    198s] #WARNING (NRDB-733) PIN B_in[1] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:02:02    198s] #WARNING (NRDB-733) PIN B_in[2] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:02:02    198s] #WARNING (NRDB-733) PIN B_in[3] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:02:02    198s] #WARNING (NRDB-733) PIN B_in[4] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:02:02    198s] #WARNING (NRDB-733) PIN B_in[5] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:02:02    198s] #WARNING (NRDB-733) PIN B_in[6] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:02:02    198s] #WARNING (NRDB-733) PIN B_in[7] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:02:02    198s] #WARNING (NRDB-733) PIN clk_in in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:02:02    198s] #WARNING (NRDB-733) PIN en_in in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:02:02    198s] #WARNING (NRDB-733) PIN flag_carry_out in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:02:02    198s] #WARNING (NRDB-733) PIN flag_zero_out in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:02:02    198s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/05 01:02:02    198s] #To increase the message display limit, refer to the product command reference manual.
[09/05 01:02:02    198s] ### import design signature (36): route=2007477125 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=2053006052 dirty_area=0, del_dirty_area=0 cell=1715418465 placement=351657124 pin_access=1549635315
[09/05 01:02:02    198s] ### Time Record (DB Import) is uninstalled.
[09/05 01:02:02    198s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/05 01:02:02    198s] #RTESIG:78da8dcfc16ec2300c06e09d790acb70e8a4c11227a1e91589eb98d0b62bca442895ba04
[09/05 01:02:02    198s] #       25ee616fbfb05d299d4f96fcc9f63f5f7c6cf7802456522c2f42e88384973d9546aaa520
[09/05 01:02:02    198s] #       a59f491ccae87d83b3f962f7faa61a0b02aa2eb06f7d7a8221fb04d93377a17dfc236bb2
[09/05 01:02:02    198s] #       806ee08850b14fc1a5ef9bce1a8293ebb387ea33c6fea6914a49306ab516d782ead447c7
[09/05 01:02:02    198s] #       23d218e034dcdda6494d9f344480e7ae3d97ff33a73219718d02ccecc2d1a563b13e0c5f
[09/05 01:02:02    198s] #       6352038618fc5d555b3919a06e6ac0df0413cf59a3a7935a53ff03351270f4dac30f6e83
[09/05 01:02:02    198s] #       acd8
[09/05 01:02:02    198s] #
[09/05 01:02:02    198s] ### Time Record (Data Preparation) is installed.
[09/05 01:02:02    198s] #RTESIG:78da8dd03d8fc2300c06e09bf9155660e8497c244e42d315891510babb15e54428954a82
[09/05 01:02:02    198s] #       1277b87f7f01564ac914c98ffcda1e4f7ed67b60c8e782cfae9cab8380cd1ef347c81947
[09/05 01:02:02    198s] #       a916c80fb9f4bd62a3f164bbfb9295010e45e3c9d52e4ea14b2e4272448daf3f1f648906
[09/05 01:02:02    198s] #       98ed283028c8456fe3df536734c2c9b6c941f11b42fbd408290568395ff2db83e2d4064b
[09/05 01:02:02    198s] #       3d526ba0d8bdeca6500e476a4460e7a63ee7f913c55ce971950496c8faa38dc76c9def2e
[09/05 01:02:02    198s] #       7d5201f3c1bb97ea7eb7fb7403c1a511839b9655f95e33a3d5f0498c2edf409500d69bf6
[09/05 01:02:02    198s] #       f10f2d54b98d
[09/05 01:02:02    198s] #
[09/05 01:02:02    198s] ### Time Record (Data Preparation) is uninstalled.
[09/05 01:02:02    198s] ### Time Record (Data Preparation) is installed.
[09/05 01:02:02    198s] #Start routing data preparation on Tue Sep  5 01:02:02 2023
[09/05 01:02:02    198s] #
[09/05 01:02:02    198s] #Minimum voltage of a net in the design = 0.000.
[09/05 01:02:02    198s] #Maximum voltage of a net in the design = 1.980.
[09/05 01:02:02    198s] #Voltage range [1.620 - 1.980] has 3 nets.
[09/05 01:02:02    198s] #Voltage range [0.000 - 1.980] has 259 nets.
[09/05 01:02:02    198s] #Voltage range [0.000 - 0.000] has 3 nets.
[09/05 01:02:02    198s] ### Time Record (Cell Pin Access) is installed.
[09/05 01:02:02    198s] ### Time Record (Cell Pin Access) is uninstalled.
[09/05 01:02:02    198s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[09/05 01:02:02    198s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[09/05 01:02:02    198s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/05 01:02:02    198s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[09/05 01:02:02    198s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/05 01:02:02    198s] # metal6       V   Track-Pitch = 0.9300    Line-2-Via Pitch = 0.8800
[09/05 01:02:02    198s] #Monitoring time of adding inner blkg by smac
[09/05 01:02:02    198s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 953.14 (MB), peak = 1033.04 (MB)
[09/05 01:02:02    198s] #Regenerating Ggrids automatically.
[09/05 01:02:02    198s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[09/05 01:02:02    198s] #Using automatically generated G-grids.
[09/05 01:02:02    198s] #Done routing data preparation.
[09/05 01:02:02    198s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 953.14 (MB), peak = 1033.04 (MB)
[09/05 01:02:02    198s] #
[09/05 01:02:02    198s] #Finished routing data preparation on Tue Sep  5 01:02:02 2023
[09/05 01:02:02    198s] #
[09/05 01:02:02    198s] #Cpu time = 00:00:00
[09/05 01:02:02    198s] #Elapsed time = 00:00:00
[09/05 01:02:02    198s] #Increased memory = 3.82 (MB)
[09/05 01:02:02    198s] #Total memory = 953.14 (MB)
[09/05 01:02:02    198s] #Peak memory = 1033.04 (MB)
[09/05 01:02:02    198s] #
[09/05 01:02:02    198s] ### Time Record (Data Preparation) is uninstalled.
[09/05 01:02:02    198s] ### Time Record (Global Routing) is installed.
[09/05 01:02:02    198s] #
[09/05 01:02:02    198s] #Start global routing on Tue Sep  5 01:02:02 2023
[09/05 01:02:02    198s] #
[09/05 01:02:02    198s] #
[09/05 01:02:02    198s] #Start global routing initialization on Tue Sep  5 01:02:02 2023
[09/05 01:02:02    198s] #
[09/05 01:02:02    198s] #WARNING (NRGR-22) Design is already detail routed.
[09/05 01:02:02    198s] ### Time Record (Global Routing) is uninstalled.
[09/05 01:02:02    198s] ### Time Record (Data Preparation) is installed.
[09/05 01:02:02    198s] ### Time Record (Data Preparation) is uninstalled.
[09/05 01:02:02    198s] ### track-assign external-init starts on Tue Sep  5 01:02:02 2023 with memory = 953.14 (MB), peak = 1033.04 (MB)
[09/05 01:02:02    198s] ### Time Record (Track Assignment) is installed.
[09/05 01:02:02    198s] ### Time Record (Track Assignment) is uninstalled.
[09/05 01:02:02    198s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:953.1 MB, peak:1.0 GB
[09/05 01:02:02    198s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/05 01:02:02    198s] #Cpu time = 00:00:00
[09/05 01:02:02    198s] #Elapsed time = 00:00:00
[09/05 01:02:02    198s] #Increased memory = 3.82 (MB)
[09/05 01:02:02    198s] #Total memory = 953.14 (MB)
[09/05 01:02:02    198s] #Peak memory = 1033.04 (MB)
[09/05 01:02:02    198s] ### Time Record (Detail Routing) is installed.
[09/05 01:02:02    198s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 01:02:03    199s] #
[09/05 01:02:03    199s] #Start Detail Routing..
[09/05 01:02:03    199s] #start 1st optimization iteration ...
[09/05 01:02:03    199s] #   number of violations = 0
[09/05 01:02:03    199s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 954.52 (MB), peak = 1033.04 (MB)
[09/05 01:02:03    199s] #Complete Detail Routing.
[09/05 01:02:03    199s] #Total wire length = 15312 um.
[09/05 01:02:03    199s] #Total half perimeter of net bounding box = 13762 um.
[09/05 01:02:03    199s] #Total wire length on LAYER metal1 = 2309 um.
[09/05 01:02:03    199s] #Total wire length on LAYER metal2 = 6865 um.
[09/05 01:02:03    199s] #Total wire length on LAYER metal3 = 4508 um.
[09/05 01:02:03    199s] #Total wire length on LAYER metal4 = 1628 um.
[09/05 01:02:03    199s] #Total wire length on LAYER metal5 = 0 um.
[09/05 01:02:03    199s] #Total wire length on LAYER metal6 = 0 um.
[09/05 01:02:03    199s] #Total number of vias = 1330
[09/05 01:02:03    199s] #Up-Via Summary (total 1330):
[09/05 01:02:03    199s] #           
[09/05 01:02:03    199s] #-----------------------
[09/05 01:02:03    199s] # metal1            780
[09/05 01:02:03    199s] # metal2            466
[09/05 01:02:03    199s] # metal3             84
[09/05 01:02:03    199s] #-----------------------
[09/05 01:02:03    199s] #                  1330 
[09/05 01:02:03    199s] #
[09/05 01:02:03    199s] #Total number of DRC violations = 0
[09/05 01:02:03    199s] ### Time Record (Detail Routing) is uninstalled.
[09/05 01:02:03    199s] #Cpu time = 00:00:01
[09/05 01:02:03    199s] #Elapsed time = 00:00:01
[09/05 01:02:03    199s] #Increased memory = 0.02 (MB)
[09/05 01:02:03    199s] #Total memory = 953.17 (MB)
[09/05 01:02:03    199s] #Peak memory = 1033.04 (MB)
[09/05 01:02:03    199s] ### Time Record (Antenna Fixing) is installed.
[09/05 01:02:03    199s] #
[09/05 01:02:03    199s] #start routing for process antenna violation fix ...
[09/05 01:02:03    199s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 01:02:03    199s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 954.52 (MB), peak = 1033.04 (MB)
[09/05 01:02:03    199s] #
[09/05 01:02:03    199s] #Total wire length = 15312 um.
[09/05 01:02:03    199s] #Total half perimeter of net bounding box = 13762 um.
[09/05 01:02:03    199s] #Total wire length on LAYER metal1 = 2309 um.
[09/05 01:02:03    199s] #Total wire length on LAYER metal2 = 6865 um.
[09/05 01:02:03    199s] #Total wire length on LAYER metal3 = 4508 um.
[09/05 01:02:03    199s] #Total wire length on LAYER metal4 = 1628 um.
[09/05 01:02:03    199s] #Total wire length on LAYER metal5 = 0 um.
[09/05 01:02:03    199s] #Total wire length on LAYER metal6 = 0 um.
[09/05 01:02:03    199s] #Total number of vias = 1330
[09/05 01:02:03    199s] #Up-Via Summary (total 1330):
[09/05 01:02:03    199s] #           
[09/05 01:02:03    199s] #-----------------------
[09/05 01:02:03    199s] # metal1            780
[09/05 01:02:03    199s] # metal2            466
[09/05 01:02:03    199s] # metal3             84
[09/05 01:02:03    199s] #-----------------------
[09/05 01:02:03    199s] #                  1330 
[09/05 01:02:03    199s] #
[09/05 01:02:03    199s] #Total number of DRC violations = 0
[09/05 01:02:03    199s] #Total number of process antenna violations = 0
[09/05 01:02:03    199s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 01:02:03    199s] #
[09/05 01:02:03    199s] #
[09/05 01:02:03    199s] #Total wire length = 15312 um.
[09/05 01:02:03    199s] #Total half perimeter of net bounding box = 13762 um.
[09/05 01:02:03    199s] #Total wire length on LAYER metal1 = 2309 um.
[09/05 01:02:03    199s] #Total wire length on LAYER metal2 = 6865 um.
[09/05 01:02:03    199s] #Total wire length on LAYER metal3 = 4508 um.
[09/05 01:02:03    199s] #Total wire length on LAYER metal4 = 1628 um.
[09/05 01:02:03    199s] #Total wire length on LAYER metal5 = 0 um.
[09/05 01:02:03    199s] #Total wire length on LAYER metal6 = 0 um.
[09/05 01:02:03    199s] #Total number of vias = 1330
[09/05 01:02:03    199s] #Up-Via Summary (total 1330):
[09/05 01:02:03    199s] #           
[09/05 01:02:03    199s] #-----------------------
[09/05 01:02:03    199s] # metal1            780
[09/05 01:02:03    199s] # metal2            466
[09/05 01:02:03    199s] # metal3             84
[09/05 01:02:03    199s] #-----------------------
[09/05 01:02:03    199s] #                  1330 
[09/05 01:02:03    199s] #
[09/05 01:02:03    199s] #Total number of DRC violations = 0
[09/05 01:02:03    199s] #Total number of process antenna violations = 0
[09/05 01:02:03    199s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 01:02:03    199s] #
[09/05 01:02:03    199s] ### Time Record (Antenna Fixing) is uninstalled.
[09/05 01:02:03    199s] ### Time Record (Post Route Wire Spreading) is installed.
[09/05 01:02:03    199s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 01:02:04    200s] #
[09/05 01:02:04    200s] #Start Post Route wire spreading..
[09/05 01:02:04    200s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 01:02:04    200s] #
[09/05 01:02:04    200s] #Start DRC checking..
[09/05 01:02:04    200s] #   number of violations = 0
[09/05 01:02:04    200s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.71 (MB), peak = 1033.04 (MB)
[09/05 01:02:04    200s] #CELL_VIEW alu_top_module,init has no DRC violation.
[09/05 01:02:04    200s] #Total number of DRC violations = 0
[09/05 01:02:04    200s] #Total number of process antenna violations = 0
[09/05 01:02:04    200s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 01:02:04    200s] #
[09/05 01:02:04    200s] #Start data preparation for wire spreading...
[09/05 01:02:04    200s] #
[09/05 01:02:04    200s] #Data preparation is done on Tue Sep  5 01:02:04 2023
[09/05 01:02:04    200s] #
[09/05 01:02:04    200s] ### track-assign engine-init starts on Tue Sep  5 01:02:04 2023 with memory = 955.71 (MB), peak = 1033.04 (MB)
[09/05 01:02:04    200s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:956.3 MB, peak:1.0 GB
[09/05 01:02:04    200s] #
[09/05 01:02:04    200s] #Start Post Route Wire Spread.
[09/05 01:02:04    200s] #Done with 16 horizontal wires in 7 hboxes and 21 vertical wires in 6 hboxes.
[09/05 01:02:04    200s] #Complete Post Route Wire Spread.
[09/05 01:02:04    200s] #
[09/05 01:02:04    200s] #Total wire length = 15336 um.
[09/05 01:02:04    200s] #Total half perimeter of net bounding box = 13762 um.
[09/05 01:02:04    200s] #Total wire length on LAYER metal1 = 2309 um.
[09/05 01:02:04    200s] #Total wire length on LAYER metal2 = 6880 um.
[09/05 01:02:04    200s] #Total wire length on LAYER metal3 = 4513 um.
[09/05 01:02:04    200s] #Total wire length on LAYER metal4 = 1633 um.
[09/05 01:02:04    200s] #Total wire length on LAYER metal5 = 0 um.
[09/05 01:02:04    200s] #Total wire length on LAYER metal6 = 0 um.
[09/05 01:02:04    200s] #Total number of vias = 1330
[09/05 01:02:04    200s] #Up-Via Summary (total 1330):
[09/05 01:02:04    200s] #           
[09/05 01:02:04    200s] #-----------------------
[09/05 01:02:04    200s] # metal1            780
[09/05 01:02:04    200s] # metal2            466
[09/05 01:02:04    200s] # metal3             84
[09/05 01:02:04    200s] #-----------------------
[09/05 01:02:04    200s] #                  1330 
[09/05 01:02:04    200s] #
[09/05 01:02:04    200s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 01:02:04    200s] #
[09/05 01:02:04    200s] #Start DRC checking..
[09/05 01:02:05    201s] #   number of violations = 0
[09/05 01:02:05    201s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.92 (MB), peak = 1033.04 (MB)
[09/05 01:02:05    201s] #CELL_VIEW alu_top_module,init has no DRC violation.
[09/05 01:02:05    201s] #Total number of DRC violations = 0
[09/05 01:02:05    201s] #Total number of process antenna violations = 0
[09/05 01:02:05    201s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 01:02:05    201s] #   number of violations = 0
[09/05 01:02:05    201s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.92 (MB), peak = 1033.04 (MB)
[09/05 01:02:05    201s] #CELL_VIEW alu_top_module,init has no DRC violation.
[09/05 01:02:05    201s] #Total number of DRC violations = 0
[09/05 01:02:05    201s] #Total number of process antenna violations = 0
[09/05 01:02:05    201s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 01:02:05    201s] #Post Route wire spread is done.
[09/05 01:02:05    201s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/05 01:02:05    201s] #Total wire length = 15336 um.
[09/05 01:02:05    201s] #Total half perimeter of net bounding box = 13762 um.
[09/05 01:02:05    201s] #Total wire length on LAYER metal1 = 2309 um.
[09/05 01:02:05    201s] #Total wire length on LAYER metal2 = 6880 um.
[09/05 01:02:05    201s] #Total wire length on LAYER metal3 = 4513 um.
[09/05 01:02:05    201s] #Total wire length on LAYER metal4 = 1633 um.
[09/05 01:02:05    201s] #Total wire length on LAYER metal5 = 0 um.
[09/05 01:02:05    201s] #Total wire length on LAYER metal6 = 0 um.
[09/05 01:02:05    201s] #Total number of vias = 1330
[09/05 01:02:05    201s] #Up-Via Summary (total 1330):
[09/05 01:02:05    201s] #           
[09/05 01:02:05    201s] #-----------------------
[09/05 01:02:05    201s] # metal1            780
[09/05 01:02:05    201s] # metal2            466
[09/05 01:02:05    201s] # metal3             84
[09/05 01:02:05    201s] #-----------------------
[09/05 01:02:05    201s] #                  1330 
[09/05 01:02:05    201s] #
[09/05 01:02:05    201s] #detailRoute Statistics:
[09/05 01:02:05    201s] #Cpu time = 00:00:03
[09/05 01:02:05    201s] #Elapsed time = 00:00:03
[09/05 01:02:05    201s] #Increased memory = 1.43 (MB)
[09/05 01:02:05    201s] #Total memory = 954.57 (MB)
[09/05 01:02:05    201s] #Peak memory = 1033.04 (MB)
[09/05 01:02:05    201s] ### global_detail_route design signature (58): route=1408021378 flt_obj=0 vio=1905142130 shield_wire=1
[09/05 01:02:05    201s] ### Time Record (DB Export) is installed.
[09/05 01:02:05    201s] ### export design design signature (59): route=1408021378 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=246554714 dirty_area=0, del_dirty_area=0 cell=1715418465 placement=351657124 pin_access=1549635315
[09/05 01:02:05    201s] ### Time Record (DB Export) is uninstalled.
[09/05 01:02:05    201s] ### Time Record (Post Callback) is installed.
[09/05 01:02:05    201s] ### Time Record (Post Callback) is uninstalled.
[09/05 01:02:05    201s] #
[09/05 01:02:05    201s] #globalDetailRoute statistics:
[09/05 01:02:05    201s] #Cpu time = 00:00:03
[09/05 01:02:05    201s] #Elapsed time = 00:00:03
[09/05 01:02:05    201s] #Increased memory = 2.68 (MB)
[09/05 01:02:05    201s] #Total memory = 951.41 (MB)
[09/05 01:02:05    201s] #Peak memory = 1033.04 (MB)
[09/05 01:02:05    201s] #Number of warnings = 53
[09/05 01:02:05    201s] #Total number of warnings = 128
[09/05 01:02:05    201s] #Number of fails = 0
[09/05 01:02:05    201s] #Total number of fails = 0
[09/05 01:02:05    201s] #Complete globalDetailRoute on Tue Sep  5 01:02:05 2023
[09/05 01:02:05    201s] #
[09/05 01:02:05    201s] ### import design signature (60): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1549635315
[09/05 01:02:05    201s] ### Time Record (globalDetailRoute) is uninstalled.
[09/05 01:02:05    201s] #Default setup view is reset to setup.
[09/05 01:02:05    201s] #Default setup view is reset to setup.
[09/05 01:02:05    201s] #routeDesign: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 951.45 (MB), peak = 1033.04 (MB)
[09/05 01:02:05    201s] 
[09/05 01:02:05    201s] *** Summary of all messages that are not suppressed in this session:
[09/05 01:02:05    201s] Severity  ID               Count  Summary                                  
[09/05 01:02:05    201s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/05 01:02:05    201s] *** Message Summary: 1 warning(s), 0 error(s)
[09/05 01:02:05    201s] 
[09/05 01:02:05    201s] ### Time Record (routeDesign) is uninstalled.
[09/05 01:02:05    201s] ### 
[09/05 01:02:05    201s] ###   Scalability Statistics
[09/05 01:02:05    201s] ### 
[09/05 01:02:05    201s] ### --------------------------------+----------------+----------------+----------------+
[09/05 01:02:05    201s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/05 01:02:05    201s] ### --------------------------------+----------------+----------------+----------------+
[09/05 01:02:05    201s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/05 01:02:05    201s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/05 01:02:05    201s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/05 01:02:05    201s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/05 01:02:05    201s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/05 01:02:05    201s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/05 01:02:05    201s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[09/05 01:02:05    201s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/05 01:02:05    201s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/05 01:02:05    201s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[09/05 01:02:05    201s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[09/05 01:02:05    201s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[09/05 01:02:05    201s] ###   Entire Command                |        00:00:03|        00:00:03|             1.0|
[09/05 01:02:05    201s] ### --------------------------------+----------------+----------------+----------------+
[09/05 01:02:05    201s] ### 
[09/05 01:02:38    206s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[09/05 01:02:38    206s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[09/05 01:02:38    207s] *** Begin SPECIAL ROUTE on Tue Sep  5 01:02:38 2023 ***
[09/05 01:02:38    207s] SPECIAL ROUTE ran on directory: /Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/innovus_new
[09/05 01:02:38    207s] SPECIAL ROUTE ran on machine: AVLSI-PC22 (Linux 2.6.32-431.el6.x86_64 Xeon 2.80Ghz)
[09/05 01:02:38    207s] 
[09/05 01:02:38    207s] Begin option processing ...
[09/05 01:02:38    207s] srouteConnectPowerBump set to false
[09/05 01:02:38    207s] routeSelectNet set to "GND VDD"
[09/05 01:02:38    207s] routeSpecial set to true
[09/05 01:02:38    207s] srouteBlockPin set to "useLef"
[09/05 01:02:38    207s] srouteBottomLayerLimit set to 1
[09/05 01:02:38    207s] srouteBottomTargetLayerLimit set to 1
[09/05 01:02:38    207s] srouteConnectConverterPin set to false
[09/05 01:02:38    207s] srouteCrossoverViaBottomLayer set to 1
[09/05 01:02:38    207s] srouteCrossoverViaTopLayer set to 6
[09/05 01:02:38    207s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/05 01:02:38    207s] srouteFollowCorePinEnd set to 3
[09/05 01:02:38    207s] srouteJogControl set to "preferWithChanges differentLayer"
[09/05 01:02:38    207s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[09/05 01:02:38    207s] sroutePadPinAllPorts set to true
[09/05 01:02:38    207s] sroutePreserveExistingRoutes set to true
[09/05 01:02:38    207s] srouteRoutePowerBarPortOnBothDir set to true
[09/05 01:02:38    207s] srouteStopBlockPin set to "nearestTarget"
[09/05 01:02:38    207s] srouteTopLayerLimit set to 6
[09/05 01:02:38    207s] srouteTopTargetLayerLimit set to 6
[09/05 01:02:38    207s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2359.00 megs.
[09/05 01:02:38    207s] 
[09/05 01:02:38    207s] Reading DB technology information...
[09/05 01:02:38    207s] Finished reading DB technology information.
[09/05 01:02:38    207s] Reading floorplan and netlist information...
[09/05 01:02:38    207s] Finished reading floorplan and netlist information.
[09/05 01:02:38    207s] Read in 12 layers, 6 routing layers, 1 overlap layer
[09/05 01:02:38    207s] Read in 402 macros, 32 used
[09/05 01:02:38    207s] Read in 247 components
[09/05 01:02:38    207s]   207 core components: 0 unplaced, 207 placed, 0 fixed
[09/05 01:02:38    207s]   40 pad components: 0 unplaced, 0 placed, 40 fixed
[09/05 01:02:38    207s] Read in 31 logical pins
[09/05 01:02:38    207s] Read in 1 blockages
[09/05 01:02:38    207s] Read in 31 nets
[09/05 01:02:38    207s] Read in 4 special nets, 4 routed
[09/05 01:02:38    207s] Read in 416 terminals
[09/05 01:02:38    207s] 2 nets selected.
[09/05 01:02:38    207s] 
[09/05 01:02:38    207s] Begin power routing ...
[09/05 01:02:38    207s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[09/05 01:02:38    207s] **WARN: (IMPSR-1254):	Cannot find any block pin of net GND. Check netlist, or change option to include the pin.
[09/05 01:02:38    207s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VDD. Use 'CLASS CORE' pad pins of net VDD to create pad ring.
[09/05 01:02:38    207s] CPU time for FollowPin 0 seconds
[09/05 01:02:38    207s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net GND. Use 'CLASS CORE' pad pins of net GND to create pad ring.
[09/05 01:02:38    207s] CPU time for FollowPin 0 seconds
[09/05 01:02:38    207s]   Number of IO ports routed: 0
[09/05 01:02:38    207s]   Number of Block ports routed: 0
[09/05 01:02:38    207s]   Number of Stripe ports routed: 0
[09/05 01:02:38    207s]   Number of Core ports routed: 5
[09/05 01:02:38    207s]   Number of Pad ports routed: 0
[09/05 01:02:38    207s]   Number of Power Bump ports routed: 0
[09/05 01:02:38    207s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2359.00 megs.
[09/05 01:02:38    207s] 
[09/05 01:02:38    207s] 
[09/05 01:02:38    207s] 
[09/05 01:02:38    207s]  Begin updating DB with routing results ...
[09/05 01:02:38    207s]  Updating DB with 0 via definition ...
[09/05 01:02:38    207s] sroute created 0 wire.
[09/05 01:02:38    207s] ViaGen created 0 via, deleted 0 via to avoid violation.
[09/05 01:03:01    211s] <CMD> selectObstruct -121.06 107.62 -73.32 158.02 defScreenName
[09/05 01:03:03    211s] <CMD> deleteSelectedFromFPlan
[09/05 01:03:12    213s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[09/05 01:03:12    213s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[09/05 01:03:12    213s] *** Begin SPECIAL ROUTE on Tue Sep  5 01:03:12 2023 ***
[09/05 01:03:12    213s] SPECIAL ROUTE ran on directory: /Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/innovus_new
[09/05 01:03:12    213s] SPECIAL ROUTE ran on machine: AVLSI-PC22 (Linux 2.6.32-431.el6.x86_64 Xeon 1.20Ghz)
[09/05 01:03:12    213s] 
[09/05 01:03:12    213s] Begin option processing ...
[09/05 01:03:12    213s] srouteConnectPowerBump set to false
[09/05 01:03:12    213s] routeSelectNet set to "GND VDD"
[09/05 01:03:12    213s] routeSpecial set to true
[09/05 01:03:12    213s] srouteBlockPin set to "useLef"
[09/05 01:03:12    213s] srouteBottomLayerLimit set to 1
[09/05 01:03:12    213s] srouteBottomTargetLayerLimit set to 1
[09/05 01:03:12    213s] srouteConnectConverterPin set to false
[09/05 01:03:12    213s] srouteCrossoverViaBottomLayer set to 1
[09/05 01:03:12    213s] srouteCrossoverViaTopLayer set to 6
[09/05 01:03:12    213s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/05 01:03:12    213s] srouteFollowCorePinEnd set to 3
[09/05 01:03:12    213s] srouteJogControl set to "preferWithChanges differentLayer"
[09/05 01:03:12    213s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[09/05 01:03:12    213s] sroutePadPinAllPorts set to true
[09/05 01:03:12    213s] sroutePreserveExistingRoutes set to true
[09/05 01:03:12    213s] srouteRoutePowerBarPortOnBothDir set to true
[09/05 01:03:12    213s] srouteStopBlockPin set to "nearestTarget"
[09/05 01:03:12    213s] srouteTopLayerLimit set to 6
[09/05 01:03:12    213s] srouteTopTargetLayerLimit set to 6
[09/05 01:03:12    213s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2359.00 megs.
[09/05 01:03:12    213s] 
[09/05 01:03:12    213s] Reading DB technology information...
[09/05 01:03:12    213s] Finished reading DB technology information.
[09/05 01:03:12    213s] Reading floorplan and netlist information...
[09/05 01:03:12    213s] Finished reading floorplan and netlist information.
[09/05 01:03:12    213s] Read in 12 layers, 6 routing layers, 1 overlap layer
[09/05 01:03:12    213s] Read in 402 macros, 32 used
[09/05 01:03:12    213s] Read in 247 components
[09/05 01:03:12    213s]   207 core components: 0 unplaced, 207 placed, 0 fixed
[09/05 01:03:12    213s]   40 pad components: 0 unplaced, 0 placed, 40 fixed
[09/05 01:03:12    213s] Read in 31 logical pins
[09/05 01:03:12    213s] Read in 1 blockages
[09/05 01:03:12    213s] Read in 31 nets
[09/05 01:03:12    213s] Read in 4 special nets, 4 routed
[09/05 01:03:12    213s] Read in 416 terminals
[09/05 01:03:12    213s] 2 nets selected.
[09/05 01:03:12    213s] 
[09/05 01:03:12    213s] Begin power routing ...
[09/05 01:03:12    213s] ### import design signature (61): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1549635315
[09/05 01:03:12    213s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[09/05 01:03:12    213s] **WARN: (IMPSR-1254):	Cannot find any block pin of net GND. Check netlist, or change option to include the pin.
[09/05 01:03:12    213s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VDD. Use 'CLASS CORE' pad pins of net VDD to create pad ring.
[09/05 01:03:12    213s] CPU time for FollowPin 0 seconds
[09/05 01:03:12    213s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net GND. Use 'CLASS CORE' pad pins of net GND to create pad ring.
[09/05 01:03:12    213s] CPU time for FollowPin 0 seconds
[09/05 01:03:12    213s]   Number of IO ports routed: 0
[09/05 01:03:12    213s]   Number of Block ports routed: 0
[09/05 01:03:12    213s]   Number of Stripe ports routed: 0
[09/05 01:03:12    213s]   Number of Core ports routed: 5
[09/05 01:03:12    213s]   Number of Pad ports routed: 0
[09/05 01:03:12    213s]   Number of Power Bump ports routed: 0
[09/05 01:03:12    213s]   Number of Followpin connections: 10
[09/05 01:03:12    213s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2359.00 megs.
[09/05 01:03:12    213s] 
[09/05 01:03:12    213s] 
[09/05 01:03:12    213s] 
[09/05 01:03:12    213s]  Begin updating DB with routing results ...
[09/05 01:03:12    213s]  Updating DB with 0 via definition ...
[09/05 01:03:12    213s] sroute created 15 wires.
[09/05 01:03:12    213s] ViaGen created 5 vias, deleted 0 via to avoid violation.
[09/05 01:03:12    213s] +--------+----------------+----------------+
[09/05 01:03:12    213s] |  Layer |     Created    |     Deleted    |
[09/05 01:03:12    213s] +--------+----------------+----------------+
[09/05 01:03:12    213s] | metal1 |       15       |       NA       |
[09/05 01:03:12    213s] |   via  |        5       |        0       |
[09/05 01:03:12    213s] +--------+----------------+----------------+
[09/05 01:03:31    216s] <CMD> panPage 0 -1
[09/05 01:03:31    216s] <CMD> panPage 0 -1
[09/05 01:03:31    216s] <CMD> panPage 0 -1
[09/05 01:03:31    216s] <CMD> panPage 0 -1
[09/05 01:03:32    216s] <CMD> panPage 0 -1
[09/05 01:03:32    216s] <CMD> panPage 0 -1
[09/05 01:03:32    216s] <CMD> panPage 0 -1
[09/05 01:03:32    216s] <CMD> panPage 0 -1
[09/05 01:03:33    216s] <CMD> panPage 1 0
[09/05 01:03:33    216s] <CMD> panPage 1 0
[09/05 01:03:33    216s] <CMD> panPage 1 0
[09/05 01:03:33    216s] <CMD> panPage 1 0
[09/05 01:03:34    216s] <CMD> zoomBox 37.32900 -178.36200 279.73600 -63.67500
[09/05 01:03:35    217s] <CMD> zoomBox 14.58100 -192.62100 299.76600 -57.69500
[09/05 01:03:38    217s] <CMD> zoomBox 24.03100 -181.87500 266.43900 -67.18700
[09/05 01:03:39    217s] <CMD> zoomBox 38.89100 -164.97500 214.03200 -82.11300
[09/05 01:03:40    218s] <CMD> zoomBox 53.82100 -147.99700 161.38000 -97.10900
[09/05 01:03:42    218s] <CMD> zoomBox 32.06100 -172.74000 238.11100 -75.25400
[09/05 01:03:43    218s] <CMD> fit
[09/05 01:03:46    219s] <CMD> undo
[09/05 01:03:49    219s] <CMD> undo
[09/05 01:03:50    219s] <CMD> zoomBox -664.31500 -237.53900 566.77000 344.91000
[09/05 01:03:51    219s] <CMD> zoomBox -583.62700 -181.03900 462.79600 314.04300
[09/05 01:03:51    219s] <CMD> zoomBox -407.19200 -57.49600 235.44400 246.54700
[09/05 01:04:09    223s] <CMD> clearGlobalNets
[09/05 01:04:09    223s] **WARN: (IMPDB-6003):	The clearGlobalNets command has cleared logical connections for some wires connected to pg/tie pins. Make sure all PG/tie pins are connected to PG nets by GNC rules to avoid this problem.
[09/05 01:04:09    223s] <CMD> globalNetConnect VDD -type pgpin -pin VCC -instanceBasename {} -override -verbose
[09/05 01:04:09    223s] 208 new pwr-pin connections were made to global net 'VDD'.
[09/05 01:04:09    223s] <CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename {} -override -verbose
[09/05 01:04:09    223s] 208 new gnd-pin connections were made to global net 'GND'.
[09/05 01:04:09    223s] <CMD> globalNetConnect VDDO -type tiehi
[09/05 01:04:10    223s] <CMD> globalNetConnect GNDO -type tielo
[09/05 01:04:17    224s] <CMD> zoomBox -306.60900 -11.30200 157.69700 208.37000
[09/05 01:04:29    226s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[09/05 01:04:29    226s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[09/05 01:04:29    226s] *** Begin SPECIAL ROUTE on Tue Sep  5 01:04:29 2023 ***
[09/05 01:04:29    226s] SPECIAL ROUTE ran on directory: /Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/innovus_new
[09/05 01:04:29    226s] SPECIAL ROUTE ran on machine: AVLSI-PC22 (Linux 2.6.32-431.el6.x86_64 Xeon 1.20Ghz)
[09/05 01:04:29    226s] 
[09/05 01:04:29    226s] Begin option processing ...
[09/05 01:04:29    226s] srouteConnectPowerBump set to false
[09/05 01:04:29    226s] routeSelectNet set to "GND VDD"
[09/05 01:04:29    226s] routeSpecial set to true
[09/05 01:04:29    226s] srouteBlockPin set to "useLef"
[09/05 01:04:29    226s] srouteBottomLayerLimit set to 1
[09/05 01:04:29    226s] srouteBottomTargetLayerLimit set to 1
[09/05 01:04:29    226s] srouteConnectConverterPin set to false
[09/05 01:04:29    226s] srouteCrossoverViaBottomLayer set to 1
[09/05 01:04:29    226s] srouteCrossoverViaTopLayer set to 6
[09/05 01:04:29    226s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/05 01:04:29    226s] srouteFollowCorePinEnd set to 3
[09/05 01:04:29    226s] srouteJogControl set to "preferWithChanges differentLayer"
[09/05 01:04:29    226s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[09/05 01:04:29    226s] sroutePadPinAllPorts set to true
[09/05 01:04:29    226s] sroutePreserveExistingRoutes set to true
[09/05 01:04:29    226s] srouteRoutePowerBarPortOnBothDir set to true
[09/05 01:04:29    226s] srouteStopBlockPin set to "nearestTarget"
[09/05 01:04:29    226s] srouteTopLayerLimit set to 6
[09/05 01:04:29    226s] srouteTopTargetLayerLimit set to 6
[09/05 01:04:29    226s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2359.00 megs.
[09/05 01:04:29    226s] 
[09/05 01:04:29    226s] Reading DB technology information...
[09/05 01:04:29    226s] Finished reading DB technology information.
[09/05 01:04:29    226s] Reading floorplan and netlist information...
[09/05 01:04:29    226s] Finished reading floorplan and netlist information.
[09/05 01:04:29    226s] Read in 12 layers, 6 routing layers, 1 overlap layer
[09/05 01:04:29    226s] Read in 402 macros, 32 used
[09/05 01:04:29    226s] Read in 247 components
[09/05 01:04:29    226s]   207 core components: 0 unplaced, 207 placed, 0 fixed
[09/05 01:04:29    226s]   40 pad components: 0 unplaced, 0 placed, 40 fixed
[09/05 01:04:29    226s] Read in 31 logical pins
[09/05 01:04:29    226s] Read in 1 blockages
[09/05 01:04:29    226s] Read in 31 nets
[09/05 01:04:29    226s] Read in 4 special nets, 4 routed
[09/05 01:04:29    226s] Read in 416 terminals
[09/05 01:04:29    226s] 2 nets selected.
[09/05 01:04:29    226s] 
[09/05 01:04:29    226s] Begin power routing ...
[09/05 01:04:29    226s] ### import design signature (62): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1549635315
[09/05 01:04:29    226s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[09/05 01:04:29    226s] **WARN: (IMPSR-1254):	Cannot find any block pin of net GND. Check netlist, or change option to include the pin.
[09/05 01:04:29    226s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VDD. Use 'CLASS CORE' pad pins of net VDD to create pad ring.
[09/05 01:04:29    226s] CPU time for FollowPin 0 seconds
[09/05 01:04:29    226s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net GND. Use 'CLASS CORE' pad pins of net GND to create pad ring.
[09/05 01:04:29    226s] CPU time for FollowPin 0 seconds
[09/05 01:04:29    226s]   Number of IO ports routed: 0
[09/05 01:04:29    226s]   Number of Block ports routed: 0
[09/05 01:04:29    226s]   Number of Stripe ports routed: 0
[09/05 01:04:29    226s]   Number of Core ports routed: 5
[09/05 01:04:29    226s]   Number of Pad ports routed: 0
[09/05 01:04:29    226s]   Number of Power Bump ports routed: 0
[09/05 01:04:29    226s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2359.00 megs.
[09/05 01:04:29    226s] 
[09/05 01:04:29    226s] 
[09/05 01:04:29    226s] 
[09/05 01:04:29    226s]  Begin updating DB with routing results ...
[09/05 01:04:29    226s]  Updating DB with 0 via definition ...
[09/05 01:04:29    226s] sroute created 0 wire.
[09/05 01:04:29    226s] ViaGen created 0 via, deleted 0 via to avoid violation.
[09/05 01:04:34    227s] <CMD> zoomBox -258.24600 18.92500 77.21600 177.63800
[09/05 01:04:36    227s] <CMD> zoomBox -223.30300 40.76300 19.06900 155.43400
[09/05 01:04:48    230s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[09/05 01:04:48    230s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[09/05 01:04:48    230s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/05 01:04:48    230s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/05 01:04:48    230s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[09/05 01:04:48    230s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[09/05 01:04:48    230s] Running Native NanoRoute ...
[09/05 01:04:48    230s] <CMD> routeDesign -globalDetail
[09/05 01:04:48    230s] ### Time Record (routeDesign) is installed.
[09/05 01:04:48    230s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 952.90 (MB), peak = 1033.04 (MB)
[09/05 01:04:48    230s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/05 01:04:48    230s] **INFO: User settings:
[09/05 01:04:48    230s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[09/05 01:04:48    230s] setNanoRouteMode -extractThirdPartyCompatible                   false
[09/05 01:04:48    230s] setNanoRouteMode -grouteExpTdStdDelay                           53.6
[09/05 01:04:48    230s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[09/05 01:04:48    230s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[09/05 01:04:48    230s] setNanoRouteMode -routeWithSiDriven                             false
[09/05 01:04:48    230s] setNanoRouteMode -routeWithTimingDriven                         false
[09/05 01:04:48    230s] setNanoRouteMode -timingEngine                                  {}
[09/05 01:04:48    230s] setExtractRCMode -engine                                        preRoute
[09/05 01:04:48    230s] setDelayCalMode -enable_high_fanout                             true
[09/05 01:04:48    230s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/05 01:04:48    230s] setDelayCalMode -engine                                         aae
[09/05 01:04:48    230s] setDelayCalMode -ignoreNetLoad                                  false
[09/05 01:04:48    230s] setSIMode -separate_delta_delay_on_data                         true
[09/05 01:04:48    230s] 
[09/05 01:04:48    230s] #**INFO: setDesignMode -flowEffort standard
[09/05 01:04:48    230s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/05 01:04:48    230s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/05 01:04:48    230s] OPERPROF: Starting checkPlace at level 1, MEM:1219.6M
[09/05 01:04:48    230s] All LLGs are deleted
[09/05 01:04:48    230s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1219.6M
[09/05 01:04:48    230s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1219.6M
[09/05 01:04:48    230s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1219.6M
[09/05 01:04:48    230s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1219.6M
[09/05 01:04:48    230s] Core basic site is core_5040
[09/05 01:04:48    230s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 01:04:48    230s] SiteArray: use 131,072 bytes
[09/05 01:04:48    230s] SiteArray: current memory after site array memory allocation 1219.6M
[09/05 01:04:48    230s] SiteArray: FP blocked sites are writable
[09/05 01:04:48    230s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.004, MEM:1219.6M
[09/05 01:04:48    230s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1219.6M
[09/05 01:04:48    230s] Begin checking placement ... (start mem=1219.6M, init mem=1219.6M)
[09/05 01:04:48    230s] 
[09/05 01:04:48    230s] Running CheckPlace using 1 thread in normal mode...
[09/05 01:04:48    230s] 
[09/05 01:04:48    230s] ...checkPlace normal is done!
[09/05 01:04:48    230s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1219.6M
[09/05 01:04:48    230s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1219.6M
[09/05 01:04:48    230s] *info: Placed = 207           
[09/05 01:04:48    230s] *info: Unplaced = 0           
[09/05 01:04:48    230s] Placement Density:5.03%(3381/67252)
[09/05 01:04:48    230s] Placement Density (including fixed std cells):5.03%(3381/67252)
[09/05 01:04:48    230s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1219.6M
[09/05 01:04:48    230s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1219.6M
[09/05 01:04:48    230s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1219.6M)
[09/05 01:04:48    230s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.012, MEM:1219.6M
[09/05 01:04:48    230s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/05 01:04:48    230s] 
[09/05 01:04:48    230s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/05 01:04:48    230s] *** Changed status on (0) nets in Clock.
[09/05 01:04:48    230s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1219.6M) ***
[09/05 01:04:48    230s] 
[09/05 01:04:48    230s] globalDetailRoute
[09/05 01:04:48    230s] 
[09/05 01:04:48    230s] ### Time Record (globalDetailRoute) is installed.
[09/05 01:04:48    230s] #Start globalDetailRoute on Tue Sep  5 01:04:48 2023
[09/05 01:04:48    230s] #
[09/05 01:04:48    230s] ### Time Record (Pre Callback) is installed.
[09/05 01:04:48    230s] ### Time Record (Pre Callback) is uninstalled.
[09/05 01:04:48    230s] ### Time Record (DB Import) is installed.
[09/05 01:04:48    230s] ### Time Record (Timing Data Generation) is installed.
[09/05 01:04:48    230s] #Warning: design is detail-routed. Trial route is skipped!
[09/05 01:04:48    230s] ### Time Record (Timing Data Generation) is uninstalled.
[09/05 01:04:48    230s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 01:04:48    230s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 01:04:48    230s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 01:04:48    230s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 01:04:48    230s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 01:04:48    230s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 01:04:48    230s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 01:04:48    230s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 01:04:48    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[7] of net result_out_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:04:48    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[6] of net result_out_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:04:48    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[5] of net result_out_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:04:48    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[4] of net result_out_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:04:48    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[3] of net result_out_out[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:04:48    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[2] of net result_out_out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:04:48    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[1] of net result_out_out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:04:48    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[0] of net result_out_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:04:48    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_carry_out of net flag_carry_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:04:48    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_zero_out of net flag_zero_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:04:48    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[7] of net A_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:04:48    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[6] of net A_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:04:48    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[5] of net A_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:04:48    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[4] of net A_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:04:48    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[3] of net A_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:04:48    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[2] of net A_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:04:48    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[1] of net A_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:04:48    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[0] of net A_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:04:48    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[7] of net B_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:04:48    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[6] of net B_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 01:04:48    230s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/05 01:04:48    230s] #To increase the message display limit, refer to the product command reference manual.
[09/05 01:04:48    230s] ### Net info: total nets: 265
[09/05 01:04:48    230s] ### Net info: dirty nets: 2
[09/05 01:04:48    230s] ### Net info: marked as disconnected nets: 0
[09/05 01:04:48    230s] #num needed restored net=0
[09/05 01:04:48    230s] #need_extraction net=2 (total=265)
[09/05 01:04:48    230s] ### Net info: fully routed nets: 228
[09/05 01:04:48    230s] ### Net info: trivial (< 2 pins) nets: 35
[09/05 01:04:48    230s] ### Net info: unrouted nets: 0
[09/05 01:04:48    230s] ### Net info: re-extraction nets: 2
[09/05 01:04:48    230s] ### Net info: ignored nets: 0
[09/05 01:04:48    230s] ### Net info: skip routing nets: 0
[09/05 01:04:48    230s] #WARNING (NRDB-51) SPECIAL_NET GNDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[09/05 01:04:48    230s] #WARNING (NRDB-51) SPECIAL_NET VDDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[09/05 01:04:48    230s] #WARNING (NRDB-733) PIN A_in[0] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:04:48    230s] #WARNING (NRDB-733) PIN A_in[1] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:04:48    230s] #WARNING (NRDB-733) PIN A_in[2] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:04:48    230s] #WARNING (NRDB-733) PIN A_in[3] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:04:48    230s] #WARNING (NRDB-733) PIN A_in[4] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:04:48    230s] #WARNING (NRDB-733) PIN A_in[5] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:04:48    230s] #WARNING (NRDB-733) PIN A_in[6] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:04:48    230s] #WARNING (NRDB-733) PIN A_in[7] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:04:48    230s] #WARNING (NRDB-733) PIN B_in[0] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:04:48    230s] #WARNING (NRDB-733) PIN B_in[1] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:04:48    230s] #WARNING (NRDB-733) PIN B_in[2] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:04:48    230s] #WARNING (NRDB-733) PIN B_in[3] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:04:48    230s] #WARNING (NRDB-733) PIN B_in[4] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:04:48    230s] #WARNING (NRDB-733) PIN B_in[5] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:04:48    230s] #WARNING (NRDB-733) PIN B_in[6] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:04:48    230s] #WARNING (NRDB-733) PIN B_in[7] in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:04:48    230s] #WARNING (NRDB-733) PIN clk_in in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:04:48    230s] #WARNING (NRDB-733) PIN en_in in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:04:48    230s] #WARNING (NRDB-733) PIN flag_carry_out in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:04:48    230s] #WARNING (NRDB-733) PIN flag_zero_out in CELL_VIEW alu_top_module does not have physical port.
[09/05 01:04:48    230s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/05 01:04:48    230s] #To increase the message display limit, refer to the product command reference manual.
[09/05 01:04:48    230s] ### import design signature (63): route=1450881285 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=739443463 dirty_area=0, del_dirty_area=0 cell=1715418465 placement=351657124 pin_access=1549635315
[09/05 01:04:48    230s] ### Time Record (DB Import) is uninstalled.
[09/05 01:04:48    230s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/05 01:04:48    230s] #RTESIG:78da8dcfc16ec2300c06e09d790acb70e8a4c11227a1e91589eb98d0b62bca442895ba04
[09/05 01:04:48    230s] #       25ee616fbfb05d299d4f96fcc9f63f5f7c6cf7802456522c2f42e88384973d9546aaa520
[09/05 01:04:48    230s] #       a59f491ccae87d83b3f962f7faa61a0b02aa2eb06f7d7a8221fb04d93377a17dfc236bb2
[09/05 01:04:48    230s] #       806ee08850b14fc1a5ef9bce1a8293ebb387ea33c6fea6914a49306ab516d782ead447c7
[09/05 01:04:48    230s] #       23d218e034dcdda6494d9f344480e7ae3d97ff33a73219718d02ccecc2d1a563b13e0c5f
[09/05 01:04:48    230s] #       6352038618fc5d555b3919a06e6ac0df0413cf59a3a7935a53ff03351270f4dac30f6e83
[09/05 01:04:48    230s] #       acd8
[09/05 01:04:48    230s] #
[09/05 01:04:48    230s] ### Time Record (Data Preparation) is installed.
[09/05 01:04:48    230s] #RTESIG:78da8dd03d8fc2300c06e09bf9155660e8497c244e42d315891510babb15e54428954a82
[09/05 01:04:48    230s] #       1277b87f7f01564ac914c98ffcda1e4f7ed67b60c8e782cfae9cab8380cd1ef347c81947
[09/05 01:04:48    230s] #       a916c80fb9f4bd62a3f164bbfb9295010e45e3c9d52e4ea14b2e4272448daf3f1f648906
[09/05 01:04:48    230s] #       98ed283028c8456fe3df536734c2c9b6c941f11b42fbd408290568395ff2db83e2d4064b
[09/05 01:04:48    230s] #       3d526ba0d8bdeca6500e476a4460e7a63ee7f913c55ce971950496c8faa38dc76c9def2e
[09/05 01:04:48    230s] #       7d5201f3c1bb97ea7eb7fb7403c1a511839b9655f95e33a3d5f0498c2edf409500d69bf6
[09/05 01:04:48    230s] #       f10f2d54b98d
[09/05 01:04:48    230s] #
[09/05 01:04:48    230s] ### Time Record (Data Preparation) is uninstalled.
[09/05 01:04:48    230s] ### Time Record (Data Preparation) is installed.
[09/05 01:04:48    230s] #Start routing data preparation on Tue Sep  5 01:04:48 2023
[09/05 01:04:48    230s] #
[09/05 01:04:48    230s] #Minimum voltage of a net in the design = 0.000.
[09/05 01:04:48    230s] #Maximum voltage of a net in the design = 1.980.
[09/05 01:04:48    230s] #Voltage range [1.620 - 1.980] has 3 nets.
[09/05 01:04:48    230s] #Voltage range [0.000 - 1.980] has 259 nets.
[09/05 01:04:48    230s] #Voltage range [0.000 - 0.000] has 3 nets.
[09/05 01:04:48    230s] ### Time Record (Cell Pin Access) is installed.
[09/05 01:04:48    230s] ### Time Record (Cell Pin Access) is uninstalled.
[09/05 01:04:48    230s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[09/05 01:04:48    230s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[09/05 01:04:48    230s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/05 01:04:48    230s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[09/05 01:04:48    230s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/05 01:04:48    230s] # metal6       V   Track-Pitch = 0.9300    Line-2-Via Pitch = 0.8800
[09/05 01:04:48    230s] #Monitoring time of adding inner blkg by smac
[09/05 01:04:48    230s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 958.23 (MB), peak = 1033.04 (MB)
[09/05 01:04:48    230s] #Regenerating Ggrids automatically.
[09/05 01:04:48    230s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[09/05 01:04:48    230s] #Using automatically generated G-grids.
[09/05 01:04:48    230s] #Done routing data preparation.
[09/05 01:04:48    230s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 958.23 (MB), peak = 1033.04 (MB)
[09/05 01:04:48    230s] #
[09/05 01:04:48    230s] #Connectivity extraction summary:
[09/05 01:04:48    230s] #2 routed nets are extracted.
[09/05 01:04:48    230s] #228 routed net(s) are imported.
[09/05 01:04:48    230s] #35 nets are fixed|skipped|trivial (not extracted).
[09/05 01:04:48    230s] #Total number of nets = 265.
[09/05 01:04:48    230s] ### Total number of dirty nets = 2.
[09/05 01:04:48    230s] #
[09/05 01:04:48    230s] #
[09/05 01:04:48    230s] #Finished routing data preparation on Tue Sep  5 01:04:48 2023
[09/05 01:04:48    230s] #
[09/05 01:04:48    230s] #Cpu time = 00:00:00
[09/05 01:04:48    230s] #Elapsed time = 00:00:00
[09/05 01:04:48    230s] #Increased memory = 3.95 (MB)
[09/05 01:04:48    230s] #Total memory = 958.28 (MB)
[09/05 01:04:48    230s] #Peak memory = 1033.04 (MB)
[09/05 01:04:48    230s] #
[09/05 01:04:48    230s] ### Time Record (Data Preparation) is uninstalled.
[09/05 01:04:48    230s] ### Time Record (Global Routing) is installed.
[09/05 01:04:48    230s] #
[09/05 01:04:48    230s] #Start global routing on Tue Sep  5 01:04:48 2023
[09/05 01:04:48    230s] #
[09/05 01:04:48    230s] #
[09/05 01:04:48    230s] #Start global routing initialization on Tue Sep  5 01:04:48 2023
[09/05 01:04:48    230s] #
[09/05 01:04:48    230s] #WARNING (NRGR-22) Design is already detail routed.
[09/05 01:04:48    230s] ### Time Record (Global Routing) is uninstalled.
[09/05 01:04:48    230s] ### Time Record (Data Preparation) is installed.
[09/05 01:04:48    230s] ### Time Record (Data Preparation) is uninstalled.
[09/05 01:04:48    230s] ### track-assign external-init starts on Tue Sep  5 01:04:48 2023 with memory = 958.28 (MB), peak = 1033.04 (MB)
[09/05 01:04:48    230s] ### Time Record (Track Assignment) is installed.
[09/05 01:04:48    230s] ### Time Record (Track Assignment) is uninstalled.
[09/05 01:04:48    230s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:958.3 MB, peak:1.0 GB
[09/05 01:04:48    230s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/05 01:04:48    230s] #Cpu time = 00:00:00
[09/05 01:04:48    230s] #Elapsed time = 00:00:00
[09/05 01:04:48    230s] #Increased memory = 3.95 (MB)
[09/05 01:04:48    230s] #Total memory = 958.28 (MB)
[09/05 01:04:48    230s] #Peak memory = 1033.04 (MB)
[09/05 01:04:48    230s] ### Time Record (Detail Routing) is installed.
[09/05 01:04:48    230s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 01:04:48    230s] #
[09/05 01:04:48    230s] #Start Detail Routing..
[09/05 01:04:48    230s] #start initial detail routing ...
[09/05 01:04:48    230s] ### Design has 2 dirty nets
[09/05 01:04:49    230s] #   number of violations = 0
[09/05 01:04:49    230s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 963.46 (MB), peak = 1033.04 (MB)
[09/05 01:04:49    230s] #Complete Detail Routing.
[09/05 01:04:49    230s] #Total wire length = 15336 um.
[09/05 01:04:49    230s] #Total half perimeter of net bounding box = 13762 um.
[09/05 01:04:49    230s] #Total wire length on LAYER metal1 = 2309 um.
[09/05 01:04:49    230s] #Total wire length on LAYER metal2 = 6880 um.
[09/05 01:04:49    230s] #Total wire length on LAYER metal3 = 4513 um.
[09/05 01:04:49    230s] #Total wire length on LAYER metal4 = 1633 um.
[09/05 01:04:49    230s] #Total wire length on LAYER metal5 = 0 um.
[09/05 01:04:49    230s] #Total wire length on LAYER metal6 = 0 um.
[09/05 01:04:49    230s] #Total number of vias = 1330
[09/05 01:04:49    230s] #Up-Via Summary (total 1330):
[09/05 01:04:49    230s] #           
[09/05 01:04:49    230s] #-----------------------
[09/05 01:04:49    230s] # metal1            780
[09/05 01:04:49    230s] # metal2            466
[09/05 01:04:49    230s] # metal3             84
[09/05 01:04:49    230s] #-----------------------
[09/05 01:04:49    230s] #                  1330 
[09/05 01:04:49    230s] #
[09/05 01:04:49    230s] #Total number of DRC violations = 0
[09/05 01:04:49    230s] ### Time Record (Detail Routing) is uninstalled.
[09/05 01:04:49    230s] #Cpu time = 00:00:01
[09/05 01:04:49    230s] #Elapsed time = 00:00:01
[09/05 01:04:49    230s] #Increased memory = 3.83 (MB)
[09/05 01:04:49    230s] #Total memory = 962.11 (MB)
[09/05 01:04:49    230s] #Peak memory = 1033.04 (MB)
[09/05 01:04:49    230s] ### Time Record (Antenna Fixing) is installed.
[09/05 01:04:49    230s] #
[09/05 01:04:49    230s] #start routing for process antenna violation fix ...
[09/05 01:04:49    230s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 01:04:49    231s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 963.59 (MB), peak = 1033.04 (MB)
[09/05 01:04:49    231s] #
[09/05 01:04:49    231s] #Total wire length = 15336 um.
[09/05 01:04:49    231s] #Total half perimeter of net bounding box = 13762 um.
[09/05 01:04:49    231s] #Total wire length on LAYER metal1 = 2309 um.
[09/05 01:04:49    231s] #Total wire length on LAYER metal2 = 6880 um.
[09/05 01:04:49    231s] #Total wire length on LAYER metal3 = 4513 um.
[09/05 01:04:49    231s] #Total wire length on LAYER metal4 = 1633 um.
[09/05 01:04:49    231s] #Total wire length on LAYER metal5 = 0 um.
[09/05 01:04:49    231s] #Total wire length on LAYER metal6 = 0 um.
[09/05 01:04:49    231s] #Total number of vias = 1330
[09/05 01:04:49    231s] #Up-Via Summary (total 1330):
[09/05 01:04:49    231s] #           
[09/05 01:04:49    231s] #-----------------------
[09/05 01:04:49    231s] # metal1            780
[09/05 01:04:49    231s] # metal2            466
[09/05 01:04:49    231s] # metal3             84
[09/05 01:04:49    231s] #-----------------------
[09/05 01:04:49    231s] #                  1330 
[09/05 01:04:49    231s] #
[09/05 01:04:49    231s] #Total number of DRC violations = 0
[09/05 01:04:49    231s] #Total number of process antenna violations = 0
[09/05 01:04:49    231s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 01:04:49    231s] #
[09/05 01:04:49    231s] #
[09/05 01:04:49    231s] #Total wire length = 15336 um.
[09/05 01:04:49    231s] #Total half perimeter of net bounding box = 13762 um.
[09/05 01:04:49    231s] #Total wire length on LAYER metal1 = 2309 um.
[09/05 01:04:49    231s] #Total wire length on LAYER metal2 = 6880 um.
[09/05 01:04:49    231s] #Total wire length on LAYER metal3 = 4513 um.
[09/05 01:04:49    231s] #Total wire length on LAYER metal4 = 1633 um.
[09/05 01:04:49    231s] #Total wire length on LAYER metal5 = 0 um.
[09/05 01:04:49    231s] #Total wire length on LAYER metal6 = 0 um.
[09/05 01:04:49    231s] #Total number of vias = 1330
[09/05 01:04:49    231s] #Up-Via Summary (total 1330):
[09/05 01:04:49    231s] #           
[09/05 01:04:49    231s] #-----------------------
[09/05 01:04:49    231s] # metal1            780
[09/05 01:04:49    231s] # metal2            466
[09/05 01:04:49    231s] # metal3             84
[09/05 01:04:49    231s] #-----------------------
[09/05 01:04:49    231s] #                  1330 
[09/05 01:04:49    231s] #
[09/05 01:04:49    231s] #Total number of DRC violations = 0
[09/05 01:04:49    231s] #Total number of process antenna violations = 0
[09/05 01:04:49    231s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 01:04:49    231s] #
[09/05 01:04:49    231s] ### Time Record (Antenna Fixing) is uninstalled.
[09/05 01:04:49    231s] ### Time Record (Post Route Wire Spreading) is installed.
[09/05 01:04:49    231s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 01:04:50    232s] #
[09/05 01:04:50    232s] #Start Post Route wire spreading..
[09/05 01:04:50    232s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 01:04:50    232s] #
[09/05 01:04:50    232s] #Start DRC checking..
[09/05 01:04:50    232s] #   number of violations = 0
[09/05 01:04:50    232s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 963.85 (MB), peak = 1033.04 (MB)
[09/05 01:04:50    232s] #CELL_VIEW alu_top_module,init has no DRC violation.
[09/05 01:04:50    232s] #Total number of DRC violations = 0
[09/05 01:04:50    232s] #Total number of process antenna violations = 0
[09/05 01:04:50    232s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 01:04:50    232s] #
[09/05 01:04:50    232s] #Start data preparation for wire spreading...
[09/05 01:04:50    232s] #
[09/05 01:04:50    232s] #Data preparation is done on Tue Sep  5 01:04:50 2023
[09/05 01:04:50    232s] #
[09/05 01:04:50    232s] ### track-assign engine-init starts on Tue Sep  5 01:04:50 2023 with memory = 963.85 (MB), peak = 1033.04 (MB)
[09/05 01:04:50    232s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:964.4 MB, peak:1.0 GB
[09/05 01:04:50    232s] #
[09/05 01:04:50    232s] #Start Post Route Wire Spread.
[09/05 01:04:50    232s] #Done with 12 horizontal wires in 7 hboxes and 2 vertical wires in 6 hboxes.
[09/05 01:04:50    232s] #Complete Post Route Wire Spread.
[09/05 01:04:50    232s] #
[09/05 01:04:50    232s] #Total wire length = 15336 um.
[09/05 01:04:50    232s] #Total half perimeter of net bounding box = 13762 um.
[09/05 01:04:50    232s] #Total wire length on LAYER metal1 = 2309 um.
[09/05 01:04:50    232s] #Total wire length on LAYER metal2 = 6880 um.
[09/05 01:04:50    232s] #Total wire length on LAYER metal3 = 4513 um.
[09/05 01:04:50    232s] #Total wire length on LAYER metal4 = 1633 um.
[09/05 01:04:50    232s] #Total wire length on LAYER metal5 = 0 um.
[09/05 01:04:50    232s] #Total wire length on LAYER metal6 = 0 um.
[09/05 01:04:50    232s] #Total number of vias = 1330
[09/05 01:04:50    232s] #Up-Via Summary (total 1330):
[09/05 01:04:50    232s] #           
[09/05 01:04:50    232s] #-----------------------
[09/05 01:04:50    232s] # metal1            780
[09/05 01:04:50    232s] # metal2            466
[09/05 01:04:50    232s] # metal3             84
[09/05 01:04:50    232s] #-----------------------
[09/05 01:04:50    232s] #                  1330 
[09/05 01:04:50    232s] #
[09/05 01:04:50    232s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 01:04:50    232s] #
[09/05 01:04:50    232s] #Start DRC checking..
[09/05 01:04:51    232s] #   number of violations = 0
[09/05 01:04:51    232s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 963.99 (MB), peak = 1033.04 (MB)
[09/05 01:04:51    232s] #CELL_VIEW alu_top_module,init has no DRC violation.
[09/05 01:04:51    232s] #Total number of DRC violations = 0
[09/05 01:04:51    232s] #Total number of process antenna violations = 0
[09/05 01:04:51    232s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 01:04:51    232s] #   number of violations = 0
[09/05 01:04:51    232s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 963.99 (MB), peak = 1033.04 (MB)
[09/05 01:04:51    232s] #CELL_VIEW alu_top_module,init has no DRC violation.
[09/05 01:04:51    232s] #Total number of DRC violations = 0
[09/05 01:04:51    232s] #Total number of process antenna violations = 0
[09/05 01:04:51    232s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 01:04:51    232s] #Post Route wire spread is done.
[09/05 01:04:51    232s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/05 01:04:51    232s] #Total wire length = 15336 um.
[09/05 01:04:51    232s] #Total half perimeter of net bounding box = 13762 um.
[09/05 01:04:51    232s] #Total wire length on LAYER metal1 = 2309 um.
[09/05 01:04:51    232s] #Total wire length on LAYER metal2 = 6880 um.
[09/05 01:04:51    232s] #Total wire length on LAYER metal3 = 4513 um.
[09/05 01:04:51    232s] #Total wire length on LAYER metal4 = 1633 um.
[09/05 01:04:51    232s] #Total wire length on LAYER metal5 = 0 um.
[09/05 01:04:51    232s] #Total wire length on LAYER metal6 = 0 um.
[09/05 01:04:51    232s] #Total number of vias = 1330
[09/05 01:04:51    232s] #Up-Via Summary (total 1330):
[09/05 01:04:51    232s] #           
[09/05 01:04:51    232s] #-----------------------
[09/05 01:04:51    232s] # metal1            780
[09/05 01:04:51    232s] # metal2            466
[09/05 01:04:51    232s] # metal3             84
[09/05 01:04:51    232s] #-----------------------
[09/05 01:04:51    232s] #                  1330 
[09/05 01:04:51    232s] #
[09/05 01:04:51    232s] #detailRoute Statistics:
[09/05 01:04:51    232s] #Cpu time = 00:00:03
[09/05 01:04:51    232s] #Elapsed time = 00:00:03
[09/05 01:04:51    232s] #Increased memory = 1.66 (MB)
[09/05 01:04:51    232s] #Total memory = 959.94 (MB)
[09/05 01:04:51    232s] #Peak memory = 1033.04 (MB)
[09/05 01:04:51    232s] ### global_detail_route design signature (87): route=691162153 flt_obj=0 vio=1905142130 shield_wire=1
[09/05 01:04:51    232s] ### Time Record (DB Export) is installed.
[09/05 01:04:51    233s] ### export design design signature (88): route=691162153 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=845754509 dirty_area=0, del_dirty_area=0 cell=1715418465 placement=351657124 pin_access=1549635315
[09/05 01:04:51    233s] ### Time Record (DB Export) is uninstalled.
[09/05 01:04:51    233s] ### Time Record (Post Callback) is installed.
[09/05 01:04:51    233s] ### Time Record (Post Callback) is uninstalled.
[09/05 01:04:51    233s] #
[09/05 01:04:51    233s] #globalDetailRoute statistics:
[09/05 01:04:51    233s] #Cpu time = 00:00:03
[09/05 01:04:51    233s] #Elapsed time = 00:00:03
[09/05 01:04:51    233s] #Increased memory = 2.89 (MB)
[09/05 01:04:51    233s] #Total memory = 956.66 (MB)
[09/05 01:04:51    233s] #Peak memory = 1033.04 (MB)
[09/05 01:04:51    233s] #Number of warnings = 53
[09/05 01:04:51    233s] #Total number of warnings = 182
[09/05 01:04:51    233s] #Number of fails = 0
[09/05 01:04:51    233s] #Total number of fails = 0
[09/05 01:04:51    233s] #Complete globalDetailRoute on Tue Sep  5 01:04:51 2023
[09/05 01:04:51    233s] #
[09/05 01:04:51    233s] ### import design signature (89): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1549635315
[09/05 01:04:51    233s] ### Time Record (globalDetailRoute) is uninstalled.
[09/05 01:04:51    233s] #Default setup view is reset to setup.
[09/05 01:04:51    233s] #Default setup view is reset to setup.
[09/05 01:04:51    233s] #routeDesign: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 956.49 (MB), peak = 1033.04 (MB)
[09/05 01:04:51    233s] 
[09/05 01:04:51    233s] *** Summary of all messages that are not suppressed in this session:
[09/05 01:04:51    233s] Severity  ID               Count  Summary                                  
[09/05 01:04:51    233s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/05 01:04:51    233s] *** Message Summary: 1 warning(s), 0 error(s)
[09/05 01:04:51    233s] 
[09/05 01:04:51    233s] ### Time Record (routeDesign) is uninstalled.
[09/05 01:04:51    233s] ### 
[09/05 01:04:51    233s] ###   Scalability Statistics
[09/05 01:04:51    233s] ### 
[09/05 01:04:51    233s] ### --------------------------------+----------------+----------------+----------------+
[09/05 01:04:51    233s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/05 01:04:51    233s] ### --------------------------------+----------------+----------------+----------------+
[09/05 01:04:51    233s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/05 01:04:51    233s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/05 01:04:51    233s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/05 01:04:51    233s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/05 01:04:51    233s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/05 01:04:51    233s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/05 01:04:51    233s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[09/05 01:04:51    233s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/05 01:04:51    233s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/05 01:04:51    233s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[09/05 01:04:51    233s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[09/05 01:04:51    233s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[09/05 01:04:51    233s] ###   Entire Command                |        00:00:03|        00:00:03|             1.0|
[09/05 01:04:51    233s] ### --------------------------------+----------------+----------------+----------------+
[09/05 01:04:51    233s] ### 
[09/05 01:04:54    233s] <CMD> panPage 1 0
[09/05 01:04:54    233s] <CMD> panPage 1 0
[09/05 01:04:55    233s] <CMD> panPage 1 0
[09/05 01:04:58    234s] <CMD> panPage 0 -1
[09/05 01:04:58    234s] <CMD> panPage 0 -1
[09/05 01:04:58    234s] <CMD> panPage 0 -1
[09/05 01:04:59    234s] <CMD> panPage 0 -1
[09/05 01:05:00    234s] <CMD> panPage 0 -1
[09/05 01:05:00    234s] <CMD> panPage 0 -1
[09/05 01:05:00    234s] <CMD> panPage 0 -1
[09/05 01:05:01    234s] <CMD> panPage 0 1
[09/05 01:05:03    234s] <CMD> panPage -1 0
[09/05 01:05:03    235s] <CMD> panPage -1 0
[09/05 01:05:03    235s] <CMD> panPage -1 0
[09/05 01:05:04    235s] <CMD> panPage 0 1
[09/05 01:05:05    235s] <CMD> panPage 0 1
[09/05 01:05:05    235s] <CMD> panPage 0 1
[09/05 01:05:05    235s] <CMD> panPage 0 1
[09/05 01:05:05    235s] <CMD> panPage 0 1
[09/05 01:05:05    235s] <CMD> panPage 0 1
[09/05 01:05:06    235s] <CMD> panPage 0 1
[09/05 01:05:08    235s] <CMD> selectObstruct -121.06 107.62 -73.32 158.02 defScreenName
[09/05 01:05:10    236s] <CMD> deleteSelectedFromFPlan
[09/05 01:05:16    237s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[09/05 01:05:16    237s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[09/05 01:05:16    237s] *** Begin SPECIAL ROUTE on Tue Sep  5 01:05:16 2023 ***
[09/05 01:05:16    237s] SPECIAL ROUTE ran on directory: /Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/innovus_new
[09/05 01:05:16    237s] SPECIAL ROUTE ran on machine: AVLSI-PC22 (Linux 2.6.32-431.el6.x86_64 Xeon 1.20Ghz)
[09/05 01:05:16    237s] 
[09/05 01:05:16    237s] Begin option processing ...
[09/05 01:05:16    237s] srouteConnectPowerBump set to false
[09/05 01:05:16    237s] routeSelectNet set to "GND VDD"
[09/05 01:05:16    237s] routeSpecial set to true
[09/05 01:05:16    237s] srouteBlockPin set to "useLef"
[09/05 01:05:16    237s] srouteBottomLayerLimit set to 1
[09/05 01:05:16    237s] srouteBottomTargetLayerLimit set to 1
[09/05 01:05:16    237s] srouteConnectConverterPin set to false
[09/05 01:05:16    237s] srouteCrossoverViaBottomLayer set to 1
[09/05 01:05:16    237s] srouteCrossoverViaTopLayer set to 6
[09/05 01:05:16    237s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/05 01:05:16    237s] srouteFollowCorePinEnd set to 3
[09/05 01:05:16    237s] srouteJogControl set to "preferWithChanges differentLayer"
[09/05 01:05:16    237s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[09/05 01:05:16    237s] sroutePadPinAllPorts set to true
[09/05 01:05:16    237s] sroutePreserveExistingRoutes set to true
[09/05 01:05:16    237s] srouteRoutePowerBarPortOnBothDir set to true
[09/05 01:05:16    237s] srouteStopBlockPin set to "nearestTarget"
[09/05 01:05:16    237s] srouteTopLayerLimit set to 6
[09/05 01:05:16    237s] srouteTopTargetLayerLimit set to 6
[09/05 01:05:16    237s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2359.00 megs.
[09/05 01:05:16    237s] 
[09/05 01:05:16    237s] Reading DB technology information...
[09/05 01:05:16    237s] Finished reading DB technology information.
[09/05 01:05:16    237s] Reading floorplan and netlist information...
[09/05 01:05:16    237s] Finished reading floorplan and netlist information.
[09/05 01:05:17    237s] Read in 12 layers, 6 routing layers, 1 overlap layer
[09/05 01:05:17    237s] Read in 402 macros, 32 used
[09/05 01:05:17    237s] Read in 247 components
[09/05 01:05:17    237s]   207 core components: 0 unplaced, 207 placed, 0 fixed
[09/05 01:05:17    237s]   40 pad components: 0 unplaced, 0 placed, 40 fixed
[09/05 01:05:17    237s] Read in 31 logical pins
[09/05 01:05:17    237s] Read in 1 blockages
[09/05 01:05:17    237s] Read in 31 nets
[09/05 01:05:17    237s] Read in 4 special nets, 4 routed
[09/05 01:05:17    237s] Read in 416 terminals
[09/05 01:05:17    237s] 2 nets selected.
[09/05 01:05:17    237s] 
[09/05 01:05:17    237s] Begin power routing ...
[09/05 01:05:17    237s] ### import design signature (90): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1549635315
[09/05 01:05:17    237s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[09/05 01:05:17    237s] **WARN: (IMPSR-1254):	Cannot find any block pin of net GND. Check netlist, or change option to include the pin.
[09/05 01:05:17    237s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VDD. Use 'CLASS CORE' pad pins of net VDD to create pad ring.
[09/05 01:05:17    237s] CPU time for FollowPin 0 seconds
[09/05 01:05:17    237s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net GND. Use 'CLASS CORE' pad pins of net GND to create pad ring.
[09/05 01:05:17    237s] CPU time for FollowPin 0 seconds
[09/05 01:05:17    237s]   Number of IO ports routed: 0
[09/05 01:05:17    237s]   Number of Block ports routed: 0
[09/05 01:05:17    237s]   Number of Stripe ports routed: 0
[09/05 01:05:17    237s]   Number of Core ports routed: 5
[09/05 01:05:17    237s]   Number of Pad ports routed: 0
[09/05 01:05:17    237s]   Number of Power Bump ports routed: 0
[09/05 01:05:17    237s]   Number of Followpin connections: 10
[09/05 01:05:17    237s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2359.00 megs.
[09/05 01:05:17    237s] 
[09/05 01:05:17    237s] 
[09/05 01:05:17    237s] 
[09/05 01:05:17    237s]  Begin updating DB with routing results ...
[09/05 01:05:17    237s]  Updating DB with 0 via definition ...
[09/05 01:05:17    237s] sroute created 15 wires.
[09/05 01:05:17    237s] ViaGen created 5 vias, deleted 0 via to avoid violation.
[09/05 01:05:17    237s] +--------+----------------+----------------+
[09/05 01:05:17    237s] |  Layer |     Created    |     Deleted    |
[09/05 01:05:17    237s] +--------+----------------+----------------+
[09/05 01:05:17    237s] | metal1 |       15       |       NA       |
[09/05 01:05:17    237s] |   via  |        5       |        0       |
[09/05 01:05:17    237s] +--------+----------------+----------------+
[09/05 01:05:22    238s] <CMD> get_verify_drc_mode -disable_rules -quiet
[09/05 01:05:22    238s] <CMD> get_verify_drc_mode -quiet -area
[09/05 01:05:22    238s] <CMD> get_verify_drc_mode -quiet -layer_range
[09/05 01:05:22    238s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[09/05 01:05:22    238s] <CMD> get_verify_drc_mode -check_only -quiet
[09/05 01:05:22    238s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[09/05 01:05:22    238s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[09/05 01:05:22    238s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[09/05 01:05:22    238s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[09/05 01:05:22    238s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[09/05 01:05:22    238s] <CMD> get_verify_drc_mode -limit -quiet
[09/05 01:05:24    238s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report alu_top_module.drc.rpt -limit 1000
[09/05 01:05:24    238s] <CMD> verify_drc
[09/05 01:05:24    238s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[09/05 01:05:24    238s] #-report alu_top_module.drc.rpt          # string, default="", user setting
[09/05 01:05:24    238s]  *** Starting Verify DRC (MEM: 1226.2) ***
[09/05 01:05:24    238s] 
[09/05 01:05:24    238s]   VERIFY DRC ...... Starting Verification
[09/05 01:05:24    238s]   VERIFY DRC ...... Initializing
[09/05 01:05:24    238s]   VERIFY DRC ...... Deleting Existing Violations
[09/05 01:05:24    238s]   VERIFY DRC ...... Creating Sub-Areas
[09/05 01:05:24    238s]   VERIFY DRC ...... Using new threading
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area: {-392.000 -431.100 -127.040 -212.220} 1 of 12
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area: {-127.040 -431.100 137.920 -212.220} 2 of 12
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area: {137.920 -431.100 392.000 -212.220} 3 of 12
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area: {-392.000 -212.220 -127.040 6.660} 4 of 12
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area: {-127.040 -212.220 137.920 6.660} 5 of 12
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area: {137.920 -212.220 392.000 6.660} 6 of 12
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area: {-392.000 6.660 -127.040 225.540} 7 of 12
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area: {-127.040 6.660 137.920 225.540} 8 of 12
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area: {137.920 6.660 392.000 225.540} 9 of 12
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area: {-392.000 225.540 -127.040 431.100} 10 of 12
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area: {-127.040 225.540 137.920 431.100} 11 of 12
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area: {137.920 225.540 392.000 431.100} 12 of 12
[09/05 01:05:24    238s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[09/05 01:05:24    238s] 
[09/05 01:05:24    238s]   Verification Complete : 0 Viols.
[09/05 01:05:24    238s] 
[09/05 01:05:24    238s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 1.0M) ***
[09/05 01:05:24    238s] 
[09/05 01:05:24    238s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[09/05 01:05:40    241s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[09/05 01:05:40    241s] VERIFY_CONNECTIVITY use new engine.
[09/05 01:05:40    241s] 
[09/05 01:05:40    241s] ******** Start: VERIFY CONNECTIVITY ********
[09/05 01:05:40    241s] Start Time: Tue Sep  5 01:05:40 2023
[09/05 01:05:40    241s] 
[09/05 01:05:40    241s] Design Name: alu_top_module
[09/05 01:05:40    241s] Database Units: 1000
[09/05 01:05:40    241s] Design Boundary: (-392.0000, -431.1000) (392.0000, 431.1000)
[09/05 01:05:40    241s] Error Limit = 1000; Warning Limit = 50
[09/05 01:05:40    241s] Check all nets
[09/05 01:05:40    241s] 
[09/05 01:05:40    241s] Begin Summary 
[09/05 01:05:40    241s]   Found no problems or warnings.
[09/05 01:05:40    241s] End Summary
[09/05 01:05:40    241s] 
[09/05 01:05:40    241s] End Time: Tue Sep  5 01:05:40 2023
[09/05 01:05:40    241s] Time Elapsed: 0:00:00.0
[09/05 01:05:40    241s] 
[09/05 01:05:40    241s] ******** End: VERIFY CONNECTIVITY ********
[09/05 01:05:40    241s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/05 01:05:40    241s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[09/05 01:05:40    241s] 
[09/05 01:07:34    261s] <CMD> verifyProcessAntenna -report alu_top_module.antenna.rpt -error 1000
[09/05 01:07:34    261s] 
[09/05 01:07:34    261s] ******* START VERIFY ANTENNA ********
[09/05 01:07:34    261s] Report File: alu_top_module.antenna.rpt
[09/05 01:07:34    261s] LEF Macro File: alu_top_module.antenna.lef
[09/05 01:07:34    261s] Verification Complete: 0 Violations
[09/05 01:07:34    261s] ******* DONE VERIFY ANTENNA ********
[09/05 01:07:34    261s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[09/05 01:07:34    261s] 
[09/05 01:09:06    277s] <CMD> verifyACLimit -report alu_top_module.aclimit.rpt -toggle 1.0 -error 1000
[09/05 01:09:06    277s] 
[09/05 01:09:06    277s] ******** Start: verifyACLimit ********
[09/05 01:09:06    277s] Start Time: Tue Sep  5 01:09:06 2023
[09/05 01:09:06    277s] 
[09/05 01:09:06    277s] **WARN: (IMPVAC-117):	Can't get QRC tech file for EM rule.
[09/05 01:09:06    277s] **WARN: (IMPVAC-116):	Signal EM checking continue even No EM rule found in QRC tech or ICT EM file.
[09/05 01:09:06    277s] #################################################################################
[09/05 01:09:06    277s] # Design Stage: PostRoute
[09/05 01:09:06    277s] # Design Name: alu_top_module
[09/05 01:09:06    277s] # Design Mode: 90nm
[09/05 01:09:06    277s] # Analysis Mode: MMMC Non-OCV 
[09/05 01:09:06    277s] # Parasitics Mode: No SPEF/RCDB
[09/05 01:09:06    277s] # Signoff Settings: SI Off 
[09/05 01:09:06    277s] #################################################################################
[09/05 01:09:06    277s] Extraction called for design 'alu_top_module' of instances=247 and nets=265 using extraction engine 'preRoute' .
[09/05 01:09:06    277s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/05 01:09:06    277s] Type 'man IMPEXT-3530' for more detail.
[09/05 01:09:06    277s] PreRoute RC Extraction called for design alu_top_module.
[09/05 01:09:06    277s] RC Extraction called in multi-corner(1) mode.
[09/05 01:09:06    277s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/05 01:09:06    277s] Type 'man IMPEXT-6197' for more detail.
[09/05 01:09:06    277s] RCMode: PreRoute
[09/05 01:09:06    277s]       RC Corner Indexes            0   
[09/05 01:09:06    277s] Capacitance Scaling Factor   : 1.00000 
[09/05 01:09:06    277s] Resistance Scaling Factor    : 1.00000 
[09/05 01:09:06    277s] Clock Cap. Scaling Factor    : 1.00000 
[09/05 01:09:06    277s] Clock Res. Scaling Factor    : 1.00000 
[09/05 01:09:06    277s] Shrink Factor                : 1.00000
[09/05 01:09:06    277s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/05 01:09:06    277s] LayerId::1 widthSet size::1
[09/05 01:09:06    277s] LayerId::2 widthSet size::1
[09/05 01:09:06    277s] LayerId::3 widthSet size::1
[09/05 01:09:06    277s] LayerId::4 widthSet size::1
[09/05 01:09:06    277s] LayerId::5 widthSet size::1
[09/05 01:09:06    277s] LayerId::6 widthSet size::1
[09/05 01:09:06    277s] Updating RC grid for preRoute extraction ...
[09/05 01:09:06    277s] Initializing multi-corner resistance tables ...
[09/05 01:09:06    277s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 01:09:06    277s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 01:09:06    277s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.107165 ; aWlH: 0.000000 ; Pmax: 0.816900 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 01:09:06    277s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1235.535M)
[09/05 01:09:06    277s] Calculate delays in BcWc mode...
[09/05 01:09:06    277s] Topological Sorting (REAL = 0:00:00.0, MEM = 1235.5M, InitMEM = 1235.5M)
[09/05 01:09:06    277s] Start delay calculation (fullDC) (1 T). (MEM=1235.54)
[09/05 01:09:06    277s] AAE DB initialization (MEM=1254.61 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/05 01:09:07    277s] Start AAE Lib Loading. (MEM=1269.82)
[09/05 01:09:07    277s] End AAE Lib Loading. (MEM=1279.36 CPU=0:00:00.0 Real=0:00:00.0)
[09/05 01:09:07    277s] End AAE Lib Interpolated Model. (MEM=1279.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 01:09:07    277s] First Iteration Infinite Tw... 
[09/05 01:09:07    277s] Total number of fetched objects 259
[09/05 01:09:07    277s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 01:09:07    277s] End delay calculation. (MEM=1313.6 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 01:09:07    277s] End delay calculation (fullDC). (MEM=1286.52 CPU=0:00:00.3 REAL=0:00:01.0)
[09/05 01:09:07    277s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1286.5M) ***
[09/05 01:09:07    277s] Timing Analysis Mode: CTE
[09/05 01:09:07    277s] Irms Scale Factor: 1
[09/05 01:09:07    277s] Verifying all signal nets.
[09/05 01:09:07    277s] View setup and Setup mode is used in calculation.
[09/05 01:09:07    277s] **WARN: (IMPVAC-216):	Net result_out_out[7] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:09:07    277s] **WARN: (IMPVAC-216):	Net result_out_out[6] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:09:07    277s] **WARN: (IMPVAC-216):	Net result_out_out[5] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:09:07    277s] **WARN: (IMPVAC-216):	Net result_out_out[4] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:09:07    277s] **WARN: (IMPVAC-216):	Net result_out_out[3] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:09:07    277s] **WARN: (IMPVAC-216):	Net result_out_out[2] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:09:07    277s] **WARN: (IMPVAC-216):	Net result_out_out[1] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:09:07    277s] **WARN: (IMPVAC-216):	Net result_out_out[0] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:09:07    277s] **WARN: (IMPVAC-216):	Net flag_carry_out has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:09:07    277s] **WARN: (IMPVAC-216):	Net flag_zero_out has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:09:07    277s] **WARN: (IMPVAC-216):	Net A_in[7] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:09:07    277s] **WARN: (IMPVAC-216):	Net A_in[6] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:09:07    277s] **WARN: (IMPVAC-216):	Net A_in[5] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:09:07    277s] **WARN: (IMPVAC-216):	Net A_in[4] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:09:07    277s] **WARN: (IMPVAC-216):	Net A_in[3] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:09:07    277s] **WARN: (IMPVAC-216):	Net A_in[2] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:09:07    277s] **WARN: (IMPVAC-216):	Net A_in[1] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:09:07    277s] **WARN: (IMPVAC-216):	Net A_in[0] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:09:07    277s] **WARN: (IMPVAC-216):	Net B_in[7] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:09:07    277s] **WARN: (IMPVAC-216):	Net B_in[6] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:09:07    277s] **WARN: (EMS-27):	Message (IMPVAC-216) has exceeded the current message display limit of 20.
[09/05 01:09:07    277s] To increase the message display limit, refer to the product command reference manual.
[09/05 01:09:07    277s] **WARN: (IMPVAC-131):	NET result_out_out[7] has no wire cap.
[09/05 01:09:07    277s] Type 'man IMPVAC-131' for more detail.
[09/05 01:09:07    277s] **WARN: (IMPVAC-131):	NET result_out_out[6] has no wire cap.
[09/05 01:09:07    277s] Type 'man IMPVAC-131' for more detail.
[09/05 01:09:07    277s] **WARN: (IMPVAC-131):	NET result_out_out[5] has no wire cap.
[09/05 01:09:07    277s] Type 'man IMPVAC-131' for more detail.
[09/05 01:09:07    277s] **WARN: (IMPVAC-131):	NET result_out_out[4] has no wire cap.
[09/05 01:09:07    277s] Type 'man IMPVAC-131' for more detail.
[09/05 01:09:07    277s] **WARN: (IMPVAC-131):	NET result_out_out[3] has no wire cap.
[09/05 01:09:07    277s] Type 'man IMPVAC-131' for more detail.
[09/05 01:09:07    277s] **WARN: (IMPVAC-131):	NET result_out_out[2] has no wire cap.
[09/05 01:09:07    277s] Type 'man IMPVAC-131' for more detail.
[09/05 01:09:07    277s] **WARN: (IMPVAC-131):	NET result_out_out[1] has no wire cap.
[09/05 01:09:07    277s] Type 'man IMPVAC-131' for more detail.
[09/05 01:09:07    277s] **WARN: (IMPVAC-131):	NET result_out_out[0] has no wire cap.
[09/05 01:09:07    277s] Type 'man IMPVAC-131' for more detail.
[09/05 01:09:07    277s] **WARN: (IMPVAC-131):	NET flag_carry_out has no wire cap.
[09/05 01:09:07    277s] Type 'man IMPVAC-131' for more detail.
[09/05 01:09:07    277s] **WARN: (IMPVAC-131):	NET flag_zero_out has no wire cap.
[09/05 01:09:07    277s] Type 'man IMPVAC-131' for more detail.
[09/05 01:09:07    277s] **WARN: (IMPVAC-131):	NET A_in[7] has no wire cap.
[09/05 01:09:07    277s] Type 'man IMPVAC-131' for more detail.
[09/05 01:09:07    277s] **WARN: (IMPVAC-131):	NET A_in[6] has no wire cap.
[09/05 01:09:07    277s] Type 'man IMPVAC-131' for more detail.
[09/05 01:09:07    277s] **WARN: (IMPVAC-131):	NET A_in[5] has no wire cap.
[09/05 01:09:07    277s] Type 'man IMPVAC-131' for more detail.
[09/05 01:09:07    277s] **WARN: (IMPVAC-131):	NET A_in[4] has no wire cap.
[09/05 01:09:07    277s] Type 'man IMPVAC-131' for more detail.
[09/05 01:09:07    277s] **WARN: (IMPVAC-131):	NET A_in[3] has no wire cap.
[09/05 01:09:07    277s] Type 'man IMPVAC-131' for more detail.
[09/05 01:09:07    277s] **WARN: (IMPVAC-131):	NET A_in[2] has no wire cap.
[09/05 01:09:07    277s] Type 'man IMPVAC-131' for more detail.
[09/05 01:09:07    277s] **WARN: (IMPVAC-131):	NET A_in[1] has no wire cap.
[09/05 01:09:07    277s] Type 'man IMPVAC-131' for more detail.
[09/05 01:09:07    277s] **WARN: (IMPVAC-131):	NET A_in[0] has no wire cap.
[09/05 01:09:07    277s] Type 'man IMPVAC-131' for more detail.
[09/05 01:09:07    277s] **WARN: (IMPVAC-131):	NET B_in[7] has no wire cap.
[09/05 01:09:07    277s] Type 'man IMPVAC-131' for more detail.
[09/05 01:09:07    277s] **WARN: (IMPVAC-131):	NET B_in[6] has no wire cap.
[09/05 01:09:07    277s] Type 'man IMPVAC-131' for more detail.
[09/05 01:09:07    277s] **WARN: (EMS-27):	Message (IMPVAC-131) has exceeded the current message display limit of 20.
[09/05 01:09:07    277s] To increase the message display limit, refer to the product command reference manual.
[09/05 01:09:07    278s] 
[09/05 01:09:07    278s] Num Violations: 0
[09/05 01:09:07    278s] 
[09/05 01:09:07    278s] End Time: Tue Sep  5 01:09:07 2023
[09/05 01:09:07    278s] ******** End: verifyACLimit ********
[09/05 01:09:07    278s]   (CPU Time: 0:00:00.8  MEM: 43.203M)
[09/05 01:09:07    278s] 
[09/05 01:09:49    286s] <CMD> addEndCap -preCap FILLER1 -postCap FILLER2 -prefix ENDCAP
[09/05 01:09:49    286s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[09/05 01:09:49    286s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/05 01:09:49    286s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/05 01:09:49    286s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[09/05 01:09:49    286s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/05 01:09:49    286s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/05 01:09:49    286s] OPERPROF: Starting DPlace-Init at level 1, MEM:1272.3M
[09/05 01:09:49    286s] #spOpts: VtWidth 
[09/05 01:09:49    286s] All LLGs are deleted
[09/05 01:09:49    286s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1272.3M
[09/05 01:09:49    286s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1272.3M
[09/05 01:09:49    286s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1272.3M
[09/05 01:09:49    286s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1272.3M
[09/05 01:09:49    286s] Core basic site is core_5040
[09/05 01:09:49    286s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 01:09:49    286s] SiteArray: use 131,072 bytes
[09/05 01:09:49    286s] SiteArray: current memory after site array memory allocation 1304.3M
[09/05 01:09:49    286s] SiteArray: FP blocked sites are writable
[09/05 01:09:49    286s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 01:09:49    286s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1304.3M
[09/05 01:09:49    286s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1304.3M
[09/05 01:09:49    286s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:1304.3M
[09/05 01:09:49    286s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1304.3M
[09/05 01:09:49    286s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1304.3MB).
[09/05 01:09:49    286s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1304.3M
[09/05 01:09:49    286s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1304.3M
[09/05 01:09:49    286s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1304.3M
[09/05 01:09:49    286s] Minimum row-size in sites for endcap insertion = 4.
[09/05 01:09:49    286s] Minimum number of sites for row blockage       = 1.
[09/05 01:09:49    286s] Inserted 63 pre-endcap <FILLER1> cells (prefix ENDCAP).
[09/05 01:09:49    286s] Inserted 63 post-endcap <FILLER2> cells (prefix ENDCAP).
[09/05 01:09:49    286s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1304.3M
[09/05 01:09:49    286s] For 126 new insts, 126 new pwr-pin connections were made to global net 'VDD'.
[09/05 01:09:49    286s] 126 new gnd-pin connections were made to global net 'GND'.
[09/05 01:09:49    286s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/05 01:09:49    286s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1304.3M
[09/05 01:09:49    286s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1304.3M
[09/05 01:09:49    286s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1304.3M
[09/05 01:09:49    286s] All LLGs are deleted
[09/05 01:09:49    286s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1304.3M
[09/05 01:09:49    286s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1304.3M
[09/05 01:09:52    286s] <CMD> zoomBox -208.62700 85.75400 -2.60900 183.22500
[09/05 01:09:53    286s] <CMD> zoomBox -156.82500 123.13200 -79.12300 159.89400
[09/05 01:09:53    286s] <CMD> zoomBox -135.51400 138.51100 -110.60200 150.29700
[09/05 01:09:55    287s] <CMD> zoomBox -127.68500 142.29000 -116.63000 147.52000
[09/05 01:09:57    287s] <CMD> panPage 0 -1
[09/05 01:09:57    287s] <CMD> panPage 0 -1
[09/05 01:09:57    287s] <CMD> panPage 0 -1
[09/05 01:09:58    287s] <CMD> panPage 0 -1
[09/05 01:09:58    287s] <CMD> panPage 0 -1
[09/05 01:09:59    287s] <CMD> zoomBox -148.41100 124.44100 -100.67500 147.02600
[09/05 01:10:00    287s] <CMD> zoomBox -205.57600 96.84800 -56.66600 167.30000
[09/05 01:10:00    288s] <CMD> zoomBox -282.61900 59.66000 2.64800 194.62500
[09/05 01:10:02    288s] <CMD> fit
[09/05 01:10:03    288s] <CMD> zoomBox -565.26000 -263.24700 665.82400 319.20100
[09/05 01:10:04    288s] <CMD> zoomBox -165.44600 -54.75500 229.21400 131.96600
[09/05 01:10:07    289s] <CMD> zoomBox -122.51000 23.54900 -14.96600 74.43000
[09/05 01:10:47    296s] <CMD> addWellTap -cell FILLER8 -cellInterval 50 -prefix WELLTAP
[09/05 01:10:47    296s] OPERPROF: Starting DPlace-Init at level 1, MEM:1304.3M
[09/05 01:10:47    296s] #spOpts: VtWidth mergeVia=F 
[09/05 01:10:47    296s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1304.3M
[09/05 01:10:47    296s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1304.3M
[09/05 01:10:47    296s] Core basic site is core_5040
[09/05 01:10:47    296s] Fast DP-INIT is on for default
[09/05 01:10:47    296s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 01:10:47    296s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.014, MEM:1304.3M
[09/05 01:10:47    296s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1304.3M
[09/05 01:10:47    296s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1304.3MB).
[09/05 01:10:47    296s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1304.3M
[09/05 01:10:47    296s] **WARN: (IMPSP-5134):	Setting cellInterval to 49.600 (microns) as a multiple of cell FILLER8's techSite 'core_5040' width of 0.620 microns
[09/05 01:10:47    296s] Type 'man IMPSP-5134' for more detail.
[09/05 01:10:47    296s] For 344 new insts, 344 new pwr-pin connections were made to global net 'VDD'.
[09/05 01:10:47    296s] 344 new gnd-pin connections were made to global net 'GND'.
[09/05 01:10:47    296s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/05 01:10:47    296s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1304.4M
[09/05 01:10:47    296s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1304.4M
[09/05 01:10:47    296s] All LLGs are deleted
[09/05 01:10:47    296s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1304.4M
[09/05 01:10:47    296s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1304.4M
[09/05 01:10:47    296s] Inserted 344 well-taps <FILLER8> cells (prefix WELLTAP).
[09/05 01:10:49    296s] <CMD> zoomBox -141.32600 13.21200 7.52400 83.63600
[09/05 01:10:49    296s] <CMD> zoomBox -153.29300 6.63800 21.82600 89.49000
[09/05 01:10:50    297s] <CMD> zoomBox -203.41700 -20.89800 81.73600 114.01300
[09/05 01:11:20    302s] <CMD> addEndCap -preCap FILLER8 -postCap FILLER16 -prefix ENDCAP
[09/05 01:11:20    302s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[09/05 01:11:20    302s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/05 01:11:20    302s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/05 01:11:20    302s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[09/05 01:11:20    302s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/05 01:11:20    302s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/05 01:11:20    302s] OPERPROF: Starting DPlace-Init at level 1, MEM:1304.3M
[09/05 01:11:20    302s] #spOpts: VtWidth mergeVia=F 
[09/05 01:11:20    302s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1304.3M
[09/05 01:11:20    302s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1304.3M
[09/05 01:11:20    302s] Core basic site is core_5040
[09/05 01:11:20    302s] Fast DP-INIT is on for default
[09/05 01:11:20    302s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 01:11:20    302s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.017, MEM:1304.3M
[09/05 01:11:20    302s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.021, MEM:1304.3M
[09/05 01:11:20    302s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1304.3MB).
[09/05 01:11:20    302s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:1304.3M
[09/05 01:11:20    302s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1304.3M
[09/05 01:11:20    302s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1304.3M
[09/05 01:11:20    302s] Minimum row-size in sites for endcap insertion = 25.
[09/05 01:11:20    302s] Minimum number of sites for row blockage       = 1.
[09/05 01:11:20    302s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8) at (-121.060, -159.500).
[09/05 01:11:20    302s] Type 'man IMPSP-5119' for more detail.
[09/05 01:11:20    302s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILLER16) at (27.740, -159.500).
[09/05 01:11:20    302s] Type 'man IMPSP-5119' for more detail.
[09/05 01:11:20    302s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8) at (-121.060, -154.460).
[09/05 01:11:20    302s] Type 'man IMPSP-5119' for more detail.
[09/05 01:11:20    302s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILLER16) at (27.740, -154.460).
[09/05 01:11:20    302s] Type 'man IMPSP-5119' for more detail.
[09/05 01:11:20    302s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8) at (-121.060, -149.420).
[09/05 01:11:20    302s] Type 'man IMPSP-5119' for more detail.
[09/05 01:11:20    302s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILLER16) at (27.740, -149.420).
[09/05 01:11:20    302s] Type 'man IMPSP-5119' for more detail.
[09/05 01:11:20    302s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8) at (-121.060, -144.380).
[09/05 01:11:20    302s] Type 'man IMPSP-5119' for more detail.
[09/05 01:11:20    302s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILLER16) at (27.740, -144.380).
[09/05 01:11:20    302s] Type 'man IMPSP-5119' for more detail.
[09/05 01:11:20    302s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8) at (-121.060, -139.340).
[09/05 01:11:20    302s] Type 'man IMPSP-5119' for more detail.
[09/05 01:11:20    302s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILLER16) at (27.740, -139.340).
[09/05 01:11:20    302s] Type 'man IMPSP-5119' for more detail.
[09/05 01:11:20    302s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8) at (-121.060, -134.300).
[09/05 01:11:20    302s] Type 'man IMPSP-5119' for more detail.
[09/05 01:11:20    302s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILLER16) at (27.740, -134.300).
[09/05 01:11:20    302s] Type 'man IMPSP-5119' for more detail.
[09/05 01:11:20    302s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8) at (-121.060, -129.260).
[09/05 01:11:20    302s] Type 'man IMPSP-5119' for more detail.
[09/05 01:11:20    302s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILLER16) at (27.740, -129.260).
[09/05 01:11:20    302s] Type 'man IMPSP-5119' for more detail.
[09/05 01:11:20    302s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8) at (-121.060, -124.220).
[09/05 01:11:20    302s] Type 'man IMPSP-5119' for more detail.
[09/05 01:11:20    302s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILLER16) at (27.740, -124.220).
[09/05 01:11:20    302s] Type 'man IMPSP-5119' for more detail.
[09/05 01:11:20    302s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8) at (-121.060, -119.180).
[09/05 01:11:20    302s] Type 'man IMPSP-5119' for more detail.
[09/05 01:11:20    302s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILLER16) at (27.740, -119.180).
[09/05 01:11:20    302s] Type 'man IMPSP-5119' for more detail.
[09/05 01:11:20    302s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8) at (-121.060, -114.140).
[09/05 01:11:20    302s] Type 'man IMPSP-5119' for more detail.
[09/05 01:11:20    302s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILLER16) at (27.740, -114.140).
[09/05 01:11:20    302s] Type 'man IMPSP-5119' for more detail.
[09/05 01:11:20    302s] **WARN: (EMS-27):	Message (IMPSP-5119) has exceeded the current message display limit of 20.
[09/05 01:11:20    302s] To increase the message display limit, refer to the product command reference manual.
[09/05 01:11:20    302s] Inserted 0 pre-endcap <FILLER8> cells (prefix ENDCAP).
[09/05 01:11:20    302s] Inserted 0 post-endcap <FILLER16> cells (prefix ENDCAP).
[09/05 01:11:20    302s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[09/05 01:11:20    302s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'end' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[09/05 01:11:20    302s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1304.3M
[09/05 01:11:20    302s] For 0 new insts, *** Applied 0 GNC rules.
[09/05 01:11:20    302s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1304.3M
[09/05 01:11:20    302s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1304.3M
[09/05 01:11:20    302s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1304.3M
[09/05 01:11:20    302s] All LLGs are deleted
[09/05 01:11:20    302s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1304.3M
[09/05 01:11:20    302s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1304.3M
[09/05 01:11:24    303s] <CMD> zoomBox -156.12400 22.20900 -29.59900 82.07000
[09/05 01:11:25    303s] <CMD> zoomBox -132.63100 43.62300 -84.91100 66.20000
[09/05 01:11:26    303s] <CMD> zoomBox -125.83300 49.82100 -100.92000 61.60800
[09/05 01:11:26    303s] <CMD> zoomBox -124.72000 50.83600 -103.54300 60.85500
[09/05 01:11:51    308s] <CMD> deleteFiller -cell FILLER1 FILLER16 FILLER2 FILLER4 FILLER8
[09/05 01:11:51    308s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1304.3M
[09/05 01:11:51    308s] Deleted 63 physical insts (cell FILLER1 / prefix -).
[09/05 01:11:51    308s] Deleted 0 physical inst  (cell FILLER16 / prefix -).
[09/05 01:11:51    308s] Deleted 63 physical insts (cell FILLER2 / prefix -).
[09/05 01:11:51    308s] Deleted 0 physical inst  (cell FILLER4 / prefix -).
[09/05 01:11:51    308s] Deleted 344 physical insts (cell FILLER8 / prefix -).
[09/05 01:11:51    308s] Total physical insts deleted = 470.
[09/05 01:11:51    308s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.002, MEM:1304.3M
[09/05 01:11:52    308s] <CMD> fit
[09/05 01:11:54    308s] <CMD> zoomBox -682.46200 -249.63600 548.62300 332.81300
[09/05 01:11:54    308s] <CMD> zoomBox -541.20300 -150.45400 348.25500 270.36500
[09/05 01:11:55    308s] <CMD> zoomBox -439.14600 -78.79600 203.49000 225.24700
[09/05 01:12:11    311s] <CMD> addEndCap -preCap FILLER8 -postCap FILLER16 -prefix ENDCAP
[09/05 01:12:11    311s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[09/05 01:12:11    311s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/05 01:12:11    311s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/05 01:12:11    311s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[09/05 01:12:11    311s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/05 01:12:11    311s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/05 01:12:11    311s] OPERPROF: Starting DPlace-Init at level 1, MEM:1304.3M
[09/05 01:12:11    311s] #spOpts: VtWidth 
[09/05 01:12:11    311s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1304.3M
[09/05 01:12:11    311s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1304.3M
[09/05 01:12:11    311s] Core basic site is core_5040
[09/05 01:12:11    311s] Fast DP-INIT is on for default
[09/05 01:12:11    311s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 01:12:11    311s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:1304.3M
[09/05 01:12:11    311s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1304.3M
[09/05 01:12:11    311s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1304.3MB).
[09/05 01:12:11    311s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.023, MEM:1304.3M
[09/05 01:12:11    311s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1304.3M
[09/05 01:12:11    311s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1304.3M
[09/05 01:12:11    311s] Minimum row-size in sites for endcap insertion = 25.
[09/05 01:12:11    311s] Minimum number of sites for row blockage       = 1.
[09/05 01:12:11    311s] Inserted 63 pre-endcap <FILLER8> cells (prefix ENDCAP).
[09/05 01:12:11    311s] Inserted 63 post-endcap <FILLER16> cells (prefix ENDCAP).
[09/05 01:12:11    311s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1304.3M
[09/05 01:12:11    311s] For 126 new insts, 126 new pwr-pin connections were made to global net 'VDD'.
[09/05 01:12:11    311s] 126 new gnd-pin connections were made to global net 'GND'.
[09/05 01:12:11    311s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/05 01:12:11    311s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1304.3M
[09/05 01:12:11    311s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1304.3M
[09/05 01:12:11    311s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1304.3M
[09/05 01:12:12    311s] All LLGs are deleted
[09/05 01:12:12    311s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1304.3M
[09/05 01:12:12    311s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1304.3M
[09/05 01:12:16    312s] <CMD> zoomBox -173.70800 -4.02900 161.75200 154.68300
[09/05 01:12:17    312s] <CMD> zoomBox 6.84200 46.82600 133.36200 106.68500
[09/05 01:12:19    313s] <CMD> zoomBox -61.85400 27.47600 144.16400 124.94700
[09/05 01:12:39    316s] <CMD> addWellTap -cell FILLER2 -cellInterval 50 -prefix WELLTAP
[09/05 01:12:39    316s] OPERPROF: Starting DPlace-Init at level 1, MEM:1304.3M
[09/05 01:12:39    316s] #spOpts: VtWidth mergeVia=F 
[09/05 01:12:39    316s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1304.3M
[09/05 01:12:39    316s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1304.3M
[09/05 01:12:39    316s] Core basic site is core_5040
[09/05 01:12:39    316s] Fast DP-INIT is on for default
[09/05 01:12:39    316s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 01:12:39    316s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.017, MEM:1304.3M
[09/05 01:12:39    316s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1304.3M
[09/05 01:12:39    316s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1304.3MB).
[09/05 01:12:39    316s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.025, MEM:1304.3M
[09/05 01:12:39    316s] **WARN: (IMPSP-5134):	Setting cellInterval to 49.600 (microns) as a multiple of cell FILLER2's techSite 'core_5040' width of 0.620 microns
[09/05 01:12:39    316s] Type 'man IMPSP-5134' for more detail.
[09/05 01:12:39    316s] For 344 new insts, 344 new pwr-pin connections were made to global net 'VDD'.
[09/05 01:12:39    316s] 344 new gnd-pin connections were made to global net 'GND'.
[09/05 01:12:39    316s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/05 01:12:39    316s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1304.4M
[09/05 01:12:39    316s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1304.4M
[09/05 01:12:39    316s] All LLGs are deleted
[09/05 01:12:39    316s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1304.4M
[09/05 01:12:39    316s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1304.4M
[09/05 01:12:39    316s] Inserted 344 well-taps <FILLER2> cells (prefix WELLTAP).
[09/05 01:12:52    319s] <CMD> getFillerMode -quiet
[09/05 01:13:16    323s] <CMD> addFiller -cell FILLERCC FILLERBC FILLERAC FILLER8 FILLER4C FILLER32 FILLER2 FILLER2C -prefix FILLER -doDRC
[09/05 01:13:16    323s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[09/05 01:13:16    323s] Type 'man IMPSP-5217' for more detail.
[09/05 01:13:16    323s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1304.3M
[09/05 01:13:16    323s] Core basic site is core_5040
[09/05 01:13:16    323s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 01:13:16    323s] SiteArray: use 131,072 bytes
[09/05 01:13:16    323s] SiteArray: current memory after site array memory allocation 1304.3M
[09/05 01:13:16    323s] SiteArray: FP blocked sites are writable
[09/05 01:13:16    323s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 01:13:16    323s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1304.3M
[09/05 01:13:16    323s] Process 3727 wires and vias for routing blockage and capacity analysis
[09/05 01:13:16    323s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.001, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.060, REAL:0.028, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.030, MEM:1304.3M
[09/05 01:13:16    323s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1304.3MB).
[09/05 01:13:16    323s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.036, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1304.3M
[09/05 01:13:16    323s]   Signal wire search tree: 4114 elements. (cpu=0:00:00.0, mem=0.0M)
[09/05 01:13:16    323s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1304.3M
[09/05 01:13:16    323s] For 0 new insts, *** Applied 0 GNC rules.
[09/05 01:13:16    323s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1304.3M
[09/05 01:13:16    323s] AddFiller init all instances time CPU:0.000, REAL:0.000
[09/05 01:13:16    323s] AddFiller main function time CPU:0.067, REAL:0.067
[09/05 01:13:16    323s] Filler instance commit time CPU:0.021, REAL:0.021
[09/05 01:13:16    323s] *INFO: Adding fillers to top-module.
[09/05 01:13:16    323s] *INFO:   Added 204 filler insts (cell FILLERCC / prefix FILLER).
[09/05 01:13:16    323s] *INFO:   Added 42 filler insts (cell FILLERBC / prefix FILLER).
[09/05 01:13:16    323s] *INFO:   Added 2 filler insts (cell FILLER32 / prefix FILLER).
[09/05 01:13:16    323s] *INFO:   Added 56 filler insts (cell FILLERAC / prefix FILLER).
[09/05 01:13:16    323s] *INFO:   Added 200 filler insts (cell FILLER8 / prefix FILLER).
[09/05 01:13:16    323s] *INFO:   Added 223 filler insts (cell FILLER4C / prefix FILLER).
[09/05 01:13:16    323s] *INFO:   Added 455 filler insts (cell FILLER2 / prefix FILLER).
[09/05 01:13:16    323s] *INFO:   Added 0 filler inst  (cell FILLER2C / prefix FILLER).
[09/05 01:13:16    323s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.070, REAL:0.068, MEM:1304.3M
[09/05 01:13:16    323s] *INFO: Total 1182 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[09/05 01:13:16    323s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.070, REAL:0.068, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1304.3M
[09/05 01:13:16    323s] For 1182 new insts, 1182 new pwr-pin connections were made to global net 'VDD'.
[09/05 01:13:16    323s] 1182 new gnd-pin connections were made to global net 'GND'.
[09/05 01:13:16    323s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/05 01:13:16    323s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.001, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.070, REAL:0.070, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.070, REAL:0.070, MEM:1304.3M
[09/05 01:13:16    323s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[09/05 01:13:16    323s] *INFO: Second pass addFiller without DRC checking.
[09/05 01:13:16    323s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1304.3M
[09/05 01:13:16    323s] AddFiller init all instances time CPU:0.000, REAL:0.000
[09/05 01:13:16    323s] AddFiller main function time CPU:0.000, REAL:0.001
[09/05 01:13:16    323s] Filler instance commit time CPU:0.000, REAL:0.000
[09/05 01:13:16    323s] *INFO: Adding fillers to top-module.
[09/05 01:13:16    323s] *INFO:   Added 0 filler inst of any cell-type.
[09/05 01:13:16    323s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.010, REAL:0.002, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.010, REAL:0.002, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.010, REAL:0.002, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.010, REAL:0.002, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1304.3M
[09/05 01:13:16    323s] All LLGs are deleted
[09/05 01:13:16    323s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1304.3M
[09/05 01:13:16    323s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.150, REAL:0.114, MEM:1304.3M
[09/05 01:13:18    324s] <CMD> zoomBox -89.00500 3.26500 196.14400 138.17400
[09/05 01:13:20    324s] <CMD> zoomBox 49.62000 49.85300 141.03500 93.10300
[09/05 01:13:21    324s] <CMD> zoomBox 67.77100 55.95200 133.81900 87.20100
[09/05 01:13:23    324s] <CMD> zoomBox 74.85900 58.33400 131.00100 84.89600
[09/05 01:13:25    325s] <CMD> zoomBox 90.35900 63.54300 124.83900 79.85600
[09/05 01:13:27    325s] <CMD> zoomBox 80.88300 60.35800 128.60600 82.93700
[09/05 01:13:28    325s] <CMD> zoomBox 67.76500 55.94900 133.82000 87.20100
[09/05 01:13:29    326s] <CMD> zoomBox -10.29700 29.71500 164.85200 112.58100
[09/05 01:13:30    326s] <CMD> zoomBox -2221.15400 -713.28000 1043.75700 831.40900
[09/05 01:13:31    326s] <CMD> zoomBox -521.56000 -142.10600 368.10000 278.80800
[09/05 01:13:37    327s] <CMD> get_verify_drc_mode -disable_rules -quiet
[09/05 01:13:37    327s] <CMD> get_verify_drc_mode -quiet -area
[09/05 01:13:37    327s] <CMD> get_verify_drc_mode -quiet -layer_range
[09/05 01:13:37    327s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[09/05 01:13:37    327s] <CMD> get_verify_drc_mode -check_only -quiet
[09/05 01:13:37    327s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[09/05 01:13:37    327s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[09/05 01:13:37    327s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[09/05 01:13:37    327s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[09/05 01:13:37    327s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[09/05 01:13:37    327s] <CMD> get_verify_drc_mode -limit -quiet
[09/05 01:13:39    327s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report alu_top_module.drc.rpt -limit 1000
[09/05 01:13:39    327s] <CMD> verify_drc
[09/05 01:13:39    327s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[09/05 01:13:39    327s] #-report alu_top_module.drc.rpt          # string, default="", user setting
[09/05 01:13:39    327s]  *** Starting Verify DRC (MEM: 1304.3) ***
[09/05 01:13:39    327s] 
[09/05 01:13:39    327s]   VERIFY DRC ...... Starting Verification
[09/05 01:13:39    327s]   VERIFY DRC ...... Initializing
[09/05 01:13:39    327s]   VERIFY DRC ...... Deleting Existing Violations
[09/05 01:13:39    327s]   VERIFY DRC ...... Creating Sub-Areas
[09/05 01:13:39    327s]   VERIFY DRC ...... Using new threading
[09/05 01:13:39    327s]   VERIFY DRC ...... Sub-Area: {-392.000 -431.100 -127.040 -212.220} 1 of 12
[09/05 01:13:39    327s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/05 01:13:39    327s]   VERIFY DRC ...... Sub-Area: {-127.040 -431.100 137.920 -212.220} 2 of 12
[09/05 01:13:39    327s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/05 01:13:39    327s]   VERIFY DRC ...... Sub-Area: {137.920 -431.100 392.000 -212.220} 3 of 12
[09/05 01:13:39    327s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[09/05 01:13:39    327s]   VERIFY DRC ...... Sub-Area: {-392.000 -212.220 -127.040 6.660} 4 of 12
[09/05 01:13:39    327s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[09/05 01:13:39    327s]   VERIFY DRC ...... Sub-Area: {-127.040 -212.220 137.920 6.660} 5 of 12
[09/05 01:13:39    327s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[09/05 01:13:39    327s]   VERIFY DRC ...... Sub-Area: {137.920 -212.220 392.000 6.660} 6 of 12
[09/05 01:13:39    327s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[09/05 01:13:39    327s]   VERIFY DRC ...... Sub-Area: {-392.000 6.660 -127.040 225.540} 7 of 12
[09/05 01:13:39    328s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[09/05 01:13:39    328s]   VERIFY DRC ...... Sub-Area: {-127.040 6.660 137.920 225.540} 8 of 12
[09/05 01:13:39    328s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[09/05 01:13:39    328s]   VERIFY DRC ...... Sub-Area: {137.920 6.660 392.000 225.540} 9 of 12
[09/05 01:13:39    328s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[09/05 01:13:39    328s]   VERIFY DRC ...... Sub-Area: {-392.000 225.540 -127.040 431.100} 10 of 12
[09/05 01:13:39    328s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[09/05 01:13:39    328s]   VERIFY DRC ...... Sub-Area: {-127.040 225.540 137.920 431.100} 11 of 12
[09/05 01:13:39    328s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[09/05 01:13:39    328s]   VERIFY DRC ...... Sub-Area: {137.920 225.540 392.000 431.100} 12 of 12
[09/05 01:13:39    328s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[09/05 01:13:39    328s] 
[09/05 01:13:39    328s]   Verification Complete : 0 Viols.
[09/05 01:13:39    328s] 
[09/05 01:13:39    328s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 1.0M) ***
[09/05 01:13:39    328s] 
[09/05 01:13:39    328s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[09/05 01:13:55    330s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[09/05 01:13:55    330s] VERIFY_CONNECTIVITY use new engine.
[09/05 01:13:55    330s] 
[09/05 01:13:55    330s] ******** Start: VERIFY CONNECTIVITY ********
[09/05 01:13:55    330s] Start Time: Tue Sep  5 01:13:55 2023
[09/05 01:13:55    330s] 
[09/05 01:13:55    330s] Design Name: alu_top_module
[09/05 01:13:55    330s] Database Units: 1000
[09/05 01:13:55    330s] Design Boundary: (-392.0000, -431.1000) (392.0000, 431.1000)
[09/05 01:13:55    330s] Error Limit = 1000; Warning Limit = 50
[09/05 01:13:55    330s] Check all nets
[09/05 01:13:55    330s] 
[09/05 01:13:55    330s] Begin Summary 
[09/05 01:13:55    330s]   Found no problems or warnings.
[09/05 01:13:55    330s] End Summary
[09/05 01:13:55    330s] 
[09/05 01:13:55    330s] End Time: Tue Sep  5 01:13:55 2023
[09/05 01:13:55    330s] Time Elapsed: 0:00:00.0
[09/05 01:13:55    330s] 
[09/05 01:13:55    330s] ******** End: VERIFY CONNECTIVITY ********
[09/05 01:13:55    330s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/05 01:13:55    330s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[09/05 01:13:55    330s] 
[09/05 01:14:05    332s] <CMD> verifyACLimit -report alu_top_module.aclimit.rpt -toggle 1.0 -error 1000
[09/05 01:14:05    332s] 
[09/05 01:14:05    332s] ******** Start: verifyACLimit ********
[09/05 01:14:05    332s] Start Time: Tue Sep  5 01:14:05 2023
[09/05 01:14:05    332s] 
[09/05 01:14:05    332s] **WARN: (IMPVAC-117):	Can't get QRC tech file for EM rule.
[09/05 01:14:05    332s] **WARN: (IMPVAC-116):	Signal EM checking continue even No EM rule found in QRC tech or ICT EM file.
[09/05 01:14:05    332s] #################################################################################
[09/05 01:14:05    332s] # Design Stage: PostRoute
[09/05 01:14:05    332s] # Design Name: alu_top_module
[09/05 01:14:05    332s] # Design Mode: 90nm
[09/05 01:14:05    332s] # Analysis Mode: MMMC Non-OCV 
[09/05 01:14:05    332s] # Parasitics Mode: No SPEF/RCDB
[09/05 01:14:05    332s] # Signoff Settings: SI Off 
[09/05 01:14:05    332s] #################################################################################
[09/05 01:14:05    332s] Calculate delays in BcWc mode...
[09/05 01:14:05    332s] Topological Sorting (REAL = 0:00:00.0, MEM = 1304.3M, InitMEM = 1304.3M)
[09/05 01:14:05    332s] Start delay calculation (fullDC) (1 T). (MEM=1304.32)
[09/05 01:14:05    332s] End AAE Lib Interpolated Model. (MEM=1318.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 01:14:05    332s] Total number of fetched objects 259
[09/05 01:14:05    332s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 01:14:05    332s] End delay calculation. (MEM=1286.52 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 01:14:05    332s] End delay calculation (fullDC). (MEM=1286.52 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 01:14:05    332s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1286.5M) ***
[09/05 01:14:05    332s] Timing Analysis Mode: CTE
[09/05 01:14:05    332s] Irms Scale Factor: 1
[09/05 01:14:05    332s] Verifying all signal nets.
[09/05 01:14:05    332s] View setup and Setup mode is used in calculation.
[09/05 01:14:05    332s] **WARN: (IMPVAC-216):	Net result_out_out[7] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:14:05    332s] **WARN: (IMPVAC-216):	Net result_out_out[6] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:14:05    332s] **WARN: (IMPVAC-216):	Net result_out_out[5] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:14:05    332s] **WARN: (IMPVAC-216):	Net result_out_out[4] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:14:05    332s] **WARN: (IMPVAC-216):	Net result_out_out[3] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:14:05    332s] **WARN: (IMPVAC-216):	Net result_out_out[2] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:14:05    332s] **WARN: (IMPVAC-216):	Net result_out_out[1] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:14:05    332s] **WARN: (IMPVAC-216):	Net result_out_out[0] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:14:05    332s] **WARN: (IMPVAC-216):	Net flag_carry_out has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:14:05    332s] **WARN: (IMPVAC-216):	Net flag_zero_out has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:14:05    332s] **WARN: (IMPVAC-216):	Net A_in[7] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:14:05    332s] **WARN: (IMPVAC-216):	Net A_in[6] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:14:05    332s] **WARN: (IMPVAC-216):	Net A_in[5] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:14:05    332s] **WARN: (IMPVAC-216):	Net A_in[4] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:14:05    332s] **WARN: (IMPVAC-216):	Net A_in[3] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:14:05    332s] **WARN: (IMPVAC-216):	Net A_in[2] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:14:05    332s] **WARN: (IMPVAC-216):	Net A_in[1] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:14:05    332s] **WARN: (IMPVAC-216):	Net A_in[0] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:14:05    332s] **WARN: (IMPVAC-216):	Net B_in[7] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:14:05    332s] **WARN: (IMPVAC-216):	Net B_in[6] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:14:05    332s] **WARN: (EMS-27):	Message (IMPVAC-216) has exceeded the current message display limit of 20.
[09/05 01:14:05    332s] To increase the message display limit, refer to the product command reference manual.
[09/05 01:14:05    332s] **WARN: (IMPVAC-131):	NET result_out_out[7] has no wire cap.
[09/05 01:14:05    332s] Type 'man IMPVAC-131' for more detail.
[09/05 01:14:05    332s] **WARN: (IMPVAC-131):	NET result_out_out[6] has no wire cap.
[09/05 01:14:05    332s] Type 'man IMPVAC-131' for more detail.
[09/05 01:14:05    332s] **WARN: (IMPVAC-131):	NET result_out_out[5] has no wire cap.
[09/05 01:14:05    332s] Type 'man IMPVAC-131' for more detail.
[09/05 01:14:05    332s] **WARN: (IMPVAC-131):	NET result_out_out[4] has no wire cap.
[09/05 01:14:05    332s] Type 'man IMPVAC-131' for more detail.
[09/05 01:14:05    332s] **WARN: (IMPVAC-131):	NET result_out_out[3] has no wire cap.
[09/05 01:14:05    332s] Type 'man IMPVAC-131' for more detail.
[09/05 01:14:05    332s] **WARN: (IMPVAC-131):	NET result_out_out[2] has no wire cap.
[09/05 01:14:05    332s] Type 'man IMPVAC-131' for more detail.
[09/05 01:14:05    332s] **WARN: (IMPVAC-131):	NET result_out_out[1] has no wire cap.
[09/05 01:14:05    332s] Type 'man IMPVAC-131' for more detail.
[09/05 01:14:05    332s] **WARN: (IMPVAC-131):	NET result_out_out[0] has no wire cap.
[09/05 01:14:05    332s] Type 'man IMPVAC-131' for more detail.
[09/05 01:14:05    332s] **WARN: (IMPVAC-131):	NET flag_carry_out has no wire cap.
[09/05 01:14:05    332s] Type 'man IMPVAC-131' for more detail.
[09/05 01:14:05    332s] **WARN: (IMPVAC-131):	NET flag_zero_out has no wire cap.
[09/05 01:14:05    332s] Type 'man IMPVAC-131' for more detail.
[09/05 01:14:05    332s] **WARN: (IMPVAC-131):	NET A_in[7] has no wire cap.
[09/05 01:14:05    332s] Type 'man IMPVAC-131' for more detail.
[09/05 01:14:05    332s] **WARN: (IMPVAC-131):	NET A_in[6] has no wire cap.
[09/05 01:14:05    332s] Type 'man IMPVAC-131' for more detail.
[09/05 01:14:05    332s] **WARN: (IMPVAC-131):	NET A_in[5] has no wire cap.
[09/05 01:14:05    332s] Type 'man IMPVAC-131' for more detail.
[09/05 01:14:05    332s] **WARN: (IMPVAC-131):	NET A_in[4] has no wire cap.
[09/05 01:14:05    332s] Type 'man IMPVAC-131' for more detail.
[09/05 01:14:05    332s] **WARN: (IMPVAC-131):	NET A_in[3] has no wire cap.
[09/05 01:14:05    332s] Type 'man IMPVAC-131' for more detail.
[09/05 01:14:05    332s] **WARN: (IMPVAC-131):	NET A_in[2] has no wire cap.
[09/05 01:14:05    332s] Type 'man IMPVAC-131' for more detail.
[09/05 01:14:05    332s] **WARN: (IMPVAC-131):	NET A_in[1] has no wire cap.
[09/05 01:14:05    332s] Type 'man IMPVAC-131' for more detail.
[09/05 01:14:05    332s] **WARN: (IMPVAC-131):	NET A_in[0] has no wire cap.
[09/05 01:14:05    332s] Type 'man IMPVAC-131' for more detail.
[09/05 01:14:05    332s] **WARN: (IMPVAC-131):	NET B_in[7] has no wire cap.
[09/05 01:14:05    332s] Type 'man IMPVAC-131' for more detail.
[09/05 01:14:05    332s] **WARN: (IMPVAC-131):	NET B_in[6] has no wire cap.
[09/05 01:14:05    332s] Type 'man IMPVAC-131' for more detail.
[09/05 01:14:05    332s] **WARN: (EMS-27):	Message (IMPVAC-131) has exceeded the current message display limit of 20.
[09/05 01:14:05    332s] To increase the message display limit, refer to the product command reference manual.
[09/05 01:14:05    333s] 
[09/05 01:14:05    333s] Num Violations: 0
[09/05 01:14:05    333s] 
[09/05 01:14:05    333s] End Time: Tue Sep  5 01:14:05 2023
[09/05 01:14:05    333s] ******** End: verifyACLimit ********
[09/05 01:14:05    333s]   (CPU Time: 0:00:00.7  MEM: 23.824M)
[09/05 01:14:05    333s] 
[09/05 01:14:27    336s] <CMD> verifyEndCap
[09/05 01:14:27    336s] 
[09/05 01:14:27    336s] ******Begin verifyEndCap******
[09/05 01:14:27    336s] **ERROR: (IMPVFW-405):	There is no specified end cap cell type for verifyEndCap. Use setEndCapMode to specify the end cap cell types.
******End verifyEndCap******
[09/05 01:14:27    336s] **WARN: (IMPVFW-5):	verifyEndCap is not completed.
[09/05 01:14:54    341s] <CMD> setMetalFill -layer metal1 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
[09/05 01:14:54    341s] <CMD> setMetalFill -layer metal2 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
[09/05 01:14:54    341s] <CMD> setMetalFill -layer metal3 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
[09/05 01:14:54    341s] <CMD> setMetalFill -layer metal4 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
[09/05 01:14:54    341s] <CMD> setMetalFill -layer metal5 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
[09/05 01:14:54    341s] <CMD> setMetalFill -layer metal6 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
[09/05 01:14:54    341s] <CMD> verifyMetalDensity -report alu_top_module.density.rpt
[09/05 01:14:54    341s] 
[09/05 01:14:54    341s] ******** Start: VERIFY DENSITY ********
[09/05 01:14:54    341s] Density calculation ...... Slot :   1 of   1
[09/05 01:14:54    341s] 
[09/05 01:14:54    341s] A total of 433 density violation(s).
[09/05 01:14:54    341s] Windows < Min. Density = 427
[09/05 01:14:54    341s] Windows > Max. Density = 6
[09/05 01:14:54    341s] Windows < Min. Union. Density = 0
[09/05 01:14:54    341s] Windows > Max. Union. Density = 0
[09/05 01:14:54    341s] 
[09/05 01:14:54    341s] ******** End: VERIFY DENSITY ********
[09/05 01:14:54    341s] VMD: elapsed time: 0.00
[09/05 01:14:54    341s]      (CPU Time: 0:00:00.0  MEM: 0.000M)
[09/05 01:14:54    341s] 
[09/05 01:16:40    360s] <CMD> fit
[09/05 01:17:20    367s] <CMD> setMetalFill -layer metal1 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
[09/05 01:17:20    367s] <CMD> setMetalFill -layer metal2 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
[09/05 01:17:20    367s] <CMD> setMetalFill -layer metal3 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
[09/05 01:17:20    367s] <CMD> setMetalFill -layer metal4 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
[09/05 01:17:20    367s] <CMD> setMetalFill -layer metal5 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
[09/05 01:17:20    367s] <CMD> setMetalFill -layer metal6 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
[09/05 01:17:20    367s] <CMD> verifyMetalDensity -report alu_top_module.density.rpt
[09/05 01:17:20    367s] 
[09/05 01:17:20    367s] ******** Start: VERIFY DENSITY ********
[09/05 01:17:20    367s] Density calculation ...... Slot :   1 of   1
[09/05 01:17:20    367s] 
[09/05 01:17:20    367s] A total of 433 density violation(s).
[09/05 01:17:20    367s] Windows < Min. Density = 427
[09/05 01:17:20    367s] Windows > Max. Density = 6
[09/05 01:17:20    367s] Windows < Min. Union. Density = 0
[09/05 01:17:20    367s] Windows > Max. Union. Density = 0
[09/05 01:17:20    367s] 
[09/05 01:17:20    367s] ******** End: VERIFY DENSITY ********
[09/05 01:17:20    367s] VMD: elapsed time: 0.00
[09/05 01:17:20    367s]      (CPU Time: 0:00:00.0  MEM: 0.000M)
[09/05 01:17:20    367s] 
[09/05 01:19:26    390s] <CMD> addEndCap -preCap FILLER16 -postCap FILLER16 -prefix ENDCAP
[09/05 01:19:26    390s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[09/05 01:19:26    390s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/05 01:19:26    390s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/05 01:19:26    390s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[09/05 01:19:26    390s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/05 01:19:26    390s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/05 01:19:26    390s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[09/05 01:19:26    390s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[09/05 01:19:26    390s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[09/05 01:19:26    390s] OPERPROF: Starting DPlace-Init at level 1, MEM:1273.3M
[09/05 01:19:26    390s] #spOpts: VtWidth mergeVia=F 
[09/05 01:19:26    390s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1273.3M
[09/05 01:19:26    390s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1273.3M
[09/05 01:19:26    390s] Core basic site is core_5040
[09/05 01:19:26    390s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 01:19:26    390s] SiteArray: use 131,072 bytes
[09/05 01:19:26    390s] SiteArray: current memory after site array memory allocation 1305.3M
[09/05 01:19:26    390s] SiteArray: FP blocked sites are writable
[09/05 01:19:26    390s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 01:19:26    390s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1305.3M
[09/05 01:19:26    390s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1305.3M
[09/05 01:19:26    390s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:1305.3M
[09/05 01:19:26    390s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1305.3M
[09/05 01:19:26    390s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1305.3MB).
[09/05 01:19:26    390s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.023, MEM:1305.3M
[09/05 01:19:26    390s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1305.3M
[09/05 01:19:26    390s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1305.3M
[09/05 01:19:26    390s] Minimum row-size in sites for endcap insertion = 33.
[09/05 01:19:26    390s] Minimum number of sites for row blockage       = 1.
[09/05 01:19:26    390s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER16) at (-121.060, -159.500).
[09/05 01:19:26    390s] Type 'man IMPSP-5119' for more detail.
[09/05 01:19:26    390s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILLER16) at (27.740, -159.500).
[09/05 01:19:26    390s] Type 'man IMPSP-5119' for more detail.
[09/05 01:19:26    390s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER16) at (-121.060, -154.460).
[09/05 01:19:26    390s] Type 'man IMPSP-5119' for more detail.
[09/05 01:19:26    390s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILLER16) at (27.740, -154.460).
[09/05 01:19:26    390s] Type 'man IMPSP-5119' for more detail.
[09/05 01:19:26    390s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER16) at (-121.060, -149.420).
[09/05 01:19:26    390s] Type 'man IMPSP-5119' for more detail.
[09/05 01:19:26    390s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILLER16) at (27.740, -149.420).
[09/05 01:19:26    390s] Type 'man IMPSP-5119' for more detail.
[09/05 01:19:26    390s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER16) at (-121.060, -144.380).
[09/05 01:19:26    390s] Type 'man IMPSP-5119' for more detail.
[09/05 01:19:26    390s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILLER16) at (27.740, -144.380).
[09/05 01:19:26    390s] Type 'man IMPSP-5119' for more detail.
[09/05 01:19:26    390s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER16) at (-121.060, -139.340).
[09/05 01:19:26    390s] Type 'man IMPSP-5119' for more detail.
[09/05 01:19:26    390s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILLER16) at (27.740, -139.340).
[09/05 01:19:26    390s] Type 'man IMPSP-5119' for more detail.
[09/05 01:19:26    390s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER16) at (-121.060, -134.300).
[09/05 01:19:26    390s] Type 'man IMPSP-5119' for more detail.
[09/05 01:19:26    390s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILLER16) at (27.740, -134.300).
[09/05 01:19:26    390s] Type 'man IMPSP-5119' for more detail.
[09/05 01:19:26    390s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER16) at (-121.060, -129.260).
[09/05 01:19:26    390s] Type 'man IMPSP-5119' for more detail.
[09/05 01:19:26    390s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILLER16) at (27.740, -129.260).
[09/05 01:19:26    390s] Type 'man IMPSP-5119' for more detail.
[09/05 01:19:26    390s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER16) at (-121.060, -124.220).
[09/05 01:19:26    390s] Type 'man IMPSP-5119' for more detail.
[09/05 01:19:26    390s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILLER16) at (27.740, -124.220).
[09/05 01:19:26    390s] Type 'man IMPSP-5119' for more detail.
[09/05 01:19:26    390s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER16) at (-121.060, -119.180).
[09/05 01:19:26    390s] Type 'man IMPSP-5119' for more detail.
[09/05 01:19:26    390s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILLER16) at (27.740, -119.180).
[09/05 01:19:26    390s] Type 'man IMPSP-5119' for more detail.
[09/05 01:19:26    390s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER16) at (-121.060, -114.140).
[09/05 01:19:26    390s] Type 'man IMPSP-5119' for more detail.
[09/05 01:19:26    390s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILLER16) at (27.740, -114.140).
[09/05 01:19:26    390s] Type 'man IMPSP-5119' for more detail.
[09/05 01:19:26    390s] **WARN: (EMS-27):	Message (IMPSP-5119) has exceeded the current message display limit of 20.
[09/05 01:19:26    390s] To increase the message display limit, refer to the product command reference manual.
[09/05 01:19:26    390s] Inserted 0 pre-endcap <FILLER16> cells (prefix ENDCAP).
[09/05 01:19:26    390s] Inserted 0 post-endcap <FILLER16> cells (prefix ENDCAP).
[09/05 01:19:26    390s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[09/05 01:19:26    390s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'end' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[09/05 01:19:26    390s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1305.3M
[09/05 01:19:26    390s] For 0 new insts, *** Applied 0 GNC rules.
[09/05 01:19:26    390s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1305.3M
[09/05 01:19:26    390s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1305.3M
[09/05 01:19:26    390s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1305.3M
[09/05 01:19:26    390s] All LLGs are deleted
[09/05 01:19:26    390s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1305.3M
[09/05 01:19:26    390s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1305.3M
[09/05 01:19:30    390s] <CMD> undo
[09/05 01:19:30    390s] **ERROR: (IMPSYT-6852):	No more action to undo.
[09/05 01:19:34    391s] <CMD> get_verify_drc_mode -disable_rules -quiet
[09/05 01:19:34    391s] <CMD> get_verify_drc_mode -quiet -area
[09/05 01:19:34    391s] <CMD> get_verify_drc_mode -quiet -layer_range
[09/05 01:19:34    391s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[09/05 01:19:34    391s] <CMD> get_verify_drc_mode -check_only -quiet
[09/05 01:19:34    391s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[09/05 01:19:34    391s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[09/05 01:19:34    391s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[09/05 01:19:34    391s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[09/05 01:19:34    391s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[09/05 01:19:34    391s] <CMD> get_verify_drc_mode -limit -quiet
[09/05 01:19:36    391s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report alu_top_module.drc.rpt -limit 1000
[09/05 01:19:36    391s] <CMD> verify_drc
[09/05 01:19:36    391s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[09/05 01:19:36    391s] #-report alu_top_module.drc.rpt          # string, default="", user setting
[09/05 01:19:36    391s]  *** Starting Verify DRC (MEM: 1305.3) ***
[09/05 01:19:36    391s] 
[09/05 01:19:36    391s]   VERIFY DRC ...... Starting Verification
[09/05 01:19:36    391s]   VERIFY DRC ...... Initializing
[09/05 01:19:36    391s]   VERIFY DRC ...... Deleting Existing Violations
[09/05 01:19:36    391s]   VERIFY DRC ...... Creating Sub-Areas
[09/05 01:19:36    391s]   VERIFY DRC ...... Using new threading
[09/05 01:19:36    391s]   VERIFY DRC ...... Sub-Area: {-392.000 -431.100 -127.040 -212.220} 1 of 12
[09/05 01:19:36    391s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/05 01:19:36    391s]   VERIFY DRC ...... Sub-Area: {-127.040 -431.100 137.920 -212.220} 2 of 12
[09/05 01:19:36    391s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/05 01:19:36    391s]   VERIFY DRC ...... Sub-Area: {137.920 -431.100 392.000 -212.220} 3 of 12
[09/05 01:19:36    391s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[09/05 01:19:36    391s]   VERIFY DRC ...... Sub-Area: {-392.000 -212.220 -127.040 6.660} 4 of 12
[09/05 01:19:36    392s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[09/05 01:19:36    392s]   VERIFY DRC ...... Sub-Area: {-127.040 -212.220 137.920 6.660} 5 of 12
[09/05 01:19:36    392s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[09/05 01:19:36    392s]   VERIFY DRC ...... Sub-Area: {137.920 -212.220 392.000 6.660} 6 of 12
[09/05 01:19:36    392s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[09/05 01:19:36    392s]   VERIFY DRC ...... Sub-Area: {-392.000 6.660 -127.040 225.540} 7 of 12
[09/05 01:19:36    392s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[09/05 01:19:36    392s]   VERIFY DRC ...... Sub-Area: {-127.040 6.660 137.920 225.540} 8 of 12
[09/05 01:19:36    392s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[09/05 01:19:36    392s]   VERIFY DRC ...... Sub-Area: {137.920 6.660 392.000 225.540} 9 of 12
[09/05 01:19:36    392s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[09/05 01:19:36    392s]   VERIFY DRC ...... Sub-Area: {-392.000 225.540 -127.040 431.100} 10 of 12
[09/05 01:19:36    392s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[09/05 01:19:36    392s]   VERIFY DRC ...... Sub-Area: {-127.040 225.540 137.920 431.100} 11 of 12
[09/05 01:19:36    392s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[09/05 01:19:36    392s]   VERIFY DRC ...... Sub-Area: {137.920 225.540 392.000 431.100} 12 of 12
[09/05 01:19:36    392s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[09/05 01:19:36    392s] 
[09/05 01:19:36    392s]   Verification Complete : 0 Viols.
[09/05 01:19:36    392s] 
[09/05 01:19:36    392s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 1.0M) ***
[09/05 01:19:36    392s] 
[09/05 01:19:36    392s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[09/05 01:20:03    396s] <CMD> getCTSMode -engine -quiet
[09/05 01:20:41    403s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[09/05 01:20:41    403s] <CMD> setEndCapMode -reset
[09/05 01:20:41    403s] <CMD> setEndCapMode -leftBottomCorner FILLER16 -leftTopCorner FILLER16 -rightBottomCorner FILLER16 -rightTopCorner FILLER16 -leftBottomEdge FILLER16 -leftTopEdge FILLER16 -leftEdge FILLER16 -rightBottomEdge FILLER16 -rightTopEdge FILLER16 -rightEdge FILLER16 -topBottomEdge FILLER16 -topEdge FILLER16 -bottomEdge FILLER16 -incrementalLeftEdge FILLER16 -incrementalRightEdge FILLER16 -prefix FILLER16 -boundary_tap false
[09/05 01:20:41    403s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[09/05 01:20:41    403s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1} -maxAllowedDelay 1
[09/05 01:20:49    405s] <CMD> verifyEndCap
[09/05 01:20:49    405s] 
[09/05 01:20:49    405s] ******Begin verifyEndCap******
[09/05 01:20:49    405s] Enable neighbor cell of inner corner cells
[09/05 01:20:49    405s] End edge value: 3
[09/05 01:20:49    405s] Outter corner value: 15
[09/05 01:20:49    405s] Inner corner  value: 15
[09/05 01:20:49    405s] End Cap No Instance: 67
[09/05 01:20:49    405s] **ERROR: (IMPVFW-13):	Found 67 problem(s).
******End verifyEndCap******
[09/05 01:20:59    407s] <CMD> zoomBox -350.81600 -147.75100 195.42400 110.68500
[09/05 01:21:00    407s] <CMD> zoomBox -185.02600 -64.67500 -9.91100 18.17500
[09/05 01:21:21    411s] <CMD> deleteFiller -cell FILLER1 FILLER16 FILLER2 FILLER4 FILLER8
[09/05 01:21:21    411s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1305.3M
[09/05 01:21:21    411s] Deleted 0 physical inst  (cell FILLER1 / prefix -).
[09/05 01:21:21    411s] Deleted 63 physical insts (cell FILLER16 / prefix -).
[09/05 01:21:21    411s] Deleted 799 physical insts (cell FILLER2 / prefix -).
[09/05 01:21:21    411s] Deleted 0 physical inst  (cell FILLER4 / prefix -).
[09/05 01:21:21    411s] Deleted 263 physical insts (cell FILLER8 / prefix -).
[09/05 01:21:21    411s] Total physical insts deleted = 1125.
[09/05 01:21:21    411s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.010, REAL:0.012, MEM:1305.3M
[09/05 01:21:31    412s] <CMD> addEndCap -preCap FILLER16 -postCap FILLER16 -prefix ENDCAP
[09/05 01:21:31    412s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[09/05 01:21:31    412s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/05 01:21:31    412s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/05 01:21:31    412s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[09/05 01:21:31    412s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/05 01:21:31    412s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/05 01:21:31    412s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[09/05 01:21:31    412s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[09/05 01:21:31    412s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[09/05 01:21:31    412s] OPERPROF: Starting DPlace-Init at level 1, MEM:1305.3M
[09/05 01:21:31    412s] #spOpts: VtWidth 
[09/05 01:21:31    412s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1305.3M
[09/05 01:21:31    412s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1305.3M
[09/05 01:21:31    412s] Core basic site is core_5040
[09/05 01:21:31    412s] Fast DP-INIT is on for default
[09/05 01:21:31    412s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 01:21:31    412s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.022, MEM:1305.3M
[09/05 01:21:31    412s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.023, MEM:1305.3M
[09/05 01:21:31    412s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1305.3MB).
[09/05 01:21:31    412s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.027, MEM:1305.3M
[09/05 01:21:31    412s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1305.3M
[09/05 01:21:31    412s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1305.3M
[09/05 01:21:31    412s] *INFO*: Added 170 triple-well end caps with prefix 'ENDCAP'.
[09/05 01:21:31    412s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1305.3M
[09/05 01:21:31    412s] For 170 new insts, 170 new pwr-pin connections were made to global net 'VDD'.
[09/05 01:21:31    412s] 170 new gnd-pin connections were made to global net 'GND'.
[09/05 01:21:31    412s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/05 01:21:31    412s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1305.3M
[09/05 01:21:31    412s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1305.3M
[09/05 01:21:31    412s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1305.3M
[09/05 01:21:31    412s] All LLGs are deleted
[09/05 01:21:31    412s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1305.3M
[09/05 01:21:31    412s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1305.3M
[09/05 01:21:42    414s] <CMD> addWellTap -cell FILLER2 -cellInterval 50 -prefix WELLTAP
[09/05 01:21:42    414s] OPERPROF: Starting DPlace-Init at level 1, MEM:1305.3M
[09/05 01:21:42    414s] #spOpts: VtWidth mergeVia=F 
[09/05 01:21:42    414s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1305.3M
[09/05 01:21:42    414s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1305.3M
[09/05 01:21:42    414s] Core basic site is core_5040
[09/05 01:21:42    414s] Fast DP-INIT is on for default
[09/05 01:21:42    414s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 01:21:42    414s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:1305.3M
[09/05 01:21:42    414s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1305.3M
[09/05 01:21:42    414s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1305.3MB).
[09/05 01:21:42    414s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1305.3M
[09/05 01:21:42    414s] **WARN: (IMPSP-5134):	Setting cellInterval to 49.600 (microns) as a multiple of cell FILLER2's techSite 'core_5040' width of 0.620 microns
[09/05 01:21:42    414s] Type 'man IMPSP-5134' for more detail.
[09/05 01:21:42    414s] For 334 new insts, 334 new pwr-pin connections were made to global net 'VDD'.
[09/05 01:21:42    414s] 334 new gnd-pin connections were made to global net 'GND'.
[09/05 01:21:42    414s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/05 01:21:42    414s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1305.4M
[09/05 01:21:42    414s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1305.4M
[09/05 01:21:42    414s] All LLGs are deleted
[09/05 01:21:42    414s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1305.4M
[09/05 01:21:42    414s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1305.4M
[09/05 01:21:42    414s] Inserted 334 well-taps <FILLER2> cells (prefix WELLTAP).
[09/05 01:21:50    416s] <CMD> getFillerMode -quiet
[09/05 01:22:07    419s] <CMD> addFiller -cell FILLERAC FILLER64 FILLER4 FILLER2C FILLERBC FILLER8 FILLER2 FILLER1 -prefix FILLER -doDRC
[09/05 01:22:07    419s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[09/05 01:22:07    419s] Type 'man IMPSP-5217' for more detail.
[09/05 01:22:07    419s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1305.3M
[09/05 01:22:07    419s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1305.3M
[09/05 01:22:07    419s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1305.3M
[09/05 01:22:07    419s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1305.3M
[09/05 01:22:07    419s] Core basic site is core_5040
[09/05 01:22:07    419s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 01:22:07    419s] SiteArray: use 131,072 bytes
[09/05 01:22:07    419s] SiteArray: current memory after site array memory allocation 1305.3M
[09/05 01:22:07    419s] SiteArray: FP blocked sites are writable
[09/05 01:22:07    419s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 01:22:07    419s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1305.3M
[09/05 01:22:07    419s] Process 3727 wires and vias for routing blockage and capacity analysis
[09/05 01:22:07    419s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.001, MEM:1305.3M
[09/05 01:22:07    419s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.060, REAL:0.029, MEM:1305.3M
[09/05 01:22:07    419s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.030, MEM:1305.3M
[09/05 01:22:07    419s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1305.3MB).
[09/05 01:22:07    419s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.037, MEM:1305.3M
[09/05 01:22:07    419s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1305.3M
[09/05 01:22:07    419s]   Signal wire search tree: 4114 elements. (cpu=0:00:00.0, mem=0.0M)
[09/05 01:22:07    419s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1305.3M
[09/05 01:22:07    419s] *INFO: Total 640 filler insts restored.
[09/05 01:22:07    419s] For 640 new insts, 640 new pwr-pin connections were made to global net 'VDD'.
[09/05 01:22:07    419s] 640 new gnd-pin connections were made to global net 'GND'.
[09/05 01:22:07    419s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/05 01:22:07    419s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1305.3M
[09/05 01:22:07    419s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1305.3M
[09/05 01:22:07    419s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1305.3M
[09/05 01:22:07    419s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1305.3M
[09/05 01:22:07    419s] AddFiller init all instances time CPU:0.000, REAL:0.000
[09/05 01:22:07    419s] AddFiller main function time CPU:0.018, REAL:0.019
[09/05 01:22:07    419s] Filler instance commit time CPU:0.004, REAL:0.004
[09/05 01:22:07    419s] *INFO: Adding fillers to top-module.
[09/05 01:22:07    419s] *INFO:   Added 0 filler inst  (cell FILLER64 / prefix FILLER).
[09/05 01:22:07    419s] *INFO:   Added 0 filler inst  (cell FILLERBC / prefix FILLER).
[09/05 01:22:07    419s] *INFO:   Added 0 filler inst  (cell FILLERAC / prefix FILLER).
[09/05 01:22:07    419s] *INFO:   Added 193 filler insts (cell FILLER8 / prefix FILLER).
[09/05 01:22:07    419s] *INFO:   Added 0 filler inst  (cell FILLER4 / prefix FILLER).
[09/05 01:22:07    419s] *INFO:   Added 33 filler insts (cell FILLER2C / prefix FILLER).
[09/05 01:22:07    419s] *INFO:   Added 501 filler insts (cell FILLER2 / prefix FILLER).
[09/05 01:22:07    419s] *INFO:   Added 106 filler insts (cell FILLER1 / prefix FILLER).
[09/05 01:22:07    419s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.020, REAL:0.020, MEM:1305.3M
[09/05 01:22:07    419s] *INFO: Total 833 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[09/05 01:22:07    419s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.020, REAL:0.020, MEM:1305.3M
[09/05 01:22:07    419s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1305.3M
[09/05 01:22:07    419s] For 193 new insts, 193 new pwr-pin connections were made to global net 'VDD'.
[09/05 01:22:07    419s] 193 new gnd-pin connections were made to global net 'GND'.
[09/05 01:22:07    419s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/05 01:22:07    419s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.001, MEM:1305.3M
[09/05 01:22:07    419s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.020, REAL:0.021, MEM:1305.3M
[09/05 01:22:07    419s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.020, REAL:0.021, MEM:1305.3M
[09/05 01:22:07    419s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1305.3M
[09/05 01:22:07    419s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1305.3M
[09/05 01:22:07    419s] All LLGs are deleted
[09/05 01:22:07    419s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1305.3M
[09/05 01:22:07    419s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1305.3M
[09/05 01:22:07    419s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.130, REAL:0.098, MEM:1305.3M
[09/05 01:22:10    420s] <CMD> panPage 1 0
[09/05 01:22:10    420s] <CMD> panPage 1 0
[09/05 01:22:11    420s] <CMD> panPage 1 0
[09/05 01:22:11    420s] <CMD> panPage 0 1
[09/05 01:22:12    420s] <CMD> panPage 0 1
[09/05 01:22:12    420s] <CMD> panPage 0 1
[09/05 01:22:12    420s] <CMD> panPage 0 1
[09/05 01:22:13    420s] <CMD> panPage 0 1
[09/05 01:22:13    420s] <CMD> panPage 0 1
[09/05 01:22:13    420s] <CMD> panPage 0 1
[09/05 01:22:14    420s] <CMD> panPage 0 -1
[09/05 01:22:14    420s] <CMD> panPage 0 -1
[09/05 01:22:15    421s] <CMD> zoomBox 12.99600 84.31000 104.40900 127.55900
[09/05 01:22:16    421s] <CMD> zoomBox 25.24500 91.79800 91.29200 123.04600
[09/05 01:22:17    421s] <CMD> panPage -1 0
[09/05 01:22:18    421s] <CMD> panPage -1 0
[09/05 01:22:21    421s] <CMD> panPage -1 0
[09/05 01:22:22    422s] <CMD> zoomBox -63.40400 73.94400 63.12500 133.80700
[09/05 01:22:23    422s] <CMD> zoomBox -101.79600 50.47300 104.23700 147.95100
[09/05 01:22:24    422s] <CMD> zoomBox -164.31200 12.25600 171.18000 170.98300
[09/05 01:22:25    422s] <CMD> zoomBox -192.90100 -5.22200 201.79500 181.51600
[09/05 01:22:25    422s] <CMD> zoomBox -312.65900 -78.43500 330.03900 225.63700
[09/05 01:22:26    422s] <CMD> zoomBox -101.79800 50.47200 104.23700 147.95100
[09/05 01:22:27    423s] <CMD> zoomBox -86.87400 59.59600 88.25600 142.45300
[09/05 01:22:27    423s] <CMD> zoomBox -63.40600 73.94200 63.12500 133.80600
[09/05 01:22:43    425s] <CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side n
[09/05 01:22:43    425s] Added 64 of filler cell 'EMPTY1C' on top side.
[09/05 01:22:47    426s] <CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side s
[09/05 01:22:47    426s] Added 64 of filler cell 'EMPTY1C' on bottom side.
[09/05 01:22:51    427s] <CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side w
[09/05 01:22:51    427s] Added 80 of filler cell 'EMPTY1C' on left side.
[09/05 01:22:55    428s] <CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side e
[09/05 01:22:55    428s] Added 80 of filler cell 'EMPTY1C' on right side.
[09/05 01:22:57    428s] <CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side e
[09/05 01:22:57    428s] Added 0 of filler cell 'EMPTY1C' on right side.
[09/05 01:22:58    428s] <CMD> fit
[09/05 01:23:01    429s] <CMD> get_verify_drc_mode -disable_rules -quiet
[09/05 01:23:01    429s] <CMD> get_verify_drc_mode -quiet -area
[09/05 01:23:01    429s] <CMD> get_verify_drc_mode -quiet -layer_range
[09/05 01:23:01    429s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[09/05 01:23:01    429s] <CMD> get_verify_drc_mode -check_only -quiet
[09/05 01:23:01    429s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[09/05 01:23:01    429s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[09/05 01:23:01    429s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[09/05 01:23:01    429s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[09/05 01:23:01    429s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[09/05 01:23:01    429s] <CMD> get_verify_drc_mode -limit -quiet
[09/05 01:23:03    429s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report alu_top_module.drc.rpt -limit 1000
[09/05 01:23:03    429s] <CMD> verify_drc
[09/05 01:23:03    429s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[09/05 01:23:03    429s] #-report alu_top_module.drc.rpt          # string, default="", user setting
[09/05 01:23:03    429s]  *** Starting Verify DRC (MEM: 1305.3) ***
[09/05 01:23:03    429s] 
[09/05 01:23:03    429s]   VERIFY DRC ...... Starting Verification
[09/05 01:23:03    429s]   VERIFY DRC ...... Initializing
[09/05 01:23:03    429s]   VERIFY DRC ...... Deleting Existing Violations
[09/05 01:23:03    429s]   VERIFY DRC ...... Creating Sub-Areas
[09/05 01:23:03    429s]   VERIFY DRC ...... Using new threading
[09/05 01:23:03    429s]   VERIFY DRC ...... Sub-Area: {-392.000 -431.100 -127.040 -212.220} 1 of 12
[09/05 01:23:03    429s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/05 01:23:03    429s]   VERIFY DRC ...... Sub-Area: {-127.040 -431.100 137.920 -212.220} 2 of 12
[09/05 01:23:03    429s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/05 01:23:03    429s]   VERIFY DRC ...... Sub-Area: {137.920 -431.100 392.000 -212.220} 3 of 12
[09/05 01:23:03    429s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[09/05 01:23:03    429s]   VERIFY DRC ...... Sub-Area: {-392.000 -212.220 -127.040 6.660} 4 of 12
[09/05 01:23:03    429s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[09/05 01:23:03    429s]   VERIFY DRC ...... Sub-Area: {-127.040 -212.220 137.920 6.660} 5 of 12
[09/05 01:23:04    429s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[09/05 01:23:04    429s]   VERIFY DRC ...... Sub-Area: {137.920 -212.220 392.000 6.660} 6 of 12
[09/05 01:23:04    429s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[09/05 01:23:04    429s]   VERIFY DRC ...... Sub-Area: {-392.000 6.660 -127.040 225.540} 7 of 12
[09/05 01:23:04    429s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[09/05 01:23:04    429s]   VERIFY DRC ...... Sub-Area: {-127.040 6.660 137.920 225.540} 8 of 12
[09/05 01:23:04    429s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[09/05 01:23:04    429s]   VERIFY DRC ...... Sub-Area: {137.920 6.660 392.000 225.540} 9 of 12
[09/05 01:23:04    429s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[09/05 01:23:04    429s]   VERIFY DRC ...... Sub-Area: {-392.000 225.540 -127.040 431.100} 10 of 12
[09/05 01:23:04    429s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[09/05 01:23:04    429s]   VERIFY DRC ...... Sub-Area: {-127.040 225.540 137.920 431.100} 11 of 12
[09/05 01:23:04    429s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[09/05 01:23:04    429s]   VERIFY DRC ...... Sub-Area: {137.920 225.540 392.000 431.100} 12 of 12
[09/05 01:23:04    429s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[09/05 01:23:04    429s] 
[09/05 01:23:04    429s]   Verification Complete : 0 Viols.
[09/05 01:23:04    429s] 
[09/05 01:23:04    429s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 1.00  MEM: 1.0M) ***
[09/05 01:23:04    429s] 
[09/05 01:23:04    429s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[09/05 01:23:21    432s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[09/05 01:23:21    432s] VERIFY_CONNECTIVITY use new engine.
[09/05 01:23:21    432s] 
[09/05 01:23:21    432s] ******** Start: VERIFY CONNECTIVITY ********
[09/05 01:23:21    432s] Start Time: Tue Sep  5 01:23:21 2023
[09/05 01:23:21    432s] 
[09/05 01:23:21    432s] Design Name: alu_top_module
[09/05 01:23:21    432s] Database Units: 1000
[09/05 01:23:21    432s] Design Boundary: (-392.0000, -431.1000) (392.0000, 431.1000)
[09/05 01:23:21    432s] Error Limit = 1000; Warning Limit = 50
[09/05 01:23:21    432s] Check all nets
[09/05 01:23:21    432s] 
[09/05 01:23:21    432s] Begin Summary 
[09/05 01:23:21    432s]   Found no problems or warnings.
[09/05 01:23:21    432s] End Summary
[09/05 01:23:21    432s] 
[09/05 01:23:21    432s] End Time: Tue Sep  5 01:23:21 2023
[09/05 01:23:21    432s] Time Elapsed: 0:00:00.0
[09/05 01:23:21    432s] 
[09/05 01:23:21    432s] ******** End: VERIFY CONNECTIVITY ********
[09/05 01:23:21    432s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/05 01:23:21    432s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[09/05 01:23:21    432s] 
[09/05 01:23:30    434s] <CMD> verifyProcessAntenna -report alu_top_module.antenna.rpt -error 1000
[09/05 01:23:30    434s] 
[09/05 01:23:30    434s] ******* START VERIFY ANTENNA ********
[09/05 01:23:30    434s] Report File: alu_top_module.antenna.rpt
[09/05 01:23:30    434s] LEF Macro File: alu_top_module.antenna.lef
[09/05 01:23:30    434s] Verification Complete: 0 Violations
[09/05 01:23:30    434s] ******* DONE VERIFY ANTENNA ********
[09/05 01:23:30    434s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[09/05 01:23:30    434s] 
[09/05 01:23:38    435s] <CMD> verifyACLimit -report alu_top_module.aclimit.rpt -toggle 1.0 -error 1000
[09/05 01:23:38    435s] 
[09/05 01:23:38    435s] ******** Start: verifyACLimit ********
[09/05 01:23:38    435s] Start Time: Tue Sep  5 01:23:38 2023
[09/05 01:23:38    435s] 
[09/05 01:23:38    435s] **WARN: (IMPVAC-117):	Can't get QRC tech file for EM rule.
[09/05 01:23:38    435s] **WARN: (IMPVAC-116):	Signal EM checking continue even No EM rule found in QRC tech or ICT EM file.
[09/05 01:23:38    435s] #################################################################################
[09/05 01:23:38    435s] # Design Stage: PostRoute
[09/05 01:23:38    435s] # Design Name: alu_top_module
[09/05 01:23:38    435s] # Design Mode: 90nm
[09/05 01:23:38    435s] # Analysis Mode: MMMC Non-OCV 
[09/05 01:23:38    435s] # Parasitics Mode: No SPEF/RCDB
[09/05 01:23:38    435s] # Signoff Settings: SI Off 
[09/05 01:23:38    435s] #################################################################################
[09/05 01:23:38    435s] Calculate delays in BcWc mode...
[09/05 01:23:38    435s] Topological Sorting (REAL = 0:00:00.0, MEM = 1305.3M, InitMEM = 1305.3M)
[09/05 01:23:38    435s] Start delay calculation (fullDC) (1 T). (MEM=1305.32)
[09/05 01:23:38    435s] End AAE Lib Interpolated Model. (MEM=1319.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 01:23:38    435s] Total number of fetched objects 259
[09/05 01:23:38    435s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 01:23:38    435s] End delay calculation. (MEM=1292.6 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 01:23:38    435s] End delay calculation (fullDC). (MEM=1292.6 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 01:23:38    435s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1292.6M) ***
[09/05 01:23:38    435s] Timing Analysis Mode: CTE
[09/05 01:23:38    435s] Irms Scale Factor: 1
[09/05 01:23:38    435s] Verifying all signal nets.
[09/05 01:23:38    435s] View setup and Setup mode is used in calculation.
[09/05 01:23:38    435s] **WARN: (IMPVAC-216):	Net result_out_out[7] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:23:38    435s] **WARN: (IMPVAC-216):	Net result_out_out[6] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:23:38    435s] **WARN: (IMPVAC-216):	Net result_out_out[5] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:23:38    435s] **WARN: (IMPVAC-216):	Net result_out_out[4] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:23:38    435s] **WARN: (IMPVAC-216):	Net result_out_out[3] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:23:38    435s] **WARN: (IMPVAC-216):	Net result_out_out[2] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:23:38    435s] **WARN: (IMPVAC-216):	Net result_out_out[1] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:23:38    435s] **WARN: (IMPVAC-216):	Net result_out_out[0] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:23:38    435s] **WARN: (IMPVAC-216):	Net flag_carry_out has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:23:38    435s] **WARN: (IMPVAC-216):	Net flag_zero_out has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:23:38    435s] **WARN: (IMPVAC-216):	Net A_in[7] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:23:38    435s] **WARN: (IMPVAC-216):	Net A_in[6] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:23:38    435s] **WARN: (IMPVAC-216):	Net A_in[5] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:23:38    435s] **WARN: (IMPVAC-216):	Net A_in[4] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:23:38    435s] **WARN: (IMPVAC-216):	Net A_in[3] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:23:38    435s] **WARN: (IMPVAC-216):	Net A_in[2] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:23:38    435s] **WARN: (IMPVAC-216):	Net A_in[1] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:23:38    435s] **WARN: (IMPVAC-216):	Net A_in[0] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:23:38    435s] **WARN: (IMPVAC-216):	Net B_in[7] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:23:38    435s] **WARN: (IMPVAC-216):	Net B_in[6] has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
[09/05 01:23:38    435s] **WARN: (EMS-27):	Message (IMPVAC-216) has exceeded the current message display limit of 20.
[09/05 01:23:38    435s] To increase the message display limit, refer to the product command reference manual.
[09/05 01:23:38    435s] **WARN: (IMPVAC-131):	NET result_out_out[7] has no wire cap.
[09/05 01:23:38    435s] Type 'man IMPVAC-131' for more detail.
[09/05 01:23:38    435s] **WARN: (IMPVAC-131):	NET result_out_out[6] has no wire cap.
[09/05 01:23:38    435s] Type 'man IMPVAC-131' for more detail.
[09/05 01:23:38    435s] **WARN: (IMPVAC-131):	NET result_out_out[5] has no wire cap.
[09/05 01:23:38    435s] Type 'man IMPVAC-131' for more detail.
[09/05 01:23:38    435s] **WARN: (IMPVAC-131):	NET result_out_out[4] has no wire cap.
[09/05 01:23:38    435s] Type 'man IMPVAC-131' for more detail.
[09/05 01:23:38    435s] **WARN: (IMPVAC-131):	NET result_out_out[3] has no wire cap.
[09/05 01:23:38    435s] Type 'man IMPVAC-131' for more detail.
[09/05 01:23:38    435s] **WARN: (IMPVAC-131):	NET result_out_out[2] has no wire cap.
[09/05 01:23:38    435s] Type 'man IMPVAC-131' for more detail.
[09/05 01:23:38    435s] **WARN: (IMPVAC-131):	NET result_out_out[1] has no wire cap.
[09/05 01:23:38    435s] Type 'man IMPVAC-131' for more detail.
[09/05 01:23:38    435s] **WARN: (IMPVAC-131):	NET result_out_out[0] has no wire cap.
[09/05 01:23:38    435s] Type 'man IMPVAC-131' for more detail.
[09/05 01:23:38    435s] **WARN: (IMPVAC-131):	NET flag_carry_out has no wire cap.
[09/05 01:23:38    435s] Type 'man IMPVAC-131' for more detail.
[09/05 01:23:38    435s] **WARN: (IMPVAC-131):	NET flag_zero_out has no wire cap.
[09/05 01:23:38    435s] Type 'man IMPVAC-131' for more detail.
[09/05 01:23:38    435s] **WARN: (IMPVAC-131):	NET A_in[7] has no wire cap.
[09/05 01:23:38    435s] Type 'man IMPVAC-131' for more detail.
[09/05 01:23:38    435s] **WARN: (IMPVAC-131):	NET A_in[6] has no wire cap.
[09/05 01:23:38    435s] Type 'man IMPVAC-131' for more detail.
[09/05 01:23:38    435s] **WARN: (IMPVAC-131):	NET A_in[5] has no wire cap.
[09/05 01:23:38    435s] Type 'man IMPVAC-131' for more detail.
[09/05 01:23:38    435s] **WARN: (IMPVAC-131):	NET A_in[4] has no wire cap.
[09/05 01:23:38    435s] Type 'man IMPVAC-131' for more detail.
[09/05 01:23:38    435s] **WARN: (IMPVAC-131):	NET A_in[3] has no wire cap.
[09/05 01:23:38    435s] Type 'man IMPVAC-131' for more detail.
[09/05 01:23:38    435s] **WARN: (IMPVAC-131):	NET A_in[2] has no wire cap.
[09/05 01:23:38    435s] Type 'man IMPVAC-131' for more detail.
[09/05 01:23:38    435s] **WARN: (IMPVAC-131):	NET A_in[1] has no wire cap.
[09/05 01:23:38    435s] Type 'man IMPVAC-131' for more detail.
[09/05 01:23:38    435s] **WARN: (IMPVAC-131):	NET A_in[0] has no wire cap.
[09/05 01:23:38    435s] Type 'man IMPVAC-131' for more detail.
[09/05 01:23:38    435s] **WARN: (IMPVAC-131):	NET B_in[7] has no wire cap.
[09/05 01:23:38    435s] Type 'man IMPVAC-131' for more detail.
[09/05 01:23:38    435s] **WARN: (IMPVAC-131):	NET B_in[6] has no wire cap.
[09/05 01:23:38    435s] Type 'man IMPVAC-131' for more detail.
[09/05 01:23:38    435s] **WARN: (EMS-27):	Message (IMPVAC-131) has exceeded the current message display limit of 20.
[09/05 01:23:38    435s] To increase the message display limit, refer to the product command reference manual.
[09/05 01:23:38    436s] 
[09/05 01:23:38    436s] Num Violations: 0
[09/05 01:23:38    436s] 
[09/05 01:23:38    436s] End Time: Tue Sep  5 01:23:38 2023
[09/05 01:23:38    436s] ******** End: verifyACLimit ********
[09/05 01:23:38    436s]   (CPU Time: 0:00:00.7  MEM: 25.293M)
[09/05 01:23:38    436s] 
[09/05 01:23:46    437s] <CMD> verifyEndCap
[09/05 01:23:46    437s] 
[09/05 01:23:46    437s] ******Begin verifyEndCap******
[09/05 01:23:46    437s] Enable neighbor cell of inner corner cells
[09/05 01:23:46    437s] End edge value: 3
[09/05 01:23:46    437s] Outter corner value: 15
[09/05 01:23:46    437s] Inner corner  value: 15
[09/05 01:23:46    437s] End Cap No Instance: 2
[09/05 01:23:46    437s] **ERROR: (IMPVFW-13):	Found 2 problem(s).
******End verifyEndCap******
[09/05 01:24:05    441s] <CMD> setMetalFill -layer metal1 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
[09/05 01:24:05    441s] <CMD> setMetalFill -layer metal2 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
[09/05 01:24:05    441s] <CMD> setMetalFill -layer metal3 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
[09/05 01:24:05    441s] <CMD> setMetalFill -layer metal4 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
[09/05 01:24:05    441s] <CMD> setMetalFill -layer metal5 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
[09/05 01:24:05    441s] <CMD> setMetalFill -layer metal6 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
[09/05 01:24:05    441s] <CMD> verifyMetalDensity -report alu_top_module.density.rpt
[09/05 01:24:05    441s] 
[09/05 01:24:05    441s] ******** Start: VERIFY DENSITY ********
[09/05 01:24:05    441s] Density calculation ...... Slot :   1 of   1
[09/05 01:24:05    441s] 
[09/05 01:24:05    441s] A total of 432 density violation(s).
[09/05 01:24:05    441s] Windows < Min. Density = 416
[09/05 01:24:05    441s] Windows > Max. Density = 16
[09/05 01:24:05    441s] Windows < Min. Union. Density = 0
[09/05 01:24:05    441s] Windows > Max. Union. Density = 0
[09/05 01:24:05    441s] 
[09/05 01:24:05    441s] ******** End: VERIFY DENSITY ********
[09/05 01:24:05    441s] VMD: elapsed time: 0.00
[09/05 01:24:05    441s]      (CPU Time: 0:00:00.1  MEM: 0.000M)
[09/05 01:24:05    441s] 
[09/05 01:25:11    452s] <CMD> verifyPowerVia
[09/05 01:25:11    452s] 
[09/05 01:25:11    452s] ******** Start: VERIFY POWER VIA ********
[09/05 01:25:11    452s] Start Time: Tue Sep  5 01:25:11 2023
[09/05 01:25:11    452s] 
[09/05 01:25:11    452s] Check all 4 Power/Ground nets
[09/05 01:25:11    452s] *** Checking Net VDD
[09/05 01:25:11    452s] Found missing via(s) on net VDD.
[09/05 01:25:11    452s] *** Checking Net VDDO
[09/05 01:25:11    452s] *** Checking Net GND
[09/05 01:25:11    452s] Found missing via(s) on net GND.
[09/05 01:25:11    452s] *** Checking Net GNDO
[09/05 01:25:11    452s] Actually Checked 4 Power/Ground nets with physical connectivity
[09/05 01:25:11    452s] 
[09/05 01:25:11    452s] Begin Summary 
[09/05 01:25:11    452s]     239 Problem(s) Found between Layers: metal1 and metal2.
[09/05 01:25:11    452s]     2 Problem(s) Found between Layers: metal3 and metal4.
[09/05 01:25:11    452s]     241 total info(s) created.
[09/05 01:25:11    452s] End Summary
[09/05 01:25:11    452s] 
[09/05 01:25:11    452s] End Time: Tue Sep  5 01:25:11 2023
[09/05 01:25:11    452s] ******** End: VERIFY POWER VIA ********
[09/05 01:25:11    452s]   Verification Complete : 241 Viols.  0 Wrngs.
[09/05 01:25:11    452s]   (CPU Time: 0:00:00.0  MEM: 1.000M)
[09/05 01:25:11    452s] 
[09/05 01:26:18    464s] <CMD> streamOut my_alu -libName DesignLib -structureName alu_top_module -outputMacros -dieAreaAsBoundary -units 1000 -mode ALL
[09/05 01:26:18    464s] Parse flat map file...
[09/05 01:26:18    464s] Writing GDSII file ...
[09/05 01:26:18    464s] 	****** db unit per micron = 1000 ******
[09/05 01:26:18    464s] 	****** output gds2 file unit per micron = 1000 ******
[09/05 01:26:18    464s] 	****** unit scaling factor = 1 ******
[09/05 01:26:18    464s] Output for instance
[09/05 01:26:18    464s] Output for bump
[09/05 01:26:18    464s] Output for physical terminals
[09/05 01:26:18    464s] Output for logical terminals
[09/05 01:26:18    464s] Output for regular nets
[09/05 01:26:18    464s] Output for special nets and metal fills
[09/05 01:26:18    464s] Output for via structure generation total number 23
[09/05 01:26:18    464s] Statistics for GDS generated (version 3)
[09/05 01:26:18    464s] ----------------------------------------
[09/05 01:26:18    464s] Stream Out Layer Mapping Information:
[09/05 01:26:18    464s] GDS Layer Number          GDS Layer Name
[09/05 01:26:18    464s] ----------------------------------------
[09/05 01:26:18    464s]     121                             COMP
[09/05 01:26:18    464s]     122                          DIEAREA
[09/05 01:26:18    464s]     58                              via3
[09/05 01:26:18    464s]     57                              via3
[09/05 01:26:18    464s]     50                            metal3
[09/05 01:26:18    464s]     107                           metal6
[09/05 01:26:18    464s]     46                            metal3
[09/05 01:26:18    464s]     45                            metal3
[09/05 01:26:18    464s]     44                            metal3
[09/05 01:26:18    464s]     63                              via3
[09/05 01:26:18    464s]     43                            metal3
[09/05 01:26:18    464s]     62                              via3
[09/05 01:26:18    464s]     41                              via2
[09/05 01:26:18    464s]     22                            metal2
[09/05 01:26:18    464s]     40                              via2
[09/05 01:26:18    464s]     37                              via2
[09/05 01:26:18    464s]     36                              via2
[09/05 01:26:18    464s]     31                            metal2
[09/05 01:26:18    464s]     88                            metal5
[09/05 01:26:18    464s]     29                            metal2
[09/05 01:26:18    464s]     86                            metal5
[09/05 01:26:18    464s]     105                             via5
[09/05 01:26:18    464s]     9                             metal1
[09/05 01:26:18    464s]     66                            metal4
[09/05 01:26:18    464s]     42                              via2
[09/05 01:26:18    464s]     23                            metal2
[09/05 01:26:18    464s]     99                              via5
[09/05 01:26:18    464s]     19                               via
[09/05 01:26:18    464s]     8                             metal1
[09/05 01:26:18    464s]     65                            metal4
[09/05 01:26:18    464s]     84                              via4
[09/05 01:26:18    464s]     30                            metal2
[09/05 01:26:18    464s]     87                            metal5
[09/05 01:26:18    464s]     7                             metal1
[09/05 01:26:18    464s]     6                             metal1
[09/05 01:26:18    464s]     64                            metal4
[09/05 01:26:18    464s]     83                              via4
[09/05 01:26:18    464s]     39                              via2
[09/05 01:26:18    464s]     16                               via
[09/05 01:26:18    464s]     5                             metal1
[09/05 01:26:18    464s]     81                              via4
[09/05 01:26:18    464s]     38                              via2
[09/05 01:26:18    464s]     15                               via
[09/05 01:26:18    464s]     10                            metal1
[09/05 01:26:18    464s]     67                            metal4
[09/05 01:26:18    464s]     51                            metal3
[09/05 01:26:18    464s]     108                           metal6
[09/05 01:26:18    464s]     28                            metal2
[09/05 01:26:18    464s]     1                             metal1
[09/05 01:26:18    464s]     20                               via
[09/05 01:26:18    464s]     52                            metal3
[09/05 01:26:18    464s]     109                           metal6
[09/05 01:26:18    464s]     2                             metal1
[09/05 01:26:18    464s]     21                               via
[09/05 01:26:18    464s]     78                              via4
[09/05 01:26:18    464s]     27                            metal2
[09/05 01:26:18    464s]     85                            metal5
[09/05 01:26:18    464s]     104                             via5
[09/05 01:26:18    464s]     4                             metal1
[09/05 01:26:18    464s]     17                               via
[09/05 01:26:18    464s]     49                            metal3
[09/05 01:26:18    464s]     18                               via
[09/05 01:26:18    464s]     47                            metal3
[09/05 01:26:18    464s]     24                            metal2
[09/05 01:26:18    464s]     100                             via5
[09/05 01:26:18    464s]     48                            metal3
[09/05 01:26:18    464s]     106                           metal6
[09/05 01:26:18    464s]     25                            metal2
[09/05 01:26:18    464s]     3                             metal1
[09/05 01:26:18    464s]     79                              via4
[09/05 01:26:18    464s]     26                            metal2
[09/05 01:26:18    464s]     102                             via5
[09/05 01:26:18    464s]     59                              via3
[09/05 01:26:18    464s]     60                              via3
[09/05 01:26:18    464s]     61                              via3
[09/05 01:26:18    464s]     68                            metal4
[09/05 01:26:18    464s]     69                            metal4
[09/05 01:26:18    464s]     70                            metal4
[09/05 01:26:18    464s]     71                            metal4
[09/05 01:26:18    464s]     72                            metal4
[09/05 01:26:18    464s]     73                            metal4
[09/05 01:26:18    464s]     80                              via4
[09/05 01:26:18    464s]     82                              via4
[09/05 01:26:18    464s]     89                            metal5
[09/05 01:26:18    464s]     90                            metal5
[09/05 01:26:18    464s]     91                            metal5
[09/05 01:26:18    464s]     92                            metal5
[09/05 01:26:18    464s]     93                            metal5
[09/05 01:26:18    464s]     94                            metal5
[09/05 01:26:18    464s]     101                             via5
[09/05 01:26:18    464s]     103                             via5
[09/05 01:26:18    464s]     111                           metal6
[09/05 01:26:18    464s]     112                           metal6
[09/05 01:26:18    464s]     113                           metal6
[09/05 01:26:18    464s]     114                           metal6
[09/05 01:26:18    464s]     115                           metal6
[09/05 01:26:18    464s]     110                           metal6
[09/05 01:26:18    464s]     117                           metal6
[09/05 01:26:18    464s]     56                            metal3
[09/05 01:26:18    464s]     55                            metal3
[09/05 01:26:18    464s]     54                            metal3
[09/05 01:26:18    464s]     53                            metal3
[09/05 01:26:18    464s]     32                            metal2
[09/05 01:26:18    464s]     98                            metal5
[09/05 01:26:18    464s]     96                            metal5
[09/05 01:26:18    464s]     76                            metal4
[09/05 01:26:18    464s]     33                            metal2
[09/05 01:26:18    464s]     75                            metal4
[09/05 01:26:18    464s]     97                            metal5
[09/05 01:26:18    464s]     74                            metal4
[09/05 01:26:18    464s]     77                            metal4
[09/05 01:26:18    464s]     118                           metal6
[09/05 01:26:18    464s]     11                            metal1
[09/05 01:26:18    464s]     119                           metal6
[09/05 01:26:18    464s]     12                            metal1
[09/05 01:26:18    464s]     95                            metal5
[09/05 01:26:18    464s]     14                            metal1
[09/05 01:26:18    464s]     34                            metal2
[09/05 01:26:18    464s]     116                           metal6
[09/05 01:26:18    464s]     35                            metal2
[09/05 01:26:18    464s]     13                            metal1
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s] Stream Out Information Processed for GDS version 3:
[09/05 01:26:18    464s] Units: 1000 DBU
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s] Object                             Count
[09/05 01:26:18    464s] ----------------------------------------
[09/05 01:26:18    464s] Instances                           2399
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s] Ports/Pins                             0
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s] Nets                                2784
[09/05 01:26:18    464s]     metal layer metal1               539
[09/05 01:26:18    464s]     metal layer metal2              1415
[09/05 01:26:18    464s]     metal layer metal3               686
[09/05 01:26:18    464s]     metal layer metal4               144
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s]     Via Instances                   1330
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s] Special Nets                         258
[09/05 01:26:18    464s]     metal layer metal1               208
[09/05 01:26:18    464s]     metal layer metal2                12
[09/05 01:26:18    464s]     metal layer metal3                 6
[09/05 01:26:18    464s]     metal layer metal4                12
[09/05 01:26:18    464s]     metal layer metal5                 4
[09/05 01:26:18    464s]     metal layer metal6                16
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s]     Via Instances                    284
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s] Metal Fills                            0
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s]     Via Instances                      0
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s] Metal FillOPCs                         0
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s]     Via Instances                      0
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s] Metal FillDRCs                         0
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s]     Via Instances                      0
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s] Text                                 263
[09/05 01:26:18    464s]     metal layer metal1                54
[09/05 01:26:18    464s]     metal layer metal2               130
[09/05 01:26:18    464s]     metal layer metal3                48
[09/05 01:26:18    464s]     metal layer metal4                31
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s] Blockages                              0
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s] Custom Text                            0
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s] Custom Box                             0
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s] Trim Metal                             0
[09/05 01:26:18    464s] 
[09/05 01:26:18    464s] Output for cells
[09/05 01:26:18    464s] ######Streamout is finished!
[09/05 01:29:20    496s] <CMD> summaryReport -outdir summaryReport
[09/05 01:29:20    496s] Creating directory summaryReport.
[09/05 01:29:20    496s] Start to collect the design information.
[09/05 01:29:20    496s] Build netlist information for Cell alu_top_module.
[09/05 01:29:20    496s] Finished collecting the design information.
[09/05 01:29:20    496s] Generating standard cells used in the design report.
[09/05 01:29:20    496s] Generating IO cells used in the design report.
[09/05 01:29:20    496s] Analyze library ... 
[09/05 01:29:20    496s] Analyze netlist ... 
[09/05 01:29:20    496s] Analyze timing ... 
[09/05 01:29:20    496s] Analyze floorplan/placement ... 
[09/05 01:29:20    496s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1280.4M
[09/05 01:29:20    496s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1280.4M
[09/05 01:29:20    496s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1312.4M
[09/05 01:29:20    496s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1312.4M
[09/05 01:29:20    496s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1312.4M
[09/05 01:29:20    496s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:1312.4M
[09/05 01:29:20    496s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1312.4M
[09/05 01:29:20    496s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1312.4M
[09/05 01:29:20    496s] Analysis Routing ...
[09/05 01:29:20    496s] Report saved in file summaryReport/alu_top_module.main.htm.ascii
[09/05 01:38:13    592s] <CMD> getCTSMode -engine -quiet
[09/05 01:38:21    593s] <CMD> create_ccopt_clock_tree_spec
[09/05 01:38:21    593s] Creating clock tree spec for modes (timing configs): const
[09/05 01:38:21    593s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[09/05 01:38:21    593s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 01:38:21    593s] Summary for sequential cells identification: 
[09/05 01:38:21    593s]   Identified SBFF number: 42
[09/05 01:38:21    593s]   Identified MBFF number: 0
[09/05 01:38:21    593s]   Identified SB Latch number: 0
[09/05 01:38:21    593s]   Identified MB Latch number: 0
[09/05 01:38:21    593s]   Not identified SBFF number: 10
[09/05 01:38:21    593s]   Not identified MBFF number: 0
[09/05 01:38:21    593s]   Not identified SB Latch number: 0
[09/05 01:38:21    593s]   Not identified MB Latch number: 0
[09/05 01:38:21    593s]   Number of sequential cells which are not FFs: 27
[09/05 01:38:21    593s]  Visiting view : setup
[09/05 01:38:21    593s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 01:38:21    593s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 01:38:21    593s]  Visiting view : hold
[09/05 01:38:21    593s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 01:38:21    593s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 01:38:21    593s]  Setting StdDelay to 53.60
[09/05 01:38:21    593s] Creating Cell Server, finished. 
[09/05 01:38:21    593s] 
[09/05 01:38:21    593s] Reset timing graph...
[09/05 01:38:21    593s] Ignoring AAE DB Resetting ...
[09/05 01:38:21    593s] Reset timing graph done.
[09/05 01:38:21    593s] Ignoring AAE DB Resetting ...
[09/05 01:38:21    593s] Analyzing clock structure...
[09/05 01:38:21    593s] Analyzing clock structure done.
[09/05 01:38:21    593s] Reset timing graph...
[09/05 01:38:21    593s] Ignoring AAE DB Resetting ...
[09/05 01:38:21    593s] Reset timing graph done.
[09/05 01:38:21    593s] Extracting original clock gating for clk...
[09/05 01:38:21    593s]   clock_tree clk contains 1 sinks and 0 clock gates.
[09/05 01:38:21    593s]     Found 1 implicit ignore or stop or exclude pin - run report_ccopt_clock_trees -list_special_pins for more details.
[09/05 01:38:21    593s]   Extraction for clk complete.
[09/05 01:38:21    593s] Extracting original clock gating for clk done.
[09/05 01:38:21    593s] The skew group clk/const was created. It contains 1 sinks and 1 sources.
[09/05 01:38:21    593s] Checking clock tree convergence...
[09/05 01:38:21    593s] Checking clock tree convergence done.
[09/05 01:38:21    593s] <CMD> ctd_win -side none -id ctd_window
[09/05 01:38:21    593s] Clock tree timing engine global stage delay update for worst_case:setup.late...
[09/05 01:38:21    593s] End AAE Lib Interpolated Model. (MEM=1310.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 01:38:21    593s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk_in' in RC corner default_rc_corner.
[09/05 01:38:21    593s] (I)       Initializing Steiner engine. 
[09/05 01:38:21    593s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk_in'. Using estimated values, based on estimated route, as a fallback.
[09/05 01:38:21    593s] Clock tree timing engine global stage delay update for worst_case:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/05 01:40:12    614s] 
[09/05 01:40:12    614s] *** Memory Usage v#1 (Current mem = 1292.016M, initial mem = 274.980M) ***
[09/05 01:40:12    614s] 
[09/05 01:40:12    614s] *** Summary of all messages that are not suppressed in this session:
[09/05 01:40:12    614s] Severity  ID               Count  Summary                                  
[09/05 01:40:12    614s] ERROR     IMPLF-40             2  Macro '%s' references a site '%s' that h...
[09/05 01:40:12    614s] WARNING   IMPLF-58           388  MACRO '%s' has been found in the databas...
[09/05 01:40:12    614s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[09/05 01:40:12    614s] WARNING   IMPLF-200            5  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/05 01:40:12    614s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[09/05 01:40:12    614s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[09/05 01:40:12    614s] WARNING   IMPFP-3961          24  The techSite '%s' has no related standar...
[09/05 01:40:12    614s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[09/05 01:40:12    614s] WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
[09/05 01:40:12    614s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[09/05 01:40:12    614s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/05 01:40:12    614s] WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
[09/05 01:40:12    614s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[09/05 01:40:12    614s] ERROR     IMPSYT-6852          2  No more action to undo.                  
[09/05 01:40:12    614s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[09/05 01:40:12    614s] WARNING   IMPCK-8086           3  The command %s is obsolete and will be r...
[09/05 01:40:12    614s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[09/05 01:40:12    614s] WARNING   IMPDB-6003           1  The clearGlobalNets command has cleared ...
[09/05 01:40:12    614s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[09/05 01:40:12    614s] WARNING   IMPVAC-131          93  NET %s has no wire cap.                  
[09/05 01:40:12    614s] WARNING   IMPVAC-216         774  Net %s has 0Hz frequency in the design. ...
[09/05 01:40:12    614s] WARNING   IMPVAC-116           3  Signal EM checking continue even No EM r...
[09/05 01:40:12    614s] WARNING   IMPVAC-117           3  Can't get QRC tech file for EM rule.     
[09/05 01:40:12    614s] ERROR     IMPVFW-405           1  There is no specified end cap cell type ...
[09/05 01:40:12    614s] ERROR     IMPVFW-13            2  Found %d problem(s).                     
[09/05 01:40:12    614s] WARNING   IMPVFW-5             1  %s is not completed.                     
[09/05 01:40:12    614s] WARNING   IMPPP-532           60  ViaGen Warning: top layer and bottom lay...
[09/05 01:40:12    614s] WARNING   IMPPP-170           12  The power planner failed to create a wir...
[09/05 01:40:12    614s] WARNING   IMPSR-1255          10  Cannot find any non 'CLASS CORE' pad pin...
[09/05 01:40:12    614s] WARNING   IMPSR-1254          10  Cannot find any block pin of net %s. Che...
[09/05 01:40:12    614s] WARNING   IMPSP-5134           3  Setting %s to %0.3f (microns) as a multi...
[09/05 01:40:12    614s] WARNING   IMPSP-5217           2  addFiller command is running on a postRo...
[09/05 01:40:12    614s] WARNING   IMPSP-5224          10  Option '%s' for command addEndCap is obs...
[09/05 01:40:12    614s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[09/05 01:40:12    614s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[09/05 01:40:12    614s] WARNING   IMPSP-5534           6  '%s' and '%s' are using the same endcap ...
[09/05 01:40:12    614s] ERROR     IMPSP-5106           4  AddEndCap cannot place end cap cells at ...
[09/05 01:40:12    614s] WARNING   IMPSP-5119         252  AddEndCap is unable to add %s-cap cell (...
[09/05 01:40:12    614s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[09/05 01:40:12    614s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[09/05 01:40:12    614s] WARNING   IMPCCOPT-2171        1  Unable to get/extract RC parasitics for ...
[09/05 01:40:12    614s] WARNING   IMPCCOPT-2169        1  Cannot extract parasitics for %s net '%s...
[09/05 01:40:12    614s] WARNING   IMPTCM-77            3  Option "%s" for command %s is obsolete a...
[09/05 01:40:12    614s] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[09/05 01:40:12    614s] ERROR     TCLCMD-265           1  No matching clock found for '%s'         
[09/05 01:40:12    614s] WARNING   TCLCMD-513          31  The software could not find a matching o...
[09/05 01:40:12    614s] ERROR     TCLCMD-917          61  Cannot find '%s' that match '%s'         
[09/05 01:40:12    614s] WARNING   TCLCMD-1041          1  current_design should use the top cell a...
[09/05 01:40:12    614s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[09/05 01:40:12    614s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[09/05 01:40:12    614s] *** Message Summary: 2515 warning(s), 73 error(s)
[09/05 01:40:12    614s] 
[09/05 01:40:12    614s] --- Ending "Innovus" (totcpu=0:10:14, real=0:49:42, mem=1292.0M) ---
