

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_52_1'
================================================================
* Date:           Tue May  7 17:59:01 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      243|      243|  2.430 us|  2.430 us|  243|  243|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_1  |      241|      241|         2|          1|          1|   240|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.0.split"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_3 = load i13 %i" [receiver.cpp:54]   --->   Operation 8 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %i_3, i32 5, i32 12" [receiver.cpp:52]   --->   Operation 9 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i8 %lshr_ln" [receiver.cpp:52]   --->   Operation 10 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%samples_I_1_addr = getelementptr i18 %samples_I_1, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 11 'getelementptr' 'samples_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (3.25ns)   --->   "%samples_I_1_load = load i8 %samples_I_1_addr" [receiver.cpp:54]   --->   Operation 12 'load' 'samples_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%samples_Q_1_addr = getelementptr i18 %samples_Q_1, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 13 'getelementptr' 'samples_Q_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%samples_I_2_addr = getelementptr i18 %samples_I_2, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 14 'getelementptr' 'samples_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%samples_Q_2_addr = getelementptr i18 %samples_Q_2, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 15 'getelementptr' 'samples_Q_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%samples_I_3_addr = getelementptr i18 %samples_I_3, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 16 'getelementptr' 'samples_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%samples_Q_3_addr = getelementptr i18 %samples_Q_3, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 17 'getelementptr' 'samples_Q_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%samples_I_4_addr = getelementptr i18 %samples_I_4, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 18 'getelementptr' 'samples_I_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%samples_Q_4_addr = getelementptr i18 %samples_Q_4, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 19 'getelementptr' 'samples_Q_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%samples_I_5_addr = getelementptr i18 %samples_I_5, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 20 'getelementptr' 'samples_I_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%samples_Q_5_addr = getelementptr i18 %samples_Q_5, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 21 'getelementptr' 'samples_Q_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%samples_I_6_addr = getelementptr i18 %samples_I_6, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 22 'getelementptr' 'samples_I_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%samples_Q_6_addr = getelementptr i18 %samples_Q_6, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 23 'getelementptr' 'samples_Q_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%samples_I_7_addr = getelementptr i18 %samples_I_7, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 24 'getelementptr' 'samples_I_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%samples_Q_7_addr = getelementptr i18 %samples_Q_7, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 25 'getelementptr' 'samples_Q_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%samples_I_8_addr = getelementptr i18 %samples_I_8, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 26 'getelementptr' 'samples_I_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%samples_Q_8_addr = getelementptr i18 %samples_Q_8, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 27 'getelementptr' 'samples_Q_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%samples_I_9_addr = getelementptr i18 %samples_I_9, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 28 'getelementptr' 'samples_I_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%samples_Q_9_addr = getelementptr i18 %samples_Q_9, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 29 'getelementptr' 'samples_Q_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%samples_I_10_addr = getelementptr i18 %samples_I_10, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 30 'getelementptr' 'samples_I_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%samples_Q_10_addr = getelementptr i18 %samples_Q_10, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 31 'getelementptr' 'samples_Q_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52)   --->   "%or_ln54 = or i13 %i_3, i13 11" [receiver.cpp:54]   --->   Operation 32 'or' 'or_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%samples_I_11_addr = getelementptr i18 %samples_I_11, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 33 'getelementptr' 'samples_I_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%samples_Q_11_addr = getelementptr i18 %samples_Q_11, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 34 'getelementptr' 'samples_Q_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%samples_I_2_load = load i8 %samples_I_2_addr" [receiver.cpp:54]   --->   Operation 35 'load' 'samples_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%samples_I_3_load = load i8 %samples_I_3_addr" [receiver.cpp:54]   --->   Operation 36 'load' 'samples_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%samples_I_4_load = load i8 %samples_I_4_addr" [receiver.cpp:54]   --->   Operation 37 'load' 'samples_I_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%samples_I_5_load = load i8 %samples_I_5_addr" [receiver.cpp:54]   --->   Operation 38 'load' 'samples_I_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%samples_I_6_load = load i8 %samples_I_6_addr" [receiver.cpp:54]   --->   Operation 39 'load' 'samples_I_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%samples_I_7_load = load i8 %samples_I_7_addr" [receiver.cpp:54]   --->   Operation 40 'load' 'samples_I_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%samples_I_8_load = load i8 %samples_I_8_addr" [receiver.cpp:54]   --->   Operation 41 'load' 'samples_I_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%samples_I_9_load = load i8 %samples_I_9_addr" [receiver.cpp:54]   --->   Operation 42 'load' 'samples_I_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%samples_I_10_load = load i8 %samples_I_10_addr" [receiver.cpp:54]   --->   Operation 43 'load' 'samples_I_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%samples_I_11_load = load i8 %samples_I_11_addr" [receiver.cpp:54]   --->   Operation 44 'load' 'samples_I_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%samples_Q_11_load = load i8 %samples_Q_11_addr" [receiver.cpp:55]   --->   Operation 45 'load' 'samples_Q_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%samples_Q_1_load = load i8 %samples_Q_1_addr" [receiver.cpp:55]   --->   Operation 46 'load' 'samples_Q_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%samples_Q_2_load = load i8 %samples_Q_2_addr" [receiver.cpp:55]   --->   Operation 47 'load' 'samples_Q_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%samples_Q_3_load = load i8 %samples_Q_3_addr" [receiver.cpp:55]   --->   Operation 48 'load' 'samples_Q_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%samples_Q_4_load = load i8 %samples_Q_4_addr" [receiver.cpp:55]   --->   Operation 49 'load' 'samples_Q_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%samples_Q_5_load = load i8 %samples_Q_5_addr" [receiver.cpp:55]   --->   Operation 50 'load' 'samples_Q_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%samples_Q_6_load = load i8 %samples_Q_6_addr" [receiver.cpp:55]   --->   Operation 51 'load' 'samples_Q_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%samples_Q_7_load = load i8 %samples_Q_7_addr" [receiver.cpp:55]   --->   Operation 52 'load' 'samples_Q_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%samples_Q_8_load = load i8 %samples_Q_8_addr" [receiver.cpp:55]   --->   Operation 53 'load' 'samples_Q_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%samples_Q_9_load = load i8 %samples_Q_9_addr" [receiver.cpp:55]   --->   Operation 54 'load' 'samples_Q_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 55 [2/2] (3.25ns)   --->   "%samples_Q_10_load = load i8 %samples_Q_10_addr" [receiver.cpp:55]   --->   Operation 55 'load' 'samples_Q_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 56 [1/1] (1.67ns) (out node of the LUT)   --->   "%icmp_ln52 = icmp_ult  i13 %or_ln54, i13 7691" [receiver.cpp:52]   --->   Operation 56 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.end.exitStub, void %for.inc.11" [receiver.cpp:52]   --->   Operation 57 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%samples_I_12_addr = getelementptr i18 %samples_I_12, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 58 'getelementptr' 'samples_I_12_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (3.25ns)   --->   "%samples_I_12_load = load i8 %samples_I_12_addr" [receiver.cpp:54]   --->   Operation 59 'load' 'samples_I_12_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%samples_Q_12_addr = getelementptr i18 %samples_Q_12, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 60 'getelementptr' 'samples_Q_12_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%samples_I_13_addr = getelementptr i18 %samples_I_13, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 61 'getelementptr' 'samples_I_13_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%samples_Q_13_addr = getelementptr i18 %samples_Q_13, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 62 'getelementptr' 'samples_Q_13_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%samples_I_14_addr = getelementptr i18 %samples_I_14, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 63 'getelementptr' 'samples_I_14_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%samples_Q_14_addr = getelementptr i18 %samples_Q_14, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 64 'getelementptr' 'samples_Q_14_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%samples_I_15_addr = getelementptr i18 %samples_I_15, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 65 'getelementptr' 'samples_I_15_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%samples_Q_15_addr = getelementptr i18 %samples_Q_15, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 66 'getelementptr' 'samples_Q_15_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%samples_I_16_addr = getelementptr i18 %samples_I_16, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 67 'getelementptr' 'samples_I_16_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%samples_Q_16_addr = getelementptr i18 %samples_Q_16, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 68 'getelementptr' 'samples_Q_16_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%samples_I_17_addr = getelementptr i18 %samples_I_17, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 69 'getelementptr' 'samples_I_17_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%samples_Q_17_addr = getelementptr i18 %samples_Q_17, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 70 'getelementptr' 'samples_Q_17_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%samples_I_18_addr = getelementptr i18 %samples_I_18, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 71 'getelementptr' 'samples_I_18_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%samples_Q_18_addr = getelementptr i18 %samples_Q_18, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 72 'getelementptr' 'samples_Q_18_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%samples_I_19_addr = getelementptr i18 %samples_I_19, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 73 'getelementptr' 'samples_I_19_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%samples_Q_19_addr = getelementptr i18 %samples_Q_19, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 74 'getelementptr' 'samples_Q_19_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%samples_I_20_addr = getelementptr i18 %samples_I_20, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 75 'getelementptr' 'samples_I_20_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%samples_Q_20_addr = getelementptr i18 %samples_Q_20, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 76 'getelementptr' 'samples_Q_20_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%samples_I_21_addr = getelementptr i18 %samples_I_21, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 77 'getelementptr' 'samples_I_21_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%samples_Q_21_addr = getelementptr i18 %samples_Q_21, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 78 'getelementptr' 'samples_Q_21_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%samples_I_22_addr = getelementptr i18 %samples_I_22, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 79 'getelementptr' 'samples_I_22_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%samples_Q_22_addr = getelementptr i18 %samples_Q_22, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 80 'getelementptr' 'samples_Q_22_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%samples_I_23_addr = getelementptr i18 %samples_I_23, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 81 'getelementptr' 'samples_I_23_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%samples_Q_23_addr = getelementptr i18 %samples_Q_23, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 82 'getelementptr' 'samples_Q_23_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%samples_I_24_addr = getelementptr i18 %samples_I_24, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 83 'getelementptr' 'samples_I_24_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%samples_Q_24_addr = getelementptr i18 %samples_Q_24, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 84 'getelementptr' 'samples_Q_24_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%samples_I_25_addr = getelementptr i18 %samples_I_25, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 85 'getelementptr' 'samples_I_25_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%samples_Q_25_addr = getelementptr i18 %samples_Q_25, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 86 'getelementptr' 'samples_Q_25_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%samples_I_26_addr = getelementptr i18 %samples_I_26, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 87 'getelementptr' 'samples_I_26_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%samples_Q_26_addr = getelementptr i18 %samples_Q_26, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 88 'getelementptr' 'samples_Q_26_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%samples_I_27_addr = getelementptr i18 %samples_I_27, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 89 'getelementptr' 'samples_I_27_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%samples_Q_27_addr = getelementptr i18 %samples_Q_27, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 90 'getelementptr' 'samples_Q_27_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%samples_I_28_addr = getelementptr i18 %samples_I_28, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 91 'getelementptr' 'samples_I_28_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%samples_Q_28_addr = getelementptr i18 %samples_Q_28, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 92 'getelementptr' 'samples_Q_28_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%samples_I_29_addr = getelementptr i18 %samples_I_29, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 93 'getelementptr' 'samples_I_29_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%samples_Q_29_addr = getelementptr i18 %samples_Q_29, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 94 'getelementptr' 'samples_Q_29_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%samples_I_30_addr = getelementptr i18 %samples_I_30, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 95 'getelementptr' 'samples_I_30_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%samples_Q_30_addr = getelementptr i18 %samples_Q_30, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 96 'getelementptr' 'samples_Q_30_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%samples_I_31_addr = getelementptr i18 %samples_I_31, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 97 'getelementptr' 'samples_I_31_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%samples_Q_31_addr = getelementptr i18 %samples_Q_31, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 98 'getelementptr' 'samples_Q_31_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.67ns)   --->   "%add_ln54 = add i13 %i_3, i13 32" [receiver.cpp:54]   --->   Operation 99 'add' 'add_ln54' <Predicate = (icmp_ln52)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (1.91ns)   --->   "%add_ln54_1 = add i8 %lshr_ln, i8 1" [receiver.cpp:54]   --->   Operation 100 'add' 'add_ln54_1' <Predicate = (icmp_ln52)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i8 %add_ln54_1" [receiver.cpp:54]   --->   Operation 101 'zext' 'zext_ln54' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%samples_I_0_addr_1 = getelementptr i18 %samples_I_0, i64 0, i64 %zext_ln54" [receiver.cpp:54]   --->   Operation 102 'getelementptr' 'samples_I_0_addr_1' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%samples_Q_0_addr_1 = getelementptr i18 %samples_Q_0, i64 0, i64 %zext_ln54" [receiver.cpp:55]   --->   Operation 103 'getelementptr' 'samples_Q_0_addr_1' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (3.25ns)   --->   "%samples_I_13_load = load i8 %samples_I_13_addr" [receiver.cpp:54]   --->   Operation 104 'load' 'samples_I_13_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 105 [2/2] (3.25ns)   --->   "%samples_I_14_load = load i8 %samples_I_14_addr" [receiver.cpp:54]   --->   Operation 105 'load' 'samples_I_14_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 106 [2/2] (3.25ns)   --->   "%samples_I_15_load = load i8 %samples_I_15_addr" [receiver.cpp:54]   --->   Operation 106 'load' 'samples_I_15_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 107 [2/2] (3.25ns)   --->   "%samples_I_16_load = load i8 %samples_I_16_addr" [receiver.cpp:54]   --->   Operation 107 'load' 'samples_I_16_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 108 [2/2] (3.25ns)   --->   "%samples_I_17_load = load i8 %samples_I_17_addr" [receiver.cpp:54]   --->   Operation 108 'load' 'samples_I_17_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 109 [2/2] (3.25ns)   --->   "%samples_I_18_load = load i8 %samples_I_18_addr" [receiver.cpp:54]   --->   Operation 109 'load' 'samples_I_18_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 110 [2/2] (3.25ns)   --->   "%samples_I_19_load = load i8 %samples_I_19_addr" [receiver.cpp:54]   --->   Operation 110 'load' 'samples_I_19_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 111 [2/2] (3.25ns)   --->   "%samples_I_20_load = load i8 %samples_I_20_addr" [receiver.cpp:54]   --->   Operation 111 'load' 'samples_I_20_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 112 [2/2] (3.25ns)   --->   "%samples_I_21_load = load i8 %samples_I_21_addr" [receiver.cpp:54]   --->   Operation 112 'load' 'samples_I_21_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 113 [2/2] (3.25ns)   --->   "%samples_I_22_load = load i8 %samples_I_22_addr" [receiver.cpp:54]   --->   Operation 113 'load' 'samples_I_22_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 114 [2/2] (3.25ns)   --->   "%samples_I_23_load = load i8 %samples_I_23_addr" [receiver.cpp:54]   --->   Operation 114 'load' 'samples_I_23_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 115 [2/2] (3.25ns)   --->   "%samples_I_24_load = load i8 %samples_I_24_addr" [receiver.cpp:54]   --->   Operation 115 'load' 'samples_I_24_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 116 [2/2] (3.25ns)   --->   "%samples_I_25_load = load i8 %samples_I_25_addr" [receiver.cpp:54]   --->   Operation 116 'load' 'samples_I_25_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 117 [2/2] (3.25ns)   --->   "%samples_I_26_load = load i8 %samples_I_26_addr" [receiver.cpp:54]   --->   Operation 117 'load' 'samples_I_26_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 118 [2/2] (3.25ns)   --->   "%samples_I_27_load = load i8 %samples_I_27_addr" [receiver.cpp:54]   --->   Operation 118 'load' 'samples_I_27_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 119 [2/2] (3.25ns)   --->   "%samples_I_28_load = load i8 %samples_I_28_addr" [receiver.cpp:54]   --->   Operation 119 'load' 'samples_I_28_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 120 [2/2] (3.25ns)   --->   "%samples_I_29_load = load i8 %samples_I_29_addr" [receiver.cpp:54]   --->   Operation 120 'load' 'samples_I_29_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 121 [2/2] (3.25ns)   --->   "%samples_I_30_load = load i8 %samples_I_30_addr" [receiver.cpp:54]   --->   Operation 121 'load' 'samples_I_30_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 122 [2/2] (3.25ns)   --->   "%samples_I_31_load = load i8 %samples_I_31_addr" [receiver.cpp:54]   --->   Operation 122 'load' 'samples_I_31_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 123 [2/2] (3.25ns)   --->   "%samples_I_0_load = load i8 %samples_I_0_addr_1" [receiver.cpp:54]   --->   Operation 123 'load' 'samples_I_0_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 124 [2/2] (3.25ns)   --->   "%samples_Q_0_load = load i8 %samples_Q_0_addr_1" [receiver.cpp:55]   --->   Operation 124 'load' 'samples_Q_0_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 125 [2/2] (3.25ns)   --->   "%samples_Q_12_load = load i8 %samples_Q_12_addr" [receiver.cpp:55]   --->   Operation 125 'load' 'samples_Q_12_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 126 [2/2] (3.25ns)   --->   "%samples_Q_13_load = load i8 %samples_Q_13_addr" [receiver.cpp:55]   --->   Operation 126 'load' 'samples_Q_13_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 127 [2/2] (3.25ns)   --->   "%samples_Q_14_load = load i8 %samples_Q_14_addr" [receiver.cpp:55]   --->   Operation 127 'load' 'samples_Q_14_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 128 [2/2] (3.25ns)   --->   "%samples_Q_15_load = load i8 %samples_Q_15_addr" [receiver.cpp:55]   --->   Operation 128 'load' 'samples_Q_15_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 129 [2/2] (3.25ns)   --->   "%samples_Q_16_load = load i8 %samples_Q_16_addr" [receiver.cpp:55]   --->   Operation 129 'load' 'samples_Q_16_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 130 [2/2] (3.25ns)   --->   "%samples_Q_17_load = load i8 %samples_Q_17_addr" [receiver.cpp:55]   --->   Operation 130 'load' 'samples_Q_17_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 131 [2/2] (3.25ns)   --->   "%samples_Q_18_load = load i8 %samples_Q_18_addr" [receiver.cpp:55]   --->   Operation 131 'load' 'samples_Q_18_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 132 [2/2] (3.25ns)   --->   "%samples_Q_19_load = load i8 %samples_Q_19_addr" [receiver.cpp:55]   --->   Operation 132 'load' 'samples_Q_19_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 133 [2/2] (3.25ns)   --->   "%samples_Q_20_load = load i8 %samples_Q_20_addr" [receiver.cpp:55]   --->   Operation 133 'load' 'samples_Q_20_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 134 [2/2] (3.25ns)   --->   "%samples_Q_21_load = load i8 %samples_Q_21_addr" [receiver.cpp:55]   --->   Operation 134 'load' 'samples_Q_21_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 135 [2/2] (3.25ns)   --->   "%samples_Q_22_load = load i8 %samples_Q_22_addr" [receiver.cpp:55]   --->   Operation 135 'load' 'samples_Q_22_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 136 [2/2] (3.25ns)   --->   "%samples_Q_23_load = load i8 %samples_Q_23_addr" [receiver.cpp:55]   --->   Operation 136 'load' 'samples_Q_23_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 137 [2/2] (3.25ns)   --->   "%samples_Q_24_load = load i8 %samples_Q_24_addr" [receiver.cpp:55]   --->   Operation 137 'load' 'samples_Q_24_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 138 [2/2] (3.25ns)   --->   "%samples_Q_25_load = load i8 %samples_Q_25_addr" [receiver.cpp:55]   --->   Operation 138 'load' 'samples_Q_25_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 139 [2/2] (3.25ns)   --->   "%samples_Q_26_load = load i8 %samples_Q_26_addr" [receiver.cpp:55]   --->   Operation 139 'load' 'samples_Q_26_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 140 [2/2] (3.25ns)   --->   "%samples_Q_27_load = load i8 %samples_Q_27_addr" [receiver.cpp:55]   --->   Operation 140 'load' 'samples_Q_27_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 141 [2/2] (3.25ns)   --->   "%samples_Q_28_load = load i8 %samples_Q_28_addr" [receiver.cpp:55]   --->   Operation 141 'load' 'samples_Q_28_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 142 [2/2] (3.25ns)   --->   "%samples_Q_29_load = load i8 %samples_Q_29_addr" [receiver.cpp:55]   --->   Operation 142 'load' 'samples_Q_29_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 143 [2/2] (3.25ns)   --->   "%samples_Q_30_load = load i8 %samples_Q_30_addr" [receiver.cpp:55]   --->   Operation 143 'load' 'samples_Q_30_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 144 [2/2] (3.25ns)   --->   "%samples_Q_31_load = load i8 %samples_Q_31_addr" [receiver.cpp:55]   --->   Operation 144 'load' 'samples_Q_31_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_1 : Operation 145 [1/1] (1.58ns)   --->   "%store_ln52 = store i13 %add_ln54, i13 %i" [receiver.cpp:52]   --->   Operation 145 'store' 'store_ln52' <Predicate = (icmp_ln52)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 146 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [receiver.cpp:52]   --->   Operation 147 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%samples_I_0_addr = getelementptr i18 %samples_I_0, i64 0, i64 %zext_ln52" [receiver.cpp:54]   --->   Operation 148 'getelementptr' 'samples_I_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/2] (3.25ns)   --->   "%samples_I_1_load = load i8 %samples_I_1_addr" [receiver.cpp:54]   --->   Operation 149 'load' 'samples_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%samples_Q_0_addr = getelementptr i18 %samples_Q_0, i64 0, i64 %zext_ln52" [receiver.cpp:55]   --->   Operation 150 'getelementptr' 'samples_Q_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/2] (3.25ns)   --->   "%samples_I_2_load = load i8 %samples_I_2_addr" [receiver.cpp:54]   --->   Operation 151 'load' 'samples_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 152 [1/2] (3.25ns)   --->   "%samples_I_3_load = load i8 %samples_I_3_addr" [receiver.cpp:54]   --->   Operation 152 'load' 'samples_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 153 [1/2] (3.25ns)   --->   "%samples_I_4_load = load i8 %samples_I_4_addr" [receiver.cpp:54]   --->   Operation 153 'load' 'samples_I_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 154 [1/2] (3.25ns)   --->   "%samples_I_5_load = load i8 %samples_I_5_addr" [receiver.cpp:54]   --->   Operation 154 'load' 'samples_I_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 155 [1/2] (3.25ns)   --->   "%samples_I_6_load = load i8 %samples_I_6_addr" [receiver.cpp:54]   --->   Operation 155 'load' 'samples_I_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 156 [1/2] (3.25ns)   --->   "%samples_I_7_load = load i8 %samples_I_7_addr" [receiver.cpp:54]   --->   Operation 156 'load' 'samples_I_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 157 [1/2] (3.25ns)   --->   "%samples_I_8_load = load i8 %samples_I_8_addr" [receiver.cpp:54]   --->   Operation 157 'load' 'samples_I_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 158 [1/2] (3.25ns)   --->   "%samples_I_9_load = load i8 %samples_I_9_addr" [receiver.cpp:54]   --->   Operation 158 'load' 'samples_I_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 159 [1/2] (3.25ns)   --->   "%samples_I_10_load = load i8 %samples_I_10_addr" [receiver.cpp:54]   --->   Operation 159 'load' 'samples_I_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 160 [1/2] (3.25ns)   --->   "%samples_I_11_load = load i8 %samples_I_11_addr" [receiver.cpp:54]   --->   Operation 160 'load' 'samples_I_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_1_load, i8 %samples_I_0_addr" [receiver.cpp:54]   --->   Operation 161 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 162 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_2_load, i8 %samples_I_1_addr" [receiver.cpp:54]   --->   Operation 162 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_3_load, i8 %samples_I_2_addr" [receiver.cpp:54]   --->   Operation 163 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 164 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_4_load, i8 %samples_I_3_addr" [receiver.cpp:54]   --->   Operation 164 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_5_load, i8 %samples_I_4_addr" [receiver.cpp:54]   --->   Operation 165 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 166 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_6_load, i8 %samples_I_5_addr" [receiver.cpp:54]   --->   Operation 166 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_7_load, i8 %samples_I_6_addr" [receiver.cpp:54]   --->   Operation 167 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 168 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_8_load, i8 %samples_I_7_addr" [receiver.cpp:54]   --->   Operation 168 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 169 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_9_load, i8 %samples_I_8_addr" [receiver.cpp:54]   --->   Operation 169 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 170 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_10_load, i8 %samples_I_9_addr" [receiver.cpp:54]   --->   Operation 170 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 171 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_11_load, i8 %samples_I_10_addr" [receiver.cpp:54]   --->   Operation 171 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 172 [1/2] (3.25ns)   --->   "%samples_Q_11_load = load i8 %samples_Q_11_addr" [receiver.cpp:55]   --->   Operation 172 'load' 'samples_Q_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 173 [1/2] (3.25ns)   --->   "%samples_Q_1_load = load i8 %samples_Q_1_addr" [receiver.cpp:55]   --->   Operation 173 'load' 'samples_Q_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 174 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_1_load, i8 %samples_Q_0_addr" [receiver.cpp:55]   --->   Operation 174 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 175 [1/2] (3.25ns)   --->   "%samples_Q_2_load = load i8 %samples_Q_2_addr" [receiver.cpp:55]   --->   Operation 175 'load' 'samples_Q_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 176 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_2_load, i8 %samples_Q_1_addr" [receiver.cpp:55]   --->   Operation 176 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 177 [1/2] (3.25ns)   --->   "%samples_Q_3_load = load i8 %samples_Q_3_addr" [receiver.cpp:55]   --->   Operation 177 'load' 'samples_Q_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 178 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_3_load, i8 %samples_Q_2_addr" [receiver.cpp:55]   --->   Operation 178 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 179 [1/2] (3.25ns)   --->   "%samples_Q_4_load = load i8 %samples_Q_4_addr" [receiver.cpp:55]   --->   Operation 179 'load' 'samples_Q_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 180 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_4_load, i8 %samples_Q_3_addr" [receiver.cpp:55]   --->   Operation 180 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 181 [1/2] (3.25ns)   --->   "%samples_Q_5_load = load i8 %samples_Q_5_addr" [receiver.cpp:55]   --->   Operation 181 'load' 'samples_Q_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 182 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_5_load, i8 %samples_Q_4_addr" [receiver.cpp:55]   --->   Operation 182 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 183 [1/2] (3.25ns)   --->   "%samples_Q_6_load = load i8 %samples_Q_6_addr" [receiver.cpp:55]   --->   Operation 183 'load' 'samples_Q_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 184 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_6_load, i8 %samples_Q_5_addr" [receiver.cpp:55]   --->   Operation 184 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 185 [1/2] (3.25ns)   --->   "%samples_Q_7_load = load i8 %samples_Q_7_addr" [receiver.cpp:55]   --->   Operation 185 'load' 'samples_Q_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 186 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_7_load, i8 %samples_Q_6_addr" [receiver.cpp:55]   --->   Operation 186 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 187 [1/2] (3.25ns)   --->   "%samples_Q_8_load = load i8 %samples_Q_8_addr" [receiver.cpp:55]   --->   Operation 187 'load' 'samples_Q_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 188 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_8_load, i8 %samples_Q_7_addr" [receiver.cpp:55]   --->   Operation 188 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 189 [1/2] (3.25ns)   --->   "%samples_Q_9_load = load i8 %samples_Q_9_addr" [receiver.cpp:55]   --->   Operation 189 'load' 'samples_Q_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 190 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_9_load, i8 %samples_Q_8_addr" [receiver.cpp:55]   --->   Operation 190 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 191 [1/2] (3.25ns)   --->   "%samples_Q_10_load = load i8 %samples_Q_10_addr" [receiver.cpp:55]   --->   Operation 191 'load' 'samples_Q_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 192 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_10_load, i8 %samples_Q_9_addr" [receiver.cpp:55]   --->   Operation 192 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 193 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_11_load, i8 %samples_Q_10_addr" [receiver.cpp:55]   --->   Operation 193 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 240, i64 240, i64 240"   --->   Operation 194 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/2] (3.25ns)   --->   "%samples_I_12_load = load i8 %samples_I_12_addr" [receiver.cpp:54]   --->   Operation 195 'load' 'samples_I_12_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 196 [1/2] (3.25ns)   --->   "%samples_I_13_load = load i8 %samples_I_13_addr" [receiver.cpp:54]   --->   Operation 196 'load' 'samples_I_13_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 197 [1/2] (3.25ns)   --->   "%samples_I_14_load = load i8 %samples_I_14_addr" [receiver.cpp:54]   --->   Operation 197 'load' 'samples_I_14_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 198 [1/2] (3.25ns)   --->   "%samples_I_15_load = load i8 %samples_I_15_addr" [receiver.cpp:54]   --->   Operation 198 'load' 'samples_I_15_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 199 [1/2] (3.25ns)   --->   "%samples_I_16_load = load i8 %samples_I_16_addr" [receiver.cpp:54]   --->   Operation 199 'load' 'samples_I_16_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 200 [1/2] (3.25ns)   --->   "%samples_I_17_load = load i8 %samples_I_17_addr" [receiver.cpp:54]   --->   Operation 200 'load' 'samples_I_17_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 201 [1/2] (3.25ns)   --->   "%samples_I_18_load = load i8 %samples_I_18_addr" [receiver.cpp:54]   --->   Operation 201 'load' 'samples_I_18_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 202 [1/2] (3.25ns)   --->   "%samples_I_19_load = load i8 %samples_I_19_addr" [receiver.cpp:54]   --->   Operation 202 'load' 'samples_I_19_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 203 [1/2] (3.25ns)   --->   "%samples_I_20_load = load i8 %samples_I_20_addr" [receiver.cpp:54]   --->   Operation 203 'load' 'samples_I_20_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 204 [1/2] (3.25ns)   --->   "%samples_I_21_load = load i8 %samples_I_21_addr" [receiver.cpp:54]   --->   Operation 204 'load' 'samples_I_21_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 205 [1/2] (3.25ns)   --->   "%samples_I_22_load = load i8 %samples_I_22_addr" [receiver.cpp:54]   --->   Operation 205 'load' 'samples_I_22_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 206 [1/2] (3.25ns)   --->   "%samples_I_23_load = load i8 %samples_I_23_addr" [receiver.cpp:54]   --->   Operation 206 'load' 'samples_I_23_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 207 [1/2] (3.25ns)   --->   "%samples_I_24_load = load i8 %samples_I_24_addr" [receiver.cpp:54]   --->   Operation 207 'load' 'samples_I_24_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 208 [1/2] (3.25ns)   --->   "%samples_I_25_load = load i8 %samples_I_25_addr" [receiver.cpp:54]   --->   Operation 208 'load' 'samples_I_25_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 209 [1/2] (3.25ns)   --->   "%samples_I_26_load = load i8 %samples_I_26_addr" [receiver.cpp:54]   --->   Operation 209 'load' 'samples_I_26_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 210 [1/2] (3.25ns)   --->   "%samples_I_27_load = load i8 %samples_I_27_addr" [receiver.cpp:54]   --->   Operation 210 'load' 'samples_I_27_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 211 [1/2] (3.25ns)   --->   "%samples_I_28_load = load i8 %samples_I_28_addr" [receiver.cpp:54]   --->   Operation 211 'load' 'samples_I_28_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 212 [1/2] (3.25ns)   --->   "%samples_I_29_load = load i8 %samples_I_29_addr" [receiver.cpp:54]   --->   Operation 212 'load' 'samples_I_29_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 213 [1/2] (3.25ns)   --->   "%samples_I_30_load = load i8 %samples_I_30_addr" [receiver.cpp:54]   --->   Operation 213 'load' 'samples_I_30_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 214 [1/2] (3.25ns)   --->   "%samples_I_31_load = load i8 %samples_I_31_addr" [receiver.cpp:54]   --->   Operation 214 'load' 'samples_I_31_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 215 [1/2] (3.25ns)   --->   "%samples_I_0_load = load i8 %samples_I_0_addr_1" [receiver.cpp:54]   --->   Operation 215 'load' 'samples_I_0_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 216 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_12_load, i8 %samples_I_11_addr" [receiver.cpp:54]   --->   Operation 216 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 217 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_13_load, i8 %samples_I_12_addr" [receiver.cpp:54]   --->   Operation 217 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 218 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_14_load, i8 %samples_I_13_addr" [receiver.cpp:54]   --->   Operation 218 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 219 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_15_load, i8 %samples_I_14_addr" [receiver.cpp:54]   --->   Operation 219 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 220 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_16_load, i8 %samples_I_15_addr" [receiver.cpp:54]   --->   Operation 220 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 221 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_17_load, i8 %samples_I_16_addr" [receiver.cpp:54]   --->   Operation 221 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 222 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_18_load, i8 %samples_I_17_addr" [receiver.cpp:54]   --->   Operation 222 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 223 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_19_load, i8 %samples_I_18_addr" [receiver.cpp:54]   --->   Operation 223 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 224 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_20_load, i8 %samples_I_19_addr" [receiver.cpp:54]   --->   Operation 224 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 225 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_21_load, i8 %samples_I_20_addr" [receiver.cpp:54]   --->   Operation 225 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 226 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_22_load, i8 %samples_I_21_addr" [receiver.cpp:54]   --->   Operation 226 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 227 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_23_load, i8 %samples_I_22_addr" [receiver.cpp:54]   --->   Operation 227 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 228 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_24_load, i8 %samples_I_23_addr" [receiver.cpp:54]   --->   Operation 228 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 229 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_25_load, i8 %samples_I_24_addr" [receiver.cpp:54]   --->   Operation 229 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_26_load, i8 %samples_I_25_addr" [receiver.cpp:54]   --->   Operation 230 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 231 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_27_load, i8 %samples_I_26_addr" [receiver.cpp:54]   --->   Operation 231 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 232 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_28_load, i8 %samples_I_27_addr" [receiver.cpp:54]   --->   Operation 232 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 233 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_29_load, i8 %samples_I_28_addr" [receiver.cpp:54]   --->   Operation 233 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 234 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_30_load, i8 %samples_I_29_addr" [receiver.cpp:54]   --->   Operation 234 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 235 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_31_load, i8 %samples_I_30_addr" [receiver.cpp:54]   --->   Operation 235 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 236 [1/1] (3.25ns)   --->   "%store_ln54 = store i18 %samples_I_0_load, i8 %samples_I_31_addr" [receiver.cpp:54]   --->   Operation 236 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 237 [1/2] (3.25ns)   --->   "%samples_Q_0_load = load i8 %samples_Q_0_addr_1" [receiver.cpp:55]   --->   Operation 237 'load' 'samples_Q_0_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 238 [1/2] (3.25ns)   --->   "%samples_Q_12_load = load i8 %samples_Q_12_addr" [receiver.cpp:55]   --->   Operation 238 'load' 'samples_Q_12_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 239 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_12_load, i8 %samples_Q_11_addr" [receiver.cpp:55]   --->   Operation 239 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 240 [1/2] (3.25ns)   --->   "%samples_Q_13_load = load i8 %samples_Q_13_addr" [receiver.cpp:55]   --->   Operation 240 'load' 'samples_Q_13_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 241 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_13_load, i8 %samples_Q_12_addr" [receiver.cpp:55]   --->   Operation 241 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 242 [1/2] (3.25ns)   --->   "%samples_Q_14_load = load i8 %samples_Q_14_addr" [receiver.cpp:55]   --->   Operation 242 'load' 'samples_Q_14_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 243 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_14_load, i8 %samples_Q_13_addr" [receiver.cpp:55]   --->   Operation 243 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 244 [1/2] (3.25ns)   --->   "%samples_Q_15_load = load i8 %samples_Q_15_addr" [receiver.cpp:55]   --->   Operation 244 'load' 'samples_Q_15_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 245 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_15_load, i8 %samples_Q_14_addr" [receiver.cpp:55]   --->   Operation 245 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 246 [1/2] (3.25ns)   --->   "%samples_Q_16_load = load i8 %samples_Q_16_addr" [receiver.cpp:55]   --->   Operation 246 'load' 'samples_Q_16_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 247 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_16_load, i8 %samples_Q_15_addr" [receiver.cpp:55]   --->   Operation 247 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 248 [1/2] (3.25ns)   --->   "%samples_Q_17_load = load i8 %samples_Q_17_addr" [receiver.cpp:55]   --->   Operation 248 'load' 'samples_Q_17_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 249 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_17_load, i8 %samples_Q_16_addr" [receiver.cpp:55]   --->   Operation 249 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 250 [1/2] (3.25ns)   --->   "%samples_Q_18_load = load i8 %samples_Q_18_addr" [receiver.cpp:55]   --->   Operation 250 'load' 'samples_Q_18_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 251 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_18_load, i8 %samples_Q_17_addr" [receiver.cpp:55]   --->   Operation 251 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 252 [1/2] (3.25ns)   --->   "%samples_Q_19_load = load i8 %samples_Q_19_addr" [receiver.cpp:55]   --->   Operation 252 'load' 'samples_Q_19_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 253 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_19_load, i8 %samples_Q_18_addr" [receiver.cpp:55]   --->   Operation 253 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 254 [1/2] (3.25ns)   --->   "%samples_Q_20_load = load i8 %samples_Q_20_addr" [receiver.cpp:55]   --->   Operation 254 'load' 'samples_Q_20_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 255 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_20_load, i8 %samples_Q_19_addr" [receiver.cpp:55]   --->   Operation 255 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 256 [1/2] (3.25ns)   --->   "%samples_Q_21_load = load i8 %samples_Q_21_addr" [receiver.cpp:55]   --->   Operation 256 'load' 'samples_Q_21_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 257 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_21_load, i8 %samples_Q_20_addr" [receiver.cpp:55]   --->   Operation 257 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 258 [1/2] (3.25ns)   --->   "%samples_Q_22_load = load i8 %samples_Q_22_addr" [receiver.cpp:55]   --->   Operation 258 'load' 'samples_Q_22_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 259 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_22_load, i8 %samples_Q_21_addr" [receiver.cpp:55]   --->   Operation 259 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 260 [1/2] (3.25ns)   --->   "%samples_Q_23_load = load i8 %samples_Q_23_addr" [receiver.cpp:55]   --->   Operation 260 'load' 'samples_Q_23_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 261 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_23_load, i8 %samples_Q_22_addr" [receiver.cpp:55]   --->   Operation 261 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 262 [1/2] (3.25ns)   --->   "%samples_Q_24_load = load i8 %samples_Q_24_addr" [receiver.cpp:55]   --->   Operation 262 'load' 'samples_Q_24_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 263 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_24_load, i8 %samples_Q_23_addr" [receiver.cpp:55]   --->   Operation 263 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 264 [1/2] (3.25ns)   --->   "%samples_Q_25_load = load i8 %samples_Q_25_addr" [receiver.cpp:55]   --->   Operation 264 'load' 'samples_Q_25_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 265 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_25_load, i8 %samples_Q_24_addr" [receiver.cpp:55]   --->   Operation 265 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 266 [1/2] (3.25ns)   --->   "%samples_Q_26_load = load i8 %samples_Q_26_addr" [receiver.cpp:55]   --->   Operation 266 'load' 'samples_Q_26_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 267 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_26_load, i8 %samples_Q_25_addr" [receiver.cpp:55]   --->   Operation 267 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 268 [1/2] (3.25ns)   --->   "%samples_Q_27_load = load i8 %samples_Q_27_addr" [receiver.cpp:55]   --->   Operation 268 'load' 'samples_Q_27_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 269 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_27_load, i8 %samples_Q_26_addr" [receiver.cpp:55]   --->   Operation 269 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 270 [1/2] (3.25ns)   --->   "%samples_Q_28_load = load i8 %samples_Q_28_addr" [receiver.cpp:55]   --->   Operation 270 'load' 'samples_Q_28_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 271 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_28_load, i8 %samples_Q_27_addr" [receiver.cpp:55]   --->   Operation 271 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 272 [1/2] (3.25ns)   --->   "%samples_Q_29_load = load i8 %samples_Q_29_addr" [receiver.cpp:55]   --->   Operation 272 'load' 'samples_Q_29_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 273 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_29_load, i8 %samples_Q_28_addr" [receiver.cpp:55]   --->   Operation 273 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 274 [1/2] (3.25ns)   --->   "%samples_Q_30_load = load i8 %samples_Q_30_addr" [receiver.cpp:55]   --->   Operation 274 'load' 'samples_Q_30_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 275 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_30_load, i8 %samples_Q_29_addr" [receiver.cpp:55]   --->   Operation 275 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 276 [1/2] (3.25ns)   --->   "%samples_Q_31_load = load i8 %samples_Q_31_addr" [receiver.cpp:55]   --->   Operation 276 'load' 'samples_Q_31_load' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 277 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_31_load, i8 %samples_Q_30_addr" [receiver.cpp:55]   --->   Operation 277 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 278 [1/1] (3.25ns)   --->   "%store_ln55 = store i18 %samples_Q_0_load, i8 %samples_Q_31_addr" [receiver.cpp:55]   --->   Operation 278 'store' 'store_ln55' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc.0.split" [receiver.cpp:52]   --->   Operation 279 'br' 'br_ln52' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 280 'ret' 'ret_ln0' <Predicate = (!icmp_ln52)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ samples_I_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_21]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_22]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_23]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_24]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_25]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_26]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_27]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_28]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_29]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_30]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_I_31]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_21]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_22]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_23]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_24]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_25]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_26]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_27]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_28]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_29]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_30]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ samples_Q_31]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
i_3                   (load             ) [ 000]
lshr_ln               (partselect       ) [ 000]
zext_ln52             (zext             ) [ 011]
samples_I_1_addr      (getelementptr    ) [ 011]
samples_Q_1_addr      (getelementptr    ) [ 011]
samples_I_2_addr      (getelementptr    ) [ 011]
samples_Q_2_addr      (getelementptr    ) [ 011]
samples_I_3_addr      (getelementptr    ) [ 011]
samples_Q_3_addr      (getelementptr    ) [ 011]
samples_I_4_addr      (getelementptr    ) [ 011]
samples_Q_4_addr      (getelementptr    ) [ 011]
samples_I_5_addr      (getelementptr    ) [ 011]
samples_Q_5_addr      (getelementptr    ) [ 011]
samples_I_6_addr      (getelementptr    ) [ 011]
samples_Q_6_addr      (getelementptr    ) [ 011]
samples_I_7_addr      (getelementptr    ) [ 011]
samples_Q_7_addr      (getelementptr    ) [ 011]
samples_I_8_addr      (getelementptr    ) [ 011]
samples_Q_8_addr      (getelementptr    ) [ 011]
samples_I_9_addr      (getelementptr    ) [ 011]
samples_Q_9_addr      (getelementptr    ) [ 011]
samples_I_10_addr     (getelementptr    ) [ 011]
samples_Q_10_addr     (getelementptr    ) [ 011]
or_ln54               (or               ) [ 000]
samples_I_11_addr     (getelementptr    ) [ 011]
samples_Q_11_addr     (getelementptr    ) [ 011]
icmp_ln52             (icmp             ) [ 011]
br_ln52               (br               ) [ 000]
samples_I_12_addr     (getelementptr    ) [ 011]
samples_Q_12_addr     (getelementptr    ) [ 011]
samples_I_13_addr     (getelementptr    ) [ 011]
samples_Q_13_addr     (getelementptr    ) [ 011]
samples_I_14_addr     (getelementptr    ) [ 011]
samples_Q_14_addr     (getelementptr    ) [ 011]
samples_I_15_addr     (getelementptr    ) [ 011]
samples_Q_15_addr     (getelementptr    ) [ 011]
samples_I_16_addr     (getelementptr    ) [ 011]
samples_Q_16_addr     (getelementptr    ) [ 011]
samples_I_17_addr     (getelementptr    ) [ 011]
samples_Q_17_addr     (getelementptr    ) [ 011]
samples_I_18_addr     (getelementptr    ) [ 011]
samples_Q_18_addr     (getelementptr    ) [ 011]
samples_I_19_addr     (getelementptr    ) [ 011]
samples_Q_19_addr     (getelementptr    ) [ 011]
samples_I_20_addr     (getelementptr    ) [ 011]
samples_Q_20_addr     (getelementptr    ) [ 011]
samples_I_21_addr     (getelementptr    ) [ 011]
samples_Q_21_addr     (getelementptr    ) [ 011]
samples_I_22_addr     (getelementptr    ) [ 011]
samples_Q_22_addr     (getelementptr    ) [ 011]
samples_I_23_addr     (getelementptr    ) [ 011]
samples_Q_23_addr     (getelementptr    ) [ 011]
samples_I_24_addr     (getelementptr    ) [ 011]
samples_Q_24_addr     (getelementptr    ) [ 011]
samples_I_25_addr     (getelementptr    ) [ 011]
samples_Q_25_addr     (getelementptr    ) [ 011]
samples_I_26_addr     (getelementptr    ) [ 011]
samples_Q_26_addr     (getelementptr    ) [ 011]
samples_I_27_addr     (getelementptr    ) [ 011]
samples_Q_27_addr     (getelementptr    ) [ 011]
samples_I_28_addr     (getelementptr    ) [ 011]
samples_Q_28_addr     (getelementptr    ) [ 011]
samples_I_29_addr     (getelementptr    ) [ 011]
samples_Q_29_addr     (getelementptr    ) [ 011]
samples_I_30_addr     (getelementptr    ) [ 011]
samples_Q_30_addr     (getelementptr    ) [ 011]
samples_I_31_addr     (getelementptr    ) [ 011]
samples_Q_31_addr     (getelementptr    ) [ 011]
add_ln54              (add              ) [ 000]
add_ln54_1            (add              ) [ 000]
zext_ln54             (zext             ) [ 000]
samples_I_0_addr_1    (getelementptr    ) [ 011]
samples_Q_0_addr_1    (getelementptr    ) [ 011]
store_ln52            (store            ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
specloopname_ln52     (specloopname     ) [ 000]
samples_I_0_addr      (getelementptr    ) [ 000]
samples_I_1_load      (load             ) [ 000]
samples_Q_0_addr      (getelementptr    ) [ 000]
samples_I_2_load      (load             ) [ 000]
samples_I_3_load      (load             ) [ 000]
samples_I_4_load      (load             ) [ 000]
samples_I_5_load      (load             ) [ 000]
samples_I_6_load      (load             ) [ 000]
samples_I_7_load      (load             ) [ 000]
samples_I_8_load      (load             ) [ 000]
samples_I_9_load      (load             ) [ 000]
samples_I_10_load     (load             ) [ 000]
samples_I_11_load     (load             ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
samples_Q_11_load     (load             ) [ 000]
samples_Q_1_load      (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_2_load      (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_3_load      (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_4_load      (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_5_load      (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_6_load      (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_7_load      (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_8_load      (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_9_load      (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_10_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
store_ln55            (store            ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
samples_I_12_load     (load             ) [ 000]
samples_I_13_load     (load             ) [ 000]
samples_I_14_load     (load             ) [ 000]
samples_I_15_load     (load             ) [ 000]
samples_I_16_load     (load             ) [ 000]
samples_I_17_load     (load             ) [ 000]
samples_I_18_load     (load             ) [ 000]
samples_I_19_load     (load             ) [ 000]
samples_I_20_load     (load             ) [ 000]
samples_I_21_load     (load             ) [ 000]
samples_I_22_load     (load             ) [ 000]
samples_I_23_load     (load             ) [ 000]
samples_I_24_load     (load             ) [ 000]
samples_I_25_load     (load             ) [ 000]
samples_I_26_load     (load             ) [ 000]
samples_I_27_load     (load             ) [ 000]
samples_I_28_load     (load             ) [ 000]
samples_I_29_load     (load             ) [ 000]
samples_I_30_load     (load             ) [ 000]
samples_I_31_load     (load             ) [ 000]
samples_I_0_load      (load             ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
samples_Q_0_load      (load             ) [ 000]
samples_Q_12_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_13_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_14_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_15_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_16_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_17_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_18_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_19_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_20_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_21_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_22_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_23_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_24_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_25_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_26_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_27_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_28_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_29_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_30_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
samples_Q_31_load     (load             ) [ 000]
store_ln55            (store            ) [ 000]
store_ln55            (store            ) [ 000]
br_ln52               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="samples_I_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="samples_I_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="samples_I_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="samples_I_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="samples_I_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="samples_I_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="samples_I_7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="samples_I_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_8"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="samples_I_9">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_9"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="samples_I_10">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_10"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="samples_I_11">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="samples_I_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="samples_Q_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="samples_Q_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="samples_Q_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="samples_Q_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="samples_Q_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="samples_Q_4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="samples_Q_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="samples_Q_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="samples_Q_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="samples_Q_8">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_8"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="samples_Q_9">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_9"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="samples_Q_10">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_10"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="samples_I_12">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_12"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="samples_I_13">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_13"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="samples_I_14">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_14"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="samples_I_15">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_15"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="samples_I_16">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_16"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="samples_I_17">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_17"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="samples_I_18">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_18"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="samples_I_19">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_19"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="samples_I_20">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_20"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="samples_I_21">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_21"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="samples_I_22">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_22"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="samples_I_23">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_23"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="samples_I_24">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_24"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="samples_I_25">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_25"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="samples_I_26">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_26"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="samples_I_27">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_27"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="samples_I_28">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_28"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="samples_I_29">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_29"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="samples_I_30">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_30"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="samples_I_31">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_I_31"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="samples_Q_12">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_12"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="samples_Q_13">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_13"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="samples_Q_14">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_14"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="samples_Q_15">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_15"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="samples_Q_16">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_16"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="samples_Q_17">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_17"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="samples_Q_18">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_18"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="samples_Q_19">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_19"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="samples_Q_20">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_20"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="samples_Q_21">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_21"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="samples_Q_22">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_22"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="samples_Q_23">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_23"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="samples_Q_24">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_24"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="samples_Q_25">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_25"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="samples_Q_26">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_26"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="samples_Q_27">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_27"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="samples_Q_28">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_28"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="samples_Q_29">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_29"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="samples_Q_30">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_30"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="samples_Q_31">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_Q_31"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="i_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="samples_I_1_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="18" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_1_addr/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="1"/>
<pin id="177" dir="0" index="1" bw="18" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="0"/>
<pin id="180" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="181" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="182" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="183" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_1_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="samples_Q_1_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="18" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="8" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_1_addr/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="samples_I_2_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="18" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_2_addr/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="samples_Q_2_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="18" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="0"/>
<pin id="203" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_2_addr/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="samples_I_3_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="18" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_3_addr/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="samples_Q_3_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="18" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="8" slack="0"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_3_addr/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="samples_I_4_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="18" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_4_addr/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="samples_Q_4_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="18" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_4_addr/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="samples_I_5_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="18" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_5_addr/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="samples_Q_5_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="18" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_5_addr/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="samples_I_6_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="18" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_6_addr/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="samples_Q_6_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="18" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_6_addr/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="samples_I_7_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="18" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="8" slack="0"/>
<pin id="266" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_7_addr/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="samples_Q_7_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="18" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="8" slack="0"/>
<pin id="273" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_7_addr/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="samples_I_8_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="18" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_8_addr/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="samples_Q_8_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="18" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="8" slack="0"/>
<pin id="287" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_8_addr/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="samples_I_9_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="18" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="8" slack="0"/>
<pin id="294" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_9_addr/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="samples_Q_9_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="18" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="8" slack="0"/>
<pin id="301" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_9_addr/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="samples_I_10_addr_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="18" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="8" slack="0"/>
<pin id="308" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_10_addr/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="samples_Q_10_addr_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="18" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="8" slack="0"/>
<pin id="315" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_10_addr/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="samples_I_11_addr_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="18" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="8" slack="0"/>
<pin id="322" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_11_addr/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="samples_Q_11_addr_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="18" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="8" slack="0"/>
<pin id="329" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_11_addr/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="1"/>
<pin id="334" dir="0" index="1" bw="18" slack="0"/>
<pin id="335" dir="0" index="2" bw="0" slack="0"/>
<pin id="337" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="338" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="339" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="340" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_2_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="1"/>
<pin id="344" dir="0" index="1" bw="18" slack="0"/>
<pin id="345" dir="0" index="2" bw="0" slack="0"/>
<pin id="347" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="348" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="349" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="350" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_3_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="1"/>
<pin id="354" dir="0" index="1" bw="18" slack="0"/>
<pin id="355" dir="0" index="2" bw="0" slack="0"/>
<pin id="357" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="358" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="359" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="360" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_4_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="0" index="1" bw="18" slack="0"/>
<pin id="365" dir="0" index="2" bw="0" slack="0"/>
<pin id="367" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="368" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="369" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="370" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_5_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="1"/>
<pin id="374" dir="0" index="1" bw="18" slack="0"/>
<pin id="375" dir="0" index="2" bw="0" slack="0"/>
<pin id="377" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="378" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="379" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="380" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_6_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_access_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="1"/>
<pin id="384" dir="0" index="1" bw="18" slack="0"/>
<pin id="385" dir="0" index="2" bw="0" slack="0"/>
<pin id="387" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="388" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="389" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="390" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_7_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_access_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="1"/>
<pin id="394" dir="0" index="1" bw="18" slack="0"/>
<pin id="395" dir="0" index="2" bw="0" slack="0"/>
<pin id="397" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="398" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="399" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="400" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_8_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_access_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="1"/>
<pin id="404" dir="0" index="1" bw="18" slack="0"/>
<pin id="405" dir="0" index="2" bw="0" slack="0"/>
<pin id="407" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="408" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="409" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="410" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_9_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_access_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="1"/>
<pin id="414" dir="0" index="1" bw="18" slack="0"/>
<pin id="415" dir="0" index="2" bw="0" slack="0"/>
<pin id="417" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="418" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="419" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="420" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_10_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_access_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="1"/>
<pin id="424" dir="0" index="1" bw="18" slack="0"/>
<pin id="425" dir="0" index="2" bw="0" slack="0"/>
<pin id="427" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="428" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="429" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="430" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_11_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_access_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="1"/>
<pin id="434" dir="0" index="1" bw="18" slack="0"/>
<pin id="435" dir="0" index="2" bw="0" slack="0"/>
<pin id="437" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="438" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="439" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="440" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_11_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_access_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="1"/>
<pin id="444" dir="0" index="1" bw="18" slack="0"/>
<pin id="445" dir="0" index="2" bw="0" slack="0"/>
<pin id="447" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="448" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="449" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="450" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_1_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_access_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="1"/>
<pin id="454" dir="0" index="1" bw="18" slack="0"/>
<pin id="455" dir="0" index="2" bw="0" slack="0"/>
<pin id="457" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="458" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="459" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="460" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_2_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_access_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="1"/>
<pin id="464" dir="0" index="1" bw="18" slack="0"/>
<pin id="465" dir="0" index="2" bw="0" slack="0"/>
<pin id="467" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="468" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="469" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="470" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_3_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_access_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="1"/>
<pin id="474" dir="0" index="1" bw="18" slack="0"/>
<pin id="475" dir="0" index="2" bw="0" slack="0"/>
<pin id="477" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="478" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="479" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="476" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="480" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_4_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="grp_access_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="1"/>
<pin id="484" dir="0" index="1" bw="18" slack="0"/>
<pin id="485" dir="0" index="2" bw="0" slack="0"/>
<pin id="487" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="488" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="489" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="490" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_5_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_access_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="1"/>
<pin id="494" dir="0" index="1" bw="18" slack="0"/>
<pin id="495" dir="0" index="2" bw="0" slack="0"/>
<pin id="497" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="498" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="499" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="500" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_6_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_access_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="1"/>
<pin id="504" dir="0" index="1" bw="18" slack="0"/>
<pin id="505" dir="0" index="2" bw="0" slack="0"/>
<pin id="507" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="508" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="509" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="510" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_7_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_access_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="1"/>
<pin id="514" dir="0" index="1" bw="18" slack="0"/>
<pin id="515" dir="0" index="2" bw="0" slack="0"/>
<pin id="517" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="518" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="519" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="520" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_8_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_access_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="1"/>
<pin id="524" dir="0" index="1" bw="18" slack="0"/>
<pin id="525" dir="0" index="2" bw="0" slack="0"/>
<pin id="527" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="528" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="529" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="526" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="530" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_9_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_access_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="1"/>
<pin id="534" dir="0" index="1" bw="18" slack="0"/>
<pin id="535" dir="0" index="2" bw="0" slack="0"/>
<pin id="537" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="538" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="539" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="536" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="540" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_10_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="samples_I_12_addr_gep_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="18" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="0" index="2" bw="8" slack="0"/>
<pin id="546" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_12_addr/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="grp_access_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="1"/>
<pin id="551" dir="0" index="1" bw="18" slack="0"/>
<pin id="552" dir="0" index="2" bw="0" slack="0"/>
<pin id="554" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="555" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="556" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="557" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_12_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="samples_Q_12_addr_gep_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="18" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="8" slack="0"/>
<pin id="563" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_12_addr/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="samples_I_13_addr_gep_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="18" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="8" slack="0"/>
<pin id="570" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_13_addr/1 "/>
</bind>
</comp>

<comp id="573" class="1004" name="samples_Q_13_addr_gep_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="18" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="0" index="2" bw="8" slack="0"/>
<pin id="577" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_13_addr/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="samples_I_14_addr_gep_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="18" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="0" index="2" bw="8" slack="0"/>
<pin id="584" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_14_addr/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="samples_Q_14_addr_gep_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="18" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="0" index="2" bw="8" slack="0"/>
<pin id="591" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_14_addr/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="samples_I_15_addr_gep_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="18" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="0" index="2" bw="8" slack="0"/>
<pin id="598" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_15_addr/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="samples_Q_15_addr_gep_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="18" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="0" index="2" bw="8" slack="0"/>
<pin id="605" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_15_addr/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="samples_I_16_addr_gep_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="18" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="0" index="2" bw="8" slack="0"/>
<pin id="612" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_16_addr/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="samples_Q_16_addr_gep_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="18" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="0" index="2" bw="8" slack="0"/>
<pin id="619" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_16_addr/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="samples_I_17_addr_gep_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="18" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="0" index="2" bw="8" slack="0"/>
<pin id="626" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_17_addr/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="samples_Q_17_addr_gep_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="18" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="0" index="2" bw="8" slack="0"/>
<pin id="633" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_17_addr/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="samples_I_18_addr_gep_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="18" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="0" index="2" bw="8" slack="0"/>
<pin id="640" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_18_addr/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="samples_Q_18_addr_gep_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="18" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="0" index="2" bw="8" slack="0"/>
<pin id="647" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_18_addr/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="samples_I_19_addr_gep_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="18" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="0" index="2" bw="8" slack="0"/>
<pin id="654" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_19_addr/1 "/>
</bind>
</comp>

<comp id="657" class="1004" name="samples_Q_19_addr_gep_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="18" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="0" index="2" bw="8" slack="0"/>
<pin id="661" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_19_addr/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="samples_I_20_addr_gep_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="18" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="0" index="2" bw="8" slack="0"/>
<pin id="668" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_20_addr/1 "/>
</bind>
</comp>

<comp id="671" class="1004" name="samples_Q_20_addr_gep_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="18" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="0" index="2" bw="8" slack="0"/>
<pin id="675" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_20_addr/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="samples_I_21_addr_gep_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="18" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="0" index="2" bw="8" slack="0"/>
<pin id="682" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_21_addr/1 "/>
</bind>
</comp>

<comp id="685" class="1004" name="samples_Q_21_addr_gep_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="18" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="0" index="2" bw="8" slack="0"/>
<pin id="689" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_21_addr/1 "/>
</bind>
</comp>

<comp id="692" class="1004" name="samples_I_22_addr_gep_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="18" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="0" index="2" bw="8" slack="0"/>
<pin id="696" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_22_addr/1 "/>
</bind>
</comp>

<comp id="699" class="1004" name="samples_Q_22_addr_gep_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="18" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="0" index="2" bw="8" slack="0"/>
<pin id="703" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_22_addr/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="samples_I_23_addr_gep_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="18" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="0" index="2" bw="8" slack="0"/>
<pin id="710" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_23_addr/1 "/>
</bind>
</comp>

<comp id="713" class="1004" name="samples_Q_23_addr_gep_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="18" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="0" index="2" bw="8" slack="0"/>
<pin id="717" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_23_addr/1 "/>
</bind>
</comp>

<comp id="720" class="1004" name="samples_I_24_addr_gep_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="18" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="0" index="2" bw="8" slack="0"/>
<pin id="724" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_24_addr/1 "/>
</bind>
</comp>

<comp id="727" class="1004" name="samples_Q_24_addr_gep_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="18" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="0" index="2" bw="8" slack="0"/>
<pin id="731" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_24_addr/1 "/>
</bind>
</comp>

<comp id="734" class="1004" name="samples_I_25_addr_gep_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="18" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="0" index="2" bw="8" slack="0"/>
<pin id="738" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_25_addr/1 "/>
</bind>
</comp>

<comp id="741" class="1004" name="samples_Q_25_addr_gep_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="18" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="0" index="2" bw="8" slack="0"/>
<pin id="745" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_25_addr/1 "/>
</bind>
</comp>

<comp id="748" class="1004" name="samples_I_26_addr_gep_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="18" slack="0"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="0" index="2" bw="8" slack="0"/>
<pin id="752" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_26_addr/1 "/>
</bind>
</comp>

<comp id="755" class="1004" name="samples_Q_26_addr_gep_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="18" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="0" index="2" bw="8" slack="0"/>
<pin id="759" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_26_addr/1 "/>
</bind>
</comp>

<comp id="762" class="1004" name="samples_I_27_addr_gep_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="18" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="0" index="2" bw="8" slack="0"/>
<pin id="766" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_27_addr/1 "/>
</bind>
</comp>

<comp id="769" class="1004" name="samples_Q_27_addr_gep_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="18" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="0" index="2" bw="8" slack="0"/>
<pin id="773" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_27_addr/1 "/>
</bind>
</comp>

<comp id="776" class="1004" name="samples_I_28_addr_gep_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="18" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="0" index="2" bw="8" slack="0"/>
<pin id="780" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_28_addr/1 "/>
</bind>
</comp>

<comp id="783" class="1004" name="samples_Q_28_addr_gep_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="18" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="0" index="2" bw="8" slack="0"/>
<pin id="787" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_28_addr/1 "/>
</bind>
</comp>

<comp id="790" class="1004" name="samples_I_29_addr_gep_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="18" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="0" index="2" bw="8" slack="0"/>
<pin id="794" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_29_addr/1 "/>
</bind>
</comp>

<comp id="797" class="1004" name="samples_Q_29_addr_gep_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="18" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="0" index="2" bw="8" slack="0"/>
<pin id="801" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_29_addr/1 "/>
</bind>
</comp>

<comp id="804" class="1004" name="samples_I_30_addr_gep_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="18" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="0" index="2" bw="8" slack="0"/>
<pin id="808" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_30_addr/1 "/>
</bind>
</comp>

<comp id="811" class="1004" name="samples_Q_30_addr_gep_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="18" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="0" index="2" bw="8" slack="0"/>
<pin id="815" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_30_addr/1 "/>
</bind>
</comp>

<comp id="818" class="1004" name="samples_I_31_addr_gep_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="18" slack="0"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="0" index="2" bw="8" slack="0"/>
<pin id="822" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_31_addr/1 "/>
</bind>
</comp>

<comp id="825" class="1004" name="samples_Q_31_addr_gep_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="18" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="0" index="2" bw="8" slack="0"/>
<pin id="829" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_31_addr/1 "/>
</bind>
</comp>

<comp id="832" class="1004" name="samples_I_0_addr_1_gep_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="18" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="0" index="2" bw="8" slack="0"/>
<pin id="836" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_0_addr_1/1 "/>
</bind>
</comp>

<comp id="839" class="1004" name="samples_Q_0_addr_1_gep_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="18" slack="0"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="0" index="2" bw="8" slack="0"/>
<pin id="843" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_0_addr_1/1 "/>
</bind>
</comp>

<comp id="846" class="1004" name="grp_access_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="1"/>
<pin id="848" dir="0" index="1" bw="18" slack="0"/>
<pin id="849" dir="0" index="2" bw="0" slack="0"/>
<pin id="851" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="852" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="853" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="850" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="854" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_13_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="856" class="1004" name="grp_access_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="1"/>
<pin id="858" dir="0" index="1" bw="18" slack="0"/>
<pin id="859" dir="0" index="2" bw="0" slack="0"/>
<pin id="861" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="862" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="863" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="860" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="864" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_14_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="866" class="1004" name="grp_access_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="1"/>
<pin id="868" dir="0" index="1" bw="18" slack="0"/>
<pin id="869" dir="0" index="2" bw="0" slack="0"/>
<pin id="871" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="872" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="873" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="870" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="874" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_15_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="876" class="1004" name="grp_access_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="1"/>
<pin id="878" dir="0" index="1" bw="18" slack="0"/>
<pin id="879" dir="0" index="2" bw="0" slack="0"/>
<pin id="881" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="882" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="883" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="880" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="884" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_16_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="886" class="1004" name="grp_access_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="1"/>
<pin id="888" dir="0" index="1" bw="18" slack="0"/>
<pin id="889" dir="0" index="2" bw="0" slack="0"/>
<pin id="891" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="892" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="893" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="890" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="894" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_17_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="896" class="1004" name="grp_access_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="1"/>
<pin id="898" dir="0" index="1" bw="18" slack="0"/>
<pin id="899" dir="0" index="2" bw="0" slack="0"/>
<pin id="901" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="902" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="903" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="900" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="904" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_18_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="906" class="1004" name="grp_access_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="1"/>
<pin id="908" dir="0" index="1" bw="18" slack="0"/>
<pin id="909" dir="0" index="2" bw="0" slack="0"/>
<pin id="911" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="912" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="913" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="910" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="914" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_19_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="916" class="1004" name="grp_access_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="1"/>
<pin id="918" dir="0" index="1" bw="18" slack="0"/>
<pin id="919" dir="0" index="2" bw="0" slack="0"/>
<pin id="921" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="922" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="923" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="920" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="924" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_20_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="926" class="1004" name="grp_access_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="1"/>
<pin id="928" dir="0" index="1" bw="18" slack="0"/>
<pin id="929" dir="0" index="2" bw="0" slack="0"/>
<pin id="931" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="932" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="933" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="930" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="934" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_21_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="936" class="1004" name="grp_access_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="1"/>
<pin id="938" dir="0" index="1" bw="18" slack="0"/>
<pin id="939" dir="0" index="2" bw="0" slack="0"/>
<pin id="941" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="942" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="943" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="940" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="944" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_22_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="946" class="1004" name="grp_access_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="1"/>
<pin id="948" dir="0" index="1" bw="18" slack="0"/>
<pin id="949" dir="0" index="2" bw="0" slack="0"/>
<pin id="951" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="952" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="953" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="950" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="954" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_23_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="956" class="1004" name="grp_access_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="8" slack="1"/>
<pin id="958" dir="0" index="1" bw="18" slack="0"/>
<pin id="959" dir="0" index="2" bw="0" slack="0"/>
<pin id="961" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="962" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="963" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="960" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="964" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_24_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="966" class="1004" name="grp_access_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="1"/>
<pin id="968" dir="0" index="1" bw="18" slack="0"/>
<pin id="969" dir="0" index="2" bw="0" slack="0"/>
<pin id="971" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="972" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="973" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="970" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="974" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_25_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="976" class="1004" name="grp_access_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="8" slack="1"/>
<pin id="978" dir="0" index="1" bw="18" slack="0"/>
<pin id="979" dir="0" index="2" bw="0" slack="0"/>
<pin id="981" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="982" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="983" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="980" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="984" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_26_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="986" class="1004" name="grp_access_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="8" slack="1"/>
<pin id="988" dir="0" index="1" bw="18" slack="0"/>
<pin id="989" dir="0" index="2" bw="0" slack="0"/>
<pin id="991" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="992" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="993" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="990" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="994" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_27_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="996" class="1004" name="grp_access_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="8" slack="1"/>
<pin id="998" dir="0" index="1" bw="18" slack="0"/>
<pin id="999" dir="0" index="2" bw="0" slack="0"/>
<pin id="1001" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1002" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1003" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1000" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1004" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_28_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="grp_access_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="8" slack="1"/>
<pin id="1008" dir="0" index="1" bw="18" slack="0"/>
<pin id="1009" dir="0" index="2" bw="0" slack="0"/>
<pin id="1011" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1012" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1013" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1010" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1014" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_29_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="grp_access_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="1"/>
<pin id="1018" dir="0" index="1" bw="18" slack="0"/>
<pin id="1019" dir="0" index="2" bw="0" slack="0"/>
<pin id="1021" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1022" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1023" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1020" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1024" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_30_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="grp_access_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="8" slack="1"/>
<pin id="1028" dir="0" index="1" bw="18" slack="0"/>
<pin id="1029" dir="0" index="2" bw="0" slack="0"/>
<pin id="1031" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1032" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1033" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1030" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1034" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_31_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="grp_access_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="8" slack="0"/>
<pin id="1038" dir="0" index="1" bw="18" slack="0"/>
<pin id="1039" dir="0" index="2" bw="0" slack="0"/>
<pin id="1041" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1042" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1043" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1040" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1044" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_I_0_load/1 store_ln54/2 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="grp_access_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="8" slack="0"/>
<pin id="1048" dir="0" index="1" bw="18" slack="0"/>
<pin id="1049" dir="0" index="2" bw="0" slack="0"/>
<pin id="1051" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1052" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1053" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1050" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1054" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_0_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="grp_access_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="8" slack="1"/>
<pin id="1058" dir="0" index="1" bw="18" slack="0"/>
<pin id="1059" dir="0" index="2" bw="0" slack="0"/>
<pin id="1061" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1062" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1063" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1060" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1064" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_12_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="grp_access_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="8" slack="1"/>
<pin id="1068" dir="0" index="1" bw="18" slack="0"/>
<pin id="1069" dir="0" index="2" bw="0" slack="0"/>
<pin id="1071" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1072" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1073" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1070" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1074" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_13_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="grp_access_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="8" slack="1"/>
<pin id="1078" dir="0" index="1" bw="18" slack="0"/>
<pin id="1079" dir="0" index="2" bw="0" slack="0"/>
<pin id="1081" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1082" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1083" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1080" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1084" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_14_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="grp_access_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="8" slack="1"/>
<pin id="1088" dir="0" index="1" bw="18" slack="0"/>
<pin id="1089" dir="0" index="2" bw="0" slack="0"/>
<pin id="1091" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1092" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1093" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1090" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1094" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_15_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="grp_access_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="8" slack="1"/>
<pin id="1098" dir="0" index="1" bw="18" slack="0"/>
<pin id="1099" dir="0" index="2" bw="0" slack="0"/>
<pin id="1101" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1102" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1103" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1100" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1104" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_16_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="grp_access_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="8" slack="1"/>
<pin id="1108" dir="0" index="1" bw="18" slack="0"/>
<pin id="1109" dir="0" index="2" bw="0" slack="0"/>
<pin id="1111" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1112" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1113" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1110" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1114" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_17_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="grp_access_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="8" slack="1"/>
<pin id="1118" dir="0" index="1" bw="18" slack="0"/>
<pin id="1119" dir="0" index="2" bw="0" slack="0"/>
<pin id="1121" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1122" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1120" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1124" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_18_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="grp_access_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="1"/>
<pin id="1128" dir="0" index="1" bw="18" slack="0"/>
<pin id="1129" dir="0" index="2" bw="0" slack="0"/>
<pin id="1131" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1132" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1133" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1130" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1134" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_19_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="grp_access_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="1"/>
<pin id="1138" dir="0" index="1" bw="18" slack="0"/>
<pin id="1139" dir="0" index="2" bw="0" slack="0"/>
<pin id="1141" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1142" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1143" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1140" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1144" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_20_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="grp_access_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="8" slack="1"/>
<pin id="1148" dir="0" index="1" bw="18" slack="0"/>
<pin id="1149" dir="0" index="2" bw="0" slack="0"/>
<pin id="1151" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1152" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1153" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1150" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1154" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_21_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="grp_access_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="1"/>
<pin id="1158" dir="0" index="1" bw="18" slack="0"/>
<pin id="1159" dir="0" index="2" bw="0" slack="0"/>
<pin id="1161" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1162" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1163" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1160" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1164" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_22_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="grp_access_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="1"/>
<pin id="1168" dir="0" index="1" bw="18" slack="0"/>
<pin id="1169" dir="0" index="2" bw="0" slack="0"/>
<pin id="1171" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1172" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1170" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1174" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_23_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="grp_access_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="8" slack="1"/>
<pin id="1178" dir="0" index="1" bw="18" slack="0"/>
<pin id="1179" dir="0" index="2" bw="0" slack="0"/>
<pin id="1181" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1182" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1183" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1180" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1184" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_24_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="grp_access_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="8" slack="1"/>
<pin id="1188" dir="0" index="1" bw="18" slack="0"/>
<pin id="1189" dir="0" index="2" bw="0" slack="0"/>
<pin id="1191" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1192" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1193" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1190" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1194" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_25_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="grp_access_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="8" slack="1"/>
<pin id="1198" dir="0" index="1" bw="18" slack="0"/>
<pin id="1199" dir="0" index="2" bw="0" slack="0"/>
<pin id="1201" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1202" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1203" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1200" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1204" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_26_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="grp_access_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="8" slack="1"/>
<pin id="1208" dir="0" index="1" bw="18" slack="0"/>
<pin id="1209" dir="0" index="2" bw="0" slack="0"/>
<pin id="1211" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1212" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1213" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1210" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1214" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_27_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="grp_access_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="8" slack="1"/>
<pin id="1218" dir="0" index="1" bw="18" slack="0"/>
<pin id="1219" dir="0" index="2" bw="0" slack="0"/>
<pin id="1221" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1222" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1223" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1220" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1224" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_28_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="grp_access_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="8" slack="1"/>
<pin id="1228" dir="0" index="1" bw="18" slack="0"/>
<pin id="1229" dir="0" index="2" bw="0" slack="0"/>
<pin id="1231" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1232" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1233" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1230" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1234" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_29_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="grp_access_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="8" slack="1"/>
<pin id="1238" dir="0" index="1" bw="18" slack="0"/>
<pin id="1239" dir="0" index="2" bw="0" slack="0"/>
<pin id="1241" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1242" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1243" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1240" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1244" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_30_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="grp_access_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="8" slack="1"/>
<pin id="1248" dir="0" index="1" bw="18" slack="0"/>
<pin id="1249" dir="0" index="2" bw="0" slack="0"/>
<pin id="1251" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="1252" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="1253" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1250" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="1254" dir="1" index="7" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="samples_Q_31_load/1 store_ln55/2 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="samples_I_0_addr_gep_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="18" slack="0"/>
<pin id="1258" dir="0" index="1" bw="1" slack="0"/>
<pin id="1259" dir="0" index="2" bw="8" slack="1"/>
<pin id="1260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_I_0_addr/2 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="samples_Q_0_addr_gep_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="18" slack="0"/>
<pin id="1265" dir="0" index="1" bw="1" slack="0"/>
<pin id="1266" dir="0" index="2" bw="8" slack="1"/>
<pin id="1267" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_Q_0_addr/2 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="store_ln0_store_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="1" slack="0"/>
<pin id="1338" dir="0" index="1" bw="13" slack="0"/>
<pin id="1339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="i_3_load_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="13" slack="0"/>
<pin id="1343" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="lshr_ln_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="8" slack="0"/>
<pin id="1346" dir="0" index="1" bw="13" slack="0"/>
<pin id="1347" dir="0" index="2" bw="4" slack="0"/>
<pin id="1348" dir="0" index="3" bw="5" slack="0"/>
<pin id="1349" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="zext_ln52_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="8" slack="0"/>
<pin id="1356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/1 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="or_ln54_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="13" slack="0"/>
<pin id="1422" dir="0" index="1" bw="5" slack="0"/>
<pin id="1423" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54/1 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="icmp_ln52_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="13" slack="0"/>
<pin id="1428" dir="0" index="1" bw="13" slack="0"/>
<pin id="1429" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="add_ln54_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="13" slack="0"/>
<pin id="1434" dir="0" index="1" bw="7" slack="0"/>
<pin id="1435" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="add_ln54_1_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="8" slack="0"/>
<pin id="1440" dir="0" index="1" bw="1" slack="0"/>
<pin id="1441" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/1 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="zext_ln54_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="8" slack="0"/>
<pin id="1446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/1 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="store_ln52_store_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="13" slack="0"/>
<pin id="1452" dir="0" index="1" bw="13" slack="0"/>
<pin id="1453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="i_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="13" slack="0"/>
<pin id="1457" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1462" class="1005" name="zext_ln52_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="64" slack="1"/>
<pin id="1464" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln52 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="samples_I_1_addr_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="8" slack="1"/>
<pin id="1470" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_1_addr "/>
</bind>
</comp>

<comp id="1474" class="1005" name="samples_Q_1_addr_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="8" slack="1"/>
<pin id="1476" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_1_addr "/>
</bind>
</comp>

<comp id="1480" class="1005" name="samples_I_2_addr_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="8" slack="1"/>
<pin id="1482" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_2_addr "/>
</bind>
</comp>

<comp id="1486" class="1005" name="samples_Q_2_addr_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="8" slack="1"/>
<pin id="1488" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_2_addr "/>
</bind>
</comp>

<comp id="1492" class="1005" name="samples_I_3_addr_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="8" slack="1"/>
<pin id="1494" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_3_addr "/>
</bind>
</comp>

<comp id="1498" class="1005" name="samples_Q_3_addr_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="8" slack="1"/>
<pin id="1500" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_3_addr "/>
</bind>
</comp>

<comp id="1504" class="1005" name="samples_I_4_addr_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="8" slack="1"/>
<pin id="1506" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_4_addr "/>
</bind>
</comp>

<comp id="1510" class="1005" name="samples_Q_4_addr_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="8" slack="1"/>
<pin id="1512" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_4_addr "/>
</bind>
</comp>

<comp id="1516" class="1005" name="samples_I_5_addr_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="8" slack="1"/>
<pin id="1518" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_5_addr "/>
</bind>
</comp>

<comp id="1522" class="1005" name="samples_Q_5_addr_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="8" slack="1"/>
<pin id="1524" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_5_addr "/>
</bind>
</comp>

<comp id="1528" class="1005" name="samples_I_6_addr_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="8" slack="1"/>
<pin id="1530" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_6_addr "/>
</bind>
</comp>

<comp id="1534" class="1005" name="samples_Q_6_addr_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="8" slack="1"/>
<pin id="1536" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_6_addr "/>
</bind>
</comp>

<comp id="1540" class="1005" name="samples_I_7_addr_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="8" slack="1"/>
<pin id="1542" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_7_addr "/>
</bind>
</comp>

<comp id="1546" class="1005" name="samples_Q_7_addr_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="8" slack="1"/>
<pin id="1548" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_7_addr "/>
</bind>
</comp>

<comp id="1552" class="1005" name="samples_I_8_addr_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="8" slack="1"/>
<pin id="1554" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_8_addr "/>
</bind>
</comp>

<comp id="1558" class="1005" name="samples_Q_8_addr_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="8" slack="1"/>
<pin id="1560" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_8_addr "/>
</bind>
</comp>

<comp id="1564" class="1005" name="samples_I_9_addr_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="8" slack="1"/>
<pin id="1566" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_9_addr "/>
</bind>
</comp>

<comp id="1570" class="1005" name="samples_Q_9_addr_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="8" slack="1"/>
<pin id="1572" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_9_addr "/>
</bind>
</comp>

<comp id="1576" class="1005" name="samples_I_10_addr_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="8" slack="1"/>
<pin id="1578" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_10_addr "/>
</bind>
</comp>

<comp id="1582" class="1005" name="samples_Q_10_addr_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="8" slack="1"/>
<pin id="1584" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_10_addr "/>
</bind>
</comp>

<comp id="1588" class="1005" name="samples_I_11_addr_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="8" slack="1"/>
<pin id="1590" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_11_addr "/>
</bind>
</comp>

<comp id="1594" class="1005" name="samples_Q_11_addr_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="8" slack="1"/>
<pin id="1596" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_11_addr "/>
</bind>
</comp>

<comp id="1600" class="1005" name="icmp_ln52_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="1" slack="1"/>
<pin id="1602" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="samples_I_12_addr_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="8" slack="1"/>
<pin id="1606" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_12_addr "/>
</bind>
</comp>

<comp id="1610" class="1005" name="samples_Q_12_addr_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="8" slack="1"/>
<pin id="1612" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_12_addr "/>
</bind>
</comp>

<comp id="1616" class="1005" name="samples_I_13_addr_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="8" slack="1"/>
<pin id="1618" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_13_addr "/>
</bind>
</comp>

<comp id="1622" class="1005" name="samples_Q_13_addr_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="8" slack="1"/>
<pin id="1624" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_13_addr "/>
</bind>
</comp>

<comp id="1628" class="1005" name="samples_I_14_addr_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="8" slack="1"/>
<pin id="1630" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_14_addr "/>
</bind>
</comp>

<comp id="1634" class="1005" name="samples_Q_14_addr_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="8" slack="1"/>
<pin id="1636" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_14_addr "/>
</bind>
</comp>

<comp id="1640" class="1005" name="samples_I_15_addr_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="8" slack="1"/>
<pin id="1642" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_15_addr "/>
</bind>
</comp>

<comp id="1646" class="1005" name="samples_Q_15_addr_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="8" slack="1"/>
<pin id="1648" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_15_addr "/>
</bind>
</comp>

<comp id="1652" class="1005" name="samples_I_16_addr_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="8" slack="1"/>
<pin id="1654" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_16_addr "/>
</bind>
</comp>

<comp id="1658" class="1005" name="samples_Q_16_addr_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="8" slack="1"/>
<pin id="1660" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_16_addr "/>
</bind>
</comp>

<comp id="1664" class="1005" name="samples_I_17_addr_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="8" slack="1"/>
<pin id="1666" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_17_addr "/>
</bind>
</comp>

<comp id="1670" class="1005" name="samples_Q_17_addr_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="8" slack="1"/>
<pin id="1672" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_17_addr "/>
</bind>
</comp>

<comp id="1676" class="1005" name="samples_I_18_addr_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="8" slack="1"/>
<pin id="1678" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_18_addr "/>
</bind>
</comp>

<comp id="1682" class="1005" name="samples_Q_18_addr_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="8" slack="1"/>
<pin id="1684" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_18_addr "/>
</bind>
</comp>

<comp id="1688" class="1005" name="samples_I_19_addr_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="8" slack="1"/>
<pin id="1690" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_19_addr "/>
</bind>
</comp>

<comp id="1694" class="1005" name="samples_Q_19_addr_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="8" slack="1"/>
<pin id="1696" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_19_addr "/>
</bind>
</comp>

<comp id="1700" class="1005" name="samples_I_20_addr_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="8" slack="1"/>
<pin id="1702" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_20_addr "/>
</bind>
</comp>

<comp id="1706" class="1005" name="samples_Q_20_addr_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="8" slack="1"/>
<pin id="1708" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_20_addr "/>
</bind>
</comp>

<comp id="1712" class="1005" name="samples_I_21_addr_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="8" slack="1"/>
<pin id="1714" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_21_addr "/>
</bind>
</comp>

<comp id="1718" class="1005" name="samples_Q_21_addr_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="8" slack="1"/>
<pin id="1720" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_21_addr "/>
</bind>
</comp>

<comp id="1724" class="1005" name="samples_I_22_addr_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="8" slack="1"/>
<pin id="1726" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_22_addr "/>
</bind>
</comp>

<comp id="1730" class="1005" name="samples_Q_22_addr_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="8" slack="1"/>
<pin id="1732" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_22_addr "/>
</bind>
</comp>

<comp id="1736" class="1005" name="samples_I_23_addr_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="8" slack="1"/>
<pin id="1738" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_23_addr "/>
</bind>
</comp>

<comp id="1742" class="1005" name="samples_Q_23_addr_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="8" slack="1"/>
<pin id="1744" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_23_addr "/>
</bind>
</comp>

<comp id="1748" class="1005" name="samples_I_24_addr_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="8" slack="1"/>
<pin id="1750" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_24_addr "/>
</bind>
</comp>

<comp id="1754" class="1005" name="samples_Q_24_addr_reg_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="8" slack="1"/>
<pin id="1756" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_24_addr "/>
</bind>
</comp>

<comp id="1760" class="1005" name="samples_I_25_addr_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="8" slack="1"/>
<pin id="1762" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_25_addr "/>
</bind>
</comp>

<comp id="1766" class="1005" name="samples_Q_25_addr_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="8" slack="1"/>
<pin id="1768" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_25_addr "/>
</bind>
</comp>

<comp id="1772" class="1005" name="samples_I_26_addr_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="8" slack="1"/>
<pin id="1774" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_26_addr "/>
</bind>
</comp>

<comp id="1778" class="1005" name="samples_Q_26_addr_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="8" slack="1"/>
<pin id="1780" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_26_addr "/>
</bind>
</comp>

<comp id="1784" class="1005" name="samples_I_27_addr_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="8" slack="1"/>
<pin id="1786" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_27_addr "/>
</bind>
</comp>

<comp id="1790" class="1005" name="samples_Q_27_addr_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="8" slack="1"/>
<pin id="1792" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_27_addr "/>
</bind>
</comp>

<comp id="1796" class="1005" name="samples_I_28_addr_reg_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="8" slack="1"/>
<pin id="1798" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_28_addr "/>
</bind>
</comp>

<comp id="1802" class="1005" name="samples_Q_28_addr_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="8" slack="1"/>
<pin id="1804" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_28_addr "/>
</bind>
</comp>

<comp id="1808" class="1005" name="samples_I_29_addr_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="8" slack="1"/>
<pin id="1810" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_29_addr "/>
</bind>
</comp>

<comp id="1814" class="1005" name="samples_Q_29_addr_reg_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="8" slack="1"/>
<pin id="1816" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_29_addr "/>
</bind>
</comp>

<comp id="1820" class="1005" name="samples_I_30_addr_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="8" slack="1"/>
<pin id="1822" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_30_addr "/>
</bind>
</comp>

<comp id="1826" class="1005" name="samples_Q_30_addr_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="8" slack="1"/>
<pin id="1828" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_30_addr "/>
</bind>
</comp>

<comp id="1832" class="1005" name="samples_I_31_addr_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="8" slack="1"/>
<pin id="1834" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_31_addr "/>
</bind>
</comp>

<comp id="1838" class="1005" name="samples_Q_31_addr_reg_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="8" slack="1"/>
<pin id="1840" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_31_addr "/>
</bind>
</comp>

<comp id="1844" class="1005" name="samples_I_0_addr_1_reg_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="8" slack="1"/>
<pin id="1846" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_I_0_addr_1 "/>
</bind>
</comp>

<comp id="1849" class="1005" name="samples_Q_0_addr_1_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="8" slack="1"/>
<pin id="1851" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="samples_Q_0_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="167"><net_src comp="128" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="138" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="184"><net_src comp="168" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="138" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="138" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="138" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="138" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="138" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="6" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="138" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="138" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="138" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="138" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="10" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="138" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="138" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="12" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="138" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="138" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="138" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="42" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="138" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="16" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="138" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="138" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="18" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="138" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="46" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="138" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="20" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="138" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="24" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="138" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="341"><net_src comp="192" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="351"><net_src comp="206" pin="3"/><net_sink comp="342" pin=2"/></net>

<net id="361"><net_src comp="220" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="371"><net_src comp="234" pin="3"/><net_sink comp="362" pin=2"/></net>

<net id="381"><net_src comp="248" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="391"><net_src comp="262" pin="3"/><net_sink comp="382" pin=2"/></net>

<net id="401"><net_src comp="276" pin="3"/><net_sink comp="392" pin=2"/></net>

<net id="411"><net_src comp="290" pin="3"/><net_sink comp="402" pin=2"/></net>

<net id="421"><net_src comp="304" pin="3"/><net_sink comp="412" pin=2"/></net>

<net id="431"><net_src comp="318" pin="3"/><net_sink comp="422" pin=2"/></net>

<net id="441"><net_src comp="325" pin="3"/><net_sink comp="432" pin=2"/></net>

<net id="451"><net_src comp="185" pin="3"/><net_sink comp="442" pin=2"/></net>

<net id="461"><net_src comp="199" pin="3"/><net_sink comp="452" pin=2"/></net>

<net id="471"><net_src comp="213" pin="3"/><net_sink comp="462" pin=2"/></net>

<net id="481"><net_src comp="227" pin="3"/><net_sink comp="472" pin=2"/></net>

<net id="491"><net_src comp="241" pin="3"/><net_sink comp="482" pin=2"/></net>

<net id="501"><net_src comp="255" pin="3"/><net_sink comp="492" pin=2"/></net>

<net id="511"><net_src comp="269" pin="3"/><net_sink comp="502" pin=2"/></net>

<net id="521"><net_src comp="283" pin="3"/><net_sink comp="512" pin=2"/></net>

<net id="531"><net_src comp="297" pin="3"/><net_sink comp="522" pin=2"/></net>

<net id="541"><net_src comp="311" pin="3"/><net_sink comp="532" pin=2"/></net>

<net id="547"><net_src comp="48" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="138" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="558"><net_src comp="542" pin="3"/><net_sink comp="549" pin=2"/></net>

<net id="564"><net_src comp="88" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="138" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="571"><net_src comp="50" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="138" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="578"><net_src comp="90" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="138" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="585"><net_src comp="52" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="138" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="592"><net_src comp="92" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="138" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="599"><net_src comp="54" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="138" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="606"><net_src comp="94" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="138" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="613"><net_src comp="56" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="138" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="620"><net_src comp="96" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="138" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="627"><net_src comp="58" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="138" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="634"><net_src comp="98" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="138" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="641"><net_src comp="60" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="138" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="648"><net_src comp="100" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="138" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="655"><net_src comp="62" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="138" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="662"><net_src comp="102" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="138" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="669"><net_src comp="64" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="138" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="676"><net_src comp="104" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="138" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="683"><net_src comp="66" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="138" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="690"><net_src comp="106" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="138" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="697"><net_src comp="68" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="138" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="704"><net_src comp="108" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="138" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="711"><net_src comp="70" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="138" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="718"><net_src comp="110" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="138" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="725"><net_src comp="72" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="138" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="732"><net_src comp="112" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="138" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="739"><net_src comp="74" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="138" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="746"><net_src comp="114" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="138" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="753"><net_src comp="76" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="138" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="760"><net_src comp="116" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="138" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="767"><net_src comp="78" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="138" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="774"><net_src comp="118" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="138" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="781"><net_src comp="80" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="138" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="788"><net_src comp="120" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="138" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="795"><net_src comp="82" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="138" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="802"><net_src comp="122" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="138" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="809"><net_src comp="84" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="138" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="816"><net_src comp="124" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="138" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="823"><net_src comp="86" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="824"><net_src comp="138" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="830"><net_src comp="126" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="138" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="837"><net_src comp="22" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="138" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="844"><net_src comp="28" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="845"><net_src comp="138" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="855"><net_src comp="566" pin="3"/><net_sink comp="846" pin=2"/></net>

<net id="865"><net_src comp="580" pin="3"/><net_sink comp="856" pin=2"/></net>

<net id="875"><net_src comp="594" pin="3"/><net_sink comp="866" pin=2"/></net>

<net id="885"><net_src comp="608" pin="3"/><net_sink comp="876" pin=2"/></net>

<net id="895"><net_src comp="622" pin="3"/><net_sink comp="886" pin=2"/></net>

<net id="905"><net_src comp="636" pin="3"/><net_sink comp="896" pin=2"/></net>

<net id="915"><net_src comp="650" pin="3"/><net_sink comp="906" pin=2"/></net>

<net id="925"><net_src comp="664" pin="3"/><net_sink comp="916" pin=2"/></net>

<net id="935"><net_src comp="678" pin="3"/><net_sink comp="926" pin=2"/></net>

<net id="945"><net_src comp="692" pin="3"/><net_sink comp="936" pin=2"/></net>

<net id="955"><net_src comp="706" pin="3"/><net_sink comp="946" pin=2"/></net>

<net id="965"><net_src comp="720" pin="3"/><net_sink comp="956" pin=2"/></net>

<net id="975"><net_src comp="734" pin="3"/><net_sink comp="966" pin=2"/></net>

<net id="985"><net_src comp="748" pin="3"/><net_sink comp="976" pin=2"/></net>

<net id="995"><net_src comp="762" pin="3"/><net_sink comp="986" pin=2"/></net>

<net id="1005"><net_src comp="776" pin="3"/><net_sink comp="996" pin=2"/></net>

<net id="1015"><net_src comp="790" pin="3"/><net_sink comp="1006" pin=2"/></net>

<net id="1025"><net_src comp="804" pin="3"/><net_sink comp="1016" pin=2"/></net>

<net id="1035"><net_src comp="818" pin="3"/><net_sink comp="1026" pin=2"/></net>

<net id="1045"><net_src comp="832" pin="3"/><net_sink comp="1036" pin=2"/></net>

<net id="1055"><net_src comp="839" pin="3"/><net_sink comp="1046" pin=2"/></net>

<net id="1065"><net_src comp="559" pin="3"/><net_sink comp="1056" pin=2"/></net>

<net id="1075"><net_src comp="573" pin="3"/><net_sink comp="1066" pin=2"/></net>

<net id="1085"><net_src comp="587" pin="3"/><net_sink comp="1076" pin=2"/></net>

<net id="1095"><net_src comp="601" pin="3"/><net_sink comp="1086" pin=2"/></net>

<net id="1105"><net_src comp="615" pin="3"/><net_sink comp="1096" pin=2"/></net>

<net id="1115"><net_src comp="629" pin="3"/><net_sink comp="1106" pin=2"/></net>

<net id="1125"><net_src comp="643" pin="3"/><net_sink comp="1116" pin=2"/></net>

<net id="1135"><net_src comp="657" pin="3"/><net_sink comp="1126" pin=2"/></net>

<net id="1145"><net_src comp="671" pin="3"/><net_sink comp="1136" pin=2"/></net>

<net id="1155"><net_src comp="685" pin="3"/><net_sink comp="1146" pin=2"/></net>

<net id="1165"><net_src comp="699" pin="3"/><net_sink comp="1156" pin=2"/></net>

<net id="1175"><net_src comp="713" pin="3"/><net_sink comp="1166" pin=2"/></net>

<net id="1185"><net_src comp="727" pin="3"/><net_sink comp="1176" pin=2"/></net>

<net id="1195"><net_src comp="741" pin="3"/><net_sink comp="1186" pin=2"/></net>

<net id="1205"><net_src comp="755" pin="3"/><net_sink comp="1196" pin=2"/></net>

<net id="1215"><net_src comp="769" pin="3"/><net_sink comp="1206" pin=2"/></net>

<net id="1225"><net_src comp="783" pin="3"/><net_sink comp="1216" pin=2"/></net>

<net id="1235"><net_src comp="797" pin="3"/><net_sink comp="1226" pin=2"/></net>

<net id="1245"><net_src comp="811" pin="3"/><net_sink comp="1236" pin=2"/></net>

<net id="1255"><net_src comp="825" pin="3"/><net_sink comp="1246" pin=2"/></net>

<net id="1261"><net_src comp="22" pin="0"/><net_sink comp="1256" pin=0"/></net>

<net id="1262"><net_src comp="138" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1268"><net_src comp="28" pin="0"/><net_sink comp="1263" pin=0"/></net>

<net id="1269"><net_src comp="138" pin="0"/><net_sink comp="1263" pin=1"/></net>

<net id="1270"><net_src comp="175" pin="7"/><net_sink comp="1036" pin=1"/></net>

<net id="1271"><net_src comp="1256" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1272"><net_src comp="332" pin="7"/><net_sink comp="175" pin=1"/></net>

<net id="1273"><net_src comp="342" pin="7"/><net_sink comp="332" pin=1"/></net>

<net id="1274"><net_src comp="352" pin="7"/><net_sink comp="342" pin=1"/></net>

<net id="1275"><net_src comp="362" pin="7"/><net_sink comp="352" pin=1"/></net>

<net id="1276"><net_src comp="372" pin="7"/><net_sink comp="362" pin=1"/></net>

<net id="1277"><net_src comp="382" pin="7"/><net_sink comp="372" pin=1"/></net>

<net id="1278"><net_src comp="392" pin="7"/><net_sink comp="382" pin=1"/></net>

<net id="1279"><net_src comp="402" pin="7"/><net_sink comp="392" pin=1"/></net>

<net id="1280"><net_src comp="412" pin="7"/><net_sink comp="402" pin=1"/></net>

<net id="1281"><net_src comp="422" pin="7"/><net_sink comp="412" pin=1"/></net>

<net id="1282"><net_src comp="442" pin="7"/><net_sink comp="1046" pin=1"/></net>

<net id="1283"><net_src comp="1263" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1284"><net_src comp="452" pin="7"/><net_sink comp="442" pin=1"/></net>

<net id="1285"><net_src comp="462" pin="7"/><net_sink comp="452" pin=1"/></net>

<net id="1286"><net_src comp="472" pin="7"/><net_sink comp="462" pin=1"/></net>

<net id="1287"><net_src comp="482" pin="7"/><net_sink comp="472" pin=1"/></net>

<net id="1288"><net_src comp="492" pin="7"/><net_sink comp="482" pin=1"/></net>

<net id="1289"><net_src comp="502" pin="7"/><net_sink comp="492" pin=1"/></net>

<net id="1290"><net_src comp="512" pin="7"/><net_sink comp="502" pin=1"/></net>

<net id="1291"><net_src comp="522" pin="7"/><net_sink comp="512" pin=1"/></net>

<net id="1292"><net_src comp="532" pin="7"/><net_sink comp="522" pin=1"/></net>

<net id="1293"><net_src comp="432" pin="7"/><net_sink comp="532" pin=1"/></net>

<net id="1294"><net_src comp="549" pin="7"/><net_sink comp="422" pin=1"/></net>

<net id="1295"><net_src comp="846" pin="7"/><net_sink comp="549" pin=1"/></net>

<net id="1296"><net_src comp="856" pin="7"/><net_sink comp="846" pin=1"/></net>

<net id="1297"><net_src comp="866" pin="7"/><net_sink comp="856" pin=1"/></net>

<net id="1298"><net_src comp="876" pin="7"/><net_sink comp="866" pin=1"/></net>

<net id="1299"><net_src comp="886" pin="7"/><net_sink comp="876" pin=1"/></net>

<net id="1300"><net_src comp="896" pin="7"/><net_sink comp="886" pin=1"/></net>

<net id="1301"><net_src comp="906" pin="7"/><net_sink comp="896" pin=1"/></net>

<net id="1302"><net_src comp="916" pin="7"/><net_sink comp="906" pin=1"/></net>

<net id="1303"><net_src comp="926" pin="7"/><net_sink comp="916" pin=1"/></net>

<net id="1304"><net_src comp="936" pin="7"/><net_sink comp="926" pin=1"/></net>

<net id="1305"><net_src comp="946" pin="7"/><net_sink comp="936" pin=1"/></net>

<net id="1306"><net_src comp="956" pin="7"/><net_sink comp="946" pin=1"/></net>

<net id="1307"><net_src comp="966" pin="7"/><net_sink comp="956" pin=1"/></net>

<net id="1308"><net_src comp="976" pin="7"/><net_sink comp="966" pin=1"/></net>

<net id="1309"><net_src comp="986" pin="7"/><net_sink comp="976" pin=1"/></net>

<net id="1310"><net_src comp="996" pin="7"/><net_sink comp="986" pin=1"/></net>

<net id="1311"><net_src comp="1006" pin="7"/><net_sink comp="996" pin=1"/></net>

<net id="1312"><net_src comp="1016" pin="7"/><net_sink comp="1006" pin=1"/></net>

<net id="1313"><net_src comp="1026" pin="7"/><net_sink comp="1016" pin=1"/></net>

<net id="1314"><net_src comp="1036" pin="7"/><net_sink comp="1026" pin=1"/></net>

<net id="1315"><net_src comp="1056" pin="7"/><net_sink comp="432" pin=1"/></net>

<net id="1316"><net_src comp="1066" pin="7"/><net_sink comp="1056" pin=1"/></net>

<net id="1317"><net_src comp="1076" pin="7"/><net_sink comp="1066" pin=1"/></net>

<net id="1318"><net_src comp="1086" pin="7"/><net_sink comp="1076" pin=1"/></net>

<net id="1319"><net_src comp="1096" pin="7"/><net_sink comp="1086" pin=1"/></net>

<net id="1320"><net_src comp="1106" pin="7"/><net_sink comp="1096" pin=1"/></net>

<net id="1321"><net_src comp="1116" pin="7"/><net_sink comp="1106" pin=1"/></net>

<net id="1322"><net_src comp="1126" pin="7"/><net_sink comp="1116" pin=1"/></net>

<net id="1323"><net_src comp="1136" pin="7"/><net_sink comp="1126" pin=1"/></net>

<net id="1324"><net_src comp="1146" pin="7"/><net_sink comp="1136" pin=1"/></net>

<net id="1325"><net_src comp="1156" pin="7"/><net_sink comp="1146" pin=1"/></net>

<net id="1326"><net_src comp="1166" pin="7"/><net_sink comp="1156" pin=1"/></net>

<net id="1327"><net_src comp="1176" pin="7"/><net_sink comp="1166" pin=1"/></net>

<net id="1328"><net_src comp="1186" pin="7"/><net_sink comp="1176" pin=1"/></net>

<net id="1329"><net_src comp="1196" pin="7"/><net_sink comp="1186" pin=1"/></net>

<net id="1330"><net_src comp="1206" pin="7"/><net_sink comp="1196" pin=1"/></net>

<net id="1331"><net_src comp="1216" pin="7"/><net_sink comp="1206" pin=1"/></net>

<net id="1332"><net_src comp="1226" pin="7"/><net_sink comp="1216" pin=1"/></net>

<net id="1333"><net_src comp="1236" pin="7"/><net_sink comp="1226" pin=1"/></net>

<net id="1334"><net_src comp="1246" pin="7"/><net_sink comp="1236" pin=1"/></net>

<net id="1335"><net_src comp="1046" pin="7"/><net_sink comp="1246" pin=1"/></net>

<net id="1340"><net_src comp="130" pin="0"/><net_sink comp="1336" pin=0"/></net>

<net id="1350"><net_src comp="132" pin="0"/><net_sink comp="1344" pin=0"/></net>

<net id="1351"><net_src comp="1341" pin="1"/><net_sink comp="1344" pin=1"/></net>

<net id="1352"><net_src comp="134" pin="0"/><net_sink comp="1344" pin=2"/></net>

<net id="1353"><net_src comp="136" pin="0"/><net_sink comp="1344" pin=3"/></net>

<net id="1357"><net_src comp="1344" pin="4"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="1360"><net_src comp="1354" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="1361"><net_src comp="1354" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="1362"><net_src comp="1354" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="1363"><net_src comp="1354" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="1364"><net_src comp="1354" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="1365"><net_src comp="1354" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1366"><net_src comp="1354" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1367"><net_src comp="1354" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1368"><net_src comp="1354" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="1369"><net_src comp="1354" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1370"><net_src comp="1354" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1371"><net_src comp="1354" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1372"><net_src comp="1354" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1373"><net_src comp="1354" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1374"><net_src comp="1354" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1375"><net_src comp="1354" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1376"><net_src comp="1354" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1377"><net_src comp="1354" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1378"><net_src comp="1354" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1379"><net_src comp="1354" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1380"><net_src comp="1354" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="1381"><net_src comp="1354" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="1382"><net_src comp="1354" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="1383"><net_src comp="1354" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="1384"><net_src comp="1354" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="1385"><net_src comp="1354" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="1386"><net_src comp="1354" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="1387"><net_src comp="1354" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="1388"><net_src comp="1354" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="1389"><net_src comp="1354" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="1390"><net_src comp="1354" pin="1"/><net_sink comp="622" pin=2"/></net>

<net id="1391"><net_src comp="1354" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="1392"><net_src comp="1354" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="1393"><net_src comp="1354" pin="1"/><net_sink comp="643" pin=2"/></net>

<net id="1394"><net_src comp="1354" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="1395"><net_src comp="1354" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="1396"><net_src comp="1354" pin="1"/><net_sink comp="664" pin=2"/></net>

<net id="1397"><net_src comp="1354" pin="1"/><net_sink comp="671" pin=2"/></net>

<net id="1398"><net_src comp="1354" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="1399"><net_src comp="1354" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="1400"><net_src comp="1354" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="1401"><net_src comp="1354" pin="1"/><net_sink comp="699" pin=2"/></net>

<net id="1402"><net_src comp="1354" pin="1"/><net_sink comp="706" pin=2"/></net>

<net id="1403"><net_src comp="1354" pin="1"/><net_sink comp="713" pin=2"/></net>

<net id="1404"><net_src comp="1354" pin="1"/><net_sink comp="720" pin=2"/></net>

<net id="1405"><net_src comp="1354" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="1406"><net_src comp="1354" pin="1"/><net_sink comp="734" pin=2"/></net>

<net id="1407"><net_src comp="1354" pin="1"/><net_sink comp="741" pin=2"/></net>

<net id="1408"><net_src comp="1354" pin="1"/><net_sink comp="748" pin=2"/></net>

<net id="1409"><net_src comp="1354" pin="1"/><net_sink comp="755" pin=2"/></net>

<net id="1410"><net_src comp="1354" pin="1"/><net_sink comp="762" pin=2"/></net>

<net id="1411"><net_src comp="1354" pin="1"/><net_sink comp="769" pin=2"/></net>

<net id="1412"><net_src comp="1354" pin="1"/><net_sink comp="776" pin=2"/></net>

<net id="1413"><net_src comp="1354" pin="1"/><net_sink comp="783" pin=2"/></net>

<net id="1414"><net_src comp="1354" pin="1"/><net_sink comp="790" pin=2"/></net>

<net id="1415"><net_src comp="1354" pin="1"/><net_sink comp="797" pin=2"/></net>

<net id="1416"><net_src comp="1354" pin="1"/><net_sink comp="804" pin=2"/></net>

<net id="1417"><net_src comp="1354" pin="1"/><net_sink comp="811" pin=2"/></net>

<net id="1418"><net_src comp="1354" pin="1"/><net_sink comp="818" pin=2"/></net>

<net id="1419"><net_src comp="1354" pin="1"/><net_sink comp="825" pin=2"/></net>

<net id="1424"><net_src comp="1341" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1425"><net_src comp="140" pin="0"/><net_sink comp="1420" pin=1"/></net>

<net id="1430"><net_src comp="1420" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1431"><net_src comp="142" pin="0"/><net_sink comp="1426" pin=1"/></net>

<net id="1436"><net_src comp="1341" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1437"><net_src comp="144" pin="0"/><net_sink comp="1432" pin=1"/></net>

<net id="1442"><net_src comp="1344" pin="4"/><net_sink comp="1438" pin=0"/></net>

<net id="1443"><net_src comp="146" pin="0"/><net_sink comp="1438" pin=1"/></net>

<net id="1447"><net_src comp="1438" pin="2"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="832" pin=2"/></net>

<net id="1449"><net_src comp="1444" pin="1"/><net_sink comp="839" pin=2"/></net>

<net id="1454"><net_src comp="1432" pin="2"/><net_sink comp="1450" pin=0"/></net>

<net id="1458"><net_src comp="164" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="1336" pin=1"/></net>

<net id="1460"><net_src comp="1455" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1461"><net_src comp="1455" pin="1"/><net_sink comp="1450" pin=1"/></net>

<net id="1465"><net_src comp="1354" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="1256" pin=2"/></net>

<net id="1467"><net_src comp="1462" pin="1"/><net_sink comp="1263" pin=2"/></net>

<net id="1471"><net_src comp="168" pin="3"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="1473"><net_src comp="1468" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1477"><net_src comp="185" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="1479"><net_src comp="1474" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="1483"><net_src comp="192" pin="3"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1485"><net_src comp="1480" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1489"><net_src comp="199" pin="3"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="1491"><net_src comp="1486" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1495"><net_src comp="206" pin="3"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="1497"><net_src comp="1492" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1501"><net_src comp="213" pin="3"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1503"><net_src comp="1498" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1507"><net_src comp="220" pin="3"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="1509"><net_src comp="1504" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1513"><net_src comp="227" pin="3"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="1515"><net_src comp="1510" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1519"><net_src comp="234" pin="3"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="1521"><net_src comp="1516" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1525"><net_src comp="241" pin="3"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="1527"><net_src comp="1522" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="1531"><net_src comp="248" pin="3"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1533"><net_src comp="1528" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1537"><net_src comp="255" pin="3"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="1539"><net_src comp="1534" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1543"><net_src comp="262" pin="3"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="1545"><net_src comp="1540" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1549"><net_src comp="269" pin="3"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="1551"><net_src comp="1546" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1555"><net_src comp="276" pin="3"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="1557"><net_src comp="1552" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1561"><net_src comp="283" pin="3"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="1563"><net_src comp="1558" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1567"><net_src comp="290" pin="3"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1569"><net_src comp="1564" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1573"><net_src comp="297" pin="3"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="1575"><net_src comp="1570" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1579"><net_src comp="304" pin="3"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1581"><net_src comp="1576" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1585"><net_src comp="311" pin="3"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="1587"><net_src comp="1582" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1591"><net_src comp="318" pin="3"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1593"><net_src comp="1588" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1597"><net_src comp="325" pin="3"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1599"><net_src comp="1594" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1603"><net_src comp="1426" pin="2"/><net_sink comp="1600" pin=0"/></net>

<net id="1607"><net_src comp="542" pin="3"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="1609"><net_src comp="1604" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1613"><net_src comp="559" pin="3"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="1056" pin=2"/></net>

<net id="1615"><net_src comp="1610" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1619"><net_src comp="566" pin="3"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="846" pin=2"/></net>

<net id="1621"><net_src comp="1616" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1625"><net_src comp="573" pin="3"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="1066" pin=2"/></net>

<net id="1627"><net_src comp="1622" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1631"><net_src comp="580" pin="3"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="856" pin=2"/></net>

<net id="1633"><net_src comp="1628" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1637"><net_src comp="587" pin="3"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="1076" pin=2"/></net>

<net id="1639"><net_src comp="1634" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1643"><net_src comp="594" pin="3"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="866" pin=2"/></net>

<net id="1645"><net_src comp="1640" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1649"><net_src comp="601" pin="3"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="1086" pin=2"/></net>

<net id="1651"><net_src comp="1646" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1655"><net_src comp="608" pin="3"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="876" pin=2"/></net>

<net id="1657"><net_src comp="1652" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1661"><net_src comp="615" pin="3"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="1096" pin=2"/></net>

<net id="1663"><net_src comp="1658" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1667"><net_src comp="622" pin="3"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="886" pin=2"/></net>

<net id="1669"><net_src comp="1664" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1673"><net_src comp="629" pin="3"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="1106" pin=2"/></net>

<net id="1675"><net_src comp="1670" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1679"><net_src comp="636" pin="3"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="896" pin=2"/></net>

<net id="1681"><net_src comp="1676" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1685"><net_src comp="643" pin="3"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="1116" pin=2"/></net>

<net id="1687"><net_src comp="1682" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1691"><net_src comp="650" pin="3"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="906" pin=2"/></net>

<net id="1693"><net_src comp="1688" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1697"><net_src comp="657" pin="3"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="1126" pin=2"/></net>

<net id="1699"><net_src comp="1694" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1703"><net_src comp="664" pin="3"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="916" pin=2"/></net>

<net id="1705"><net_src comp="1700" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1709"><net_src comp="671" pin="3"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="1136" pin=2"/></net>

<net id="1711"><net_src comp="1706" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1715"><net_src comp="678" pin="3"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="926" pin=2"/></net>

<net id="1717"><net_src comp="1712" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1721"><net_src comp="685" pin="3"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="1146" pin=2"/></net>

<net id="1723"><net_src comp="1718" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1727"><net_src comp="692" pin="3"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="936" pin=2"/></net>

<net id="1729"><net_src comp="1724" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1733"><net_src comp="699" pin="3"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="1156" pin=2"/></net>

<net id="1735"><net_src comp="1730" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1739"><net_src comp="706" pin="3"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="946" pin=2"/></net>

<net id="1741"><net_src comp="1736" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1745"><net_src comp="713" pin="3"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="1166" pin=2"/></net>

<net id="1747"><net_src comp="1742" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1751"><net_src comp="720" pin="3"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="956" pin=2"/></net>

<net id="1753"><net_src comp="1748" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1757"><net_src comp="727" pin="3"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="1176" pin=2"/></net>

<net id="1759"><net_src comp="1754" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1763"><net_src comp="734" pin="3"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="966" pin=2"/></net>

<net id="1765"><net_src comp="1760" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1769"><net_src comp="741" pin="3"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="1186" pin=2"/></net>

<net id="1771"><net_src comp="1766" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1775"><net_src comp="748" pin="3"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="976" pin=2"/></net>

<net id="1777"><net_src comp="1772" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1781"><net_src comp="755" pin="3"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="1196" pin=2"/></net>

<net id="1783"><net_src comp="1778" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1787"><net_src comp="762" pin="3"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="986" pin=2"/></net>

<net id="1789"><net_src comp="1784" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1793"><net_src comp="769" pin="3"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="1206" pin=2"/></net>

<net id="1795"><net_src comp="1790" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1799"><net_src comp="776" pin="3"/><net_sink comp="1796" pin=0"/></net>

<net id="1800"><net_src comp="1796" pin="1"/><net_sink comp="996" pin=2"/></net>

<net id="1801"><net_src comp="1796" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1805"><net_src comp="783" pin="3"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="1216" pin=2"/></net>

<net id="1807"><net_src comp="1802" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1811"><net_src comp="790" pin="3"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="1006" pin=2"/></net>

<net id="1813"><net_src comp="1808" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1817"><net_src comp="797" pin="3"/><net_sink comp="1814" pin=0"/></net>

<net id="1818"><net_src comp="1814" pin="1"/><net_sink comp="1226" pin=2"/></net>

<net id="1819"><net_src comp="1814" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1823"><net_src comp="804" pin="3"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="1016" pin=2"/></net>

<net id="1825"><net_src comp="1820" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1829"><net_src comp="811" pin="3"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="1236" pin=2"/></net>

<net id="1831"><net_src comp="1826" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1835"><net_src comp="818" pin="3"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="1026" pin=2"/></net>

<net id="1837"><net_src comp="1832" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1841"><net_src comp="825" pin="3"/><net_sink comp="1838" pin=0"/></net>

<net id="1842"><net_src comp="1838" pin="1"/><net_sink comp="1246" pin=2"/></net>

<net id="1843"><net_src comp="1838" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1847"><net_src comp="832" pin="3"/><net_sink comp="1844" pin=0"/></net>

<net id="1848"><net_src comp="1844" pin="1"/><net_sink comp="1036" pin=2"/></net>

<net id="1852"><net_src comp="839" pin="3"/><net_sink comp="1849" pin=0"/></net>

<net id="1853"><net_src comp="1849" pin="1"/><net_sink comp="1046" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: samples_I_1 | {2 }
	Port: samples_I_2 | {2 }
	Port: samples_I_3 | {2 }
	Port: samples_I_4 | {2 }
	Port: samples_I_5 | {2 }
	Port: samples_I_6 | {2 }
	Port: samples_I_7 | {2 }
	Port: samples_I_8 | {2 }
	Port: samples_I_9 | {2 }
	Port: samples_I_10 | {2 }
	Port: samples_I_11 | {2 }
	Port: samples_I_0 | {2 }
	Port: samples_Q_11 | {2 }
	Port: samples_Q_1 | {2 }
	Port: samples_Q_0 | {2 }
	Port: samples_Q_2 | {2 }
	Port: samples_Q_3 | {2 }
	Port: samples_Q_4 | {2 }
	Port: samples_Q_5 | {2 }
	Port: samples_Q_6 | {2 }
	Port: samples_Q_7 | {2 }
	Port: samples_Q_8 | {2 }
	Port: samples_Q_9 | {2 }
	Port: samples_Q_10 | {2 }
	Port: samples_I_12 | {2 }
	Port: samples_I_13 | {2 }
	Port: samples_I_14 | {2 }
	Port: samples_I_15 | {2 }
	Port: samples_I_16 | {2 }
	Port: samples_I_17 | {2 }
	Port: samples_I_18 | {2 }
	Port: samples_I_19 | {2 }
	Port: samples_I_20 | {2 }
	Port: samples_I_21 | {2 }
	Port: samples_I_22 | {2 }
	Port: samples_I_23 | {2 }
	Port: samples_I_24 | {2 }
	Port: samples_I_25 | {2 }
	Port: samples_I_26 | {2 }
	Port: samples_I_27 | {2 }
	Port: samples_I_28 | {2 }
	Port: samples_I_29 | {2 }
	Port: samples_I_30 | {2 }
	Port: samples_I_31 | {2 }
	Port: samples_Q_12 | {2 }
	Port: samples_Q_13 | {2 }
	Port: samples_Q_14 | {2 }
	Port: samples_Q_15 | {2 }
	Port: samples_Q_16 | {2 }
	Port: samples_Q_17 | {2 }
	Port: samples_Q_18 | {2 }
	Port: samples_Q_19 | {2 }
	Port: samples_Q_20 | {2 }
	Port: samples_Q_21 | {2 }
	Port: samples_Q_22 | {2 }
	Port: samples_Q_23 | {2 }
	Port: samples_Q_24 | {2 }
	Port: samples_Q_25 | {2 }
	Port: samples_Q_26 | {2 }
	Port: samples_Q_27 | {2 }
	Port: samples_Q_28 | {2 }
	Port: samples_Q_29 | {2 }
	Port: samples_Q_30 | {2 }
	Port: samples_Q_31 | {2 }
 - Input state : 
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_1 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_2 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_3 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_4 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_5 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_6 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_7 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_8 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_9 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_10 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_11 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_0 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_11 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_1 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_0 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_2 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_3 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_4 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_5 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_6 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_7 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_8 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_9 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_10 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_12 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_13 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_14 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_15 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_16 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_17 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_18 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_19 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_20 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_21 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_22 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_23 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_24 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_25 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_26 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_27 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_28 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_29 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_30 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_I_31 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_12 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_13 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_14 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_15 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_16 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_17 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_18 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_19 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_20 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_21 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_22 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_23 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_24 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_25 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_26 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_27 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_28 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_29 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_30 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_52_1 : samples_Q_31 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		lshr_ln : 2
		zext_ln52 : 3
		samples_I_1_addr : 4
		samples_I_1_load : 5
		samples_Q_1_addr : 4
		samples_I_2_addr : 4
		samples_Q_2_addr : 4
		samples_I_3_addr : 4
		samples_Q_3_addr : 4
		samples_I_4_addr : 4
		samples_Q_4_addr : 4
		samples_I_5_addr : 4
		samples_Q_5_addr : 4
		samples_I_6_addr : 4
		samples_Q_6_addr : 4
		samples_I_7_addr : 4
		samples_Q_7_addr : 4
		samples_I_8_addr : 4
		samples_Q_8_addr : 4
		samples_I_9_addr : 4
		samples_Q_9_addr : 4
		samples_I_10_addr : 4
		samples_Q_10_addr : 4
		or_ln54 : 2
		samples_I_11_addr : 4
		samples_Q_11_addr : 4
		samples_I_2_load : 5
		samples_I_3_load : 5
		samples_I_4_load : 5
		samples_I_5_load : 5
		samples_I_6_load : 5
		samples_I_7_load : 5
		samples_I_8_load : 5
		samples_I_9_load : 5
		samples_I_10_load : 5
		samples_I_11_load : 5
		samples_Q_11_load : 5
		samples_Q_1_load : 5
		samples_Q_2_load : 5
		samples_Q_3_load : 5
		samples_Q_4_load : 5
		samples_Q_5_load : 5
		samples_Q_6_load : 5
		samples_Q_7_load : 5
		samples_Q_8_load : 5
		samples_Q_9_load : 5
		samples_Q_10_load : 5
		icmp_ln52 : 2
		br_ln52 : 3
		samples_I_12_addr : 4
		samples_I_12_load : 5
		samples_Q_12_addr : 4
		samples_I_13_addr : 4
		samples_Q_13_addr : 4
		samples_I_14_addr : 4
		samples_Q_14_addr : 4
		samples_I_15_addr : 4
		samples_Q_15_addr : 4
		samples_I_16_addr : 4
		samples_Q_16_addr : 4
		samples_I_17_addr : 4
		samples_Q_17_addr : 4
		samples_I_18_addr : 4
		samples_Q_18_addr : 4
		samples_I_19_addr : 4
		samples_Q_19_addr : 4
		samples_I_20_addr : 4
		samples_Q_20_addr : 4
		samples_I_21_addr : 4
		samples_Q_21_addr : 4
		samples_I_22_addr : 4
		samples_Q_22_addr : 4
		samples_I_23_addr : 4
		samples_Q_23_addr : 4
		samples_I_24_addr : 4
		samples_Q_24_addr : 4
		samples_I_25_addr : 4
		samples_Q_25_addr : 4
		samples_I_26_addr : 4
		samples_Q_26_addr : 4
		samples_I_27_addr : 4
		samples_Q_27_addr : 4
		samples_I_28_addr : 4
		samples_Q_28_addr : 4
		samples_I_29_addr : 4
		samples_Q_29_addr : 4
		samples_I_30_addr : 4
		samples_Q_30_addr : 4
		samples_I_31_addr : 4
		samples_Q_31_addr : 4
		add_ln54 : 2
		add_ln54_1 : 3
		zext_ln54 : 4
		samples_I_0_addr_1 : 5
		samples_Q_0_addr_1 : 5
		samples_I_13_load : 5
		samples_I_14_load : 5
		samples_I_15_load : 5
		samples_I_16_load : 5
		samples_I_17_load : 5
		samples_I_18_load : 5
		samples_I_19_load : 5
		samples_I_20_load : 5
		samples_I_21_load : 5
		samples_I_22_load : 5
		samples_I_23_load : 5
		samples_I_24_load : 5
		samples_I_25_load : 5
		samples_I_26_load : 5
		samples_I_27_load : 5
		samples_I_28_load : 5
		samples_I_29_load : 5
		samples_I_30_load : 5
		samples_I_31_load : 5
		samples_I_0_load : 6
		samples_Q_0_load : 6
		samples_Q_12_load : 5
		samples_Q_13_load : 5
		samples_Q_14_load : 5
		samples_Q_15_load : 5
		samples_Q_16_load : 5
		samples_Q_17_load : 5
		samples_Q_18_load : 5
		samples_Q_19_load : 5
		samples_Q_20_load : 5
		samples_Q_21_load : 5
		samples_Q_22_load : 5
		samples_Q_23_load : 5
		samples_Q_24_load : 5
		samples_Q_25_load : 5
		samples_Q_26_load : 5
		samples_Q_27_load : 5
		samples_Q_28_load : 5
		samples_Q_29_load : 5
		samples_Q_30_load : 5
		samples_Q_31_load : 5
		store_ln52 : 3
	State 2
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |  add_ln54_fu_1432  |    0    |    14   |
|          | add_ln54_1_fu_1438 |    0    |    15   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln52_fu_1426 |    0    |    14   |
|----------|--------------------|---------|---------|
|partselect|   lshr_ln_fu_1344  |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln52_fu_1354 |    0    |    0    |
|          |  zext_ln54_fu_1444 |    0    |    0    |
|----------|--------------------|---------|---------|
|    or    |   or_ln54_fu_1420  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    43   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         i_reg_1455        |   13   |
|     icmp_ln52_reg_1600    |    1   |
|samples_I_0_addr_1_reg_1844|    8   |
| samples_I_10_addr_reg_1576|    8   |
| samples_I_11_addr_reg_1588|    8   |
| samples_I_12_addr_reg_1604|    8   |
| samples_I_13_addr_reg_1616|    8   |
| samples_I_14_addr_reg_1628|    8   |
| samples_I_15_addr_reg_1640|    8   |
| samples_I_16_addr_reg_1652|    8   |
| samples_I_17_addr_reg_1664|    8   |
| samples_I_18_addr_reg_1676|    8   |
| samples_I_19_addr_reg_1688|    8   |
| samples_I_1_addr_reg_1468 |    8   |
| samples_I_20_addr_reg_1700|    8   |
| samples_I_21_addr_reg_1712|    8   |
| samples_I_22_addr_reg_1724|    8   |
| samples_I_23_addr_reg_1736|    8   |
| samples_I_24_addr_reg_1748|    8   |
| samples_I_25_addr_reg_1760|    8   |
| samples_I_26_addr_reg_1772|    8   |
| samples_I_27_addr_reg_1784|    8   |
| samples_I_28_addr_reg_1796|    8   |
| samples_I_29_addr_reg_1808|    8   |
| samples_I_2_addr_reg_1480 |    8   |
| samples_I_30_addr_reg_1820|    8   |
| samples_I_31_addr_reg_1832|    8   |
| samples_I_3_addr_reg_1492 |    8   |
| samples_I_4_addr_reg_1504 |    8   |
| samples_I_5_addr_reg_1516 |    8   |
| samples_I_6_addr_reg_1528 |    8   |
| samples_I_7_addr_reg_1540 |    8   |
| samples_I_8_addr_reg_1552 |    8   |
| samples_I_9_addr_reg_1564 |    8   |
|samples_Q_0_addr_1_reg_1849|    8   |
| samples_Q_10_addr_reg_1582|    8   |
| samples_Q_11_addr_reg_1594|    8   |
| samples_Q_12_addr_reg_1610|    8   |
| samples_Q_13_addr_reg_1622|    8   |
| samples_Q_14_addr_reg_1634|    8   |
| samples_Q_15_addr_reg_1646|    8   |
| samples_Q_16_addr_reg_1658|    8   |
| samples_Q_17_addr_reg_1670|    8   |
| samples_Q_18_addr_reg_1682|    8   |
| samples_Q_19_addr_reg_1694|    8   |
| samples_Q_1_addr_reg_1474 |    8   |
| samples_Q_20_addr_reg_1706|    8   |
| samples_Q_21_addr_reg_1718|    8   |
| samples_Q_22_addr_reg_1730|    8   |
| samples_Q_23_addr_reg_1742|    8   |
| samples_Q_24_addr_reg_1754|    8   |
| samples_Q_25_addr_reg_1766|    8   |
| samples_Q_26_addr_reg_1778|    8   |
| samples_Q_27_addr_reg_1790|    8   |
| samples_Q_28_addr_reg_1802|    8   |
| samples_Q_29_addr_reg_1814|    8   |
| samples_Q_2_addr_reg_1486 |    8   |
| samples_Q_30_addr_reg_1826|    8   |
| samples_Q_31_addr_reg_1838|    8   |
| samples_Q_3_addr_reg_1498 |    8   |
| samples_Q_4_addr_reg_1510 |    8   |
| samples_Q_5_addr_reg_1522 |    8   |
| samples_Q_6_addr_reg_1534 |    8   |
| samples_Q_7_addr_reg_1546 |    8   |
| samples_Q_8_addr_reg_1558 |    8   |
| samples_Q_9_addr_reg_1570 |    8   |
|     zext_ln52_reg_1462    |   64   |
+---------------------------+--------+
|           Total           |   590  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_175 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_332 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_342 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_352 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_362 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_372 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_382 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_392 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_402 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_412 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_422 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_432 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_442 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_452 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_462 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_472 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_482 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_492 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_502 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_512 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_522 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_532 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_549 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_846 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_856 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_866 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_876 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_886 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_896 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_906 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_916 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_926 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_936 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_946 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_956 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_966 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_976 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_986 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_996 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1006 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1016 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1026 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1036 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1046 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1056 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1066 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1076 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1086 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1096 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1106 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1116 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1126 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1136 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1146 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1156 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1166 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1176 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1186 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1196 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1206 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1216 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1226 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1236 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1246 |  p2  |   2  |   0  |    0   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |    0   || 101.632 ||   576   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   43   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   101  |    -   |   576  |
|  Register |    -   |   590  |    -   |
+-----------+--------+--------+--------+
|   Total   |   101  |   590  |   619  |
+-----------+--------+--------+--------+
