timestamp=1436410262434

[TestBench]
A/TestBench=22|./src/testbench.v|3|1*51327
B/TestBench=3*32125
P/~emb=59,287,487,626
R=./src/testbench.v|3

[adder]
A/adder=22|./src/adder.v|1|1*32482
B/adder=3*23937
P/~emb=182,328,491,581
R=./src/adder.v|1

[alu]
A/alu=22|./src/alu.v|1|1*35187
B/alu=3*25222
P/~emb=232,392,525,654
R=./src/alu.v|1

[alu4]
A/alu4=22|./src/alu.v|10|1*38667
B/alu4=3*26252
P/~emb=170,350,540,777
R=./src/alu.v|10

[cpu4]
A/cpu4=22|./src/cpu.v|1|1*45766
B/cpu4=3*30939
P/~emb=202,377,558,689
R=./src/cpu.v|1

[dff4]
A/dff4=22|./src/flip-flops.v|1|1*48813
B/dff4=3*31061
P/~emb=171,332,480,564
R=./src/flip-flops.v|1

[~A]
LastVerilogToplevel=TestBench
ModifyID=242
Version=73
c:/My_Designs/design3/design3/src/adder.v_alu.v_TestBench.v=0*37924*38477

[~MFT]
0=74|0design3.mgf|38477|14391
1=43|1design3.mgf|51327|35846
3=43|3design3.mgf|32125|28502

[~U]
TestBench=12|0*36923||0x90
adder=12|0*30383||0x80
alu=12|0*31131||0x80
alu4=12|0*31891||0x80
cpu4=12|0*33809||0x80
dff4=12|0*34623||0x80

