verilog xil_defaultlib --include "../../../../Sampler_Characterization.srcs/sources_1/bd/Sampler_Characterization/ipshared/ec67/hdl" --include "../../../../Sampler_Characterization.srcs/sources_1/bd/Sampler_Characterization/ipshared/5bb9/hdl/verilog" --include "../../../../Sampler_Characterization.srcs/sources_1/bd/Sampler_Characterization/ipshared/70fd/hdl" --include "../../../../Sampler_Characterization.srcs/sources_1/bd/Sampler_Characterization/ipshared/b65a" \
"../../../../Sampler_Characterization.srcs/sources_1/bd/Sampler_Characterization/ip/Sampler_Characterization_processing_system7_0_0/sim/Sampler_Characterization_processing_system7_0_0.v" \
"../../../../Sampler_Characterization.srcs/sources_1/bd/Sampler_Characterization/ip/Sampler_Characterization_clk_wiz_0_0/Sampler_Characterization_clk_wiz_0_0_clk_wiz.v" \
"../../../../Sampler_Characterization.srcs/sources_1/bd/Sampler_Characterization/ip/Sampler_Characterization_clk_wiz_0_0/Sampler_Characterization_clk_wiz_0_0.v" \
"../../../../Sampler_Characterization.srcs/sources_1/bd/Sampler_Characterization/ip/Sampler_Characterization_util_vector_logic_0_0/sim/Sampler_Characterization_util_vector_logic_0_0.v" \
"../../../../Sampler_Characterization.srcs/sources_1/bd/Sampler_Characterization/ip/Sampler_Characterization_xbar_0/sim/Sampler_Characterization_xbar_0.v" \
"../../../../Sampler_Characterization.srcs/sources_1/bd/Sampler_Characterization/sim/Sampler_Characterization.v" \
"../../../../Sampler_Characterization.srcs/sources_1/bd/Sampler_Characterization/ip/Sampler_Characterization_auto_pc_0/sim/Sampler_Characterization_auto_pc_0.v" \
"../../../../Sampler_Characterization.srcs/sources_1/bd/Sampler_Characterization/ip/Sampler_Characterization_auto_pc_1/sim/Sampler_Characterization_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
