library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity halfadder is
	Port(
		A : in  STD_LOGIC;
		B : in  STD_LOGIC;
		C : out STD_LOGIC;
		S : out STD_LOGIC
	);
end halfadder;

architecture Behavioral of halfadder is

begin

	C <= A AND B;
	S <= A XOR B;

end Behavioral;

