f9d6b4832ca8 ("clk: stm32h7: Switch to clk_divider.determine_rate")
