Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 26 22:41:20 2024
| Host         : LAPTOP-2BP554E9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.979        0.000                      0                  512        0.152        0.000                      0                  512        4.500        0.000                       0                   301  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.979        0.000                      0                  512        0.152        0.000                      0                  512        4.500        0.000                       0                   301  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 3.803ns (42.767%)  route 5.089ns (57.233%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.625     5.146    vga/CLK
    SLICE_X3Y58          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  vga/v_count_reg_reg[1]/Q
                         net (fo=30, routed)          0.867     6.469    vga/v_count_next_reg[4]_0[1]
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.150     6.619 r  vga/board_bit_on3_carry__1_i_10/O
                         net (fo=3, routed)           0.483     7.102    vga/board_bit_on3_carry__1_i_10_n_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I4_O)        0.328     7.430 r  vga/board_bit_on3_carry__1_i_3/O
                         net (fo=4, routed)           0.509     7.939    vga/rgb_reg_reg[11]_1[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I0_O)        0.124     8.063 r  vga/board_bit_on3__23_carry_i_13/O
                         net (fo=1, routed)           0.000     8.063    vga/board_bit_on3__23_carry_i_13_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.703 r  vga/board_bit_on3__23_carry_i_6/O[3]
                         net (fo=2, routed)           0.498     9.201    vga_n_92
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     9.754 r  board_bit_on3__23_carry_i_5/O[0]
                         net (fo=1, routed)           0.450    10.204    vga/v_count_reg_reg[7]_0[0]
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.299    10.503 r  vga/board_bit_on3__23_carry_i_1/O
                         net (fo=1, routed)           0.000    10.503    ba/S[3]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.879 r  ba/board_bit_on3__23_carry/CO[3]
                         net (fo=1, routed)           0.000    10.879    ba/board_bit_on3__23_carry_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.202 f  ba/board_bit_on3__23_carry__0/O[1]
                         net (fo=1, routed)           0.408    11.610    vga/v_count_reg_reg[4]_0[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.306    11.916 r  vga/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.696    12.612    vga/rgb_reg[11]_i_10_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.124    12.736 r  vga/rgb_reg[11]_i_3/O
                         net (fo=2, routed)           0.492    13.228    vga/rgb_reg[11]_i_3_n_0
    SLICE_X3Y53          LUT4 (Prop_lut4_I1_O)        0.124    13.352 r  vga/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.686    14.038    p_0_in[7]
    SLICE_X3Y53          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_5/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y53          FDRE (Setup_fdre_C_D)       -0.069    15.018    rgb_reg_reg[7]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -14.038    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 3.803ns (42.767%)  route 5.089ns (57.233%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.625     5.146    vga/CLK
    SLICE_X3Y58          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  vga/v_count_reg_reg[1]/Q
                         net (fo=30, routed)          0.867     6.469    vga/v_count_next_reg[4]_0[1]
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.150     6.619 r  vga/board_bit_on3_carry__1_i_10/O
                         net (fo=3, routed)           0.483     7.102    vga/board_bit_on3_carry__1_i_10_n_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I4_O)        0.328     7.430 r  vga/board_bit_on3_carry__1_i_3/O
                         net (fo=4, routed)           0.509     7.939    vga/rgb_reg_reg[11]_1[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I0_O)        0.124     8.063 r  vga/board_bit_on3__23_carry_i_13/O
                         net (fo=1, routed)           0.000     8.063    vga/board_bit_on3__23_carry_i_13_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.703 r  vga/board_bit_on3__23_carry_i_6/O[3]
                         net (fo=2, routed)           0.498     9.201    vga_n_92
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     9.754 r  board_bit_on3__23_carry_i_5/O[0]
                         net (fo=1, routed)           0.450    10.204    vga/v_count_reg_reg[7]_0[0]
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.299    10.503 r  vga/board_bit_on3__23_carry_i_1/O
                         net (fo=1, routed)           0.000    10.503    ba/S[3]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.879 r  ba/board_bit_on3__23_carry/CO[3]
                         net (fo=1, routed)           0.000    10.879    ba/board_bit_on3__23_carry_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.202 f  ba/board_bit_on3__23_carry__0/O[1]
                         net (fo=1, routed)           0.408    11.610    vga/v_count_reg_reg[4]_0[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.306    11.916 r  vga/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.696    12.612    vga/rgb_reg[11]_i_10_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.124    12.736 r  vga/rgb_reg[11]_i_3/O
                         net (fo=2, routed)           0.492    13.228    vga/rgb_reg[11]_i_3_n_0
    SLICE_X3Y53          LUT4 (Prop_lut4_I1_O)        0.124    13.352 r  vga/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.686    14.038    p_0_in[7]
    SLICE_X3Y53          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y53          FDRE (Setup_fdre_C_D)       -0.057    15.030    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -14.038    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.889ns  (logic 3.803ns (42.781%)  route 5.086ns (57.219%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.625     5.146    vga/CLK
    SLICE_X3Y58          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  vga/v_count_reg_reg[1]/Q
                         net (fo=30, routed)          0.867     6.469    vga/v_count_next_reg[4]_0[1]
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.150     6.619 r  vga/board_bit_on3_carry__1_i_10/O
                         net (fo=3, routed)           0.483     7.102    vga/board_bit_on3_carry__1_i_10_n_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I4_O)        0.328     7.430 r  vga/board_bit_on3_carry__1_i_3/O
                         net (fo=4, routed)           0.509     7.939    vga/rgb_reg_reg[11]_1[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I0_O)        0.124     8.063 r  vga/board_bit_on3__23_carry_i_13/O
                         net (fo=1, routed)           0.000     8.063    vga/board_bit_on3__23_carry_i_13_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.703 r  vga/board_bit_on3__23_carry_i_6/O[3]
                         net (fo=2, routed)           0.498     9.201    vga_n_92
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     9.754 r  board_bit_on3__23_carry_i_5/O[0]
                         net (fo=1, routed)           0.450    10.204    vga/v_count_reg_reg[7]_0[0]
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.299    10.503 r  vga/board_bit_on3__23_carry_i_1/O
                         net (fo=1, routed)           0.000    10.503    ba/S[3]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.879 r  ba/board_bit_on3__23_carry/CO[3]
                         net (fo=1, routed)           0.000    10.879    ba/board_bit_on3__23_carry_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.202 f  ba/board_bit_on3__23_carry__0/O[1]
                         net (fo=1, routed)           0.408    11.610    vga/v_count_reg_reg[4]_0[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.306    11.916 r  vga/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.696    12.612    vga/rgb_reg[11]_i_10_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.124    12.736 r  vga/rgb_reg[11]_i_3/O
                         net (fo=2, routed)           0.492    13.228    vga/rgb_reg[11]_i_3_n_0
    SLICE_X3Y53          LUT4 (Prop_lut4_I1_O)        0.124    13.352 r  vga/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.683    14.035    p_0_in[7]
    SLICE_X3Y53          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_6/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y53          FDRE (Setup_fdre_C_D)       -0.058    15.029    rgb_reg_reg[7]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -14.035    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 3.544ns (40.101%)  route 5.294ns (59.899%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.625     5.146    vga/CLK
    SLICE_X3Y58          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  vga/v_count_reg_reg[1]/Q
                         net (fo=30, routed)          0.867     6.469    vga/v_count_next_reg[4]_0[1]
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.150     6.619 r  vga/board_bit_on3_carry__1_i_10/O
                         net (fo=3, routed)           0.483     7.102    vga/board_bit_on3_carry__1_i_10_n_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I4_O)        0.328     7.430 r  vga/board_bit_on3_carry__1_i_3/O
                         net (fo=4, routed)           0.548     7.978    ba/v_count_reg_reg[6][1]
    SLICE_X0Y59          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.574 r  ba/board_bit_on3_carry__1/O[3]
                         net (fo=2, routed)           0.595     9.169    ba/board_bit_on3_carry__1_n_4
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733     9.902 r  ba/board_bit_on3__16_carry/O[1]
                         net (fo=1, routed)           0.595    10.497    vga/v_count_reg_reg[7]_1[1]
    SLICE_X3Y58          LUT2 (Prop_lut2_I1_O)        0.306    10.803 r  vga/board_bit_on3__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.803    ba/v_count_reg_reg[5]_1[0]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.227 r  ba/board_bit_on3__22_carry__0/O[1]
                         net (fo=1, routed)           0.307    11.534    ba/board_bit_on3__22_carry__0_n_6
    SLICE_X4Y58          LUT6 (Prop_lut6_I2_O)        0.303    11.837 r  ba/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.625    12.462    vga/v_count_reg_reg[3]_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I1_O)        0.124    12.586 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.556    13.142    vga/rgb_reg[11]_i_2_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I0_O)        0.124    13.266 r  vga/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.718    13.984    p_0_in[11]
    SLICE_X3Y54          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)       -0.058    15.029    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -13.984    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 3.803ns (43.206%)  route 4.999ns (56.794%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.625     5.146    vga/CLK
    SLICE_X3Y58          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  vga/v_count_reg_reg[1]/Q
                         net (fo=30, routed)          0.867     6.469    vga/v_count_next_reg[4]_0[1]
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.150     6.619 r  vga/board_bit_on3_carry__1_i_10/O
                         net (fo=3, routed)           0.483     7.102    vga/board_bit_on3_carry__1_i_10_n_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I4_O)        0.328     7.430 r  vga/board_bit_on3_carry__1_i_3/O
                         net (fo=4, routed)           0.509     7.939    vga/rgb_reg_reg[11]_1[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I0_O)        0.124     8.063 r  vga/board_bit_on3__23_carry_i_13/O
                         net (fo=1, routed)           0.000     8.063    vga/board_bit_on3__23_carry_i_13_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.703 r  vga/board_bit_on3__23_carry_i_6/O[3]
                         net (fo=2, routed)           0.498     9.201    vga_n_92
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     9.754 r  board_bit_on3__23_carry_i_5/O[0]
                         net (fo=1, routed)           0.450    10.204    vga/v_count_reg_reg[7]_0[0]
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.299    10.503 r  vga/board_bit_on3__23_carry_i_1/O
                         net (fo=1, routed)           0.000    10.503    ba/S[3]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.879 r  ba/board_bit_on3__23_carry/CO[3]
                         net (fo=1, routed)           0.000    10.879    ba/board_bit_on3__23_carry_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.202 f  ba/board_bit_on3__23_carry__0/O[1]
                         net (fo=1, routed)           0.408    11.610    vga/v_count_reg_reg[4]_0[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.306    11.916 r  vga/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.696    12.612    vga/rgb_reg[11]_i_10_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.124    12.736 r  vga/rgb_reg[11]_i_3/O
                         net (fo=2, routed)           0.492    13.228    vga/rgb_reg[11]_i_3_n_0
    SLICE_X3Y53          LUT4 (Prop_lut4_I1_O)        0.124    13.352 r  vga/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.596    13.948    p_0_in[7]
    SLICE_X3Y55          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_7/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y55          FDRE (Setup_fdre_C_D)       -0.067    15.020    rgb_reg_reg[7]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -13.948    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 3.803ns (43.496%)  route 4.940ns (56.504%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.625     5.146    vga/CLK
    SLICE_X3Y58          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  vga/v_count_reg_reg[1]/Q
                         net (fo=30, routed)          0.867     6.469    vga/v_count_next_reg[4]_0[1]
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.150     6.619 r  vga/board_bit_on3_carry__1_i_10/O
                         net (fo=3, routed)           0.483     7.102    vga/board_bit_on3_carry__1_i_10_n_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I4_O)        0.328     7.430 r  vga/board_bit_on3_carry__1_i_3/O
                         net (fo=4, routed)           0.509     7.939    vga/rgb_reg_reg[11]_1[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I0_O)        0.124     8.063 r  vga/board_bit_on3__23_carry_i_13/O
                         net (fo=1, routed)           0.000     8.063    vga/board_bit_on3__23_carry_i_13_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.703 r  vga/board_bit_on3__23_carry_i_6/O[3]
                         net (fo=2, routed)           0.498     9.201    vga_n_92
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     9.754 r  board_bit_on3__23_carry_i_5/O[0]
                         net (fo=1, routed)           0.450    10.204    vga/v_count_reg_reg[7]_0[0]
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.299    10.503 r  vga/board_bit_on3__23_carry_i_1/O
                         net (fo=1, routed)           0.000    10.503    ba/S[3]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.879 r  ba/board_bit_on3__23_carry/CO[3]
                         net (fo=1, routed)           0.000    10.879    ba/board_bit_on3__23_carry_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.202 f  ba/board_bit_on3__23_carry__0/O[1]
                         net (fo=1, routed)           0.408    11.610    vga/v_count_reg_reg[4]_0[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.306    11.916 r  vga/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.696    12.612    vga/rgb_reg[11]_i_10_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.124    12.736 r  vga/rgb_reg[11]_i_3/O
                         net (fo=2, routed)           0.492    13.228    vga/rgb_reg[11]_i_3_n_0
    SLICE_X3Y53          LUT4 (Prop_lut4_I1_O)        0.124    13.352 r  vga/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.537    13.889    p_0_in[7]
    SLICE_X0Y54          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y54          FDRE (Setup_fdre_C_D)       -0.043    15.044    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -13.889    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 3.803ns (43.634%)  route 4.913ns (56.366%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.625     5.146    vga/CLK
    SLICE_X3Y58          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  vga/v_count_reg_reg[1]/Q
                         net (fo=30, routed)          0.867     6.469    vga/v_count_next_reg[4]_0[1]
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.150     6.619 r  vga/board_bit_on3_carry__1_i_10/O
                         net (fo=3, routed)           0.483     7.102    vga/board_bit_on3_carry__1_i_10_n_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I4_O)        0.328     7.430 r  vga/board_bit_on3_carry__1_i_3/O
                         net (fo=4, routed)           0.509     7.939    vga/rgb_reg_reg[11]_1[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I0_O)        0.124     8.063 r  vga/board_bit_on3__23_carry_i_13/O
                         net (fo=1, routed)           0.000     8.063    vga/board_bit_on3__23_carry_i_13_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.703 r  vga/board_bit_on3__23_carry_i_6/O[3]
                         net (fo=2, routed)           0.498     9.201    vga_n_92
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     9.754 r  board_bit_on3__23_carry_i_5/O[0]
                         net (fo=1, routed)           0.450    10.204    vga/v_count_reg_reg[7]_0[0]
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.299    10.503 r  vga/board_bit_on3__23_carry_i_1/O
                         net (fo=1, routed)           0.000    10.503    ba/S[3]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.879 r  ba/board_bit_on3__23_carry/CO[3]
                         net (fo=1, routed)           0.000    10.879    ba/board_bit_on3__23_carry_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.202 f  ba/board_bit_on3__23_carry__0/O[1]
                         net (fo=1, routed)           0.408    11.610    vga/v_count_reg_reg[4]_0[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.306    11.916 r  vga/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.696    12.612    vga/rgb_reg[11]_i_10_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.124    12.736 r  vga/rgb_reg[11]_i_3/O
                         net (fo=2, routed)           0.492    13.228    vga/rgb_reg[11]_i_3_n_0
    SLICE_X3Y53          LUT4 (Prop_lut4_I1_O)        0.124    13.352 r  vga/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.509    13.862    p_0_in[7]
    SLICE_X2Y53          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y53          FDRE (Setup_fdre_C_D)       -0.026    15.061    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -13.862    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 3.803ns (43.915%)  route 4.857ns (56.085%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.625     5.146    vga/CLK
    SLICE_X3Y58          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  vga/v_count_reg_reg[1]/Q
                         net (fo=30, routed)          0.867     6.469    vga/v_count_next_reg[4]_0[1]
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.150     6.619 r  vga/board_bit_on3_carry__1_i_10/O
                         net (fo=3, routed)           0.483     7.102    vga/board_bit_on3_carry__1_i_10_n_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I4_O)        0.328     7.430 r  vga/board_bit_on3_carry__1_i_3/O
                         net (fo=4, routed)           0.509     7.939    vga/rgb_reg_reg[11]_1[1]
    SLICE_X1Y59          LUT6 (Prop_lut6_I0_O)        0.124     8.063 r  vga/board_bit_on3__23_carry_i_13/O
                         net (fo=1, routed)           0.000     8.063    vga/board_bit_on3__23_carry_i_13_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.703 r  vga/board_bit_on3__23_carry_i_6/O[3]
                         net (fo=2, routed)           0.498     9.201    vga_n_92
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     9.754 r  board_bit_on3__23_carry_i_5/O[0]
                         net (fo=1, routed)           0.450    10.204    vga/v_count_reg_reg[7]_0[0]
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.299    10.503 r  vga/board_bit_on3__23_carry_i_1/O
                         net (fo=1, routed)           0.000    10.503    ba/S[3]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.879 r  ba/board_bit_on3__23_carry/CO[3]
                         net (fo=1, routed)           0.000    10.879    ba/board_bit_on3__23_carry_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.202 f  ba/board_bit_on3__23_carry__0/O[1]
                         net (fo=1, routed)           0.408    11.610    vga/v_count_reg_reg[4]_0[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.306    11.916 r  vga/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.696    12.612    vga/rgb_reg[11]_i_10_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.124    12.736 r  vga/rgb_reg[11]_i_3/O
                         net (fo=2, routed)           0.492    13.228    vga/rgb_reg[11]_i_3_n_0
    SLICE_X3Y53          LUT4 (Prop_lut4_I1_O)        0.124    13.352 r  vga/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.454    13.806    p_0_in[7]
    SLICE_X3Y53          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_4/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y53          FDRE (Setup_fdre_C_D)       -0.081    15.006    rgb_reg_reg[7]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -13.806    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 3.544ns (40.978%)  route 5.104ns (59.022%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.625     5.146    vga/CLK
    SLICE_X3Y58          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  vga/v_count_reg_reg[1]/Q
                         net (fo=30, routed)          0.867     6.469    vga/v_count_next_reg[4]_0[1]
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.150     6.619 r  vga/board_bit_on3_carry__1_i_10/O
                         net (fo=3, routed)           0.483     7.102    vga/board_bit_on3_carry__1_i_10_n_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I4_O)        0.328     7.430 r  vga/board_bit_on3_carry__1_i_3/O
                         net (fo=4, routed)           0.548     7.978    ba/v_count_reg_reg[6][1]
    SLICE_X0Y59          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.574 r  ba/board_bit_on3_carry__1/O[3]
                         net (fo=2, routed)           0.595     9.169    ba/board_bit_on3_carry__1_n_4
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733     9.902 r  ba/board_bit_on3__16_carry/O[1]
                         net (fo=1, routed)           0.595    10.497    vga/v_count_reg_reg[7]_1[1]
    SLICE_X3Y58          LUT2 (Prop_lut2_I1_O)        0.306    10.803 r  vga/board_bit_on3__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.803    ba/v_count_reg_reg[5]_1[0]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.227 r  ba/board_bit_on3__22_carry__0/O[1]
                         net (fo=1, routed)           0.307    11.534    ba/board_bit_on3__22_carry__0_n_6
    SLICE_X4Y58          LUT6 (Prop_lut6_I2_O)        0.303    11.837 r  ba/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.625    12.462    vga/v_count_reg_reg[3]_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I1_O)        0.124    12.586 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.556    13.142    vga/rgb_reg[11]_i_2_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I0_O)        0.124    13.266 r  vga/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.528    13.794    p_0_in[11]
    SLICE_X3Y54          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)       -0.081    15.006    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 3.544ns (40.978%)  route 5.104ns (59.022%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.625     5.146    vga/CLK
    SLICE_X3Y58          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  vga/v_count_reg_reg[1]/Q
                         net (fo=30, routed)          0.867     6.469    vga/v_count_next_reg[4]_0[1]
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.150     6.619 r  vga/board_bit_on3_carry__1_i_10/O
                         net (fo=3, routed)           0.483     7.102    vga/board_bit_on3_carry__1_i_10_n_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I4_O)        0.328     7.430 r  vga/board_bit_on3_carry__1_i_3/O
                         net (fo=4, routed)           0.548     7.978    ba/v_count_reg_reg[6][1]
    SLICE_X0Y59          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.574 r  ba/board_bit_on3_carry__1/O[3]
                         net (fo=2, routed)           0.595     9.169    ba/board_bit_on3_carry__1_n_4
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733     9.902 r  ba/board_bit_on3__16_carry/O[1]
                         net (fo=1, routed)           0.595    10.497    vga/v_count_reg_reg[7]_1[1]
    SLICE_X3Y58          LUT2 (Prop_lut2_I1_O)        0.306    10.803 r  vga/board_bit_on3__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.803    ba/v_count_reg_reg[5]_1[0]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.227 r  ba/board_bit_on3__22_carry__0/O[1]
                         net (fo=1, routed)           0.307    11.534    ba/board_bit_on3__22_carry__0_n_6
    SLICE_X4Y58          LUT6 (Prop_lut6_I2_O)        0.303    11.837 r  ba/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.625    12.462    vga/v_count_reg_reg[3]_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I1_O)        0.124    12.586 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.556    13.142    vga/rgb_reg[11]_i_2_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I0_O)        0.124    13.266 r  vga/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.528    13.794    p_0_in[11]
    SLICE_X3Y54          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)       -0.061    15.026    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  1.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/delay_63clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.562     1.445    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X15Y60         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/delay_63clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ca/unit_mouse/Inst_Ps2Interface/delay_63clk_done_reg/Q
                         net (fo=2, routed)           0.099     1.685    ca/unit_mouse/Inst_Ps2Interface/delay_63clk_done
    SLICE_X14Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.730 r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.730    ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state[10]_i_1__0_n_0
    SLICE_X14Y60         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.831     1.959    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X14Y60         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X14Y60         FDRE (Hold_fdre_C_D)         0.120     1.578    ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.902%)  route 0.125ns (40.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.563     1.446    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X13Y58         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ca/unit_mouse/Inst_Ps2Interface/frame_reg[1]/Q
                         net (fo=3, routed)           0.125     1.712    ca/unit_mouse/Inst_Ps2Interface/CONV_INTEGER[0]
    SLICE_X14Y58         LUT4 (Prop_lut4_I0_O)        0.045     1.757 r  ca/unit_mouse/Inst_Ps2Interface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.757    ca/unit_mouse/Inst_Ps2Interface/rx_parity_i_1_n_0
    SLICE_X14Y58         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.832     1.960    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X14Y58         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/rx_parity_reg/C
                         clock pessimism             -0.498     1.462    
    SLICE_X14Y58         FDRE (Hold_fdre_C_D)         0.121     1.583    ca/unit_mouse/Inst_Ps2Interface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.140%)  route 0.145ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.562     1.445    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X13Y60         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.145     1.732    ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[2]
    SLICE_X14Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.777 r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.777    ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state[3]_i_1_n_0
    SLICE_X14Y59         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.832     1.960    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X14Y59         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X14Y59         FDRE (Hold_fdre_C_D)         0.121     1.583    ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.107%)  route 0.122ns (36.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.562     1.445    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.122     1.731    ca/unit_mouse/Inst_Ps2Interface/reset_bit_count
    SLICE_X14Y60         LUT5 (Prop_lut5_I3_O)        0.045     1.776 r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.776    ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state[6]_i_1_n_0
    SLICE_X14Y60         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.831     1.959    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X14Y60         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X14Y60         FDRE (Hold_fdre_C_D)         0.121     1.582    ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.210%)  route 0.097ns (31.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.560     1.443    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X14Y64         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=8, routed)           0.097     1.705    ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg__0[0]
    SLICE_X15Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.750 r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.750    ca/unit_mouse/Inst_Ps2Interface/plusOp__0[5]
    SLICE_X15Y64         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.828     1.956    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X15Y64         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X15Y64         FDRE (Hold_fdre_C_D)         0.092     1.548    ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.596%)  route 0.155ns (45.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.563     1.446    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X13Y58         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ca/unit_mouse/Inst_Ps2Interface/frame_reg[1]/Q
                         net (fo=3, routed)           0.155     1.742    ca/unit_mouse/Inst_Ps2Interface/CONV_INTEGER[0]
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.045     1.787 r  ca/unit_mouse/Inst_Ps2Interface/frame[0]_i_1/O
                         net (fo=1, routed)           0.000     1.787    ca/unit_mouse/Inst_Ps2Interface/p_1_in[0]
    SLICE_X14Y57         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.832     1.960    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X14Y57         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/frame_reg[0]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X14Y57         FDRE (Hold_fdre_C_D)         0.120     1.582    ca/unit_mouse/Inst_Ps2Interface/frame_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.587     1.470    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X7Y63          FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.128     1.598 r  ca/unit_mouse/Inst_Ps2Interface/clk_inter_reg/Q
                         net (fo=2, routed)           0.069     1.667    ca/unit_mouse/Inst_Ps2Interface/clk_inter
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.099     1.766 r  ca/unit_mouse/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.766    ca/unit_mouse/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X7Y63          FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.856     1.984    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X7Y63          FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism             -0.514     1.470    
    SLICE_X7Y63          FDRE (Hold_fdre_C_D)         0.091     1.561    ca/unit_mouse/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ca/unit_mouse/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.564     1.447    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X15Y54         FDRE                                         r  ca/unit_mouse/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  ca/unit_mouse/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.070     1.645    ca/unit_mouse/Inst_Ps2Interface/out[1]
    SLICE_X15Y54         LUT5 (Prop_lut5_I4_O)        0.099     1.744 r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.744    ca/unit_mouse/Inst_Ps2Interface_n_35
    SLICE_X15Y54         FDRE                                         r  ca/unit_mouse/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.833     1.961    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X15Y54         FDRE                                         r  ca/unit_mouse/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X15Y54         FDRE (Hold_fdre_C_D)         0.091     1.538    ca/unit_mouse/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/x_overflow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.989%)  route 0.136ns (49.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.563     1.446    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X11Y57         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ca/unit_mouse/Inst_Ps2Interface/rx_data_reg[6]/Q
                         net (fo=9, routed)           0.136     1.723    ca/unit_mouse/p_0_in
    SLICE_X10Y55         FDRE                                         r  ca/unit_mouse/x_overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.833     1.961    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X10Y55         FDRE                                         r  ca/unit_mouse/x_overflow_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X10Y55         FDRE (Hold_fdre_C_D)         0.053     1.516    ca/unit_mouse/x_overflow_reg
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.448%)  route 0.107ns (39.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.563     1.446    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X14Y57         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  ca/unit_mouse/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.107     1.718    ca/unit_mouse/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X13Y57         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.832     1.960    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X13Y57         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/rx_data_reg[1]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X13Y57         FDRE (Hold_fdre_C_D)         0.047     1.509    ca/unit_mouse/Inst_Ps2Interface/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y53   ca/unit_mouse/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y55   ca/unit_mouse/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y55   ca/unit_mouse/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y55   ca/unit_mouse/FSM_onehot_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y55   ca/unit_mouse/FSM_onehot_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y55   ca/unit_mouse/FSM_onehot_state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y54   ca/unit_mouse/FSM_onehot_state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y54   ca/unit_mouse/FSM_onehot_state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y54   ca/unit_mouse/FSM_onehot_state_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61    ca/unit_mouse/periodic_check_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61    ca/unit_mouse/periodic_check_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60    ca/unit_mouse/periodic_check_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61    ca/unit_mouse/periodic_check_cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y58    ca/unit_mouse/ypos_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y58    ca/unit_mouse/ypos_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y58    ca/unit_mouse/ypos_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y58    ca/unit_mouse/ypos_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y58    ca/unit_mouse/ypos_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y59    ca/unit_mouse/ypos_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y53   ca/unit_mouse/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y55   ca/unit_mouse/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y55   ca/unit_mouse/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y55   ca/unit_mouse/FSM_onehot_state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y55   ca/unit_mouse/FSM_onehot_state_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y55   ca/unit_mouse/FSM_onehot_state_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y54   ca/unit_mouse/FSM_onehot_state_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y54   ca/unit_mouse/FSM_onehot_state_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y54   ca/unit_mouse/FSM_onehot_state_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y53   ca/unit_mouse/FSM_onehot_state_reg[18]/C



