abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 2
n849 is replaced by n497 with estimated error 0
error = 0
area = 2736
delay = 69.4
#gates = 1119
output circuit appNtk/c7552_1_0_2736_69.4.blif
time = 25776480 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 2
n770 is replaced by n430 with estimated error 0
error = 0
area = 2719
delay = 69.4
#gates = 1112
output circuit appNtk/c7552_2_0_2719_69.4.blif
time = 59310689 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 2
n1169 is replaced by one with estimated error 0
error = 0
area = 2710
delay = 69.4
#gates = 1109
output circuit appNtk/c7552_3_0_2710_69.4.blif
time = 80808590 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 2
n756 is replaced by zero with estimated error 0
error = 0
area = 2707
delay = 69.4
#gates = 1107
output circuit appNtk/c7552_4_0_2707_69.4.blif
time = 102070068 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 2
n1136 is replaced by n1144 with estimated error 0
error = 0
area = 2704
delay = 69.4
#gates = 1106
output circuit appNtk/c7552_5_0_2704_69.4.blif
time = 118716740 us
--------------- round 6 ---------------
seed = 2531465778
maxLevel = 2
n840 is replaced by n718 with estimated error 0
error = 0
area = 2701
delay = 69.4
#gates = 1105
output circuit appNtk/c7552_6_0_2701_69.4.blif
time = 133521215 us
--------------- round 7 ---------------
seed = 2531465778
maxLevel = 2
n1335 is replaced by n1230 with estimated error 0
error = 0
area = 2698
delay = 69.4
#gates = 1103
output circuit appNtk/c7552_7_0_2698_69.4.blif
time = 148318032 us
--------------- round 8 ---------------
seed = 2531465778
maxLevel = 2
n1391 is replaced by n494 with estimated error 0
error = 0
area = 2695
delay = 69.4
#gates = 1101
output circuit appNtk/c7552_8_0_2695_69.4.blif
time = 162642416 us
--------------- round 9 ---------------
seed = 2531465778
maxLevel = 2
n1187 is replaced by n593 with estimated error 0
error = 0
area = 2693
delay = 69.4
#gates = 1100
output circuit appNtk/c7552_9_0_2693_69.4.blif
time = 176618093 us
--------------- round 10 ---------------
seed = 2531465778
maxLevel = 2
n1188 is replaced by n1173 with estimated error 0
error = 0
area = 2691
delay = 69.4
#gates = 1099
output circuit appNtk/c7552_10_0_2691_69.4.blif
time = 190626106 us
--------------- round 11 ---------------
seed = 2531465778
maxLevel = 2
n826 is replaced by n947 with estimated error 0
error = 0
area = 2689
delay = 69.4
#gates = 1098
output circuit appNtk/c7552_11_0_2689_69.4.blif
time = 204786579 us
--------------- round 12 ---------------
seed = 2531465778
maxLevel = 2
n782 is replaced by n538 with estimated error 0
error = 0
area = 2687
delay = 69.4
#gates = 1097
output circuit appNtk/c7552_12_0_2687_69.4.blif
time = 218886079 us
--------------- round 13 ---------------
seed = 2531465778
maxLevel = 2
n825 is replaced by n696 with inverter with estimated error 0
error = 0
area = 2682
delay = 69.4
#gates = 1096
output circuit appNtk/c7552_13_0_2682_69.4.blif
time = 232680904 us
--------------- round 14 ---------------
seed = 2531465778
maxLevel = 2
n1020 is replaced by n376 with estimated error 0
error = 0
area = 2680
delay = 69.4
#gates = 1095
output circuit appNtk/c7552_14_0_2680_69.4.blif
time = 246484636 us
--------------- round 15 ---------------
seed = 2531465778
maxLevel = 2
n823 is replaced by zero with estimated error 0
error = 0
area = 2678
delay = 69.4
#gates = 1094
output circuit appNtk/c7552_15_0_2678_69.4.blif
time = 260228957 us
--------------- round 16 ---------------
seed = 2531465778
maxLevel = 2
n821 is replaced by n405 with inverter with estimated error 0
error = 0
area = 2676
delay = 69.4
#gates = 1094
output circuit appNtk/c7552_16_0_2676_69.4.blif
time = 274129669 us
--------------- round 17 ---------------
seed = 2531465778
maxLevel = 2
n777 is replaced by one with estimated error 0
error = 0
area = 2674
delay = 69.4
#gates = 1093
output circuit appNtk/c7552_17_0_2674_69.4.blif
time = 288168138 us
--------------- round 18 ---------------
seed = 2531465778
maxLevel = 2
n1341 is replaced by n1330 with estimated error 0
error = 0
area = 2673
delay = 69.4
#gates = 1092
output circuit appNtk/c7552_18_0_2673_69.4.blif
time = 301789378 us
--------------- round 19 ---------------
seed = 2531465778
maxLevel = 2
n588 is replaced by n418 with estimated error 0
error = 0
area = 2672
delay = 65.9
#gates = 1091
output circuit appNtk/c7552_19_0_2672_65.9.blif
time = 315501796 us
--------------- round 20 ---------------
seed = 2531465778
maxLevel = 2
n1183 is replaced by n593 with estimated error 0
error = 0
area = 2671
delay = 65.9
#gates = 1090
output circuit appNtk/c7552_20_0_2671_65.9.blif
time = 328465465 us
--------------- round 21 ---------------
seed = 2531465778
maxLevel = 2
n822 is replaced by one with estimated error 1e-05
error = 1e-05
area = 2667
delay = 65.9
#gates = 1088
output circuit appNtk/c7552_21_1e-05_2667_65.9.blif
time = 341252215 us
--------------- round 22 ---------------
seed = 2531465778
maxLevel = 2
n1443 is replaced by n380 with estimated error 1e-05
error = 1e-05
area = 2666
delay = 65.9
#gates = 1087
output circuit appNtk/c7552_22_1e-05_2666_65.9.blif
time = 354098782 us
--------------- round 23 ---------------
seed = 2531465778
maxLevel = 2
n850 is replaced by n496 with estimated error 2e-05
error = 2e-05
area = 2663
delay = 65.9
#gates = 1086
output circuit appNtk/c7552_23_2e-05_2663_65.9.blif
time = 366805270 us
--------------- round 24 ---------------
seed = 2531465778
maxLevel = 2
n693 is replaced by n604 with estimated error 4e-05
error = 4e-05
area = 2661
delay = 65.9
#gates = 1085
output circuit appNtk/c7552_24_4e-05_2661_65.9.blif
time = 379600093 us
--------------- round 25 ---------------
seed = 2531465778
maxLevel = 2
n853 is replaced by n916 with inverter with estimated error 4e-05
error = 4e-05
area = 2660
delay = 65.9
#gates = 1085
output circuit appNtk/c7552_25_4e-05_2660_65.9.blif
time = 392240077 us
--------------- round 26 ---------------
seed = 2531465778
maxLevel = 2
n772 is replaced by one with estimated error 6e-05
error = 6e-05
area = 2655
delay = 65.9
#gates = 1083
output circuit appNtk/c7552_26_6e-05_2655_65.9.blif
time = 404849910 us
--------------- round 27 ---------------
seed = 2531465778
maxLevel = 2
n852 is replaced by n719 with estimated error 6e-05
error = 6e-05
area = 2653
delay = 65.9
#gates = 1082
output circuit appNtk/c7552_27_6e-05_2653_65.9.blif
time = 421436908 us
--------------- round 28 ---------------
seed = 2531465778
maxLevel = 2
n820 is replaced by n789 with estimated error 0.00017
error = 0.00017
area = 2646
delay = 65.9
#gates = 1080
output circuit appNtk/c7552_28_0.00017_2646_65.9.blif
time = 437990478 us
--------------- round 29 ---------------
seed = 2531465778
maxLevel = 2
n673 is replaced by zero with estimated error 0.00017
error = 0.00017
area = 2644
delay = 65.9
#gates = 1079
output circuit appNtk/c7552_29_0.00017_2644_65.9.blif
time = 454537493 us
--------------- round 30 ---------------
seed = 2531465778
maxLevel = 2
n827 is replaced by n702 with estimated error 0.00018
error = 0.00018
area = 2641
delay = 65.9
#gates = 1078
output circuit appNtk/c7552_30_0.00018_2641_65.9.blif
time = 471021985 us
--------------- round 31 ---------------
seed = 2531465778
maxLevel = 2
n872 is replaced by n868 with inverter with estimated error 0.00026
error = 0.00026
area = 2632
delay = 65.9
#gates = 1075
output circuit appNtk/c7552_31_0.00026_2632_65.9.blif
time = 487478008 us
--------------- round 32 ---------------
seed = 2531465778
maxLevel = 2
n695 is replaced by n676 with estimated error 0.00031
error = 0.00031
area = 2627
delay = 65.9
#gates = 1073
output circuit appNtk/c7552_32_0.00031_2627_65.9.blif
time = 503859798 us
--------------- round 33 ---------------
seed = 2531465778
maxLevel = 2
n1445 is replaced by n473 with estimated error 0.0003
error = 0.0003
area = 2626
delay = 65.9
#gates = 1072
output circuit appNtk/c7552_33_0.0003_2626_65.9.blif
time = 520186193 us
--------------- round 34 ---------------
seed = 2531465778
maxLevel = 2
n688 is replaced by n427 with estimated error 0.0003
error = 0.0003
area = 2624
delay = 65.9
#gates = 1071
output circuit appNtk/c7552_34_0.0003_2624_65.9.blif
time = 536525615 us
--------------- round 35 ---------------
seed = 2531465778
maxLevel = 2
n855 is replaced by n1054 with estimated error 0.0004
error = 0.0004
area = 2614
delay = 65.9
#gates = 1067
output circuit appNtk/c7552_35_0.0004_2614_65.9.blif
time = 552803313 us
--------------- round 36 ---------------
seed = 2531465778
maxLevel = 2
n868 is replaced by zero with estimated error 0.00042
error = 0.00046
area = 2612
delay = 65.9
#gates = 1066
output circuit appNtk/c7552_36_0.00046_2612_65.9.blif
time = 568997438 us
--------------- round 37 ---------------
seed = 2531465778
maxLevel = 2
n1446 is replaced by one with estimated error 0.00046
error = 0.00046
area = 2611
delay = 65.9
#gates = 1065
output circuit appNtk/c7552_37_0.00046_2611_65.9.blif
time = 585145153 us
--------------- round 38 ---------------
seed = 2531465778
maxLevel = 2
n808 is replaced by n667 with estimated error 0.00051
error = 0.00051
area = 2608
delay = 65.9
#gates = 1064
output circuit appNtk/c7552_38_0.00051_2608_65.9.blif
time = 601281971 us
--------------- round 39 ---------------
seed = 2531465778
maxLevel = 2
n858 is replaced by n678 with inverter with estimated error 0.00067
error = 0.00067
area = 2601
delay = 65.9
#gates = 1062
output circuit appNtk/c7552_39_0.00067_2601_65.9.blif
time = 617401844 us
--------------- round 40 ---------------
seed = 2531465778
maxLevel = 2
n876 is replaced by n791 with estimated error 0.00157
error = 0.00157
area = 2562
delay = 65.9
#gates = 1049
output circuit appNtk/c7552_40_0.00157_2562_65.9.blif
time = 633449892 us
--------------- round 41 ---------------
seed = 2531465778
maxLevel = 2
n1447 is replaced by n674 with estimated error 0.00166
error = 0.00166
area = 2559
delay = 65.9
#gates = 1047
output circuit appNtk/c7552_41_0.00166_2559_65.9.blif
time = 649206807 us
--------------- round 42 ---------------
seed = 2531465778
maxLevel = 2
n745 is replaced by one with estimated error 0.00227
error = 0.00227
area = 2549
delay = 65.9
#gates = 1043
output circuit appNtk/c7552_42_0.00227_2549_65.9.blif
time = 664938773 us
--------------- round 43 ---------------
seed = 2531465778
maxLevel = 2
n877 is replaced by n789 with estimated error 0.00346
error = 0.00346
area = 2532
delay = 65.9
#gates = 1037
output circuit appNtk/c7552_43_0.00346_2532_65.9.blif
time = 680530295 us
--------------- round 44 ---------------
seed = 2531465778
maxLevel = 2
n656 is replaced by n652 with estimated error 0.00896
error = 0.00896
area = 2526
delay = 65.9
#gates = 1035
output circuit appNtk/c7552_44_0.00896_2526_65.9.blif
time = 695950501 us
--------------- round 45 ---------------
seed = 2531465778
maxLevel = 2
n833 is replaced by n696 with estimated error 0.00935
error = 0.00935
area = 2522
delay = 65.9
#gates = 1033
output circuit appNtk/c7552_45_0.00935_2522_65.9.blif
time = 711323507 us
--------------- round 46 ---------------
seed = 2531465778
maxLevel = 2
n834 is replaced by n698 with estimated error 0.0098
error = 0.0098
area = 2518
delay = 65.9
#gates = 1032
output circuit appNtk/c7552_46_0.0098_2518_65.9.blif
time = 726641387 us
--------------- round 47 ---------------
seed = 2531465778
maxLevel = 2
n836 is replaced by n711 with estimated error 0.0116
error = 0.0116
area = 2511
delay = 65.9
#gates = 1029
output circuit appNtk/c7552_47_0.0116_2511_65.9.blif
time = 741933681 us
--------------- round 48 ---------------
seed = 2531465778
maxLevel = 2
n658 is replaced by n647 with estimated error 0.02172
error = 0.02172
area = 2504
delay = 65.9
#gates = 1026
output circuit appNtk/c7552_48_0.02172_2504_65.9.blif
time = 757233522 us
--------------- round 49 ---------------
seed = 2531465778
maxLevel = 2
n647 is replaced by n398 with estimated error 0.02373
error = 0.02373
area = 2502
delay = 65.9
#gates = 1025
output circuit appNtk/c7552_49_0.02373_2502_65.9.blif
time = 772412774 us
--------------- round 50 ---------------
seed = 2531465778
maxLevel = 2
n1085 is replaced by n1106 with estimated error 0.04595
error = 0.04595
area = 2459
delay = 65.9
#gates = 1007
output circuit appNtk/c7552_50_0.04595_2459_65.9.blif
time = 787562865 us
--------------- round 51 ---------------
seed = 2531465778
maxLevel = 2
n1107 is replaced by zero with estimated error 0.04595
error = 0.04595
area = 2457
delay = 65.9
#gates = 1006
output circuit appNtk/c7552_51_0.04595_2457_65.9.blif
time = 802369996 us
--------------- round 52 ---------------
seed = 2531465778
maxLevel = 2
n837 is replaced by n720 with estimated error 0.04968
error = 0.04968
area = 2450
delay = 65.9
#gates = 1003
output circuit appNtk/c7552_52_0.04968_2450_65.9.blif
time = 817143479 us
--------------- round 53 ---------------
seed = 2531465778
maxLevel = 2
n1105 is replaced by zero with estimated error 0.04968
error = 0.07231
area = 2448
delay = 65.9
#gates = 1002
output circuit appNtk/c7552_53_0.07231_2448_65.9.blif
time = 831842181 us
--------------- round 54 ---------------
seed = 2531465778
maxLevel = 2
exceed error bound
