

================================================================
== Vivado HLS Report for 'duc'
================================================================
* Date:           Sat Oct  5 07:11:46 2019

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        duc_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.71|     2.519|        0.34|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   23|   28|   23|   28|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+-----+-----+-----+-----+---------+
        |                  |       |  Latency  |  Interval | Pipeline|
        |     Instance     | Module| min | max | min | max |   Type  |
        +------------------+-------+-----+-----+-----+-----+---------+
        |grp_imf3_fu_208   |imf3   |    4|    4|    4|    4|   none  |
        |grp_mixer_fu_229  |mixer  |    1|    6|    1|    6|   none  |
        |grp_imf2_fu_253   |imf2   |    4|    4|    4|    4|   none  |
        +------------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %din_i) nounwind, !map !45"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %freq) nounwind, !map !51"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %dout_i) nounwind, !map !55"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %dout_q) nounwind, !map !61"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @duc_str) nounwind"   --->   Operation 20 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%freq_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %freq) nounwind" [duc.c:4]   --->   Operation 21 'read' 'freq_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%din_i_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %din_i) nounwind" [duc.c:4]   --->   Operation 22 'read' 'din_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i6* @i, align 1" [srrc.c:18->duc.c:29]   --->   Operation 23 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.71ns)   --->   "%icmp_ln18 = icmp eq i6 %i_load, 0" [srrc.c:18->duc.c:29]   --->   Operation 24 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %1, label %._crit_edge_ifconv.i" [srrc.c:18->duc.c:29]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "store i18 %din_i_read, i18* @in_r, align 4" [srrc.c:18->duc.c:29]   --->   Operation 26 'store' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "br label %._crit_edge_ifconv.i" [srrc.c:18->duc.c:29]   --->   Operation 27 'br' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i6 %i_load to i64" [srrc.c:21->duc.c:29]   --->   Operation 28 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%c_addr = getelementptr inbounds [48 x i18]* @c, i64 0, i64 %zext_ln21" [srrc.c:21->duc.c:29]   --->   Operation 29 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.29ns)   --->   "%c_load = load i18* %c_addr, align 4" [srrc.c:21->duc.c:29]   --->   Operation 30 'load' 'c_load' <Predicate = true> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 31 [1/2] (1.29ns)   --->   "%c_load = load i18* %c_addr, align 4" [srrc.c:21->duc.c:29]   --->   Operation 31 'load' 'c_load' <Predicate = true> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 3 <SV = 2> <Delay = 2.51>
ST_3 : Operation 32 [1/1] (0.84ns)   --->   "%inc = add i6 1, %i_load" [srrc.c:19->duc.c:29]   --->   Operation 32 'add' 'inc' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%in_load = load i18* @in_r, align 4" [srrc.c:21->duc.c:29]   --->   Operation 33 'load' 'in_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%ch_load = load i1* @ch, align 1" [srrc.c:21->duc.c:29]   --->   Operation 34 'load' 'ch_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %inc, i1 %ch_load)" [srrc.c:21->duc.c:29]   --->   Operation 35 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i7 %tmp_7 to i64" [srrc.c:21->duc.c:29]   --->   Operation 36 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%shift_reg_p_addr = getelementptr [96 x i38]* @shift_reg_p, i64 0, i64 %zext_ln21_1" [srrc.c:21->duc.c:29]   --->   Operation 37 'getelementptr' 'shift_reg_p_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.29ns)   --->   "%shift_reg_p_load = load i38* %shift_reg_p_addr, align 8" [srrc.c:21->duc.c:29]   --->   Operation 38 'load' 'shift_reg_p_load' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i18 %c_load to i36" [mac.c:16->srrc.c:21->duc.c:29]   --->   Operation 39 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln16_1 = sext i18 %in_load to i36" [mac.c:16->srrc.c:21->duc.c:29]   --->   Operation 40 'sext' 'sext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (2.51ns) (root node of the DSP)   --->   "%m = mul nsw i36 %sext_ln16_1, %sext_ln16" [mac.c:16->srrc.c:21->duc.c:29]   --->   Operation 41 'mul' 'm' <Predicate = true> <Delay = 2.51> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 1> <II = 1> <Delay = 2.51> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 42 [1/2] (1.29ns)   --->   "%shift_reg_p_load = load i38* %shift_reg_p_addr, align 8" [srrc.c:21->duc.c:29]   --->   Operation 42 'load' 'shift_reg_p_load' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16> <RAM>
ST_4 : Operation 43 [1/2] (0.00ns) (root node of the DSP)   --->   "%m = mul nsw i36 %sext_ln16_1, %sext_ln16" [mac.c:16->srrc.c:21->duc.c:29]   --->   Operation 43 'mul' 'm' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 1> <II = 1> <Delay = 2.51> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i36 %m to i35" [mac.c:18->srrc.c:21->duc.c:29]   --->   Operation 44 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%init_load = load i1* @init, align 1" [srrc.c:21->duc.c:29]   --->   Operation 45 'load' 'init_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.71ns)   --->   "%icmp_ln21 = icmp eq i6 %i_load, -17" [srrc.c:21->duc.c:29]   --->   Operation 46 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.71ns)   --->   "%icmp_ln21_1 = icmp eq i6 %i_load, 23" [srrc.c:21->duc.c:29]   --->   Operation 47 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%xor_ln21 = xor i1 %init_load, true" [srrc.c:21->duc.c:29]   --->   Operation 48 'xor' 'xor_ln21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21 = or i1 %icmp_ln21, %icmp_ln21_1" [srrc.c:21->duc.c:29]   --->   Operation 49 'or' 'or_ln21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%and_ln21 = and i1 %or_ln21, %xor_ln21" [srrc.c:21->duc.c:29]   --->   Operation 50 'and' 'and_ln21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21_1 = or i1 %and_ln21, %init_load" [srrc.c:21->duc.c:29]   --->   Operation 51 'or' 'or_ln21_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %or_ln21_1, i38 0, i38 %shift_reg_p_load" [srrc.c:21->duc.c:29]   --->   Operation 52 'select' 'select_ln21' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i36 %m to i38" [mac.c:17->srrc.c:21->duc.c:29]   --->   Operation 53 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = trunc i38 %select_ln21 to i35" [mac.c:18->srrc.c:21->duc.c:29]   --->   Operation 54 'trunc' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.17ns)   --->   "%acc_1 = add i38 %sext_ln17, %select_ln21" [mac.c:18->srrc.c:21->duc.c:29]   --->   Operation 55 'add' 'acc_1' <Predicate = true> <Delay = 1.17> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (1.15ns)   --->   "%add_ln21 = add i35 %trunc_ln18_1, %trunc_ln18" [srrc.c:21->duc.c:29]   --->   Operation 56 'add' 'add_ln21' <Predicate = true> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_load, i1 %ch_load)" [srrc.c:23->duc.c:29]   --->   Operation 57 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i7 %tmp to i64" [srrc.c:23->duc.c:29]   --->   Operation 58 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%shift_reg_p_addr_1 = getelementptr [96 x i38]* @shift_reg_p, i64 0, i64 %zext_ln23" [srrc.c:23->duc.c:29]   --->   Operation 59 'getelementptr' 'shift_reg_p_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.29ns)   --->   "store i38 %acc_1, i38* %shift_reg_p_addr_1, align 8" [srrc.c:23->duc.c:29]   --->   Operation 60 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %2, label %srrc.exit" [srrc.c:24->duc.c:29]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %ch_load, label %3, label %._crit_edge9.i" [srrc.c:25->duc.c:29]   --->   Operation 62 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "store i1 false, i1* @init, align 1" [srrc.c:25->duc.c:29]   --->   Operation 63 'store' <Predicate = (icmp_ln21 & ch_load)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br label %._crit_edge9.i" [srrc.c:25->duc.c:29]   --->   Operation 64 'br' <Predicate = (icmp_ln21 & ch_load)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.14ns)   --->   "%xor_ln26 = xor i1 %ch_load, true" [srrc.c:26->duc.c:29]   --->   Operation 65 'xor' 'xor_ln26' <Predicate = (icmp_ln21)> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "store i1 %xor_ln26, i1* @ch, align 1" [srrc.c:26->duc.c:29]   --->   Operation 66 'store' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br label %srrc.exit" [srrc.c:27->duc.c:29]   --->   Operation 67 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%srrc_o = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %add_ln21, i32 17, i32 34)" [srrc.c:31->duc.c:29]   --->   Operation 68 'partselect' 'srrc_o' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.36ns)   --->   "%inc_4 = select i1 %icmp_ln21, i6 0, i6 %inc" [srrc.c:33->duc.c:29]   --->   Operation 69 'select' 'inc_4' <Predicate = true> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "store i6 %inc_4, i6* @i, align 1" [srrc.c:33->duc.c:29]   --->   Operation 70 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%i_4_load = load i5* @i_4, align 1" [imf1.c:22->duc.c:31]   --->   Operation 71 'load' 'i_4_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.72ns)   --->   "%icmp_ln22 = icmp eq i5 %i_4_load, 0" [imf1.c:22->duc.c:31]   --->   Operation 72 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %4, label %._crit_edge_ifconv.i11" [imf1.c:22->duc.c:31]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "store i18 %srrc_o, i18* @in_3, align 4" [imf1.c:23->duc.c:31]   --->   Operation 74 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "br label %._crit_edge_ifconv.i11" [imf1.c:24->duc.c:31]   --->   Operation 75 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %i_4_load to i64" [imf1.c:28->duc.c:31]   --->   Operation 76 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%c_2_addr = getelementptr inbounds [24 x i18]* @c_2, i64 0, i64 %zext_ln28" [imf1.c:28->duc.c:31]   --->   Operation 77 'getelementptr' 'c_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [2/2] (1.29ns)   --->   "%c_2_load = load i18* %c_2_addr, align 4" [imf1.c:28->duc.c:31]   --->   Operation 78 'load' 'c_2_load' <Predicate = true> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 79 [1/2] (1.29ns)   --->   "%c_2_load = load i18* %c_2_addr, align 4" [imf1.c:28->duc.c:31]   --->   Operation 79 'load' 'c_2_load' <Predicate = true> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 8 <SV = 7> <Delay = 2.51>
ST_8 : Operation 80 [1/1] (0.82ns)   --->   "%inc_5 = add i5 1, %i_4_load" [imf1.c:25->duc.c:31]   --->   Operation 80 'add' 'inc_5' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%in_3_load = load i18* @in_3, align 4" [imf1.c:28->duc.c:31]   --->   Operation 81 'load' 'in_3_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%ch_3_load = load i1* @ch_3, align 1" [imf1.c:28->duc.c:31]   --->   Operation 82 'load' 'ch_3_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_9 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %inc_5, i1 %ch_3_load)" [imf1.c:28->duc.c:31]   --->   Operation 83 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i6 %tmp_9 to i64" [imf1.c:28->duc.c:31]   --->   Operation 84 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%shift_reg_p_2_addr = getelementptr [50 x i38]* @shift_reg_p_2, i64 0, i64 %zext_ln28_1" [imf1.c:28->duc.c:31]   --->   Operation 85 'getelementptr' 'shift_reg_p_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [2/2] (1.29ns)   --->   "%shift_reg_p_2_load = load i38* %shift_reg_p_2_addr, align 8" [imf1.c:28->duc.c:31]   --->   Operation 86 'load' 'shift_reg_p_2_load' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i18 %c_2_load to i36" [mac.c:26->imf1.c:28->duc.c:31]   --->   Operation 87 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i18 %in_3_load to i36" [mac.c:26->imf1.c:28->duc.c:31]   --->   Operation 88 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [2/2] (2.51ns) (root node of the DSP)   --->   "%m_2 = mul nsw i36 %sext_ln26, %sext_ln26_1" [mac.c:26->imf1.c:28->duc.c:31]   --->   Operation 89 'mul' 'm_2' <Predicate = true> <Delay = 2.51> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 1> <II = 1> <Delay = 2.51> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.29>
ST_9 : Operation 90 [1/2] (1.29ns)   --->   "%shift_reg_p_2_load = load i38* %shift_reg_p_2_addr, align 8" [imf1.c:28->duc.c:31]   --->   Operation 90 'load' 'shift_reg_p_2_load' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16> <RAM>
ST_9 : Operation 91 [1/2] (0.00ns) (root node of the DSP)   --->   "%m_2 = mul nsw i36 %sext_ln26, %sext_ln26_1" [mac.c:26->imf1.c:28->duc.c:31]   --->   Operation 91 'mul' 'm_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 1> <II = 1> <Delay = 2.51> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i36 %m_2 to i35" [mac.c:27->imf1.c:28->duc.c:31]   --->   Operation 92 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.19>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%init_4_load = load i1* @init_4, align 1" [imf1.c:28->duc.c:31]   --->   Operation 93 'load' 'init_4_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.72ns)   --->   "%icmp_ln28 = icmp eq i5 %i_4_load, -9" [imf1.c:28->duc.c:31]   --->   Operation 94 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.72ns)   --->   "%icmp_ln28_1 = icmp eq i5 %i_4_load, 11" [imf1.c:28->duc.c:31]   --->   Operation 95 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%xor_ln28 = xor i1 %init_4_load, true" [imf1.c:28->duc.c:31]   --->   Operation 96 'xor' 'xor_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %icmp_ln28, %icmp_ln28_1" [imf1.c:28->duc.c:31]   --->   Operation 97 'or' 'or_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln28, %xor_ln28" [imf1.c:28->duc.c:31]   --->   Operation 98 'and' 'and_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28_1 = or i1 %and_ln28, %init_4_load" [imf1.c:28->duc.c:31]   --->   Operation 99 'or' 'or_ln28_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %or_ln28_1, i38 0, i38 %shift_reg_p_2_load" [imf1.c:28->duc.c:31]   --->   Operation 100 'select' 'select_ln28' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i36 %m_2 to i38" [mac.c:27->imf1.c:28->duc.c:31]   --->   Operation 101 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i38 %select_ln28 to i35" [mac.c:27->imf1.c:28->duc.c:31]   --->   Operation 102 'trunc' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (1.17ns)   --->   "%sum = add nsw i38 %sext_ln27, %select_ln28" [mac.c:27->imf1.c:28->duc.c:31]   --->   Operation 103 'add' 'sum' <Predicate = true> <Delay = 1.17> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (1.15ns)   --->   "%add_ln27_1 = add i35 %trunc_ln27_1, %trunc_ln27" [mac.c:27->imf1.c:28->duc.c:31]   --->   Operation 104 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_8 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_4_load, i1 %ch_3_load)" [imf1.c:30->duc.c:31]   --->   Operation 105 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i6 %tmp_8 to i64" [imf1.c:30->duc.c:31]   --->   Operation 106 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%shift_reg_p_2_addr_1 = getelementptr [50 x i38]* @shift_reg_p_2, i64 0, i64 %zext_ln30" [imf1.c:30->duc.c:31]   --->   Operation 107 'getelementptr' 'shift_reg_p_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (1.29ns)   --->   "store i38 %sum, i38* %shift_reg_p_2_addr_1, align 8" [imf1.c:30->duc.c:31]   --->   Operation 108 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 16> <RAM>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %5, label %imf1.exit" [imf1.c:31->duc.c:31]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %ch_3_load, label %6, label %._crit_edge9.i12" [imf1.c:32->duc.c:31]   --->   Operation 110 'br' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "store i1 false, i1* @init_4, align 1" [imf1.c:32->duc.c:31]   --->   Operation 111 'store' <Predicate = (icmp_ln28 & ch_3_load)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "br label %._crit_edge9.i12" [imf1.c:32->duc.c:31]   --->   Operation 112 'br' <Predicate = (icmp_ln28 & ch_3_load)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%cnt_1_load = load i1* @cnt_1, align 1" [imf1.c:33->duc.c:31]   --->   Operation 113 'load' 'cnt_1_load' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.14ns)   --->   "%xor_ln33 = xor i1 %ch_3_load, %cnt_1_load" [imf1.c:33->duc.c:31]   --->   Operation 114 'xor' 'xor_ln33' <Predicate = (icmp_ln28)> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "store i1 %xor_ln33, i1* @ch_3, align 1" [imf1.c:33->duc.c:31]   --->   Operation 115 'store' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.14ns)   --->   "%xor_ln34 = xor i1 %cnt_1_load, true" [imf1.c:34->duc.c:31]   --->   Operation 116 'xor' 'xor_ln34' <Predicate = (icmp_ln28)> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "store i1 %xor_ln34, i1* @cnt_1, align 1" [imf1.c:34->duc.c:31]   --->   Operation 117 'store' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "br label %imf1.exit" [imf1.c:35->duc.c:31]   --->   Operation 118 'br' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%imf1_o = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %add_ln27_1, i32 17, i32 34)" [imf1.c:39->duc.c:31]   --->   Operation 119 'partselect' 'imf1_o' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.34ns)   --->   "%inc_6 = select i1 %icmp_ln28, i5 0, i5 %inc_5" [imf1.c:42->duc.c:31]   --->   Operation 120 'select' 'inc_6' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "store i5 %inc_6, i5* @i_4, align 1" [imf1.c:42->duc.c:31]   --->   Operation 121 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [2/2] (0.00ns)   --->   "%imf2_o = call fastcc i18 @imf2(i18 %imf1_o)" [duc.c:33]   --->   Operation 122 'call' 'imf2_o' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.19>
ST_12 : Operation 123 [1/2] (1.45ns)   --->   "%imf2_o = call fastcc i18 @imf2(i18 %imf1_o)" [duc.c:33]   --->   Operation 123 'call' 'imf2_o' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 124 [2/2] (0.73ns)   --->   "%imf3_o = call fastcc i18 @imf3(i18 %imf2_o)" [duc.c:35]   --->   Operation 124 'call' 'imf3_o' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.96>
ST_13 : Operation 125 [1/2] (1.96ns)   --->   "%imf3_o = call fastcc i18 @imf3(i18 %imf2_o)" [duc.c:35]   --->   Operation 125 'call' 'imf3_o' <Predicate = true> <Delay = 1.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.41>
ST_14 : Operation 126 [2/2] (1.41ns)   --->   "call fastcc void @mixer(i16 zeroext %freq_read, i18 signext %imf3_o, i18* %dout_i, i18* %dout_q)" [duc.c:37]   --->   Operation 126 'call' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 127 [1/2] (0.00ns)   --->   "call fastcc void @mixer(i16 zeroext %freq_read, i18 signext %imf3_o, i18* %dout_i, i18* %dout_q)" [duc.c:37]   --->   Operation 127 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "ret void" [duc.c:39]   --->   Operation 128 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ freq]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dout_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dout_q]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ in_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ init]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ch]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_p]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ i_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ in_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ c_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ init_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ch_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_p_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cnt_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ i_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ in_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ c_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ init_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ch_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_p_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cnt]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ i_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ in_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ j]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ c_5_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ init_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_p0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ c_5_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ shift_reg_p1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ i_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ init_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ch_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ index]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ DI_cache]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ acc]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dds_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 0000000000000000]
spectopmodule_ln0    (spectopmodule ) [ 0000000000000000]
freq_read            (read          ) [ 0011111111111111]
din_i_read           (read          ) [ 0000000000000000]
i_load               (load          ) [ 0011111000000000]
icmp_ln18            (icmp          ) [ 0100000000000000]
br_ln18              (br            ) [ 0000000000000000]
store_ln18           (store         ) [ 0000000000000000]
br_ln18              (br            ) [ 0000000000000000]
zext_ln21            (zext          ) [ 0000000000000000]
c_addr               (getelementptr ) [ 0010000000000000]
c_load               (load          ) [ 0001000000000000]
inc                  (add           ) [ 0000111000000000]
in_load              (load          ) [ 0000000000000000]
ch_load              (load          ) [ 0000111000000000]
tmp_7                (bitconcatenate) [ 0000000000000000]
zext_ln21_1          (zext          ) [ 0000000000000000]
shift_reg_p_addr     (getelementptr ) [ 0000100000000000]
sext_ln16            (sext          ) [ 0000100000000000]
sext_ln16_1          (sext          ) [ 0000100000000000]
shift_reg_p_load     (load          ) [ 0000010000000000]
m                    (mul           ) [ 0000010000000000]
trunc_ln18           (trunc         ) [ 0000010000000000]
init_load            (load          ) [ 0000000000000000]
icmp_ln21            (icmp          ) [ 0000001000000000]
icmp_ln21_1          (icmp          ) [ 0000000000000000]
xor_ln21             (xor           ) [ 0000000000000000]
or_ln21              (or            ) [ 0000000000000000]
and_ln21             (and           ) [ 0000000000000000]
or_ln21_1            (or            ) [ 0000000000000000]
select_ln21          (select        ) [ 0000000000000000]
sext_ln17            (sext          ) [ 0000000000000000]
trunc_ln18_1         (trunc         ) [ 0000000000000000]
acc_1                (add           ) [ 0000001000000000]
add_ln21             (add           ) [ 0000001000000000]
tmp                  (bitconcatenate) [ 0000000000000000]
zext_ln23            (zext          ) [ 0000000000000000]
shift_reg_p_addr_1   (getelementptr ) [ 0000000000000000]
store_ln23           (store         ) [ 0000000000000000]
br_ln24              (br            ) [ 0000000000000000]
br_ln25              (br            ) [ 0000000000000000]
store_ln25           (store         ) [ 0000000000000000]
br_ln25              (br            ) [ 0000000000000000]
xor_ln26             (xor           ) [ 0000000000000000]
store_ln26           (store         ) [ 0000000000000000]
br_ln27              (br            ) [ 0000000000000000]
srrc_o               (partselect    ) [ 0000000000000000]
inc_4                (select        ) [ 0000000000000000]
store_ln33           (store         ) [ 0000000000000000]
i_4_load             (load          ) [ 0000000111110000]
icmp_ln22            (icmp          ) [ 0000001000000000]
br_ln22              (br            ) [ 0000000000000000]
store_ln23           (store         ) [ 0000000000000000]
br_ln24              (br            ) [ 0000000000000000]
zext_ln28            (zext          ) [ 0000000000000000]
c_2_addr             (getelementptr ) [ 0000000100000000]
c_2_load             (load          ) [ 0000000010000000]
inc_5                (add           ) [ 0000000001110000]
in_3_load            (load          ) [ 0000000000000000]
ch_3_load            (load          ) [ 0000000001110000]
tmp_9                (bitconcatenate) [ 0000000000000000]
zext_ln28_1          (zext          ) [ 0000000000000000]
shift_reg_p_2_addr   (getelementptr ) [ 0000000001000000]
sext_ln26            (sext          ) [ 0000000001000000]
sext_ln26_1          (sext          ) [ 0000000001000000]
shift_reg_p_2_load   (load          ) [ 0000000000100000]
m_2                  (mul           ) [ 0000000000100000]
trunc_ln27           (trunc         ) [ 0000000000100000]
init_4_load          (load          ) [ 0000000000000000]
icmp_ln28            (icmp          ) [ 0000000000010000]
icmp_ln28_1          (icmp          ) [ 0000000000000000]
xor_ln28             (xor           ) [ 0000000000000000]
or_ln28              (or            ) [ 0000000000000000]
and_ln28             (and           ) [ 0000000000000000]
or_ln28_1            (or            ) [ 0000000000000000]
select_ln28          (select        ) [ 0000000000000000]
sext_ln27            (sext          ) [ 0000000000000000]
trunc_ln27_1         (trunc         ) [ 0000000000000000]
sum                  (add           ) [ 0000000000010000]
add_ln27_1           (add           ) [ 0000000000010000]
tmp_8                (bitconcatenate) [ 0000000000000000]
zext_ln30            (zext          ) [ 0000000000000000]
shift_reg_p_2_addr_1 (getelementptr ) [ 0000000000000000]
store_ln30           (store         ) [ 0000000000000000]
br_ln31              (br            ) [ 0000000000000000]
br_ln32              (br            ) [ 0000000000000000]
store_ln32           (store         ) [ 0000000000000000]
br_ln32              (br            ) [ 0000000000000000]
cnt_1_load           (load          ) [ 0000000000000000]
xor_ln33             (xor           ) [ 0000000000000000]
store_ln33           (store         ) [ 0000000000000000]
xor_ln34             (xor           ) [ 0000000000000000]
store_ln34           (store         ) [ 0000000000000000]
br_ln35              (br            ) [ 0000000000000000]
imf1_o               (partselect    ) [ 0000000000001000]
inc_6                (select        ) [ 0000000000000000]
store_ln42           (store         ) [ 0000000000000000]
imf2_o               (call          ) [ 0000000000000100]
imf3_o               (call          ) [ 0000000000000011]
call_ln37            (call          ) [ 0000000000000000]
ret_ln39             (ret           ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="freq">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="freq"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dout_q">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_q"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="init">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ch">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="shift_reg_p">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_p"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="i_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="c_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="init_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ch_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="shift_reg_p_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_p_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="cnt_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="i_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="in_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="c_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="init_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="ch_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="shift_reg_p_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_p_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="cnt">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="i_2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="in_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="j">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="c_5_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_5_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="init_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="shift_reg_p0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_p0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="c_5_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_5_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="shift_reg_p1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_p1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="i_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="init_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="ch_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="index">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="DI_cache">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DI_cache"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="acc">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="dds_table">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dds_table"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="duc_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imf2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imf3"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mixer"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="freq_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="freq_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="din_i_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="18" slack="0"/>
<pin id="136" dir="0" index="1" bw="18" slack="0"/>
<pin id="137" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_i_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="c_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="18" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="shift_reg_p_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="38" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_p_addr/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="38" slack="1"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_p_load/3 store_ln23/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="shift_reg_p_addr_1_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="38" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="7" slack="0"/>
<pin id="170" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_p_addr_1/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="c_2_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="18" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_2_addr/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_2_load/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="shift_reg_p_2_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="38" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="6" slack="0"/>
<pin id="191" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_p_2_addr/8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="0" index="1" bw="38" slack="1"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_p_2_load/8 store_ln30/11 "/>
</bind>
</comp>

<comp id="200" class="1004" name="shift_reg_p_2_addr_1_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="38" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="6" slack="0"/>
<pin id="204" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_p_2_addr_1/11 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_imf3_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="18" slack="0"/>
<pin id="210" dir="0" index="1" bw="18" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="0" index="3" bw="18" slack="0"/>
<pin id="213" dir="0" index="4" bw="6" slack="0"/>
<pin id="214" dir="0" index="5" bw="18" slack="0"/>
<pin id="215" dir="0" index="6" bw="1" slack="0"/>
<pin id="216" dir="0" index="7" bw="38" slack="0"/>
<pin id="217" dir="0" index="8" bw="1" slack="0"/>
<pin id="218" dir="0" index="9" bw="38" slack="0"/>
<pin id="219" dir="1" index="10" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="imf3_o/12 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_mixer_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="16" slack="13"/>
<pin id="232" dir="0" index="2" bw="18" slack="1"/>
<pin id="233" dir="0" index="3" bw="18" slack="0"/>
<pin id="234" dir="0" index="4" bw="18" slack="0"/>
<pin id="235" dir="0" index="5" bw="3" slack="0"/>
<pin id="236" dir="0" index="6" bw="1" slack="0"/>
<pin id="237" dir="0" index="7" bw="1" slack="0"/>
<pin id="238" dir="0" index="8" bw="4" slack="0"/>
<pin id="239" dir="0" index="9" bw="18" slack="0"/>
<pin id="240" dir="0" index="10" bw="16" slack="0"/>
<pin id="241" dir="0" index="11" bw="16" slack="0"/>
<pin id="242" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln37/14 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_imf2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="18" slack="0"/>
<pin id="255" dir="0" index="1" bw="18" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="0" index="3" bw="18" slack="0"/>
<pin id="258" dir="0" index="4" bw="18" slack="0"/>
<pin id="259" dir="0" index="5" bw="1" slack="0"/>
<pin id="260" dir="0" index="6" bw="1" slack="0"/>
<pin id="261" dir="0" index="7" bw="38" slack="0"/>
<pin id="262" dir="0" index="8" bw="2" slack="0"/>
<pin id="263" dir="1" index="9" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="imf2_o/11 "/>
</bind>
</comp>

<comp id="273" class="1004" name="i_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln18_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln18_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="18" slack="0"/>
<pin id="285" dir="0" index="1" bw="18" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln21_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="inc_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="6" slack="2"/>
<pin id="297" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inc/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="in_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="18" slack="0"/>
<pin id="301" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="ch_load_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ch_load/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_7_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="0"/>
<pin id="309" dir="0" index="1" bw="6" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln21_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sext_ln16_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="18" slack="1"/>
<pin id="322" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sext_ln16_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="18" slack="0"/>
<pin id="325" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_1/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln18_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="36" slack="0"/>
<pin id="329" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="init_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="init_load/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln21_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="4"/>
<pin id="336" dir="0" index="1" bw="6" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln21_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="4"/>
<pin id="341" dir="0" index="1" bw="6" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="xor_ln21_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="or_ln21_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="and_ln21_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="or_ln21_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21_1/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln21_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="38" slack="1"/>
<pin id="372" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln17_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="36" slack="1"/>
<pin id="377" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln18_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="38" slack="0"/>
<pin id="380" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18_1/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="acc_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="36" slack="0"/>
<pin id="384" dir="0" index="1" bw="38" slack="0"/>
<pin id="385" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln21_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="35" slack="0"/>
<pin id="390" dir="0" index="1" bw="35" slack="1"/>
<pin id="391" dir="1" index="2" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="0" index="1" bw="6" slack="5"/>
<pin id="396" dir="0" index="2" bw="1" slack="3"/>
<pin id="397" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln23_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln25_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="xor_ln26_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="3"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln26_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="srrc_o_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="18" slack="0"/>
<pin id="423" dir="0" index="1" bw="35" slack="1"/>
<pin id="424" dir="0" index="2" bw="6" slack="0"/>
<pin id="425" dir="0" index="3" bw="7" slack="0"/>
<pin id="426" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="srrc_o/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="inc_4_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="6" slack="3"/>
<pin id="434" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inc_4/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln33_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="0" index="1" bw="6" slack="0"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="i_4_load_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="0"/>
<pin id="444" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4_load/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln22_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln23_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="18" slack="0"/>
<pin id="454" dir="0" index="1" bw="18" slack="0"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln28_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="inc_5_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="5" slack="2"/>
<pin id="466" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inc_5/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="in_3_load_load_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="18" slack="0"/>
<pin id="470" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_3_load/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="ch_3_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ch_3_load/8 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_9_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="0" index="1" bw="5" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln28_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/8 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sext_ln26_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="18" slack="1"/>
<pin id="491" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/8 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sext_ln26_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="18" slack="0"/>
<pin id="494" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln27_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="36" slack="0"/>
<pin id="498" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/9 "/>
</bind>
</comp>

<comp id="499" class="1004" name="init_4_load_load_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="init_4_load/10 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln28_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="4"/>
<pin id="505" dir="0" index="1" bw="5" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/10 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln28_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="4"/>
<pin id="510" dir="0" index="1" bw="5" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/10 "/>
</bind>
</comp>

<comp id="513" class="1004" name="xor_ln28_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/10 "/>
</bind>
</comp>

<comp id="519" class="1004" name="or_ln28_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/10 "/>
</bind>
</comp>

<comp id="525" class="1004" name="and_ln28_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/10 "/>
</bind>
</comp>

<comp id="531" class="1004" name="or_ln28_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/10 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln28_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="0" index="2" bw="38" slack="1"/>
<pin id="541" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/10 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sext_ln27_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="36" slack="1"/>
<pin id="546" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/10 "/>
</bind>
</comp>

<comp id="547" class="1004" name="trunc_ln27_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="38" slack="0"/>
<pin id="549" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_1/10 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sum_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="36" slack="0"/>
<pin id="553" dir="0" index="1" bw="38" slack="0"/>
<pin id="554" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/10 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln27_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="35" slack="0"/>
<pin id="559" dir="0" index="1" bw="35" slack="1"/>
<pin id="560" dir="1" index="2" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/10 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_8_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="0"/>
<pin id="564" dir="0" index="1" bw="5" slack="5"/>
<pin id="565" dir="0" index="2" bw="1" slack="3"/>
<pin id="566" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln30_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="0"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/11 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln32_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/11 "/>
</bind>
</comp>

<comp id="579" class="1004" name="cnt_1_load_load_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_1_load/11 "/>
</bind>
</comp>

<comp id="583" class="1004" name="xor_ln33_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="3"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33/11 "/>
</bind>
</comp>

<comp id="588" class="1004" name="store_ln33_store_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/11 "/>
</bind>
</comp>

<comp id="594" class="1004" name="xor_ln34_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/11 "/>
</bind>
</comp>

<comp id="600" class="1004" name="store_ln34_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/11 "/>
</bind>
</comp>

<comp id="606" class="1004" name="imf1_o_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="18" slack="0"/>
<pin id="608" dir="0" index="1" bw="35" slack="1"/>
<pin id="609" dir="0" index="2" bw="6" slack="0"/>
<pin id="610" dir="0" index="3" bw="7" slack="0"/>
<pin id="611" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="imf1_o/11 "/>
</bind>
</comp>

<comp id="616" class="1004" name="inc_6_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="0" index="2" bw="5" slack="3"/>
<pin id="620" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inc_6/11 "/>
</bind>
</comp>

<comp id="622" class="1004" name="store_ln42_store_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="5" slack="0"/>
<pin id="624" dir="0" index="1" bw="5" slack="0"/>
<pin id="625" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/11 "/>
</bind>
</comp>

<comp id="628" class="1007" name="grp_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="18" slack="0"/>
<pin id="630" dir="0" index="1" bw="18" slack="0"/>
<pin id="631" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="635" class="1007" name="grp_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="18" slack="0"/>
<pin id="637" dir="0" index="1" bw="18" slack="0"/>
<pin id="638" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m_2/8 "/>
</bind>
</comp>

<comp id="642" class="1005" name="freq_read_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="13"/>
<pin id="644" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="freq_read "/>
</bind>
</comp>

<comp id="647" class="1005" name="i_load_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="6" slack="2"/>
<pin id="649" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="i_load "/>
</bind>
</comp>

<comp id="658" class="1005" name="c_addr_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="6" slack="1"/>
<pin id="660" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="663" class="1005" name="c_load_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="18" slack="1"/>
<pin id="665" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="668" class="1005" name="inc_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="3"/>
<pin id="670" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="inc "/>
</bind>
</comp>

<comp id="673" class="1005" name="ch_load_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="3"/>
<pin id="675" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="ch_load "/>
</bind>
</comp>

<comp id="679" class="1005" name="shift_reg_p_addr_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="7" slack="1"/>
<pin id="681" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_p_addr "/>
</bind>
</comp>

<comp id="684" class="1005" name="sext_ln16_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="36" slack="1"/>
<pin id="686" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16 "/>
</bind>
</comp>

<comp id="689" class="1005" name="sext_ln16_1_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="36" slack="1"/>
<pin id="691" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_1 "/>
</bind>
</comp>

<comp id="694" class="1005" name="shift_reg_p_load_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="38" slack="1"/>
<pin id="696" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_p_load "/>
</bind>
</comp>

<comp id="699" class="1005" name="m_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="36" slack="1"/>
<pin id="701" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="704" class="1005" name="trunc_ln18_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="35" slack="1"/>
<pin id="706" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="709" class="1005" name="icmp_ln21_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="1"/>
<pin id="711" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="714" class="1005" name="acc_1_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="38" slack="1"/>
<pin id="716" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="acc_1 "/>
</bind>
</comp>

<comp id="719" class="1005" name="add_ln21_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="35" slack="1"/>
<pin id="721" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="724" class="1005" name="i_4_load_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="5" slack="2"/>
<pin id="726" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="i_4_load "/>
</bind>
</comp>

<comp id="735" class="1005" name="c_2_addr_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="5" slack="1"/>
<pin id="737" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_2_addr "/>
</bind>
</comp>

<comp id="740" class="1005" name="c_2_load_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="18" slack="1"/>
<pin id="742" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="c_2_load "/>
</bind>
</comp>

<comp id="745" class="1005" name="inc_5_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="5" slack="3"/>
<pin id="747" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="inc_5 "/>
</bind>
</comp>

<comp id="750" class="1005" name="ch_3_load_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="3"/>
<pin id="752" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="ch_3_load "/>
</bind>
</comp>

<comp id="756" class="1005" name="shift_reg_p_2_addr_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="6" slack="1"/>
<pin id="758" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_p_2_addr "/>
</bind>
</comp>

<comp id="761" class="1005" name="sext_ln26_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="36" slack="1"/>
<pin id="763" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="766" class="1005" name="sext_ln26_1_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="36" slack="1"/>
<pin id="768" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_1 "/>
</bind>
</comp>

<comp id="771" class="1005" name="shift_reg_p_2_load_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="38" slack="1"/>
<pin id="773" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_p_2_load "/>
</bind>
</comp>

<comp id="776" class="1005" name="m_2_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="36" slack="1"/>
<pin id="778" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="781" class="1005" name="trunc_ln27_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="35" slack="1"/>
<pin id="783" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="786" class="1005" name="icmp_ln28_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="1"/>
<pin id="788" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="791" class="1005" name="sum_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="38" slack="1"/>
<pin id="793" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="796" class="1005" name="add_ln27_1_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="35" slack="1"/>
<pin id="798" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_1 "/>
</bind>
</comp>

<comp id="801" class="1005" name="imf1_o_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="18" slack="1"/>
<pin id="803" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="imf1_o "/>
</bind>
</comp>

<comp id="806" class="1005" name="imf2_o_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="18" slack="1"/>
<pin id="808" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="imf2_o "/>
</bind>
</comp>

<comp id="811" class="1005" name="imf3_o_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="18" slack="1"/>
<pin id="813" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="imf3_o "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="132"><net_src comp="84" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="86" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="90" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="90" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="90" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="166" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="90" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="90" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="90" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="200" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="220"><net_src comp="124" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="208" pin=4"/></net>

<net id="224"><net_src comp="54" pin="0"/><net_sink comp="208" pin=5"/></net>

<net id="225"><net_src comp="56" pin="0"/><net_sink comp="208" pin=6"/></net>

<net id="226"><net_src comp="58" pin="0"/><net_sink comp="208" pin=7"/></net>

<net id="227"><net_src comp="60" pin="0"/><net_sink comp="208" pin=8"/></net>

<net id="228"><net_src comp="62" pin="0"/><net_sink comp="208" pin=9"/></net>

<net id="243"><net_src comp="126" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="229" pin=4"/></net>

<net id="246"><net_src comp="64" pin="0"/><net_sink comp="229" pin=5"/></net>

<net id="247"><net_src comp="66" pin="0"/><net_sink comp="229" pin=6"/></net>

<net id="248"><net_src comp="68" pin="0"/><net_sink comp="229" pin=7"/></net>

<net id="249"><net_src comp="70" pin="0"/><net_sink comp="229" pin=8"/></net>

<net id="250"><net_src comp="72" pin="0"/><net_sink comp="229" pin=9"/></net>

<net id="251"><net_src comp="74" pin="0"/><net_sink comp="229" pin=10"/></net>

<net id="252"><net_src comp="76" pin="0"/><net_sink comp="229" pin=11"/></net>

<net id="264"><net_src comp="253" pin="9"/><net_sink comp="208" pin=1"/></net>

<net id="265"><net_src comp="122" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="253" pin=4"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="253" pin=5"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="253" pin=6"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="253" pin=7"/></net>

<net id="272"><net_src comp="46" pin="0"/><net_sink comp="253" pin=8"/></net>

<net id="276"><net_src comp="8" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="88" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="134" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="10" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="273" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="298"><net_src comp="92" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="10" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="16" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="94" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="294" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="303" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="326"><net_src comp="299" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="14" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="96" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="98" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="330" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="100" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="334" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="339" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="344" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="330" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="102" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="381"><net_src comp="368" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="375" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="368" pin="3"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="378" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="94" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="393" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="408"><net_src comp="104" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="14" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="100" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="410" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="16" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="106" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="108" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="429"><net_src comp="110" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="435"><net_src comp="88" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="8" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="20" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="112" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="421" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="22" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="442" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="467"><net_src comp="114" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="22" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="28" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="116" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="463" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="472" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="495"><net_src comp="468" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="502"><net_src comp="26" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="118" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="120" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="499" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="100" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="503" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="508" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="513" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="499" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="102" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="550"><net_src comp="537" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="544" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="537" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="547" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="567"><net_src comp="116" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="562" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="577"><net_src comp="104" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="26" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="32" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="583" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="28" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="579" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="100" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="32" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="612"><net_src comp="106" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="108" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="614"><net_src comp="110" pin="0"/><net_sink comp="606" pin=3"/></net>

<net id="615"><net_src comp="606" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="621"><net_src comp="112" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="616" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="20" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="323" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="320" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="634"><net_src comp="628" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="639"><net_src comp="489" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="492" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="641"><net_src comp="635" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="645"><net_src comp="128" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="650"><net_src comp="273" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="653"><net_src comp="647" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="654"><net_src comp="647" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="661"><net_src comp="140" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="666"><net_src comp="147" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="671"><net_src comp="294" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="676"><net_src comp="303" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="682"><net_src comp="153" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="687"><net_src comp="320" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="692"><net_src comp="323" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="697"><net_src comp="160" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="702"><net_src comp="628" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="707"><net_src comp="327" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="712"><net_src comp="334" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="717"><net_src comp="382" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="722"><net_src comp="388" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="727"><net_src comp="442" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="731"><net_src comp="724" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="738"><net_src comp="174" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="743"><net_src comp="181" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="748"><net_src comp="463" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="753"><net_src comp="472" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="759"><net_src comp="187" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="764"><net_src comp="489" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="769"><net_src comp="492" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="774"><net_src comp="194" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="779"><net_src comp="635" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="784"><net_src comp="496" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="789"><net_src comp="503" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="794"><net_src comp="551" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="799"><net_src comp="557" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="804"><net_src comp="606" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="809"><net_src comp="253" pin="9"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="814"><net_src comp="208" pin="10"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="229" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout_i | {14 15 }
	Port: dout_q | {14 15 }
	Port: i | {6 }
	Port: in_r | {1 }
	Port: init | {6 }
	Port: ch | {6 }
	Port: shift_reg_p | {6 }
	Port: i_4 | {11 }
	Port: in_3 | {6 }
	Port: init_4 | {11 }
	Port: ch_3 | {11 }
	Port: shift_reg_p_2 | {11 }
	Port: cnt_1 | {11 }
	Port: i_3 | {11 12 }
	Port: in_2 | {11 12 }
	Port: init_3 | {11 12 }
	Port: ch_2 | {11 12 }
	Port: shift_reg_p_1 | {11 12 }
	Port: cnt | {11 12 }
	Port: i_2 | {12 13 }
	Port: in_1 | {12 13 }
	Port: j | {12 13 }
	Port: init_2 | {12 13 }
	Port: shift_reg_p0 | {12 13 }
	Port: shift_reg_p1 | {12 13 }
	Port: i_1 | {14 15 }
	Port: init_1 | {14 15 }
	Port: ch_1 | {14 15 }
	Port: index | {14 15 }
	Port: DI_cache | {14 15 }
	Port: acc | {14 15 }
 - Input state : 
	Port: duc : din_i | {1 }
	Port: duc : freq | {1 }
	Port: duc : i | {1 }
	Port: duc : in_r | {3 }
	Port: duc : c | {1 2 }
	Port: duc : init | {5 }
	Port: duc : ch | {3 }
	Port: duc : shift_reg_p | {3 4 }
	Port: duc : i_4 | {6 }
	Port: duc : in_3 | {8 }
	Port: duc : c_2 | {6 7 }
	Port: duc : init_4 | {10 }
	Port: duc : ch_3 | {8 }
	Port: duc : shift_reg_p_2 | {8 9 }
	Port: duc : cnt_1 | {11 }
	Port: duc : i_3 | {11 12 }
	Port: duc : in_2 | {11 12 }
	Port: duc : c_1 | {11 12 }
	Port: duc : init_3 | {11 12 }
	Port: duc : ch_2 | {11 12 }
	Port: duc : shift_reg_p_1 | {11 12 }
	Port: duc : cnt | {11 12 }
	Port: duc : i_2 | {12 13 }
	Port: duc : in_1 | {12 13 }
	Port: duc : j | {12 13 }
	Port: duc : c_5_0 | {12 13 }
	Port: duc : init_2 | {12 13 }
	Port: duc : shift_reg_p0 | {12 13 }
	Port: duc : c_5_1 | {12 13 }
	Port: duc : shift_reg_p1 | {12 13 }
	Port: duc : i_1 | {14 15 }
	Port: duc : init_1 | {14 15 }
	Port: duc : ch_1 | {14 15 }
	Port: duc : index | {14 15 }
	Port: duc : DI_cache | {14 15 }
	Port: duc : acc | {14 15 }
	Port: duc : dds_table | {14 15 }
  - Chain level:
	State 1
		icmp_ln18 : 1
		br_ln18 : 2
		zext_ln21 : 1
		c_addr : 2
		c_load : 3
	State 2
	State 3
		tmp_7 : 1
		zext_ln21_1 : 2
		shift_reg_p_addr : 3
		shift_reg_p_load : 4
		sext_ln16_1 : 1
		m : 2
	State 4
		trunc_ln18 : 1
	State 5
		xor_ln21 : 1
		or_ln21 : 1
		and_ln21 : 1
		or_ln21_1 : 1
		select_ln21 : 1
		trunc_ln18_1 : 2
		acc_1 : 2
		add_ln21 : 3
	State 6
		zext_ln23 : 1
		shift_reg_p_addr_1 : 2
		store_ln23 : 3
		store_ln33 : 1
		icmp_ln22 : 1
		br_ln22 : 2
		store_ln23 : 1
		zext_ln28 : 1
		c_2_addr : 2
		c_2_load : 3
	State 7
	State 8
		tmp_9 : 1
		zext_ln28_1 : 2
		shift_reg_p_2_addr : 3
		shift_reg_p_2_load : 4
		sext_ln26_1 : 1
		m_2 : 2
	State 9
		trunc_ln27 : 1
	State 10
		xor_ln28 : 1
		or_ln28 : 1
		and_ln28 : 1
		or_ln28_1 : 1
		select_ln28 : 1
		trunc_ln27_1 : 2
		sum : 2
		add_ln27_1 : 3
	State 11
		zext_ln30 : 1
		shift_reg_p_2_addr_1 : 2
		store_ln30 : 3
		xor_ln33 : 1
		store_ln33 : 1
		xor_ln34 : 1
		store_ln34 : 1
		store_ln42 : 1
		imf2_o : 1
	State 12
		imf3_o : 1
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|          |     grp_imf3_fu_208    |    1    |  4.526  |   362   |   490   |
|   call   |    grp_mixer_fu_229    |    3    |  4.581  |   274   |   191   |
|          |     grp_imf2_fu_253    |    1    |  2.999  |   219   |   237   |
|----------|------------------------|---------|---------|---------|---------|
|          |       inc_fu_294       |    0    |    0    |    0    |    15   |
|          |      acc_1_fu_382      |    0    |    0    |    0    |    45   |
|    add   |     add_ln21_fu_388    |    0    |    0    |    0    |    42   |
|          |      inc_5_fu_463      |    0    |    0    |    0    |    15   |
|          |       sum_fu_551       |    0    |    0    |    0    |    45   |
|          |    add_ln27_1_fu_557   |    0    |    0    |    0    |    42   |
|----------|------------------------|---------|---------|---------|---------|
|          |   select_ln21_fu_368   |    0    |    0    |    0    |    38   |
|  select  |      inc_4_fu_430      |    0    |    0    |    0    |    6    |
|          |   select_ln28_fu_537   |    0    |    0    |    0    |    38   |
|          |      inc_6_fu_616      |    0    |    0    |    0    |    5    |
|----------|------------------------|---------|---------|---------|---------|
|          |    icmp_ln18_fu_277    |    0    |    0    |    0    |    11   |
|          |    icmp_ln21_fu_334    |    0    |    0    |    0    |    11   |
|   icmp   |   icmp_ln21_1_fu_339   |    0    |    0    |    0    |    11   |
|          |    icmp_ln22_fu_446    |    0    |    0    |    0    |    11   |
|          |    icmp_ln28_fu_503    |    0    |    0    |    0    |    11   |
|          |   icmp_ln28_1_fu_508   |    0    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|---------|
|          |     xor_ln21_fu_344    |    0    |    0    |    0    |    2    |
|          |     xor_ln26_fu_410    |    0    |    0    |    0    |    2    |
|    xor   |     xor_ln28_fu_513    |    0    |    0    |    0    |    2    |
|          |     xor_ln33_fu_583    |    0    |    0    |    0    |    2    |
|          |     xor_ln34_fu_594    |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|          |     or_ln21_fu_350     |    0    |    0    |    0    |    2    |
|    or    |    or_ln21_1_fu_362    |    0    |    0    |    0    |    2    |
|          |     or_ln28_fu_519     |    0    |    0    |    0    |    2    |
|          |    or_ln28_1_fu_531    |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|    and   |     and_ln21_fu_356    |    0    |    0    |    0    |    2    |
|          |     and_ln28_fu_525    |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|    mul   |       grp_fu_628       |    1    |    0    |    0    |    0    |
|          |       grp_fu_635       |    1    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   read   |  freq_read_read_fu_128 |    0    |    0    |    0    |    0    |
|          | din_i_read_read_fu_134 |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    zext_ln21_fu_289    |    0    |    0    |    0    |    0    |
|          |   zext_ln21_1_fu_315   |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln23_fu_399    |    0    |    0    |    0    |    0    |
|          |    zext_ln28_fu_458    |    0    |    0    |    0    |    0    |
|          |   zext_ln28_1_fu_484   |    0    |    0    |    0    |    0    |
|          |    zext_ln30_fu_568    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_7_fu_307      |    0    |    0    |    0    |    0    |
|bitconcatenate|       tmp_fu_393       |    0    |    0    |    0    |    0    |
|          |      tmp_9_fu_476      |    0    |    0    |    0    |    0    |
|          |      tmp_8_fu_562      |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    sext_ln16_fu_320    |    0    |    0    |    0    |    0    |
|          |   sext_ln16_1_fu_323   |    0    |    0    |    0    |    0    |
|   sext   |    sext_ln17_fu_375    |    0    |    0    |    0    |    0    |
|          |    sext_ln26_fu_489    |    0    |    0    |    0    |    0    |
|          |   sext_ln26_1_fu_492   |    0    |    0    |    0    |    0    |
|          |    sext_ln27_fu_544    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    trunc_ln18_fu_327   |    0    |    0    |    0    |    0    |
|   trunc  |   trunc_ln18_1_fu_378  |    0    |    0    |    0    |    0    |
|          |    trunc_ln27_fu_496   |    0    |    0    |    0    |    0    |
|          |   trunc_ln27_1_fu_547  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|partselect|      srrc_o_fu_421     |    0    |    0    |    0    |    0    |
|          |      imf1_o_fu_606     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    7    |  12.106 |   855   |   1297  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|   DI_cache  |    0   |   36   |    5   |    0   |
|      c      |    0   |   18   |   14   |    -   |
|     c_1     |    0   |   18   |    4   |    -   |
|     c_2     |    0   |   18   |    7   |    -   |
|    c_5_0    |    0   |   18   |    2   |    -   |
|    c_5_1    |    0   |    1   |    1   |    -   |
|  dds_table  |    0   |   32   |    8   |    -   |
| shift_reg_p |    2   |    0   |    0   |    0   |
| shift_reg_p0|    0   |   76   |    8   |    0   |
| shift_reg_p1|    0   |   76   |    8   |    0   |
|shift_reg_p_1|    0   |   76   |   16   |    0   |
|shift_reg_p_2|    2   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    4   |   369  |   73   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       acc_1_reg_714      |   38   |
|     add_ln21_reg_719     |   35   |
|    add_ln27_1_reg_796    |   35   |
|     c_2_addr_reg_735     |    5   |
|     c_2_load_reg_740     |   18   |
|      c_addr_reg_658      |    6   |
|      c_load_reg_663      |   18   |
|     ch_3_load_reg_750    |    1   |
|      ch_load_reg_673     |    1   |
|     freq_read_reg_642    |   16   |
|     i_4_load_reg_724     |    5   |
|      i_load_reg_647      |    6   |
|     icmp_ln21_reg_709    |    1   |
|     icmp_ln28_reg_786    |    1   |
|      imf1_o_reg_801      |   18   |
|      imf2_o_reg_806      |   18   |
|      imf3_o_reg_811      |   18   |
|       inc_5_reg_745      |    5   |
|        inc_reg_668       |    6   |
|        m_2_reg_776       |   36   |
|         m_reg_699        |   36   |
|    sext_ln16_1_reg_689   |   36   |
|     sext_ln16_reg_684    |   36   |
|    sext_ln26_1_reg_766   |   36   |
|     sext_ln26_reg_761    |   36   |
|shift_reg_p_2_addr_reg_756|    6   |
|shift_reg_p_2_load_reg_771|   38   |
| shift_reg_p_addr_reg_679 |    7   |
| shift_reg_p_load_reg_694 |   38   |
|        sum_reg_791       |   38   |
|    trunc_ln18_reg_704    |   35   |
|    trunc_ln27_reg_781    |   35   |
+--------------------------+--------+
|           Total          |   664  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_147 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_160 |  p0  |   3  |   7  |   21   ||    15   |
| grp_access_fu_181 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_194 |  p0  |   3  |   6  |   18   ||    15   |
|  grp_imf3_fu_208  |  p1  |   2  |  18  |   36   ||    9    |
|  grp_imf2_fu_253  |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_628    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_628    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_635    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_635    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   277  ||   7.47  ||   102   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |   12   |   855  |  1297  |    -   |
|   Memory  |    4   |    -   |    -   |   369  |   73   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   102  |    -   |
|  Register |    -   |    -   |    -   |   664  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |    7   |   19   |  1888  |  1472  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
