// Seed: 3724493564
module module_0 (
    input uwire id_0,
    input tri id_1,
    input supply1 id_2,
    output wor id_3,
    input wire id_4
);
  assign id_3 = id_4;
endmodule
module module_1 #(
    parameter id_6 = 32'd16
) (
    input wire id_0,
    input uwire id_1,
    input supply0 id_2,
    output tri0 id_3,
    input supply0 id_4
);
  logic [-1 : 1  ==  (  1  )] _id_6;
  ;
  wire [{  1  ,  1 'd0 } : id_6] id_7 = id_0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3,
      id_0
  );
  assign modCall_1.id_4 = 0;
  tri1 id_8 = $clog2(62);
  ;
  wand id_9 = -1 == id_8;
  assign id_8 = -1'b0;
endmodule : SymbolIdentifier
