<stg><name>C_IO_L2_in_5_x1</name>


<trans_list>

<trans id="412" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln18373" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="2" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln18373" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="2" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_586" val="0"/>
<literal name="icmp_ln886_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="3" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_3" val="1"/>
<literal name="or_ln18373" val="0"/>
</and_exp><and_exp><literal name="tmp_586" val="1"/>
<literal name="or_ln18373" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_3" val="1"/>
<literal name="or_ln18373" val="1"/>
</and_exp><and_exp><literal name="tmp_586" val="1"/>
<literal name="or_ln18373" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="0"/>
<literal name="icmp_ln890_1012" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="1"/>
<literal name="icmp_ln890_1011" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="1"/>
<literal name="icmp_ln890_1011" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18385" val="0"/>
<literal name="icmp_ln890_1012" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1024" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1024" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1023" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="7" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1023" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="10" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="12" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="13" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18373" val="0"/>
<literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="or_ln18373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="14" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18373" val="1"/>
<literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="or_ln18373" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="0"/>
<literal name="icmp_ln890_1010" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="15" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="1"/>
<literal name="icmp_ln890_1009" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="1"/>
<literal name="icmp_ln890_1009" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18459" val="0"/>
<literal name="icmp_ln890_1010" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1022" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="16" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1022" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="17" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1021" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="18" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1021" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="21" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="23" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="25" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="27" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_5_x1126, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_6_x123, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_5_x122, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_5_x1126, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_6_x123, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_5_x122, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="512" op_0_bw="64">
<![CDATA[
:6 %local_C_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_ping_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="512" op_0_bw="64">
<![CDATA[
:7 %local_C_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_pong_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:8 %specmemcore_ln18363 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_ping_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18363"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:9 %specmemcore_ln18364 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_pong_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18364"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln18373 = br void

]]></Node>
<StgValue><ssdm name="br_ln18373"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten205 = phi i5 0, void, i5 %add_ln890_133, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="indvar_flatten205"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %c1_V = phi i3 0, void, i3 %add_ln691_1035, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:3 %arb_5 = phi i1 0, void, i1 %arb, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="arb_5"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %add_ln890_133 = add i5 %indvar_flatten205, i5 1

]]></Node>
<StgValue><ssdm name="add_ln890_133"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5 %icmp_ln890 = icmp_eq  i5 %indvar_flatten205, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln890 = br i1 %icmp_ln890, void %.split66, void %.preheader71.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split66:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_1_C_IO_L2_in_5_x1_loop_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split66:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split66:2 %icmp_ln890401 = icmp_eq  i3 %c1_V, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln890401"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split66:3 %select_ln18373 = select i1 %icmp_ln890401, i3 0, i3 %c1_V

]]></Node>
<StgValue><ssdm name="select_ln18373"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split66:4 %or_ln18373 = or i1 %icmp_ln890401, i1 %intra_trans_en

]]></Node>
<StgValue><ssdm name="or_ln18373"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split66:5 %xor_ln18373 = xor i1 %icmp_ln890401, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18373"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split66:6 %and_ln18373 = and i1 %arb_5, i1 %xor_ln18373

]]></Node>
<StgValue><ssdm name="and_ln18373"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split66:7 %specloopname_ln18374 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1380

]]></Node>
<StgValue><ssdm name="specloopname_ln18374"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split66:8 %p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln18373, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split66:9 %add_i_i780_cast = sub i6 41, i6 %p_shl

]]></Node>
<StgValue><ssdm name="add_i_i780_cast"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split66:10 %br_ln18378 = br i1 %and_ln18373, void %.preheader15.preheader, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln18378"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln18373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:0 %br_ln18380 = br void %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln18380"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln18373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0 %br_ln18454 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln18454"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
.preheader71.preheader.preheader:0 %br_ln18546 = br void %.preheader71.preheader

]]></Node>
<StgValue><ssdm name="br_ln18546"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader15:0 %c3_25 = phi i4 %c3_27, void %.loopexit1216, i4 5, void %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="c3_25"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader15:1 %tmp_586 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3_25, i32 3

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:2 %br_ln18380 = br i1 %tmp_586, void %.split49, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18380"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split49:0 %speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1616"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split49:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_978

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="4">
<![CDATA[
.split49:2 %zext_ln886_3 = zext i4 %c3_25

]]></Node>
<StgValue><ssdm name="zext_ln886_3"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split49:3 %icmp_ln886_3 = icmp_ugt  i6 %zext_ln886_3, i6 %add_i_i780_cast

]]></Node>
<StgValue><ssdm name="icmp_ln886_3"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split49:4 %br_ln18382 = br i1 %icmp_ln886_3, void, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18382"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_586" val="0"/>
<literal name="icmp_ln886_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %icmp_ln18385 = icmp_eq  i4 %c3_25, i4 5

]]></Node>
<StgValue><ssdm name="icmp_ln18385"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_586" val="0"/>
<literal name="icmp_ln886_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln18385 = br i1 %icmp_ln18385, void %.preheader12.preheader, void %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="br_ln18385"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_586" val="0"/>
<literal name="icmp_ln886_3" val="0"/>
<literal name="icmp_ln18385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0 %br_ln890 = br void %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_586" val="0"/>
<literal name="icmp_ln886_3" val="0"/>
<literal name="icmp_ln18385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0 %br_ln18395 = br void %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln18395"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_3" val="1"/>
</and_exp><and_exp><literal name="tmp_586" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:0 %br_ln18420 = br i1 %or_ln18373, void %.loopexit1220, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln18420"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_3" val="1"/>
<literal name="or_ln18373" val="1"/>
</and_exp><and_exp><literal name="tmp_586" val="1"/>
<literal name="or_ln18373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader.preheader:0 %br_ln18428 = br void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln18428"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader12:0 %c4_V_11 = phi i4 %add_ln691_1042, void, i4 0, void %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="c4_V_11"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:1 %add_ln691_1042 = add i4 %c4_V_11, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1042"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:2 %icmp_ln890_1012 = icmp_eq  i4 %c4_V_11, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1012"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:4 %br_ln18400 = br i1 %icmp_ln890_1012, void %.split43, void %.loopexit1216.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18400"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="0"/>
<literal name="icmp_ln890_1012" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split43:0 %specloopname_ln18400 = specloopname void @_ssdm_op_SpecLoopName, void @empty_995

]]></Node>
<StgValue><ssdm name="specloopname_ln18400"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="0"/>
<literal name="icmp_ln890_1012" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.split43:1 %br_ln18402 = br void

]]></Node>
<StgValue><ssdm name="br_ln18402"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="0"/>
<literal name="icmp_ln890_1012" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216.loopexit:0 %br_ln0 = br void %.loopexit1216

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader13:0 %c4_V_10 = phi i4 %add_ln691_1040, void, i4 0, void %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="c4_V_10"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:1 %add_ln691_1040 = add i4 %c4_V_10, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1040"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="4">
<![CDATA[
.preheader13:2 %trunc_ln18395 = trunc i4 %c4_V_10

]]></Node>
<StgValue><ssdm name="trunc_ln18395"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader13:3 %tmp_635_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18395, i4 0

]]></Node>
<StgValue><ssdm name="tmp_635_cast"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:4 %icmp_ln890_1011 = icmp_eq  i4 %c4_V_10, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1011"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:6 %br_ln18386 = br i1 %icmp_ln890_1011, void %.split47, void %.loopexit1216.loopexit453

]]></Node>
<StgValue><ssdm name="br_ln18386"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="1"/>
<literal name="icmp_ln890_1011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split47:0 %specloopname_ln18386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1417

]]></Node>
<StgValue><ssdm name="specloopname_ln18386"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="1"/>
<literal name="icmp_ln890_1011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
.split47:1 %br_ln18388 = br void

]]></Node>
<StgValue><ssdm name="br_ln18388"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="1"/>
<literal name="icmp_ln890_1011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216.loopexit453:0 %br_ln0 = br void %.loopexit1216

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="1"/>
<literal name="icmp_ln890_1011" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18385" val="0"/>
<literal name="icmp_ln890_1012" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit1216:0 %c3_27 = add i4 %c3_25, i4 1

]]></Node>
<StgValue><ssdm name="c3_27"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18385" val="1"/>
<literal name="icmp_ln890_1011" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18385" val="0"/>
<literal name="icmp_ln890_1012" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216:1 %br_ln0 = br void %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_59 = phi i5 %add_ln691_1043, void %.split41, i5 0, void %.split43

]]></Node>
<StgValue><ssdm name="c5_V_59"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1043 = add i5 %c5_V_59, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1043"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1024 = icmp_eq  i5 %c5_V_59, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1024"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln18402 = br i1 %icmp_ln890_1024, void %.split41, void

]]></Node>
<StgValue><ssdm name="br_ln18402"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1024" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:0 %specloopname_ln18402 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1410

]]></Node>
<StgValue><ssdm name="specloopname_ln18402"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split41:1 %tmp_592 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split41:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_6_x123, i512 %tmp_592

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.split41:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_58 = phi i5 %add_ln691_1041, void %.split45, i5 0, void %.split47

]]></Node>
<StgValue><ssdm name="c5_V_58"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1041 = add i5 %c5_V_58, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1041"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="5">
<![CDATA[
:2 %zext_ln18395 = zext i5 %c5_V_58

]]></Node>
<StgValue><ssdm name="zext_ln18395"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln18395 = add i7 %tmp_635_cast, i7 %zext_ln18395

]]></Node>
<StgValue><ssdm name="add_ln18395"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln18395_1 = zext i7 %add_ln18395

]]></Node>
<StgValue><ssdm name="zext_ln18395_1"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_C_pong_V_addr = getelementptr i512 %local_C_pong_V, i64 0, i64 %zext_ln18395_1

]]></Node>
<StgValue><ssdm name="local_C_pong_V_addr"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1023 = icmp_eq  i5 %c5_V_58, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1023"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln18388 = br i1 %icmp_ln890_1023, void %.split45, void

]]></Node>
<StgValue><ssdm name="br_ln18388"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1023" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split45:0 %specloopname_ln18388 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1418

]]></Node>
<StgValue><ssdm name="specloopname_ln18388"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split45:1 %tmp_591 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
.split45:2 %store_ln18395 = store i512 %tmp_591, i7 %local_C_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln18395"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.split45:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
.preheader10.preheader:0 %indvar_flatten94 = phi i21 %add_ln18421, void %.preheader10, i21 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten94"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader10.preheader:1 %indvar_flatten52 = phi i15 %select_ln890_120, void %.preheader10, i15 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten52"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader10.preheader:2 %indvar_flatten18 = phi i14 %select_ln890_119, void %.preheader10, i14 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten18"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader10.preheader:3 %c6_V_74 = phi i6 %select_ln890_115, void %.preheader10, i6 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_74"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader10.preheader:4 %indvar_flatten = phi i9 %select_ln890_118, void %.preheader10, i9 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader10.preheader:5 %c7_V_72 = phi i4 %select_ln890_117, void %.preheader10, i4 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_72"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader10.preheader:6 %c8_V_4 = phi i5 %select_ln691_4, void %.preheader10, i5 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V_4"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader10.preheader:7 %add_ln18421 = add i21 %indvar_flatten94, i21 1

]]></Node>
<StgValue><ssdm name="add_ln18421"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10.preheader:8 %div_i_i1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_74, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i1"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="6">
<![CDATA[
.preheader10.preheader:9 %empty = trunc i6 %c6_V_74

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="4">
<![CDATA[
.preheader10.preheader:10 %empty_2435 = trunc i4 %c7_V_72

]]></Node>
<StgValue><ssdm name="empty_2435"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader10.preheader:12 %icmp_ln18421 = icmp_eq  i21 %indvar_flatten94, i21 1048576

]]></Node>
<StgValue><ssdm name="icmp_ln18421"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10.preheader:13 %br_ln18421 = br i1 %icmp_ln18421, void %.preheader10, void %.loopexit1220.loopexit452

]]></Node>
<StgValue><ssdm name="br_ln18421"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader10:2 %icmp_ln890_1017 = icmp_eq  i15 %indvar_flatten52, i15 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1017"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:3 %xor_ln18421 = xor i1 %icmp_ln890_1017, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18421"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:4 %and_ln18421 = and i1 %empty, i1 %xor_ln18421

]]></Node>
<StgValue><ssdm name="and_ln18421"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:5 %icmp_ln890_1018 = icmp_eq  i5 %c8_V_4, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1018"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:6 %and_ln18421_1 = and i1 %icmp_ln890_1018, i1 %xor_ln18421

]]></Node>
<StgValue><ssdm name="and_ln18421_1"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10:7 %icmp_ln890_1019 = icmp_eq  i9 %indvar_flatten, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1019"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:8 %and_ln18421_2 = and i1 %icmp_ln890_1019, i1 %xor_ln18421

]]></Node>
<StgValue><ssdm name="and_ln18421_2"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:9 %icmp_ln890_1020 = icmp_eq  i14 %indvar_flatten18, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1020"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:10 %and_ln18421_3 = and i1 %icmp_ln890_1020, i1 %xor_ln18421

]]></Node>
<StgValue><ssdm name="and_ln18421_3"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:12 %or_ln18427 = or i1 %and_ln18421_3, i1 %icmp_ln890_1017

]]></Node>
<StgValue><ssdm name="or_ln18427"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader10:13 %select_ln18427 = select i1 %or_ln18427, i6 0, i6 %c6_V_74

]]></Node>
<StgValue><ssdm name="select_ln18427"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:14 %xor_ln18427 = xor i1 %icmp_ln890_1020, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18427"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:15 %or_ln18427_1 = or i1 %icmp_ln890_1017, i1 %xor_ln18427

]]></Node>
<StgValue><ssdm name="or_ln18427_1"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:16 %and_ln18427 = and i1 %and_ln18421, i1 %or_ln18427_1

]]></Node>
<StgValue><ssdm name="and_ln18427"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:18 %and_ln18427_1 = and i1 %and_ln18421_1, i1 %or_ln18427_1

]]></Node>
<StgValue><ssdm name="and_ln18427_1"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:19 %and_ln18427_2 = and i1 %and_ln18421_2, i1 %or_ln18427_1

]]></Node>
<StgValue><ssdm name="and_ln18427_2"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10:20 %add_ln691_1032 = add i6 %select_ln18427, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1032"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:22 %or_ln18428 = or i1 %and_ln18427_2, i1 %and_ln18421_3

]]></Node>
<StgValue><ssdm name="or_ln18428"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:23 %or_ln18428_1 = or i1 %or_ln18428, i1 %icmp_ln890_1017

]]></Node>
<StgValue><ssdm name="or_ln18428_1"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader10:24 %select_ln18428 = select i1 %or_ln18428_1, i4 0, i4 %c7_V_72

]]></Node>
<StgValue><ssdm name="select_ln18428"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10:25 %div_i_i639_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1032, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i639_mid1"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="6">
<![CDATA[
.preheader10:27 %empty_2436 = trunc i6 %add_ln691_1032

]]></Node>
<StgValue><ssdm name="empty_2436"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader10:28 %select_ln18428_1 = select i1 %and_ln18427_2, i1 %empty_2436, i1 %and_ln18427

]]></Node>
<StgValue><ssdm name="select_ln18428_1"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:30 %xor_ln18428 = xor i1 %and_ln18427_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18428"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:31 %and_ln18428 = and i1 %and_ln18427_1, i1 %xor_ln18428

]]></Node>
<StgValue><ssdm name="and_ln18428"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader10:32 %select_ln890_115 = select i1 %and_ln18427_2, i6 %add_ln691_1032, i6 %select_ln18427

]]></Node>
<StgValue><ssdm name="select_ln890_115"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:50 %add_ln691_1034 = add i5 %c8_V_4, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1034"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10:54 %add_ln890_130 = add i9 %indvar_flatten, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890_130"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader10:55 %select_ln890_118 = select i1 %or_ln18428_1, i9 1, i9 %add_ln890_130

]]></Node>
<StgValue><ssdm name="select_ln890_118"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:56 %add_ln890_131 = add i14 %indvar_flatten18, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_131"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader10:58 %add_ln890_132 = add i15 %indvar_flatten52, i15 1

]]></Node>
<StgValue><ssdm name="add_ln890_132"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader10:59 %select_ln890_120 = select i1 %icmp_ln890_1017, i15 1, i15 %add_ln890_132

]]></Node>
<StgValue><ssdm name="select_ln890_120"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18427" val="0"/>
<literal name="and_ln18427_2" val="0"/>
<literal name="and_ln18428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader10.preheader:11 %tmp_629_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_2435, i4 %div_i_i1

]]></Node>
<StgValue><ssdm name="tmp_629_cast"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
<literal name="and_ln18427_2" val="0"/>
<literal name="and_ln18428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader10:17 %select_ln18427_1 = select i1 %or_ln18427, i7 0, i7 %tmp_629_cast

]]></Node>
<StgValue><ssdm name="select_ln18427_1"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
<literal name="and_ln18427_2" val="1"/>
<literal name="and_ln18428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="4">
<![CDATA[
.preheader10:26 %zext_ln18428 = zext i4 %div_i_i639_mid1

]]></Node>
<StgValue><ssdm name="zext_ln18428"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
<literal name="and_ln18428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader10:29 %select_ln18428_2 = select i1 %and_ln18427_2, i7 %zext_ln18428, i7 %select_ln18427_1

]]></Node>
<StgValue><ssdm name="select_ln18428_2"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader10:33 %add_ln691_1033 = add i4 %select_ln18428, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1033"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
<literal name="and_ln18427_2" val="0"/>
<literal name="and_ln18428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader10:35 %select_ln18427_2 = select i1 %or_ln18427, i4 0, i4 %div_i_i1

]]></Node>
<StgValue><ssdm name="select_ln18427_2"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
<literal name="and_ln18428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader10:36 %select_ln18428_3 = select i1 %and_ln18427_2, i4 %div_i_i639_mid1, i4 %select_ln18427_2

]]></Node>
<StgValue><ssdm name="select_ln18428_3"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
<literal name="and_ln18428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="4">
<![CDATA[
.preheader10:37 %trunc_ln890_4 = trunc i4 %add_ln691_1033

]]></Node>
<StgValue><ssdm name="trunc_ln890_4"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
<literal name="and_ln18428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader10:38 %tmp_639_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln890_4, i4 %select_ln18428_3

]]></Node>
<StgValue><ssdm name="tmp_639_cast"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader10:39 %select_ln890_116 = select i1 %and_ln18428, i7 %tmp_639_cast, i7 %select_ln18428_2

]]></Node>
<StgValue><ssdm name="select_ln890_116"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="7">
<![CDATA[
.preheader10:40 %select_ln890_121_cast = zext i7 %select_ln890_116

]]></Node>
<StgValue><ssdm name="select_ln890_121_cast"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:41 %local_C_ping_V_addr_18 = getelementptr i512 %local_C_ping_V, i64 0, i64 %select_ln890_121_cast

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr_18"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="512" op_0_bw="7">
<![CDATA[
.preheader10:42 %local_C_ping_V_load_17 = load i7 %local_C_ping_V_addr_18

]]></Node>
<StgValue><ssdm name="local_C_ping_V_load_17"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader10:43 %select_ln890_117 = select i1 %and_ln18428, i4 %add_ln691_1033, i4 %select_ln18428

]]></Node>
<StgValue><ssdm name="select_ln890_117"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:51 %or_ln691_9 = or i1 %and_ln18428, i1 %and_ln18427_2

]]></Node>
<StgValue><ssdm name="or_ln691_9"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:52 %or_ln691_10 = or i1 %or_ln691_9, i1 %or_ln18427

]]></Node>
<StgValue><ssdm name="or_ln691_10"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10:53 %select_ln691_4 = select i1 %or_ln691_10, i5 1, i5 %add_ln691_1034

]]></Node>
<StgValue><ssdm name="select_ln691_4"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader10:57 %select_ln890_119 = select i1 %or_ln18427, i14 1, i14 %add_ln890_131

]]></Node>
<StgValue><ssdm name="select_ln890_119"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="182" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="512" op_0_bw="7">
<![CDATA[
.preheader10:42 %local_C_ping_V_load_17 = load i7 %local_C_ping_V_addr_18

]]></Node>
<StgValue><ssdm name="local_C_ping_V_load_17"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
<literal name="select_ln18428_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="256" op_0_bw="512">
<![CDATA[
.preheader10:46 %data_split_V_0_95 = trunc i512 %local_C_ping_V_load_17

]]></Node>
<StgValue><ssdm name="data_split_V_0_95"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
<literal name="select_ln18428_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10:47 %data_split_V_1_95 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_C_ping_V_load_17, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_95"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader10:48 %select_ln18444 = select i1 %select_ln18428_1, i256 %data_split_V_1_95, i256 %data_split_V_0_95

]]></Node>
<StgValue><ssdm name="select_ln18444"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_8_C_IO_L2_in_5_x1_loop_10_C_IO_L2_in_5_x1_loop_11_C_IO_L2_in_5_x1_loop_12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_9_C_IO_L2_in_5_x1_loop_11_C_IO_L2_in_5_x1_loop_12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:21 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_10_C_IO_L2_in_5_x1_loop_11_C_IO_L2_in_5_x1_loop_12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:34 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_11_C_IO_L2_in_5_x1_loop_12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader10:44 %specpipeline_ln18432 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_536

]]></Node>
<StgValue><ssdm name="specpipeline_ln18432"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:45 %specloopname_ln18432 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1420

]]></Node>
<StgValue><ssdm name="specloopname_ln18432"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader10:49 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_5_x1126, i256 %select_ln18444

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
.preheader10:60 %br_ln0 = br void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18373" val="0"/>
<literal name="or_ln18373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220.loopexit452:0 %br_ln0 = br void %.loopexit1220

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18373" val="1"/>
<literal name="or_ln18373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220.loopexit:0 %br_ln0 = br void %.loopexit1220

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1220:0 %xor_ln18528 = xor i1 %arb_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18528"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1220:1 %arb = or i1 %icmp_ln890401, i1 %xor_ln18528

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit1220:2 %add_ln691_1035 = add i3 %select_ln18373, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1035"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader9:0 %c3 = phi i4 %c3_26, void %.loopexit1218, i4 5, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="c3"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader9:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:2 %br_ln18454 = br i1 %tmp, void %.split26, void %.loopexit1135

]]></Node>
<StgValue><ssdm name="br_ln18454"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split26:0 %speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1616"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_971

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="4">
<![CDATA[
.split26:2 %zext_ln886 = zext i4 %c3

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split26:3 %icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i780_cast

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split26:4 %br_ln18456 = br i1 %icmp_ln886, void, void %.loopexit1135

]]></Node>
<StgValue><ssdm name="br_ln18456"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %icmp_ln18459 = icmp_eq  i4 %c3, i4 5

]]></Node>
<StgValue><ssdm name="icmp_ln18459"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln18459 = br i1 %icmp_ln18459, void %.preheader6.preheader, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln18459"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln18459" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0 %br_ln890 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln18459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0 %br_ln18469 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln18469"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1135:0 %br_ln18494 = br i1 %or_ln18373, void %.loopexit1220, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln18494"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18373" val="1"/>
<literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="or_ln18373" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln18502 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln18502"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader6:0 %c4_V_9 = phi i4 %add_ln691_1038, void, i4 0, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="c4_V_9"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:1 %add_ln691_1038 = add i4 %c4_V_9, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1038"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:2 %icmp_ln890_1010 = icmp_eq  i4 %c4_V_9, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1010"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4 %br_ln18474 = br i1 %icmp_ln890_1010, void %.split20, void %.loopexit1218.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18474"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="0"/>
<literal name="icmp_ln890_1010" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:0 %specloopname_ln18474 = specloopname void @_ssdm_op_SpecLoopName, void @empty_973

]]></Node>
<StgValue><ssdm name="specloopname_ln18474"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="0"/>
<literal name="icmp_ln890_1010" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
.split20:1 %br_ln18476 = br void

]]></Node>
<StgValue><ssdm name="br_ln18476"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="0"/>
<literal name="icmp_ln890_1010" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218.loopexit:0 %br_ln0 = br void %.loopexit1218

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader7:0 %c4_V = phi i4 %add_ln691_1036, void, i4 0, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:1 %add_ln691_1036 = add i4 %c4_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1036"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="4">
<![CDATA[
.preheader7:2 %trunc_ln18469 = trunc i4 %c4_V

]]></Node>
<StgValue><ssdm name="trunc_ln18469"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader7:3 %tmp_630_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18469, i4 0

]]></Node>
<StgValue><ssdm name="tmp_630_cast"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:4 %icmp_ln890_1009 = icmp_eq  i4 %c4_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1009"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:6 %br_ln18460 = br i1 %icmp_ln890_1009, void %.split24, void %.loopexit1218.loopexit451

]]></Node>
<StgValue><ssdm name="br_ln18460"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="1"/>
<literal name="icmp_ln890_1009" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:0 %specloopname_ln18460 = specloopname void @_ssdm_op_SpecLoopName, void @empty_989

]]></Node>
<StgValue><ssdm name="specloopname_ln18460"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="1"/>
<literal name="icmp_ln890_1009" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
.split24:1 %br_ln18462 = br void

]]></Node>
<StgValue><ssdm name="br_ln18462"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="1"/>
<literal name="icmp_ln890_1009" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218.loopexit451:0 %br_ln0 = br void %.loopexit1218

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="1"/>
<literal name="icmp_ln890_1009" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18459" val="0"/>
<literal name="icmp_ln890_1010" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit1218:0 %c3_26 = add i4 %c3, i4 1

]]></Node>
<StgValue><ssdm name="c3_26"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18459" val="1"/>
<literal name="icmp_ln890_1009" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18459" val="0"/>
<literal name="icmp_ln890_1010" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218:1 %br_ln0 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_57 = phi i5 %add_ln691_1039, void %.split18, i5 0, void %.split20

]]></Node>
<StgValue><ssdm name="c5_V_57"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1039 = add i5 %c5_V_57, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1039"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1022 = icmp_eq  i5 %c5_V_57, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1022"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln18476 = br i1 %icmp_ln890_1022, void %.split18, void

]]></Node>
<StgValue><ssdm name="br_ln18476"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1022" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln18476 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1426

]]></Node>
<StgValue><ssdm name="specloopname_ln18476"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split18:1 %tmp_594 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split18:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_6_x123, i512 %tmp_594

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
.split18:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V = phi i5 %add_ln691_1037, void %.split22, i5 0, void %.split24

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1037 = add i5 %c5_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1037"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="5">
<![CDATA[
:2 %zext_ln18469 = zext i5 %c5_V

]]></Node>
<StgValue><ssdm name="zext_ln18469"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln18469 = add i7 %tmp_630_cast, i7 %zext_ln18469

]]></Node>
<StgValue><ssdm name="add_ln18469"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln18469_1 = zext i7 %add_ln18469

]]></Node>
<StgValue><ssdm name="zext_ln18469_1"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_C_ping_V_addr_9 = getelementptr i512 %local_C_ping_V, i64 0, i64 %zext_ln18469_1

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr_9"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1021 = icmp_eq  i5 %c5_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1021"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln18462 = br i1 %icmp_ln890_1021, void %.split22, void

]]></Node>
<StgValue><ssdm name="br_ln18462"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1021" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="255" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:0 %specloopname_ln18462 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1421

]]></Node>
<StgValue><ssdm name="specloopname_ln18462"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split22:1 %tmp_593 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
.split22:2 %store_ln18469 = store i512 %tmp_593, i7 %local_C_ping_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln18469"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
.split22:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten197 = phi i21 %add_ln18495, void %.preheader, i21 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten197"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %indvar_flatten155 = phi i15 %select_ln890_114, void %.preheader, i15 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten155"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten121 = phi i14 %select_ln890_113, void %.preheader, i14 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten121"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %c6_V_73 = phi i6 %select_ln890_109, void %.preheader, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_73"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %indvar_flatten103 = phi i9 %select_ln890_112, void %.preheader, i9 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten103"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.preheader:5 %c7_V_71 = phi i4 %select_ln890_111, void %.preheader, i4 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_71"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.preheader:6 %c8_V_3 = phi i5 %select_ln691_3, void %.preheader, i5 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V_3"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader:7 %add_ln18495 = add i21 %indvar_flatten197, i21 1

]]></Node>
<StgValue><ssdm name="add_ln18495"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:8 %div_i_i9 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_73, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i9"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="6">
<![CDATA[
.preheader.preheader:9 %empty_2437 = trunc i6 %c6_V_73

]]></Node>
<StgValue><ssdm name="empty_2437"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="4">
<![CDATA[
.preheader.preheader:10 %empty_2438 = trunc i4 %c7_V_71

]]></Node>
<StgValue><ssdm name="empty_2438"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader:12 %icmp_ln18495 = icmp_eq  i21 %indvar_flatten197, i21 1048576

]]></Node>
<StgValue><ssdm name="icmp_ln18495"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:13 %br_ln18495 = br i1 %icmp_ln18495, void %.preheader, void %.loopexit1220.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18495"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:2 %icmp_ln890_1013 = icmp_eq  i15 %indvar_flatten155, i15 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1013"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:3 %xor_ln18495 = xor i1 %icmp_ln890_1013, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18495"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:4 %and_ln18495 = and i1 %empty_2437, i1 %xor_ln18495

]]></Node>
<StgValue><ssdm name="and_ln18495"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:5 %icmp_ln890_1014 = icmp_eq  i5 %c8_V_3, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1014"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:6 %and_ln18495_1 = and i1 %icmp_ln890_1014, i1 %xor_ln18495

]]></Node>
<StgValue><ssdm name="and_ln18495_1"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:7 %icmp_ln890_1015 = icmp_eq  i9 %indvar_flatten103, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1015"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:8 %and_ln18495_2 = and i1 %icmp_ln890_1015, i1 %xor_ln18495

]]></Node>
<StgValue><ssdm name="and_ln18495_2"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:9 %icmp_ln890_1016 = icmp_eq  i14 %indvar_flatten121, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1016"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:10 %and_ln18495_3 = and i1 %icmp_ln890_1016, i1 %xor_ln18495

]]></Node>
<StgValue><ssdm name="and_ln18495_3"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:12 %or_ln18501 = or i1 %and_ln18495_3, i1 %icmp_ln890_1013

]]></Node>
<StgValue><ssdm name="or_ln18501"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:13 %select_ln18501 = select i1 %or_ln18501, i6 0, i6 %c6_V_73

]]></Node>
<StgValue><ssdm name="select_ln18501"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:14 %xor_ln18501 = xor i1 %icmp_ln890_1016, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18501"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:15 %or_ln18501_1 = or i1 %icmp_ln890_1013, i1 %xor_ln18501

]]></Node>
<StgValue><ssdm name="or_ln18501_1"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:16 %and_ln18501 = and i1 %and_ln18495, i1 %or_ln18501_1

]]></Node>
<StgValue><ssdm name="and_ln18501"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:18 %and_ln18501_1 = and i1 %and_ln18495_1, i1 %or_ln18501_1

]]></Node>
<StgValue><ssdm name="and_ln18501_1"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:19 %and_ln18501_2 = and i1 %and_ln18495_2, i1 %or_ln18501_1

]]></Node>
<StgValue><ssdm name="and_ln18501_2"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:20 %add_ln691_1029 = add i6 %select_ln18501, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1029"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:22 %or_ln18502 = or i1 %and_ln18501_2, i1 %and_ln18495_3

]]></Node>
<StgValue><ssdm name="or_ln18502"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:23 %or_ln18502_1 = or i1 %or_ln18502, i1 %icmp_ln890_1013

]]></Node>
<StgValue><ssdm name="or_ln18502_1"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:24 %select_ln18502 = select i1 %or_ln18502_1, i4 0, i4 %c7_V_71

]]></Node>
<StgValue><ssdm name="select_ln18502"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:25 %div_i_i383_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1029, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i383_mid1"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="6">
<![CDATA[
.preheader:27 %empty_2439 = trunc i6 %add_ln691_1029

]]></Node>
<StgValue><ssdm name="empty_2439"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:28 %select_ln18502_1 = select i1 %and_ln18501_2, i1 %empty_2439, i1 %and_ln18501

]]></Node>
<StgValue><ssdm name="select_ln18502_1"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:30 %xor_ln18502 = xor i1 %and_ln18501_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18502"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:31 %and_ln18502 = and i1 %and_ln18501_1, i1 %xor_ln18502

]]></Node>
<StgValue><ssdm name="and_ln18502"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:32 %select_ln890_109 = select i1 %and_ln18501_2, i6 %add_ln691_1029, i6 %select_ln18501

]]></Node>
<StgValue><ssdm name="select_ln890_109"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:50 %add_ln691_1031 = add i5 %c8_V_3, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1031"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:54 %add_ln890_127 = add i9 %indvar_flatten103, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890_127"/></StgValue>
</operation>

<operation id="300" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader:55 %select_ln890_112 = select i1 %or_ln18502_1, i9 1, i9 %add_ln890_127

]]></Node>
<StgValue><ssdm name="select_ln890_112"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:56 %add_ln890_128 = add i14 %indvar_flatten121, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_128"/></StgValue>
</operation>

<operation id="302" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:58 %add_ln890_129 = add i15 %indvar_flatten155, i15 1

]]></Node>
<StgValue><ssdm name="add_ln890_129"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader:59 %select_ln890_114 = select i1 %icmp_ln890_1013, i15 1, i15 %add_ln890_129

]]></Node>
<StgValue><ssdm name="select_ln890_114"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18501" val="0"/>
<literal name="and_ln18501_2" val="0"/>
<literal name="and_ln18502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader.preheader:11 %tmp_628_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_2438, i4 %div_i_i9

]]></Node>
<StgValue><ssdm name="tmp_628_cast"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
<literal name="and_ln18501_2" val="0"/>
<literal name="and_ln18502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:17 %select_ln18501_1 = select i1 %or_ln18501, i7 0, i7 %tmp_628_cast

]]></Node>
<StgValue><ssdm name="select_ln18501_1"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
<literal name="and_ln18501_2" val="1"/>
<literal name="and_ln18502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="7" op_0_bw="4">
<![CDATA[
.preheader:26 %zext_ln18502 = zext i4 %div_i_i383_mid1

]]></Node>
<StgValue><ssdm name="zext_ln18502"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
<literal name="and_ln18502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:29 %select_ln18502_2 = select i1 %and_ln18501_2, i7 %zext_ln18502, i7 %select_ln18501_1

]]></Node>
<StgValue><ssdm name="select_ln18502_2"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:33 %add_ln691_1030 = add i4 %select_ln18502, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1030"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
<literal name="and_ln18501_2" val="0"/>
<literal name="and_ln18502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:35 %select_ln18501_2 = select i1 %or_ln18501, i4 0, i4 %div_i_i9

]]></Node>
<StgValue><ssdm name="select_ln18501_2"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
<literal name="and_ln18502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:36 %select_ln18502_3 = select i1 %and_ln18501_2, i4 %div_i_i383_mid1, i4 %select_ln18501_2

]]></Node>
<StgValue><ssdm name="select_ln18502_3"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
<literal name="and_ln18502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="3" op_0_bw="4">
<![CDATA[
.preheader:37 %trunc_ln890_3 = trunc i4 %add_ln691_1030

]]></Node>
<StgValue><ssdm name="trunc_ln890_3"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
<literal name="and_ln18502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader:38 %tmp_634_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln890_3, i4 %select_ln18502_3

]]></Node>
<StgValue><ssdm name="tmp_634_cast"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:39 %select_ln890_110 = select i1 %and_ln18502, i7 %tmp_634_cast, i7 %select_ln18502_2

]]></Node>
<StgValue><ssdm name="select_ln890_110"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="7">
<![CDATA[
.preheader:40 %select_ln890_114_cast = zext i7 %select_ln890_110

]]></Node>
<StgValue><ssdm name="select_ln890_114_cast"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:41 %local_C_pong_V_addr_11 = getelementptr i512 %local_C_pong_V, i64 0, i64 %select_ln890_114_cast

]]></Node>
<StgValue><ssdm name="local_C_pong_V_addr_11"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="512" op_0_bw="7">
<![CDATA[
.preheader:42 %local_C_pong_V_load = load i7 %local_C_pong_V_addr_11

]]></Node>
<StgValue><ssdm name="local_C_pong_V_load"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:43 %select_ln890_111 = select i1 %and_ln18502, i4 %add_ln691_1030, i4 %select_ln18502

]]></Node>
<StgValue><ssdm name="select_ln890_111"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:51 %or_ln691_7 = or i1 %and_ln18502, i1 %and_ln18501_2

]]></Node>
<StgValue><ssdm name="or_ln691_7"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:52 %or_ln691_8 = or i1 %or_ln691_7, i1 %or_ln18501

]]></Node>
<StgValue><ssdm name="or_ln691_8"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:53 %select_ln691_3 = select i1 %or_ln691_8, i5 1, i5 %add_ln691_1031

]]></Node>
<StgValue><ssdm name="select_ln691_3"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader:57 %select_ln890_113 = select i1 %or_ln18501, i14 1, i14 %add_ln890_128

]]></Node>
<StgValue><ssdm name="select_ln890_113"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="322" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="512" op_0_bw="7">
<![CDATA[
.preheader:42 %local_C_pong_V_load = load i7 %local_C_pong_V_addr_11

]]></Node>
<StgValue><ssdm name="local_C_pong_V_load"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
<literal name="select_ln18502_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="256" op_0_bw="512">
<![CDATA[
.preheader:46 %data_split_V_0_94 = trunc i512 %local_C_pong_V_load

]]></Node>
<StgValue><ssdm name="data_split_V_0_94"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
<literal name="select_ln18502_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:47 %data_split_V_1_94 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_C_pong_V_load, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_94"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:48 %select_ln18518 = select i1 %select_ln18502_1, i256 %data_split_V_1_94, i256 %data_split_V_0_94

]]></Node>
<StgValue><ssdm name="select_ln18518"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="326" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_19_C_IO_L2_in_5_x1_loop_21_C_IO_L2_in_5_x1_loop_22_C_IO_L2_in_5_x1_loop_23_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="327" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="328" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_20_C_IO_L2_in_5_x1_loop_22_C_IO_L2_in_5_x1_loop_23_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="329" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:21 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_21_C_IO_L2_in_5_x1_loop_22_C_IO_L2_in_5_x1_loop_23_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="330" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:34 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_22_C_IO_L2_in_5_x1_loop_23_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="331" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:44 %specpipeline_ln18506 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_536

]]></Node>
<StgValue><ssdm name="specpipeline_ln18506"/></StgValue>
</operation>

<operation id="332" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:45 %specloopname_ln18506 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1032

]]></Node>
<StgValue><ssdm name="specloopname_ln18506"/></StgValue>
</operation>

<operation id="333" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:49 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_5_x1126, i256 %select_ln18518

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="334" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
.preheader:60 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="335" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
.preheader71.preheader:0 %indvar_flatten308 = phi i21 %add_ln18539, void %.preheader71, i21 0, void %.preheader71.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten308"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader71.preheader:1 %indvar_flatten266 = phi i15 %select_ln890_108, void %.preheader71, i15 0, void %.preheader71.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten266"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader71.preheader:2 %indvar_flatten232 = phi i14 %select_ln890_107, void %.preheader71, i14 0, void %.preheader71.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten232"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader71.preheader:3 %c6_V = phi i6 %select_ln890, void %.preheader71, i6 0, void %.preheader71.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader71.preheader:4 %indvar_flatten214 = phi i9 %select_ln890_106, void %.preheader71, i9 0, void %.preheader71.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten214"/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader71.preheader:5 %c7_V = phi i4 %select_ln890_105, void %.preheader71, i4 0, void %.preheader71.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader71.preheader:6 %c8_V = phi i5 %select_ln691, void %.preheader71, i5 0, void %.preheader71.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader71.preheader:7 %add_ln18539 = add i21 %indvar_flatten308, i21 1

]]></Node>
<StgValue><ssdm name="add_ln18539"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader71.preheader:8 %div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="6">
<![CDATA[
.preheader71.preheader:9 %empty_2440 = trunc i6 %c6_V

]]></Node>
<StgValue><ssdm name="empty_2440"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="4">
<![CDATA[
.preheader71.preheader:10 %empty_2441 = trunc i4 %c7_V

]]></Node>
<StgValue><ssdm name="empty_2441"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader71.preheader:12 %icmp_ln18539 = icmp_eq  i21 %indvar_flatten308, i21 1048576

]]></Node>
<StgValue><ssdm name="icmp_ln18539"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader71.preheader:13 %br_ln18539 = br i1 %icmp_ln18539, void %.preheader71, void %.loopexit1214

]]></Node>
<StgValue><ssdm name="br_ln18539"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader71:2 %icmp_ln890_1005 = icmp_eq  i15 %indvar_flatten266, i15 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1005"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader71:3 %xor_ln18539 = xor i1 %icmp_ln890_1005, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18539"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader71:4 %and_ln18539 = and i1 %empty_2440, i1 %xor_ln18539

]]></Node>
<StgValue><ssdm name="and_ln18539"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader71:5 %icmp_ln890_1006 = icmp_eq  i5 %c8_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1006"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader71:6 %and_ln18539_1 = and i1 %icmp_ln890_1006, i1 %xor_ln18539

]]></Node>
<StgValue><ssdm name="and_ln18539_1"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader71:7 %icmp_ln890_1007 = icmp_eq  i9 %indvar_flatten214, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1007"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader71:8 %and_ln18539_2 = and i1 %icmp_ln890_1007, i1 %xor_ln18539

]]></Node>
<StgValue><ssdm name="and_ln18539_2"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader71:9 %icmp_ln890_1008 = icmp_eq  i14 %indvar_flatten232, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1008"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader71:10 %and_ln18539_3 = and i1 %icmp_ln890_1008, i1 %xor_ln18539

]]></Node>
<StgValue><ssdm name="and_ln18539_3"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader71:12 %or_ln18545 = or i1 %and_ln18539_3, i1 %icmp_ln890_1005

]]></Node>
<StgValue><ssdm name="or_ln18545"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader71:13 %select_ln18545 = select i1 %or_ln18545, i6 0, i6 %c6_V

]]></Node>
<StgValue><ssdm name="select_ln18545"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader71:14 %xor_ln18545 = xor i1 %icmp_ln890_1008, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18545"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader71:15 %or_ln18545_1 = or i1 %icmp_ln890_1005, i1 %xor_ln18545

]]></Node>
<StgValue><ssdm name="or_ln18545_1"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader71:16 %and_ln18545 = and i1 %and_ln18539, i1 %or_ln18545_1

]]></Node>
<StgValue><ssdm name="and_ln18545"/></StgValue>
</operation>

<operation id="362" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader71:18 %and_ln18545_1 = and i1 %and_ln18539_1, i1 %or_ln18545_1

]]></Node>
<StgValue><ssdm name="and_ln18545_1"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader71:19 %and_ln18545_2 = and i1 %and_ln18539_2, i1 %or_ln18545_1

]]></Node>
<StgValue><ssdm name="and_ln18545_2"/></StgValue>
</operation>

<operation id="364" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader71:20 %add_ln691 = add i6 %select_ln18545, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="365" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader71:22 %or_ln18546 = or i1 %and_ln18545_2, i1 %and_ln18539_3

]]></Node>
<StgValue><ssdm name="or_ln18546"/></StgValue>
</operation>

<operation id="366" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader71:23 %or_ln18546_1 = or i1 %or_ln18546, i1 %icmp_ln890_1005

]]></Node>
<StgValue><ssdm name="or_ln18546_1"/></StgValue>
</operation>

<operation id="367" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader71:24 %select_ln18546 = select i1 %or_ln18546_1, i4 0, i4 %c7_V

]]></Node>
<StgValue><ssdm name="select_ln18546"/></StgValue>
</operation>

<operation id="368" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader71:25 %div_i_i214_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i214_mid1"/></StgValue>
</operation>

<operation id="369" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="6">
<![CDATA[
.preheader71:27 %empty_2442 = trunc i6 %add_ln691

]]></Node>
<StgValue><ssdm name="empty_2442"/></StgValue>
</operation>

<operation id="370" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader71:28 %select_ln18546_1 = select i1 %and_ln18545_2, i1 %empty_2442, i1 %and_ln18545

]]></Node>
<StgValue><ssdm name="select_ln18546_1"/></StgValue>
</operation>

<operation id="371" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader71:30 %xor_ln18546 = xor i1 %and_ln18545_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18546"/></StgValue>
</operation>

<operation id="372" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader71:31 %and_ln18546 = and i1 %and_ln18545_1, i1 %xor_ln18546

]]></Node>
<StgValue><ssdm name="and_ln18546"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader71:32 %select_ln890 = select i1 %and_ln18545_2, i6 %add_ln691, i6 %select_ln18545

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader71:50 %add_ln691_1028 = add i5 %c8_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1028"/></StgValue>
</operation>

<operation id="375" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader71:51 %or_ln691 = or i1 %and_ln18546, i1 %and_ln18545_2

]]></Node>
<StgValue><ssdm name="or_ln691"/></StgValue>
</operation>

<operation id="376" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader71:52 %or_ln691_6 = or i1 %or_ln691, i1 %or_ln18545

]]></Node>
<StgValue><ssdm name="or_ln691_6"/></StgValue>
</operation>

<operation id="377" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader71:53 %select_ln691 = select i1 %or_ln691_6, i5 1, i5 %add_ln691_1028

]]></Node>
<StgValue><ssdm name="select_ln691"/></StgValue>
</operation>

<operation id="378" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader71:54 %add_ln890 = add i9 %indvar_flatten214, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="379" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader71:55 %select_ln890_106 = select i1 %or_ln18546_1, i9 1, i9 %add_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_106"/></StgValue>
</operation>

<operation id="380" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader71:56 %add_ln890_125 = add i14 %indvar_flatten232, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_125"/></StgValue>
</operation>

<operation id="381" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader71:58 %add_ln890_126 = add i15 %indvar_flatten266, i15 1

]]></Node>
<StgValue><ssdm name="add_ln890_126"/></StgValue>
</operation>

<operation id="382" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader71:59 %select_ln890_108 = select i1 %icmp_ln890_1005, i15 1, i15 %add_ln890_126

]]></Node>
<StgValue><ssdm name="select_ln890_108"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="383" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18545" val="0"/>
<literal name="and_ln18545_2" val="0"/>
<literal name="and_ln18546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader71.preheader:11 %tmp_623_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_2441, i4 %div_i_i

]]></Node>
<StgValue><ssdm name="tmp_623_cast"/></StgValue>
</operation>

<operation id="384" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
<literal name="and_ln18545_2" val="0"/>
<literal name="and_ln18546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader71:17 %select_ln18545_1 = select i1 %or_ln18545, i7 0, i7 %tmp_623_cast

]]></Node>
<StgValue><ssdm name="select_ln18545_1"/></StgValue>
</operation>

<operation id="385" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
<literal name="and_ln18545_2" val="1"/>
<literal name="and_ln18546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="7" op_0_bw="4">
<![CDATA[
.preheader71:26 %zext_ln18546 = zext i4 %div_i_i214_mid1

]]></Node>
<StgValue><ssdm name="zext_ln18546"/></StgValue>
</operation>

<operation id="386" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
<literal name="and_ln18546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader71:29 %select_ln18546_2 = select i1 %and_ln18545_2, i7 %zext_ln18546, i7 %select_ln18545_1

]]></Node>
<StgValue><ssdm name="select_ln18546_2"/></StgValue>
</operation>

<operation id="387" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader71:33 %add_ln691_1027 = add i4 %select_ln18546, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1027"/></StgValue>
</operation>

<operation id="388" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
<literal name="and_ln18545_2" val="0"/>
<literal name="and_ln18546" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader71:35 %select_ln18545_2 = select i1 %or_ln18545, i4 0, i4 %div_i_i

]]></Node>
<StgValue><ssdm name="select_ln18545_2"/></StgValue>
</operation>

<operation id="389" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
<literal name="and_ln18546" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader71:36 %select_ln18546_3 = select i1 %and_ln18545_2, i4 %div_i_i214_mid1, i4 %select_ln18545_2

]]></Node>
<StgValue><ssdm name="select_ln18546_3"/></StgValue>
</operation>

<operation id="390" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
<literal name="and_ln18546" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="3" op_0_bw="4">
<![CDATA[
.preheader71:37 %trunc_ln890 = trunc i4 %add_ln691_1027

]]></Node>
<StgValue><ssdm name="trunc_ln890"/></StgValue>
</operation>

<operation id="391" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
<literal name="and_ln18546" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader71:38 %tmp_627_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln890, i4 %select_ln18546_3

]]></Node>
<StgValue><ssdm name="tmp_627_cast"/></StgValue>
</operation>

<operation id="392" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader71:39 %select_ln890_104 = select i1 %and_ln18546, i7 %tmp_627_cast, i7 %select_ln18546_2

]]></Node>
<StgValue><ssdm name="select_ln890_104"/></StgValue>
</operation>

<operation id="393" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="7">
<![CDATA[
.preheader71:40 %select_ln890_107_cast = zext i7 %select_ln890_104

]]></Node>
<StgValue><ssdm name="select_ln890_107_cast"/></StgValue>
</operation>

<operation id="394" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader71:41 %local_C_ping_V_addr = getelementptr i512 %local_C_ping_V, i64 0, i64 %select_ln890_107_cast

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr"/></StgValue>
</operation>

<operation id="395" st_id="25" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="512" op_0_bw="7">
<![CDATA[
.preheader71:42 %local_C_ping_V_load = load i7 %local_C_ping_V_addr

]]></Node>
<StgValue><ssdm name="local_C_ping_V_load"/></StgValue>
</operation>

<operation id="396" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader71:43 %select_ln890_105 = select i1 %and_ln18546, i4 %add_ln691_1027, i4 %select_ln18546

]]></Node>
<StgValue><ssdm name="select_ln890_105"/></StgValue>
</operation>

<operation id="397" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader71:57 %select_ln890_107 = select i1 %or_ln18545, i14 1, i14 %add_ln890_125

]]></Node>
<StgValue><ssdm name="select_ln890_107"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="398" st_id="26" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="512" op_0_bw="7">
<![CDATA[
.preheader71:42 %local_C_ping_V_load = load i7 %local_C_ping_V_addr

]]></Node>
<StgValue><ssdm name="local_C_ping_V_load"/></StgValue>
</operation>

<operation id="399" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
<literal name="select_ln18546_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="256" op_0_bw="512">
<![CDATA[
.preheader71:46 %data_split_V_0 = trunc i512 %local_C_ping_V_load

]]></Node>
<StgValue><ssdm name="data_split_V_0"/></StgValue>
</operation>

<operation id="400" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
<literal name="select_ln18546_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader71:47 %data_split_V_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_C_ping_V_load, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1"/></StgValue>
</operation>

<operation id="401" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader71:48 %select_ln18562 = select i1 %select_ln18546_1, i256 %data_split_V_1, i256 %data_split_V_0

]]></Node>
<StgValue><ssdm name="select_ln18562"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="402" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader71:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_25_C_IO_L2_in_5_x1_loop_27_C_IO_L2_in_5_x1_loop_28_C_IO_L2_in_5_x1_loop_29_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="403" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader71:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="404" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader71:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_26_C_IO_L2_in_5_x1_loop_28_C_IO_L2_in_5_x1_loop_29_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="405" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader71:21 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_27_C_IO_L2_in_5_x1_loop_28_C_IO_L2_in_5_x1_loop_29_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="406" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader71:34 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_28_C_IO_L2_in_5_x1_loop_29_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="407" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader71:44 %specpipeline_ln18550 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_536

]]></Node>
<StgValue><ssdm name="specpipeline_ln18550"/></StgValue>
</operation>

<operation id="408" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader71:45 %specloopname_ln18550 = specloopname void @_ssdm_op_SpecLoopName, void @empty_568

]]></Node>
<StgValue><ssdm name="specloopname_ln18550"/></StgValue>
</operation>

<operation id="409" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader71:49 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_5_x1126, i256 %select_ln18562

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="410" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
.preheader71:60 %br_ln0 = br void %.preheader71.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="411" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0">
<![CDATA[
.loopexit1214:0 %ret_ln18609 = ret

]]></Node>
<StgValue><ssdm name="ret_ln18609"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
