#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_008887d8 .scope module, "testBench" "testBench" 2 4;
 .timescale 0 0;
v008c2600_0 .net "clk", 0 0, v008888a8_0;  1 drivers
v008c2658_0 .net "done", 0 0, v00883468_0;  1 drivers
v008c26b0_0 .net "rst", 0 0, v00884eb0_0;  1 drivers
v008c2708_0 .net "stopVal", 0 2, v00884f08_0;  1 drivers
S_00884de0 .scope module, "aTester" "Tester" 2 10, 2 21 0, S_008887d8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "rst"
    .port_info 2 /OUTPUT 3 "stopVal"
    .port_info 3 /INPUT 1 "done"
P_0088bf28 .param/l "stimDelay" 0 2 29, +C4<00000000000000000000000000010100>;
v008888a8_0 .var "clk", 0 0;
v0088ee28_0 .net "done", 0 0, v00883468_0;  alias, 1 drivers
v00889f78_0 .var/i "i", 31 0;
v00884eb0_0 .var "rst", 0 0;
v00884f08_0 .var "stopVal", 0 2;
S_00883398 .scope module, "t" "Timer" 2 9, 3 1 0, S_008887d8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 3 "stopVal"
    .port_info 3 /OUTPUT 1 "done"
v00884f60_0 .net "clk", 0 0, v008888a8_0;  alias, 1 drivers
v00883468_0 .var "done", 0 0;
v008834c0_0 .var "q", 0 2;
v00883518_0 .net "rst", 0 0, v00884eb0_0;  alias, 1 drivers
v008c25a8_0 .net "stopVal", 0 2, v00884f08_0;  alias, 1 drivers
E_0088bff0 .event posedge, v008888a8_0;
E_0088c018 .event edge, v008834c0_0, v00884f08_0;
    .scope S_00883398;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v008834c0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_00883398;
T_1 ;
    %wait E_0088c018;
    %load/vec4 v008834c0_0;
    %load/vec4 v008c25a8_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00883468_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00883398;
T_2 ;
    %wait E_0088bff0;
    %load/vec4 v00883518_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v008834c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v008834c0_0;
    %load/vec4 v008c25a8_0;
    %cmp/ne;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v008834c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v008834c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v008834c0_0;
    %assign/vec4 v008834c0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00884de0;
T_3 ;
    %vpi_call 2 35 "$display", "\011\011 clk rst \011 done \011 Time " {0 0 0};
    %vpi_call 2 36 "$monitor", "\011\011 %b\011 %b \011 %b", v008888a8_0, v00884eb0_0, v0088ee28_0, $time {0 0 0};
    %end;
    .thread T_3;
    .scope S_00884de0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008888a8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00884eb0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00884f08_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008888a8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00884eb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008888a8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00884eb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008888a8_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00889f78_0, 0, 32;
T_4.0 ;
    %load/vec4 v00889f78_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.1, 5;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008888a8_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008888a8_0, 0, 1;
    %load/vec4 v00889f78_0;
    %addi 1, 0, 32;
    %store/vec4 v00889f78_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %delay 40, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_008887d8;
T_5 ;
    %vpi_call 2 16 "$dumpfile", "timer.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000001, S_00883398 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Timer_Test.v";
    "./timer.v";
