<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<!-- saved from url=(0014)about:internet -->
<html xmlns:MSHelp="http://www.microsoft.com/MSHelp/" lang="en-us" xml:lang="en-us"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<meta name="DC.Type" content="OptionRef">
<meta name="DC.Title" content="_xtest">
<meta name="abstract" content="Queries whether the processor is executing in a transactional region identified by restricted transactional memory (RTM) or hardware lock elision (HLE). The corresponding Intel&reg; AVX2 instruction is XTEST.">
<meta name="description" content="Queries whether the processor is executing in a transactional region identified by restricted transactional memory (RTM) or hardware lock elision (HLE). The corresponding Intel&reg; AVX2 instruction is XTEST.">
<meta name="DC.subject" content="_xtest">
<meta name="keywords" content="_xtest">
<meta name="DC.Relation" scheme="URI" content="GUID-DF2BFA5A-47E3-45C8-8B2F-061B85AFEF6D.htm">
<meta name="DC.Relation" scheme="URI" content="http://www.intel.com/software/products/softwaredocs_feedback">
<meta name="DC.Format" content="XHTML">
<meta name="DC.Identifier" content="GUID-EF21B7DC-6AD8-4B14-83FF-C25463D83AE1">
<meta name="DC.Language" content="en-US">
<link rel="stylesheet" type="text/css" href="intel_css_styles.css">
<title>_xtest</title>
<xml>
<MSHelp:Attr Name="DocSet" Value="Intel"></MSHelp:Attr>
<MSHelp:Attr Name="Locale" Value="kbEnglish"></MSHelp:Attr>
<MSHelp:Keyword Index="F" Term="intel.cpp.intref_avx2_xtest"></MSHelp:Keyword>
<MSHelp:Attr Name="TopicType" Value="kbReference"></MSHelp:Attr>
</xml>
</head>
<body id="GUID-EF21B7DC-6AD8-4B14-83FF-C25463D83AE1">
 <!-- ==============(Start:NavScript)================= -->
 <script src="NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(0);</script>
 <!-- ==============(End:NavScript)================= -->
<p id="header_text" style="margin-bottom : 20pt"><em>Intel&reg; C++ Compiler XE 13.1 User and Reference Guides</em></p>



<h1 class="topictitle1"><span>_xtest</span></h1>


<!--
Queries whether the processor is executing in a transactional region identified by restricted transactional memory (RTM) or hardware lock elision (HLE).
The corresponding Intel&reg; AVX2 instruction is  XTEST . -->


<div><p>
Queries whether the processor is executing in a transactional region identified by restricted transactional memory (RTM) or hardware lock elision (HLE).
The corresponding Intel&reg; AVX2 instruction is <span class="keyword">XTEST</span>. </p>


<div class="section" id="GUID-52187AF7-8A70-4A1E-AE2C-CD2C8A69D5C2"><h2>Syntax</h2>
 <table cellspacing="0" cellpadding="1" border="0" width="85%" class="syntaxdiagramtbl" style="border-spacing:0; border-collapse:collapse"><tr><td valign="top" class="noborder" width="100%"><p><span class="kwd">
unsigned char _xtest(void);</span></p></td></tr></table></div>


<div class="section" id="GUID-0C8C24B0-3CDC-49C2-A050-E99392DA0E2E"><h2>Arguments</h2>
    
 
<p>None.</p>
</div>


<div class="section" id="GUID-0094E3C2-3BE6-43B0-9ABA-1EC2A4AF8AC8"><h2>Description</h2>
<p>Queries the RTM or HLE execution status. If the <samp class="codeph">xtest</samp> function is called inside an RTM or an active HLE region, then the <samp class="codeph">ZF</samp> flag is cleared, else it is set.</p>


<p><div class="Note"><h3 class="NoteTipHead">Note</h3><p>A processor supports the <samp class="codeph">xtest</samp> instruction if it supports either HLE or RTM. An application must check either of these feature flags before using the <samp class="codeph">xtest</samp> instruction.  
While the HLE prefixes are ignored on processors that do not support HLE, this instruction will generate a <span>#UD</span> exception when used on a processor that does not support either HLE or RTM.</p>
</div></p>


</div>

 


<div class="section" id="GUID-122059B9-663C-4A4E-B08A-A70CE7A40C26"><h2>Returns</h2>
<p>Result of the query.</p>
</div>
</div>



<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong>&nbsp;<a href="GUID-DF2BFA5A-47E3-45C8-8B2F-061B85AFEF6D.htm">Intrinsics for Restricted Transactional Memory Operations</a></div>
</div>
<div><br clear="all">
<div class="docfeedback">
<div><a href="http://www.intel.com/software/products/softwaredocs_feedback" target="_blank">Submit feedback on this help topic 
		  </a></div></div></div>

</body>
</html>
