// Seed: 1742642671
module module_0 (
    output tri id_0,
    output wand id_1,
    input supply1 id_2,
    output tri1 id_3,
    input wor id_4,
    output tri id_5,
    output supply1 id_6,
    output supply0 id_7,
    output wand id_8
);
  assign id_1 = id_2.id_4;
endmodule
module module_1 (
    output uwire id_0,
    input logic id_1
    , id_16,
    output logic id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    input tri id_8,
    input tri id_9,
    input wor id_10,
    input uwire id_11,
    output wor id_12,
    input logic id_13,
    output uwire id_14
);
  always @(1) id_2 <= 1 ? id_13 : id_1;
  module_0(
      id_6, id_12, id_10, id_0, id_5, id_4, id_14, id_4, id_14
  );
endmodule
