INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 19:46:54 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.632ns  (required time - arrival time)
  Source:                 Buffer_35/oehb1/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_35/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 2.040ns (28.084%)  route 5.224ns (71.916%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10854, unset)        0.672     0.672    Buffer_35/oehb1/clk
                         FDCE                                         r  Buffer_35/oehb1/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_35/oehb1/data_reg_reg[4]/Q
                         net (fo=6, unplaced)         0.613     1.494    add_93/Q[4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.863 r  add_93/data_reg_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     1.871    add_93/data_reg_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.931 r  add_93/data_reg_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.931    add_93/data_reg_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.991 r  add_93/data_reg_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.991    add_93/data_reg_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.051 r  add_93/data_reg_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    add_93/data_reg_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.111 r  add_93/data_reg_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.111    add_93/data_reg_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.171 r  add_93/data_reg_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.171    add_93/data_reg_reg[24]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.391 f  add_93/data_reg_reg[28]_i_2/O[1]
                         net (fo=4, unplaced)         0.476     2.867    add_93/data_reg_reg[30][25]
                         LUT2 (Prop_lut2_I0_O)        0.155     3.022 r  add_93/reg_value_i_7__9/O
                         net (fo=1, unplaced)         0.000     3.022    icmp_94/reg_value_reg_0[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     3.332 r  icmp_94/reg_value_reg_i_3/CO[3]
                         net (fo=12, unplaced)        0.566     3.898    forkC_27/generateBlocks[6].regblock/data_reg_reg[0]_1[0]
                         LUT6 (Prop_lut6_I3_O)        0.053     3.951 f  forkC_27/generateBlocks[6].regblock/dataOutArray[0]__2_i_1/O
                         net (fo=2, unplaced)         0.351     4.302    phi_n113/tehb1/tehb_data_in[0]
                         LUT3 (Prop_lut3_I1_O)        0.053     4.355 f  phi_n113/tehb1/dataOutArray[0]__2/O
                         net (fo=130, unplaced)       0.446     4.801    Buffer_39/oehb1/phi_n113_dataOutArray_0[0]
                         LUT5 (Prop_lut5_I4_O)        0.053     4.854 f  Buffer_39/oehb1/reg_value_i_2__12/O
                         net (fo=3, unplaced)         0.358     5.212    Buffer_39/oehb1/full_reg_reg
                         LUT4 (Prop_lut4_I1_O)        0.053     5.265 f  Buffer_39/oehb1/i__i_4__0/O
                         net (fo=2, unplaced)         0.532     5.797    fork_24/generateBlocks[1].regblock/reg_value_reg_1
                         LUT6 (Prop_lut6_I1_O)        0.053     5.850 r  fork_24/generateBlocks[1].regblock/i__i_1__15/O
                         net (fo=5, unplaced)         0.368     6.218    icmp_94/join_write_temp/icmp_94_nReadyArray_0
                         LUT5 (Prop_lut5_I2_O)        0.053     6.271 r  icmp_94/join_write_temp//i_/O
                         net (fo=4, unplaced)         0.364     6.635    Buffer_38/oehb1/add_93_nReadyArray_0
                         LUT4 (Prop_lut4_I1_O)        0.053     6.688 f  Buffer_38/oehb1/reg_value_i_2__116/O
                         net (fo=2, unplaced)         0.351     7.039    fork_19/generateBlocks[2].regblock/reg_value_reg_5
                         LUT6 (Prop_lut6_I0_O)        0.053     7.092 f  fork_19/generateBlocks[2].regblock/full_reg_i_3__43/O
                         net (fo=7, unplaced)         0.375     7.467    fork_19/generateBlocks[2].regblock/reg_value_reg_1
                         LUT3 (Prop_lut3_I0_O)        0.053     7.520 r  fork_19/generateBlocks[2].regblock/data_reg[31]_i_1__51/O
                         net (fo=32, unplaced)        0.416     7.936    Buffer_35/oehb1/data_reg_reg[0]_2[0]
                         FDCE                                         r  Buffer_35/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=10854, unset)        0.638     4.638    Buffer_35/oehb1/clk
                         FDCE                                         r  Buffer_35/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    Buffer_35/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                 -3.632    




report_timing: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.844 ; gain = 98.871 ; free physical = 30803 ; free virtual = 228399
