EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# DIL_ATmega163
#
DEF DIL_ATmega163 U 0 40 Y Y 1 F N
F0 "U" 0 0 50 H I C CNN
F1 "DIL_ATmega163" 0 100 50 H I C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 DIP-40_W1
$ENDFPLIST
DRAW
T 0 0 900 50 0 0 0 "( 16KiB program Flash )" Normal 0 C C
T 0 0 600 50 0 0 0 "( 1KiB SRAM )" Normal 0 C C
T 0 0 750 50 0 0 0 "( 512B EEPROM )" Normal 0 C C
T 0 0 400 50 0 0 0 "( ≈1MHz internal CLK )" Normal 0 C C
T 0 0 100 50 0 0 0 ATmega163 Normal 1 C C
S -1500 1550 1500 -1550 0 1 0 N
X PB0_(TO) 1 -1600 1450 100 R 50 50 1 1 T
X VCC_(≈4V..≈5V) 10 -1600 100 100 R 50 50 1 1 W
X GND 11 -1600 -50 100 R 50 50 1 1 W
X XTAL2_(not_connected) 12 -1600 -200 100 R 50 50 1 1 U
X XTAL1_(external_oscillator_8MHz_max) 13 -1600 -350 100 R 50 50 1 1 U
X PD0_(RXD) 14 -1600 -500 100 R 50 50 1 1 T
X PD1_(TXD) 15 -1600 -650 100 R 50 50 1 1 T
X PD2_(INT0) 16 -1600 -800 100 R 50 50 1 1 T
X PD3_(INT1) 17 -1600 -950 100 R 50 50 1 1 T
X PD4_(OC1B) 18 -1600 -1100 100 R 50 50 1 1 T
X PD5_(OC1A) 19 -1600 -1250 100 R 50 50 1 1 T
X PB1_(T1) 2 -1600 1300 100 R 50 50 1 1 T
X PD6_(ICP) 20 -1600 -1400 100 R 50 50 1 1 T
X (OC2)_PD7 21 1600 -1400 100 L 50 50 1 1 T
X (SCL)_PC0 22 1600 -1250 100 L 50 50 1 1 T
X (SDA)_PC1 23 1600 -1100 100 L 50 50 1 1 T
X PC2 24 1600 -950 100 L 50 50 1 1 T
X PC3 25 1600 -800 100 L 50 50 1 1 T
X PC4 26 1600 -650 100 L 50 50 1 1 T
X PC5 27 1600 -500 100 L 50 50 1 1 T
X (TOSC1)_PC6 28 1600 -350 100 L 50 50 1 1 T
X (TOSC2)_PC7 29 1600 -200 100 L 50 50 1 1 T
X PB2_(AIN0) 3 -1600 1150 100 R 50 50 1 1 T
X (VCC_through_low-pass_filter)_AVCC 30 1600 -50 100 L 50 50 1 1 W
X (allowed_to_be_GND)_AGND 31 1600 100 100 L 50 50 1 1 W
X (2.5V..AVCC)_AREF 32 1600 250 100 L 50 50 1 1 I
X (ADC7)_PA7 33 1600 400 100 L 50 50 1 1 T
X (ADC6)_PA6 34 1600 550 100 L 50 50 1 1 T
X (ADC5)_PA5 35 1600 700 100 L 50 50 1 1 T
X (ADC4)_PA4 36 1600 850 100 L 50 50 1 1 T
X (ADC3)_PA3 37 1600 1000 100 L 50 50 1 1 T
X (ADC2)_PA2 38 1600 1150 100 L 50 50 1 1 T
X (ADC1)_PA1 39 1600 1300 100 L 50 50 1 1 T
X PB3_(AIN1) 4 -1600 1000 100 R 50 50 1 1 T
X (ADC0)_PA0 40 1600 1450 100 L 50 50 1 1 T
X PB4_(SS) 5 -1600 850 100 R 50 50 1 1 T
X PB5_(MOSI) 6 -1600 700 100 R 50 50 1 1 T
X PB6_(MISO) 7 -1600 550 100 R 50 50 1 1 T
X PB7_(SCK) 8 -1600 400 100 R 50 50 1 1 T
X not(RESET)_min_500ns 9 -1600 250 100 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# DIL_ATmega328
#
DEF DIL_ATmega328 U 0 40 Y Y 1 F N
F0 "U" 0 -750 50 H I C CNN
F1 "DIL_ATmega328" 0 -650 50 H I C CNN
F2 "" 0 -750 50 H I C CNN
F3 "" 0 -750 50 H I C CNN
$FPLIST
 DIP-28_W7
 DIP-28_W8
$ENDFPLIST
DRAW
T 0 0 300 50 0 0 0 "( 1KiB EEPROM )" Normal 0 C C
T 0 0 150 50 0 0 0 "( 2KiB SRAM )" Normal 0 C C
T 0 0 450 50 0 0 0 "( 32KiB program Flash )" Normal 0 C C
T 0 0 -50 50 0 0 0 ATmega328 Normal 1 C C
S -1500 750 1500 -750 0 1 0 N
X PC6_(PCINT14/not(RESET)) 1 -1600 650 100 R 50 50 1 1 T
X PB7_(PCINT7/XTAL2/TOSC2) 10 -1600 -250 100 R 50 50 1 1 T
X PD5_(PCINT21/OC0B/T1) 11 -1600 -350 100 R 50 50 1 1 T
X PD6_(PCINT22/OC0A/AIN0) 12 -1600 -450 100 R 50 50 1 1 T
X PD7_(PCINT23/AIN1) 13 -1600 -550 100 R 50 50 1 1 T
X PB0_(PCINT0/CLKO/ICP1) 14 -1600 -650 100 R 50 50 1 1 T
X (OC1A/PCINT1)_PB1 15 1600 -650 100 L 50 50 1 1 T
X (not(SS)/OC1B/PCINT2)_PB2 16 1600 -550 100 L 50 50 1 1 T
X (MOSI/OC2A/PCINT3)_PB3 17 1600 -450 100 L 50 50 1 1 T
X (MISO/PCINT4)_PB4 18 1600 -350 100 L 50 50 1 1 T
X (SCK/PCINT5)_PB5 19 1600 -250 100 L 50 50 1 1 T
X PD0_(PCINT16/RXD) 2 -1600 550 100 R 50 50 1 1 T
X (VCC_through_low-pass_filter)_AVCC 20 1600 -150 100 L 50 50 1 1 W
X (A/D_converter_reference)_AREF 21 1600 -50 100 L 50 50 1 1 I
X (for_A/D_converter)_GND 22 1600 50 100 L 50 50 1 1 W
X (ADC0/PCINT8)_PC0 23 1600 150 100 L 50 50 1 1 T
X (ADC1/PCINT9)_PC1 24 1600 250 100 L 50 50 1 1 T
X (ADC2/PCINT10)_PC2 25 1600 350 100 L 50 50 1 1 T
X (ADC3/PCINT11)_PC3 26 1600 450 100 L 50 50 1 1 T
X (ADC4/SDA/PCINT12)_PC4 27 1600 550 100 L 50 50 1 1 T
X (ADC5/SCL/PCINT13)_PC5 28 1600 650 100 L 50 50 1 1 T
X PD1_(PCINT17/TXD) 3 -1600 450 100 R 50 50 1 1 T
X PD2_(PCINT18/INT0) 4 -1600 350 100 R 50 50 1 1 T
X PD3_(PCINT19/OC2B/INT1) 5 -1600 250 100 R 50 50 1 1 T
X PD4_(PCINT20/XCK/T0) 6 -1600 150 100 R 50 50 1 1 T
X VCC_(≈4V..≈5V) 7 -1600 50 100 R 50 50 1 1 W
X GND 8 -1600 -50 100 R 50 50 1 1 W
X PB6_(PCINT6/XTAL1/TOSC1) 9 -1600 -150 100 R 50 50 1 1 T
ENDDRAW
ENDDEF
#
# DIL_ATtiny85
#
DEF DIL_ATtiny85 U 0 40 Y Y 1 F N
F0 "U" 0 -300 50 H I C CNN
F1 "DIL_ATtiny85" 0 -200 50 H I C CNN
F2 "" 0 -300 50 H I C CNN
F3 "" 0 -300 50 H I C CNN
$FPLIST
 DIP-8_W7
 DIP-8_W8
$ENDFPLIST
DRAW
T 0 0 -350 50 0 0 0 "(8KiB program Flash, 512B EEPROM, 512B SRAM)" Normal 0 C C
T 0 0 50 50 0 0 0 ATtiny85 Normal 1 C C
S -2200 400 2200 -450 0 1 0 N
X PB5_(PCINT5/not(RESET)/ADC0/dW) 1 -2300 300 100 R 50 50 1 1 T
X PB3_(PCINT3/XTAL1/CLKI/not(OC1B)/ADC3) 2 -2300 150 100 R 50 50 1 1 T
X PB4_(PCINT4/XTAL2/CLKO/OC1B/ADC2) 3 -2300 0 100 R 50 50 1 1 T
X GND 4 -2300 -150 100 R 50 50 1 1 W
X (MOSI/DI/SDA/AIN0/OC0A/not(OC1A)/AREF/PCINT)_PB0 5 2300 -150 100 L 50 50 1 1 T
X (MISO/DO/AIN1/OC0B/OC1A/PCINT1)_PB1 6 2300 0 100 L 50 50 1 1 T
X (SCK/USCK/SCL/ADC1/T0/INT0/PCINT2)_PB2 7 2300 150 100 L 50 50 1 1 T
X (≈4V..≈5V)_VCC 8 2300 300 100 L 50 50 1 1 W
ENDDRAW
ENDDEF
#
#End Library
