Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jul 19 11:39:58 2024
| Host         : LAPTOP-U64NKUOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DSP_PROCESSOR_timing_summary_routed.rpt -pb DSP_PROCESSOR_timing_summary_routed.pb -rpx DSP_PROCESSOR_timing_summary_routed.rpx -warn_on_violation
| Design       : DSP_PROCESSOR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (45)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (45)
-------------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   46          inf        0.000                      0                   46           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx1/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.584ns  (logic 4.475ns (42.278%)  route 6.109ns (57.722%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE                         0.000     0.000 r  rx1/w_ptr_reg[2]/C
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rx1/w_ptr_reg[2]/Q
                         net (fo=4, routed)           0.697     1.116    rx1/w_ptr[2]
    SLICE_X0Y149         LUT3 (Prop_lut3_I2_O)        0.324     1.440 r  rx1/rx_fifo_full_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.412     6.852    rx_fifo_full_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.732    10.584 r  rx_fifo_full_OBUF_inst/O
                         net (fo=0)                   0.000    10.584    rx_fifo_full
    H5                                                                r  rx_fifo_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/clock_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/clock_count_reg[3]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.085ns  (logic 0.828ns (16.284%)  route 4.257ns (83.716%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE                         0.000     0.000 r  u1/clock_count_reg[6]/C
    SLICE_X3Y151         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u1/clock_count_reg[6]/Q
                         net (fo=6, routed)           1.036     1.492    u1/clock_count_reg_n_0_[6]
    SLICE_X2Y152         LUT6 (Prop_lut6_I2_O)        0.124     1.616 f  u1/FSM_onehot_uart_rx_state[2]_i_4/O
                         net (fo=3, routed)           0.848     2.464    u1/FSM_onehot_uart_rx_state[2]_i_4_n_0
    SLICE_X2Y151         LUT5 (Prop_lut5_I0_O)        0.124     2.588 f  u1/FSM_onehot_uart_rx_state[2]_i_3/O
                         net (fo=9, routed)           1.694     4.283    u1/FSM_onehot_uart_rx_state[2]_i_3_n_0
    SLICE_X0Y152         LUT6 (Prop_lut6_I3_O)        0.124     4.407 r  u1/clock_count[9]_i_1/O
                         net (fo=5, routed)           0.678     5.085    u1/clock_count[9]_i_1_n_0
    SLICE_X1Y152         FDSE                                         r  u1/clock_count_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/clock_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/clock_count_reg[5]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.085ns  (logic 0.828ns (16.284%)  route 4.257ns (83.716%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE                         0.000     0.000 r  u1/clock_count_reg[6]/C
    SLICE_X3Y151         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u1/clock_count_reg[6]/Q
                         net (fo=6, routed)           1.036     1.492    u1/clock_count_reg_n_0_[6]
    SLICE_X2Y152         LUT6 (Prop_lut6_I2_O)        0.124     1.616 f  u1/FSM_onehot_uart_rx_state[2]_i_4/O
                         net (fo=3, routed)           0.848     2.464    u1/FSM_onehot_uart_rx_state[2]_i_4_n_0
    SLICE_X2Y151         LUT5 (Prop_lut5_I0_O)        0.124     2.588 f  u1/FSM_onehot_uart_rx_state[2]_i_3/O
                         net (fo=9, routed)           1.694     4.283    u1/FSM_onehot_uart_rx_state[2]_i_3_n_0
    SLICE_X0Y152         LUT6 (Prop_lut6_I3_O)        0.124     4.407 r  u1/clock_count[9]_i_1/O
                         net (fo=5, routed)           0.678     5.085    u1/clock_count[9]_i_1_n_0
    SLICE_X1Y152         FDSE                                         r  u1/clock_count_reg[5]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/clock_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/clock_count_reg[7]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.085ns  (logic 0.828ns (16.284%)  route 4.257ns (83.716%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE                         0.000     0.000 r  u1/clock_count_reg[6]/C
    SLICE_X3Y151         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u1/clock_count_reg[6]/Q
                         net (fo=6, routed)           1.036     1.492    u1/clock_count_reg_n_0_[6]
    SLICE_X2Y152         LUT6 (Prop_lut6_I2_O)        0.124     1.616 f  u1/FSM_onehot_uart_rx_state[2]_i_4/O
                         net (fo=3, routed)           0.848     2.464    u1/FSM_onehot_uart_rx_state[2]_i_4_n_0
    SLICE_X2Y151         LUT5 (Prop_lut5_I0_O)        0.124     2.588 f  u1/FSM_onehot_uart_rx_state[2]_i_3/O
                         net (fo=9, routed)           1.694     4.283    u1/FSM_onehot_uart_rx_state[2]_i_3_n_0
    SLICE_X0Y152         LUT6 (Prop_lut6_I3_O)        0.124     4.407 r  u1/clock_count[9]_i_1/O
                         net (fo=5, routed)           0.678     5.085    u1/clock_count[9]_i_1_n_0
    SLICE_X1Y152         FDSE                                         r  u1/clock_count_reg[7]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/clock_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/clock_count_reg[9]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.085ns  (logic 0.828ns (16.284%)  route 4.257ns (83.716%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE                         0.000     0.000 r  u1/clock_count_reg[6]/C
    SLICE_X3Y151         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u1/clock_count_reg[6]/Q
                         net (fo=6, routed)           1.036     1.492    u1/clock_count_reg_n_0_[6]
    SLICE_X2Y152         LUT6 (Prop_lut6_I2_O)        0.124     1.616 f  u1/FSM_onehot_uart_rx_state[2]_i_4/O
                         net (fo=3, routed)           0.848     2.464    u1/FSM_onehot_uart_rx_state[2]_i_4_n_0
    SLICE_X2Y151         LUT5 (Prop_lut5_I0_O)        0.124     2.588 f  u1/FSM_onehot_uart_rx_state[2]_i_3/O
                         net (fo=9, routed)           1.694     4.283    u1/FSM_onehot_uart_rx_state[2]_i_3_n_0
    SLICE_X0Y152         LUT6 (Prop_lut6_I3_O)        0.124     4.407 r  u1/clock_count[9]_i_1/O
                         net (fo=5, routed)           0.678     5.085    u1/clock_count[9]_i_1_n_0
    SLICE_X1Y152         FDSE                                         r  u1/clock_count_reg[9]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/clock_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/clock_count_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.768ns  (logic 0.828ns (17.364%)  route 3.940ns (82.636%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE                         0.000     0.000 r  u1/clock_count_reg[6]/C
    SLICE_X3Y151         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u1/clock_count_reg[6]/Q
                         net (fo=6, routed)           1.036     1.492    u1/clock_count_reg_n_0_[6]
    SLICE_X2Y152         LUT6 (Prop_lut6_I2_O)        0.124     1.616 f  u1/FSM_onehot_uart_rx_state[2]_i_4/O
                         net (fo=3, routed)           0.848     2.464    u1/FSM_onehot_uart_rx_state[2]_i_4_n_0
    SLICE_X2Y151         LUT5 (Prop_lut5_I0_O)        0.124     2.588 f  u1/FSM_onehot_uart_rx_state[2]_i_3/O
                         net (fo=9, routed)           1.694     4.283    u1/FSM_onehot_uart_rx_state[2]_i_3_n_0
    SLICE_X0Y152         LUT6 (Prop_lut6_I3_O)        0.124     4.407 r  u1/clock_count[9]_i_1/O
                         net (fo=5, routed)           0.362     4.768    u1/clock_count[9]_i_1_n_0
    SLICE_X1Y151         FDSE                                         r  u1/clock_count_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/clock_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/clock_count_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.359ns  (logic 0.828ns (18.996%)  route 3.531ns (81.004%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE                         0.000     0.000 r  u1/clock_count_reg[6]/C
    SLICE_X3Y151         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/clock_count_reg[6]/Q
                         net (fo=6, routed)           1.036     1.492    u1/clock_count_reg_n_0_[6]
    SLICE_X2Y152         LUT6 (Prop_lut6_I2_O)        0.124     1.616 r  u1/FSM_onehot_uart_rx_state[2]_i_4/O
                         net (fo=3, routed)           0.848     2.464    u1/FSM_onehot_uart_rx_state[2]_i_4_n_0
    SLICE_X2Y151         LUT5 (Prop_lut5_I0_O)        0.124     2.588 r  u1/FSM_onehot_uart_rx_state[2]_i_3/O
                         net (fo=9, routed)           0.852     3.440    u1/FSM_onehot_uart_rx_state[2]_i_3_n_0
    SLICE_X0Y151         LUT6 (Prop_lut6_I2_O)        0.124     3.564 r  u1/clock_count[8]_i_1/O
                         net (fo=10, routed)          0.795     4.359    u1/clock_count[8]_i_1_n_0
    SLICE_X2Y152         FDRE                                         r  u1/clock_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/clock_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/clock_count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.306ns  (logic 0.828ns (19.228%)  route 3.478ns (80.772%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE                         0.000     0.000 r  u1/clock_count_reg[6]/C
    SLICE_X3Y151         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/clock_count_reg[6]/Q
                         net (fo=6, routed)           1.036     1.492    u1/clock_count_reg_n_0_[6]
    SLICE_X2Y152         LUT6 (Prop_lut6_I2_O)        0.124     1.616 r  u1/FSM_onehot_uart_rx_state[2]_i_4/O
                         net (fo=3, routed)           0.848     2.464    u1/FSM_onehot_uart_rx_state[2]_i_4_n_0
    SLICE_X2Y151         LUT5 (Prop_lut5_I0_O)        0.124     2.588 r  u1/FSM_onehot_uart_rx_state[2]_i_3/O
                         net (fo=9, routed)           0.852     3.440    u1/FSM_onehot_uart_rx_state[2]_i_3_n_0
    SLICE_X0Y151         LUT6 (Prop_lut6_I2_O)        0.124     3.564 r  u1/clock_count[8]_i_1/O
                         net (fo=10, routed)          0.742     4.306    u1/clock_count[8]_i_1_n_0
    SLICE_X3Y151         FDRE                                         r  u1/clock_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/clock_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/clock_count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.306ns  (logic 0.828ns (19.228%)  route 3.478ns (80.772%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE                         0.000     0.000 r  u1/clock_count_reg[6]/C
    SLICE_X3Y151         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/clock_count_reg[6]/Q
                         net (fo=6, routed)           1.036     1.492    u1/clock_count_reg_n_0_[6]
    SLICE_X2Y152         LUT6 (Prop_lut6_I2_O)        0.124     1.616 r  u1/FSM_onehot_uart_rx_state[2]_i_4/O
                         net (fo=3, routed)           0.848     2.464    u1/FSM_onehot_uart_rx_state[2]_i_4_n_0
    SLICE_X2Y151         LUT5 (Prop_lut5_I0_O)        0.124     2.588 r  u1/FSM_onehot_uart_rx_state[2]_i_3/O
                         net (fo=9, routed)           0.852     3.440    u1/FSM_onehot_uart_rx_state[2]_i_3_n_0
    SLICE_X0Y151         LUT6 (Prop_lut6_I2_O)        0.124     3.564 r  u1/clock_count[8]_i_1/O
                         net (fo=10, routed)          0.742     4.306    u1/clock_count[8]_i_1_n_0
    SLICE_X3Y151         FDRE                                         r  u1/clock_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/clock_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/clock_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.206ns  (logic 0.828ns (19.685%)  route 3.378ns (80.315%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE                         0.000     0.000 r  u1/clock_count_reg[6]/C
    SLICE_X3Y151         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/clock_count_reg[6]/Q
                         net (fo=6, routed)           1.036     1.492    u1/clock_count_reg_n_0_[6]
    SLICE_X2Y152         LUT6 (Prop_lut6_I2_O)        0.124     1.616 r  u1/FSM_onehot_uart_rx_state[2]_i_4/O
                         net (fo=3, routed)           0.848     2.464    u1/FSM_onehot_uart_rx_state[2]_i_4_n_0
    SLICE_X2Y151         LUT5 (Prop_lut5_I0_O)        0.124     2.588 r  u1/FSM_onehot_uart_rx_state[2]_i_3/O
                         net (fo=9, routed)           1.494     4.082    u1/FSM_onehot_uart_rx_state[2]_i_3_n_0
    SLICE_X1Y152         LUT6 (Prop_lut6_I0_O)        0.124     4.206 r  u1/clock_count[7]_i_1/O
                         net (fo=1, routed)           0.000     4.206    u1/clock_count[7]_i_1_n_0
    SLICE_X1Y152         FDSE                                         r  u1/clock_count_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/bit_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.861%)  route 0.088ns (32.139%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE                         0.000     0.000 r  u1/bit_index_reg[0]/C
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/bit_index_reg[0]/Q
                         net (fo=5, routed)           0.088     0.229    u1/bit_index_reg_n_0_[0]
    SLICE_X1Y150         LUT6 (Prop_lut6_I0_O)        0.045     0.274 r  u1/bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.274    u1/bit_index[1]_i_1_n_0
    SLICE_X1Y150         FDRE                                         r  u1/bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_uart_rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/clock_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.550%)  route 0.111ns (37.450%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE                         0.000     0.000 r  u1/FSM_onehot_uart_rx_state_reg[2]/C
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/FSM_onehot_uart_rx_state_reg[2]/Q
                         net (fo=12, routed)          0.111     0.252    u1/FSM_onehot_uart_rx_state_reg_n_0_[2]
    SLICE_X1Y151         LUT6 (Prop_lut6_I2_O)        0.045     0.297 r  u1/clock_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.297    u1/clock_count[0]_i_1_n_0
    SLICE_X1Y151         FDSE                                         r  u1/clock_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_uart_rx_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/FSM_onehot_uart_rx_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.227ns (74.785%)  route 0.077ns (25.215%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE                         0.000     0.000 r  u1/FSM_onehot_uart_rx_state_reg[4]/C
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u1/FSM_onehot_uart_rx_state_reg[4]/Q
                         net (fo=2, routed)           0.077     0.205    u1/FSM_onehot_uart_rx_state_reg_n_0_[4]
    SLICE_X0Y151         LUT4 (Prop_lut4_I0_O)        0.099     0.304 r  u1/FSM_onehot_uart_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.304    u1/FSM_onehot_uart_rx_state[0]_i_1_n_0
    SLICE_X0Y151         FDSE                                         r  u1/FSM_onehot_uart_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/FSM_onehot_uart_rx_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.273%)  route 0.151ns (44.727%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE                         0.000     0.000 r  u1/bit_index_reg[0]/C
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/bit_index_reg[0]/Q
                         net (fo=5, routed)           0.151     0.292    u1/bit_index_reg_n_0_[0]
    SLICE_X0Y151         LUT6 (Prop_lut6_I4_O)        0.045     0.337 r  u1/FSM_onehot_uart_rx_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.337    u1/FSM_onehot_uart_rx_state[3]_i_1_n_0
    SLICE_X0Y151         FDRE                                         r  u1/FSM_onehot_uart_rx_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_uart_rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/clock_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.234%)  route 0.163ns (46.766%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE                         0.000     0.000 r  u1/FSM_onehot_uart_rx_state_reg[2]/C
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/FSM_onehot_uart_rx_state_reg[2]/Q
                         net (fo=12, routed)          0.163     0.304    u1/FSM_onehot_uart_rx_state_reg_n_0_[2]
    SLICE_X1Y152         LUT6 (Prop_lut6_I2_O)        0.045     0.349 r  u1/clock_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.349    u1/clock_count[7]_i_1_n_0
    SLICE_X1Y152         FDSE                                         r  u1/clock_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_uart_rx_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u1/bit_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (53.056%)  route 0.165ns (46.944%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDSE                         0.000     0.000 r  u1/FSM_onehot_uart_rx_state_reg[0]/C
    SLICE_X0Y151         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  u1/FSM_onehot_uart_rx_state_reg[0]/Q
                         net (fo=8, routed)           0.165     0.306    u1/FSM_onehot_uart_rx_state_reg_n_0_[0]
    SLICE_X0Y150         LUT6 (Prop_lut6_I4_O)        0.045     0.351 r  u1/bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    u1/bit_index[0]_i_1_n_0
    SLICE_X0Y150         FDRE                                         r  u1/bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_uart_rx_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u1/rx_done_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.882%)  route 0.166ns (47.118%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDSE                         0.000     0.000 r  u1/FSM_onehot_uart_rx_state_reg[0]/C
    SLICE_X0Y151         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  u1/FSM_onehot_uart_rx_state_reg[0]/Q
                         net (fo=8, routed)           0.166     0.307    u1/FSM_onehot_uart_rx_state_reg_n_0_[0]
    SLICE_X0Y150         LUT6 (Prop_lut6_I1_O)        0.045     0.352 r  u1/rx_done_flag_i_1/O
                         net (fo=1, routed)           0.000     0.352    u1/rx_done_flag_i_1_n_0
    SLICE_X0Y150         FDRE                                         r  u1/rx_done_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/clock_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/clock_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.308%)  route 0.170ns (47.692%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE                         0.000     0.000 r  u1/clock_count_reg[2]/C
    SLICE_X3Y151         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/clock_count_reg[2]/Q
                         net (fo=9, routed)           0.170     0.311    u1/clock_count_reg_n_0_[2]
    SLICE_X3Y151         LUT6 (Prop_lut6_I5_O)        0.045     0.356 r  u1/clock_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.356    u1/clock_count[2]_i_1_n_0
    SLICE_X3Y151         FDRE                                         r  u1/clock_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx1/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx1/w_ptr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE                         0.000     0.000 r  rx1/w_ptr_reg[0]/C
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx1/w_ptr_reg[0]/Q
                         net (fo=4, routed)           0.173     0.314    rx1/w_ptr[0]
    SLICE_X0Y149         LUT4 (Prop_lut4_I3_O)        0.043     0.357 r  rx1/w_ptr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.357    rx1/w_ptr[2]_i_1_n_0
    SLICE_X0Y149         FDRE                                         r  rx1/w_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx1/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx1/w_ptr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE                         0.000     0.000 r  rx1/w_ptr_reg[0]/C
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx1/w_ptr_reg[0]/Q
                         net (fo=4, routed)           0.173     0.314    rx1/w_ptr[0]
    SLICE_X0Y149         LUT4 (Prop_lut4_I3_O)        0.045     0.359 r  rx1/w_ptr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.359    rx1/w_ptr[1]_i_1_n_0
    SLICE_X0Y149         FDRE                                         r  rx1/w_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------





