INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gsahinpi/Documents/github/denegithubdev/controllerfsm/controllerfsm.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gsahinpi/Documents/github/denegithubdev/controllerfsm/controllerfsm.srcs/sources_1/new/dataregister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataregister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gsahinpi/Documents/github/denegithubdev/controllerfsm/controllerfsm.srcs/sim_1/new/testcontroller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testcontroller
