

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Tue Dec 17 16:26:12 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.380|        1.60|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  64345|  64345|  64345|  64345|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  64344|  64344|      2298|          -|          -|    28|    no    |
        | + Loop 1.1      |   2296|   2296|        82|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1  |     80|     80|         5|          -|          -|    16|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    201|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      15|      4|
|Multiplexer      |        -|      -|       -|     89|
|Register         |        -|      -|     194|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     209|    294|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_15s_16s_30_1_1_U65  |network_mul_mul_15s_16s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_4_w_s_U  |pointwise_conv2d_fix_4_SeparableConv2D_4_w_s  |        0|  15|   4|    16|   15|     1|          240|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                              |        0|  15|   4|    16|   15|     1|          240|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |buffer_fu_310_p2     |     +    |      0|  0|  23|          16|          16|
    |in_d_1_fu_215_p2     |     +    |      0|  0|  15|           5|           1|
    |next_mul_fu_225_p2   |     +    |      0|  0|  19|          10|          14|
    |out_h_2_fu_149_p2    |     +    |      0|  0|  15|           5|           1|
    |out_w_2_fu_195_p2    |     +    |      0|  0|  15|           5|           1|
    |tmp1_fu_270_p2       |     +    |      0|  0|  13|          11|          11|
    |tmp_5_fu_240_p2      |     +    |      0|  0|  21|          15|          15|
    |tmp_fu_231_p2        |     +    |      0|  0|  19|          14|          14|
    |tmp_1_fu_179_p2      |     -    |      0|  0|  13|          11|          11|
    |exitcond1_fu_189_p2  |   icmp   |      0|  0|  11|           5|           4|
    |exitcond2_fu_143_p2  |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_fu_209_p2   |   icmp   |      0|  0|  11|           5|           6|
    |buffer_1_fu_257_p3   |  select  |      0|  0|  15|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 201|         108|          99|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  44|          9|    1|          9|
    |buffer1_reg_109  |   9|          2|   16|         32|
    |in_d_reg_121     |   9|          2|    5|         10|
    |out_h_reg_87     |   9|          2|    5|         10|
    |out_w_reg_98     |   9|          2|    5|         10|
    |phi_mul_reg_132  |   9|          2|   14|         28|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  89|         19|   46|         99|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_4_w_3_reg_396  |  15|   0|   15|          0|
    |ap_CS_fsm                      |   8|   0|    8|          0|
    |buffer1_reg_109                |  16|   0|   16|          0|
    |in_d_1_reg_361                 |   5|   0|    5|          0|
    |in_d_reg_121                   |   5|   0|    5|          0|
    |input_load_reg_391             |  16|   0|   16|          0|
    |next_mul_reg_371               |  14|   0|   14|          0|
    |out_h_2_reg_325                |   5|   0|    5|          0|
    |out_h_reg_87                   |   5|   0|    5|          0|
    |out_w_2_reg_343                |   5|   0|    5|          0|
    |out_w_reg_98                   |   5|   0|    5|          0|
    |phi_mul_reg_132                |  14|   0|   14|          0|
    |tmp_1_reg_330                  |   9|   0|   11|          2|
    |tmp_22_cast_reg_335            |  13|   0|   15|          2|
    |tmp_23_cast4_reg_348           |   5|   0|   11|          6|
    |tmp_23_cast_reg_353            |   5|   0|   14|          9|
    |tmp_5_reg_376                  |  15|   0|   15|          0|
    |tmp_8_reg_401                  |  30|   0|   30|          0|
    |tmp_9_reg_366                  |   4|   0|    4|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 194|   0|  213|         19|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

