#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5558d28d1f90 .scope module, "Top_tb" "Top_tb" 2 1;
 .timescale 0 0;
S_0x5558d2a4c4f0 .scope module, "top_module" "top_module" 2 3, 3 10 0, S_0x5558d28d1f90;
 .timescale 0 0;
L_0x5558d2a0ebe0 .functor BUFZ 1, v0x5558d2a76b50_0, C4<0>, C4<0>, C4<0>;
L_0x5558d2a102b0 .functor BUFZ 1, v0x5558d2a7b590_0, C4<0>, C4<0>, C4<0>;
L_0x5558d2a40ba0 .functor OR 1, L_0x5558d2a7ccf0, L_0x5558d2a7f8c0, C4<0>, C4<0>;
L_0x5558d2a2d3b0 .functor BUFZ 16, v0x5558d2a76830_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5558d2a75de0_0 .net "aluresult1", 15 0, L_0x5558d2a7d9c0;  1 drivers
v0x5558d2a75f10_0 .net "aluresult2", 15 0, L_0x5558d2a806a0;  1 drivers
v0x5558d2a76020_0 .net "aluresultmem1", 15 0, L_0x5558d2a7e040;  1 drivers
v0x5558d2a76110_0 .net "aluresultmem2", 15 0, L_0x5558d2a80d20;  1 drivers
v0x5558d2a76220_0 .net "aluresultwb", 15 0, L_0x5558d2a7e5b0;  1 drivers
v0x5558d2a76380_0 .net "branch_target1", 15 0, L_0x5558d2a7bd10;  1 drivers
v0x5558d2a76490_0 .net "branch_target2", 15 0, L_0x5558d2a7e810;  1 drivers
v0x5558d2a765a0_0 .net "branchpc", 15 0, L_0x5558d2a2d3b0;  1 drivers
v0x5558d2a76660_0 .net "branchpc1", 15 0, L_0x5558d2a7cc30;  1 drivers
v0x5558d2a76790_0 .net "branchpc2", 15 0, L_0x5558d2a7f800;  1 drivers
v0x5558d2a76830_0 .var "branchpc_reg", 15 0;
v0x5558d2a768f0_0 .var "branchtarget1_reg", 15 0;
v0x5558d2a769d0_0 .var "branchtarget2_reg", 15 0;
v0x5558d2a76ab0_0 .net "clk", 0 0, L_0x5558d2a0ebe0;  1 drivers
v0x5558d2a76b50_0 .var "clk_reg", 0 0;
v0x5558d2a76c10_0 .net "imm1", 4 0, L_0x5558d2a7bca0;  1 drivers
v0x5558d2a76cd0_0 .net "imm2", 4 0, L_0x5558d2a7e7a0;  1 drivers
v0x5558d2a76ef0_0 .net "imm_flag2", 0 0, L_0x5558d2a7ea20;  1 drivers
v0x5558d2a76fe0_0 .net "immflag1", 0 0, L_0x5558d2a7be60;  1 drivers
v0x5558d2a770d0_0 .net "instr1fetchrelayer", 15 0, L_0x5558d29fce50;  1 drivers
v0x5558d2a771e0_0 .net "instr1relayerdecode", 15 0, L_0x5558d2a7b8c0;  1 drivers
v0x5558d2a772a0_0 .net "instr2fetchrelayer", 15 0, L_0x5558d2a3cb40;  1 drivers
v0x5558d2a773b0_0 .net "instr2relayerdecode", 15 0, L_0x5558d2a7b9c0;  1 drivers
v0x5558d2a77470_0 .net "instralumem1", 15 0, L_0x5558d2a7da60;  1 drivers
v0x5558d2a77580_0 .net "instralumem2", 15 0, L_0x5558d2a80740;  1 drivers
v0x5558d2a77690_0 .net "instrdecodealu1", 15 0, L_0x5558d2a7bf10;  1 drivers
v0x5558d2a777a0_0 .net "instrdecodealu2", 15 0, L_0x5558d2a7eb00;  1 drivers
v0x5558d2a778b0_0 .net "instrmemwb1", 15 0, L_0x5558d2a7e1b0;  1 drivers
v0x5558d2a779c0_0 .net "instrmemwb2", 15 0, L_0x5558d2a80e90;  1 drivers
v0x5558d2a77ad0_0 .net "instrwb", 15 0, L_0x5558d2a7e440;  1 drivers
v0x5558d2a77be0_0 .net "is_branch_taken", 0 0, L_0x5558d2a40ba0;  1 drivers
v0x5558d2a77c80_0 .net "is_branch_taken1", 0 0, L_0x5558d2a7ccf0;  1 drivers
v0x5558d2a77d20_0 .net "is_branch_taken2", 0 0, L_0x5558d2a7f8c0;  1 drivers
v0x5558d2a77fd0_0 .net "isadd1", 0 0, v0x5558d2a60a40_0;  1 drivers
v0x5558d2a78070_0 .net "isadd2", 0 0, v0x5558d2a64580_0;  1 drivers
v0x5558d2a78110_0 .net "isand1", 0 0, v0x5558d2a60cd0_0;  1 drivers
v0x5558d2a781b0_0 .net "isand2", 0 0, v0x5558d2a647f0_0;  1 drivers
v0x5558d2a78250_0 .net "isbeq1", 0 0, L_0x5558d2a7c970;  1 drivers
v0x5558d2a78340_0 .net "isbeq2", 0 0, L_0x5558d2a7f510;  1 drivers
v0x5558d2a78430_0 .net "isbgt1", 0 0, L_0x5558d2a7c9e0;  1 drivers
v0x5558d2a78520_0 .net "isbgt2", 0 0, L_0x5558d2a7f580;  1 drivers
v0x5558d2a78610_0 .net "iscmp1", 0 0, v0x5558d2a61390_0;  1 drivers
v0x5558d2a786b0_0 .net "iscmp2", 0 0, v0x5558d2a64eb0_0;  1 drivers
v0x5558d2a78750_0 .net "isld1", 0 0, v0x5558d2a615d0_0;  1 drivers
v0x5558d2a787f0_0 .net "isld2", 0 0, v0x5558d2a650f0_0;  1 drivers
v0x5558d2a78890_0 .net "isldalu1", 0 0, L_0x5558d2a7dc70;  1 drivers
v0x5558d2a78980_0 .net "isldalu2", 0 0, L_0x5558d2a80950;  1 drivers
v0x5558d2a78a70_0 .net "isldmem1", 0 0, L_0x5558d2a7e250;  1 drivers
v0x5558d2a78b60_0 .net "isldmem2", 0 0, L_0x5558d2a80f30;  1 drivers
v0x5558d2a78c50_0 .net "isldwb", 0 0, L_0x5558d2a7e3a0;  1 drivers
v0x5558d2a78d40_0 .net "islsl1", 0 0, v0x5558d2a61810_0;  1 drivers
v0x5558d2a78de0_0 .net "islsl2", 0 0, v0x5558d2a65330_0;  1 drivers
v0x5558d2a78e80_0 .net "islsr1", 0 0, v0x5558d2a61a50_0;  1 drivers
v0x5558d2a78f20_0 .net "islsr2", 0 0, v0x5558d2a65570_0;  1 drivers
v0x5558d2a78fc0_0 .net "ismov1", 0 0, v0x5558d2a61c90_0;  1 drivers
v0x5558d2a79060_0 .net "ismov2", 0 0, v0x5558d2a657b0_0;  1 drivers
v0x5558d2a79100_0 .net "ismul1", 0 0, v0x5558d2a61ed0_0;  1 drivers
v0x5558d2a791a0_0 .net "ismul2", 0 0, v0x5558d2a659f0_0;  1 drivers
v0x5558d2a79240_0 .net "isnot1", 0 0, v0x5558d2a62320_0;  1 drivers
v0x5558d2a792e0_0 .net "isnot2", 0 0, v0x5558d2a65e40_0;  1 drivers
v0x5558d2a79380_0 .net "isor1", 0 0, v0x5558d2a62560_0;  1 drivers
v0x5558d2a79420_0 .net "isor2", 0 0, v0x5558d2a66080_0;  1 drivers
v0x5558d2a794c0_0 .net "issingleinstr", 0 0, L_0x5558d2a7bb00;  1 drivers
v0x5558d2a795b0_0 .net "isst1", 0 0, v0x5558d2a627a0_0;  1 drivers
v0x5558d2a79650_0 .net "isst2", 0 0, v0x5558d2a662c0_0;  1 drivers
v0x5558d2a79b00_0 .net "isstall", 0 0, L_0x5558d2a7bb70;  1 drivers
v0x5558d2a79bf0_0 .net "isstalu1", 0 0, L_0x5558d2a7dd10;  1 drivers
v0x5558d2a79ce0_0 .net "isstalu2", 0 0, L_0x5558d2a809f0;  1 drivers
v0x5558d2a79dd0_0 .net "issub1", 0 0, v0x5558d2a629e0_0;  1 drivers
v0x5558d2a79e70_0 .net "issub2", 0 0, v0x5558d2a66500_0;  1 drivers
v0x5558d2a79f10_0 .net "isubranch1", 0 0, L_0x5558d2a7cb00;  1 drivers
v0x5558d2a7a000_0 .net "isubranch2", 0 0, L_0x5558d2a7f6d0;  1 drivers
v0x5558d2a7a0f0_0 .net "iswb1", 0 0, L_0x5558d2a7c900;  1 drivers
v0x5558d2a7a1e0_0 .net "iswb2", 0 0, L_0x5558d2a7f4a0;  1 drivers
v0x5558d2a7a2d0_0 .net "iswbalu1", 0 0, L_0x5558d2a7dba0;  1 drivers
v0x5558d2a7a3c0_0 .net "iswbalu2", 0 0, L_0x5558d2a80880;  1 drivers
v0x5558d2a7a4b0_0 .net "iswbmem1", 0 0, L_0x5558d2a7e0e0;  1 drivers
v0x5558d2a7a5a0_0 .net "iswbmem2", 0 0, L_0x5558d2a80dc0;  1 drivers
v0x5558d2a7a690_0 .net "iswbwb", 0 0, L_0x5558d2a7e330;  1 drivers
v0x5558d2a7a780_0 .net "ldresult1", 15 0, L_0x5558d2a7df00;  1 drivers
v0x5558d2a7a870_0 .net "ldresult2", 15 0, L_0x5558d2a80be0;  1 drivers
v0x5558d2a7a960_0 .net "ldresultwb", 15 0, L_0x5558d2a7e4e0;  1 drivers
v0x5558d2a7aa50_0 .net "op11", 15 0, L_0x5558d2a7bd80;  1 drivers
v0x5558d2a7ab40_0 .net "op12", 15 0, L_0x5558d2a7e8b0;  1 drivers
v0x5558d2a7ac30_0 .net "op21", 15 0, L_0x5558d2a7bdf0;  1 drivers
v0x5558d2a7ad20_0 .net "op21alu1", 15 0, L_0x5558d2a7db00;  1 drivers
v0x5558d2a7ae10_0 .net "op22", 15 0, L_0x5558d2a7e980;  1 drivers
v0x5558d2a7af00_0 .net "op22alu2", 15 0, L_0x5558d2a807e0;  1 drivers
v0x5558d2a7aff0_0 .net "opcode1", 3 0, L_0x5558d2a7bc30;  1 drivers
v0x5558d2a7b090_0 .net "opcode2", 3 0, L_0x5558d2a7e730;  1 drivers
v0x5558d2a7b130_0 .net "rdvalmem1", 19 0, L_0x5558d2a7dfa0;  1 drivers
v0x5558d2a7b1d0_0 .net "rdvalmem2", 19 0, L_0x5558d2a80c80;  1 drivers
v0x5558d2a7b270 .array "regmem", 7 0, 15 0;
v0x5558d2a7b310_0 .var "regval", 127 0;
v0x5558d2a7b400_0 .net "regvalwb", 127 0, L_0x5558d2a7e650;  1 drivers
v0x5558d2a7b4f0_0 .net "reset", 0 0, L_0x5558d2a102b0;  1 drivers
v0x5558d2a7b590_0 .var "reset_reg", 0 0;
o0x77ff3aaba388 .functor BUFZ 1, C4<z>; HiZ drive
v0x5558d2a7b630_0 .net "stall", 0 0, o0x77ff3aaba388;  0 drivers
E_0x5558d297a920/0 .event edge, v0x5558d2a67410_0, v0x5558d2a692d0_0, v0x5558d2a768f0_0, v0x5558d2a6c340_0;
E_0x5558d297a920/1 .event edge, v0x5558d2a769d0_0, v0x5558d2a6b350_0;
E_0x5558d297a920 .event/or E_0x5558d297a920/0, E_0x5558d297a920/1;
LS_0x5558d2a7ddf0_0_0 .concat [ 1 1 1 1], v0x5558d2a60a40_0, v0x5558d2a615d0_0, v0x5558d2a627a0_0, v0x5558d2a629e0_0;
LS_0x5558d2a7ddf0_0_4 .concat [ 1 1 1 1], v0x5558d2a61ed0_0, v0x5558d2a61390_0, v0x5558d2a61c90_0, v0x5558d2a62560_0;
LS_0x5558d2a7ddf0_0_8 .concat [ 1 1 1 1], v0x5558d2a60cd0_0, v0x5558d2a62320_0, v0x5558d2a61810_0, v0x5558d2a61a50_0;
L_0x5558d2a7ddf0 .concat [ 4 4 4 0], LS_0x5558d2a7ddf0_0_0, LS_0x5558d2a7ddf0_0_4, LS_0x5558d2a7ddf0_0_8;
LS_0x5558d2a80ad0_0_0 .concat [ 1 1 1 1], v0x5558d2a64580_0, v0x5558d2a650f0_0, v0x5558d2a662c0_0, v0x5558d2a66500_0;
LS_0x5558d2a80ad0_0_4 .concat [ 1 1 1 1], v0x5558d2a659f0_0, v0x5558d2a64eb0_0, v0x5558d2a657b0_0, v0x5558d2a66080_0;
LS_0x5558d2a80ad0_0_8 .concat [ 1 1 1 1], v0x5558d2a647f0_0, v0x5558d2a65e40_0, v0x5558d2a65330_0, v0x5558d2a65570_0;
L_0x5558d2a80ad0 .concat [ 4 4 4 0], LS_0x5558d2a80ad0_0_0, LS_0x5558d2a80ad0_0_4, LS_0x5558d2a80ad0_0_8;
S_0x5558d29e0620 .scope module, "alu1" "alu" 3 246, 4 1 0, S_0x5558d2a4c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 12 "alusignals";
    .port_info 3 /INPUT 16 "instrin";
    .port_info 4 /INPUT 16 "op1";
    .port_info 5 /INPUT 16 "op2";
    .port_info 6 /INPUT 5 "immx";
    .port_info 7 /INPUT 1 "iswb";
    .port_info 8 /INPUT 1 "isimmediate";
    .port_info 9 /INPUT 1 "is_branch_takenin";
    .port_info 10 /OUTPUT 16 "aluresult";
    .port_info 11 /OUTPUT 16 "instrout";
    .port_info 12 /OUTPUT 1 "isld1";
    .port_info 13 /OUTPUT 1 "isst1";
    .port_info 14 /OUTPUT 16 "op2_out";
    .port_info 15 /OUTPUT 1 "iswb_out";
L_0x5558d2a7d9c0 .functor BUFZ 16, v0x5558d2a5c690_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a7da60 .functor BUFZ 16, v0x5558d2a5a3d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a7db00 .functor BUFZ 16, v0x5558d2a5c430_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a7dba0 .functor BUFZ 1, v0x5558d2a5be50_0, C4<0>, C4<0>, C4<0>;
L_0x5558d2a7dc70 .functor BUFZ 1, v0x5558d2a5ae90_0, C4<0>, C4<0>, C4<0>;
L_0x5558d2a7dd10 .functor BUFZ 1, v0x5558d2a5ba90_0, C4<0>, C4<0>, C4<0>;
v0x5558d2a2d480_0 .var "A", 15 0;
v0x5558d2a2d520_0 .var "B", 15 0;
v0x5558d29fcf20_0 .net "aluresult", 15 0, L_0x5558d2a7d9c0;  alias, 1 drivers
v0x5558d29fcfc0_0 .net "alusignals", 11 0, L_0x5558d2a7ddf0;  1 drivers
v0x5558d2a3cc60_0 .net "clk", 0 0, L_0x5558d2a0ebe0;  alias, 1 drivers
v0x5558d2a3cd00_0 .net "immx", 4 0, L_0x5558d2a7bca0;  alias, 1 drivers
v0x5558d2a4a940_0 .var "immx_reg", 4 0;
v0x5558d2a5a210_0 .net "instrin", 15 0, L_0x5558d2a7bf10;  alias, 1 drivers
v0x5558d2a5a2f0_0 .net "instrout", 15 0, L_0x5558d2a7da60;  alias, 1 drivers
v0x5558d2a5a3d0_0 .var "instrout_reg", 15 0;
v0x5558d2a5a4b0_0 .var "instrout_reg1", 15 0;
L_0x77ff3aa6f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5558d2a5a590_0 .net "is_branch_takenin", 0 0, L_0x77ff3aa6f018;  1 drivers
v0x5558d2a5a650_0 .net "isadd", 0 0, L_0x5558d2a7cdc0;  1 drivers
v0x5558d2a5a710_0 .var "isadd_reg", 0 0;
v0x5558d2a5a7d0_0 .net "isand", 0 0, L_0x5558d2a7d5b0;  1 drivers
v0x5558d2a5a890_0 .var "isand_reg", 0 0;
v0x5558d2a5a950_0 .net "iscmp", 0 0, L_0x5558d2a7d2e0;  1 drivers
v0x5558d2a5aa10_0 .var "iscmp_reg", 0 0;
v0x5558d2a5aad0_0 .net "isimmediate", 0 0, L_0x5558d2a7be60;  alias, 1 drivers
v0x5558d2a5ab90_0 .var "isimmediate_reg", 0 0;
v0x5558d2a5ac50_0 .net "isld", 0 0, L_0x5558d2a7cec0;  1 drivers
v0x5558d2a5ad10_0 .net "isld1", 0 0, L_0x5558d2a7dc70;  alias, 1 drivers
v0x5558d2a5add0_0 .var "isld1_1", 0 0;
v0x5558d2a5ae90_0 .var "isld_reg", 0 0;
v0x5558d2a5af50_0 .net "islsl", 0 0, L_0x5558d2a7d7b0;  1 drivers
v0x5558d2a5b010_0 .var "islsl_reg", 0 0;
v0x5558d2a5b0d0_0 .net "islsr", 0 0, L_0x5558d2a7d880;  1 drivers
v0x5558d2a5b190_0 .var "islsr_reg", 0 0;
v0x5558d2a5b250_0 .net "ismov", 0 0, L_0x5558d2a7d3f0;  1 drivers
v0x5558d2a5b310_0 .var "ismov_reg", 0 0;
v0x5558d2a5b3d0_0 .net "ismul", 0 0, L_0x5558d2a7d210;  1 drivers
v0x5558d2a5b490_0 .var "ismul_reg", 0 0;
v0x5558d2a5b550_0 .net "isnot", 0 0, L_0x5558d2a7d680;  1 drivers
v0x5558d2a5b610_0 .var "isnot_reg", 0 0;
v0x5558d2a5b6d0_0 .net "isor", 0 0, L_0x5558d2a7d490;  1 drivers
v0x5558d2a5b790_0 .var "isor_reg", 0 0;
v0x5558d2a5b850_0 .net "isst", 0 0, L_0x5558d2a7cfe0;  1 drivers
v0x5558d2a5b910_0 .net "isst1", 0 0, L_0x5558d2a7dd10;  alias, 1 drivers
v0x5558d2a5b9d0_0 .var "isst1_1", 0 0;
v0x5558d2a5ba90_0 .var "isst_reg", 0 0;
v0x5558d2a5bb50_0 .net "issub", 0 0, L_0x5558d2a7d080;  1 drivers
v0x5558d2a5bc10_0 .var "issub_reg", 0 0;
v0x5558d2a5bcd0_0 .net "iswb", 0 0, L_0x5558d2a7c900;  alias, 1 drivers
v0x5558d2a5bd90_0 .var "iswb1_1", 0 0;
v0x5558d2a5be50_0 .var "iswb1_reg", 0 0;
v0x5558d2a5bf10_0 .net "iswb_out", 0 0, L_0x5558d2a7dba0;  alias, 1 drivers
v0x5558d2a5bfd0_0 .net "op1", 15 0, L_0x5558d2a7bd80;  alias, 1 drivers
v0x5558d2a5c0b0_0 .var "op1_reg", 15 0;
v0x5558d2a5c190_0 .net "op2", 15 0, L_0x5558d2a7bdf0;  alias, 1 drivers
v0x5558d2a5c270_0 .var "op2_1", 15 0;
v0x5558d2a5c350_0 .net "op2_out", 15 0, L_0x5558d2a7db00;  alias, 1 drivers
v0x5558d2a5c430_0 .var "op2_reg", 15 0;
v0x5558d2a5c510 .array "reg_file", 0 7, 15 0;
v0x5558d2a5c5d0_0 .net "reset", 0 0, L_0x5558d2a102b0;  alias, 1 drivers
v0x5558d2a5c690_0 .var "result", 15 0;
v0x5558d2a5c770_0 .var "result_1", 15 0;
E_0x5558d2a4ac70 .event posedge, v0x5558d2a3cc60_0;
L_0x5558d2a7cdc0 .part L_0x5558d2a7ddf0, 0, 1;
L_0x5558d2a7cec0 .part L_0x5558d2a7ddf0, 1, 1;
L_0x5558d2a7cfe0 .part L_0x5558d2a7ddf0, 2, 1;
L_0x5558d2a7d080 .part L_0x5558d2a7ddf0, 3, 1;
L_0x5558d2a7d210 .part L_0x5558d2a7ddf0, 4, 1;
L_0x5558d2a7d2e0 .part L_0x5558d2a7ddf0, 5, 1;
L_0x5558d2a7d3f0 .part L_0x5558d2a7ddf0, 6, 1;
L_0x5558d2a7d490 .part L_0x5558d2a7ddf0, 7, 1;
L_0x5558d2a7d5b0 .part L_0x5558d2a7ddf0, 8, 1;
L_0x5558d2a7d680 .part L_0x5558d2a7ddf0, 9, 1;
L_0x5558d2a7d7b0 .part L_0x5558d2a7ddf0, 10, 1;
L_0x5558d2a7d880 .part L_0x5558d2a7ddf0, 11, 1;
S_0x5558d29e0de0 .scope module, "alu2" "alu" 3 384, 4 1 0, S_0x5558d2a4c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 12 "alusignals";
    .port_info 3 /INPUT 16 "instrin";
    .port_info 4 /INPUT 16 "op1";
    .port_info 5 /INPUT 16 "op2";
    .port_info 6 /INPUT 5 "immx";
    .port_info 7 /INPUT 1 "iswb";
    .port_info 8 /INPUT 1 "isimmediate";
    .port_info 9 /INPUT 1 "is_branch_takenin";
    .port_info 10 /OUTPUT 16 "aluresult";
    .port_info 11 /OUTPUT 16 "instrout";
    .port_info 12 /OUTPUT 1 "isld1";
    .port_info 13 /OUTPUT 1 "isst1";
    .port_info 14 /OUTPUT 16 "op2_out";
    .port_info 15 /OUTPUT 1 "iswb_out";
L_0x5558d2a806a0 .functor BUFZ 16, v0x5558d2a5f6d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a80740 .functor BUFZ 16, v0x5558d2a5d220_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a807e0 .functor BUFZ 16, v0x5558d2a5f490_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a80880 .functor BUFZ 1, v0x5558d2a5eeb0_0, C4<0>, C4<0>, C4<0>;
L_0x5558d2a80950 .functor BUFZ 1, v0x5558d2a5dce0_0, C4<0>, C4<0>, C4<0>;
L_0x5558d2a809f0 .functor BUFZ 1, v0x5558d2a5eaf0_0, C4<0>, C4<0>, C4<0>;
v0x5558d2a5ca70_0 .var "A", 15 0;
v0x5558d2a5cb50_0 .var "B", 15 0;
v0x5558d2a5cc30_0 .net "aluresult", 15 0, L_0x5558d2a806a0;  alias, 1 drivers
v0x5558d2a5ccf0_0 .net "alusignals", 11 0, L_0x5558d2a80ad0;  1 drivers
v0x5558d2a5cdd0_0 .net "clk", 0 0, L_0x5558d2a0ebe0;  alias, 1 drivers
v0x5558d2a5cec0_0 .net "immx", 4 0, L_0x5558d2a7e7a0;  alias, 1 drivers
v0x5558d2a5cf80_0 .var "immx_reg", 4 0;
v0x5558d2a5d060_0 .net "instrin", 15 0, L_0x5558d2a7eb00;  alias, 1 drivers
v0x5558d2a5d140_0 .net "instrout", 15 0, L_0x5558d2a80740;  alias, 1 drivers
v0x5558d2a5d220_0 .var "instrout_reg", 15 0;
v0x5558d2a5d300_0 .var "instrout_reg1", 15 0;
L_0x77ff3aa6f060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5558d2a5d3e0_0 .net "is_branch_takenin", 0 0, L_0x77ff3aa6f060;  1 drivers
v0x5558d2a5d4a0_0 .net "isadd", 0 0, L_0x5558d2a7f990;  1 drivers
v0x5558d2a5d560_0 .var "isadd_reg", 0 0;
v0x5558d2a5d620_0 .net "isand", 0 0, L_0x5558d2a80290;  1 drivers
v0x5558d2a5d6e0_0 .var "isand_reg", 0 0;
v0x5558d2a5d7a0_0 .net "iscmp", 0 0, L_0x5558d2a7feb0;  1 drivers
v0x5558d2a5d860_0 .var "iscmp_reg", 0 0;
v0x5558d2a5d920_0 .net "isimmediate", 0 0, L_0x5558d2a7ea20;  alias, 1 drivers
v0x5558d2a5d9e0_0 .var "isimmediate_reg", 0 0;
v0x5558d2a5daa0_0 .net "isld", 0 0, L_0x5558d2a7fa90;  1 drivers
v0x5558d2a5db60_0 .net "isld1", 0 0, L_0x5558d2a80950;  alias, 1 drivers
v0x5558d2a5dc20_0 .var "isld1_1", 0 0;
v0x5558d2a5dce0_0 .var "isld_reg", 0 0;
v0x5558d2a5dda0_0 .net "islsl", 0 0, L_0x5558d2a80490;  1 drivers
v0x5558d2a5de60_0 .var "islsl_reg", 0 0;
v0x5558d2a5df20_0 .net "islsr", 0 0, L_0x5558d2a80560;  1 drivers
v0x5558d2a5dfe0_0 .var "islsr_reg", 0 0;
v0x5558d2a5e0a0_0 .net "ismov", 0 0, L_0x5558d2a7ffc0;  1 drivers
v0x5558d2a5e160_0 .var "ismov_reg", 0 0;
v0x5558d2a5e220_0 .net "ismul", 0 0, L_0x5558d2a7fde0;  1 drivers
v0x5558d2a5e2e0_0 .var "ismul_reg", 0 0;
v0x5558d2a5e3a0_0 .net "isnot", 0 0, L_0x5558d2a80360;  1 drivers
v0x5558d2a5e670_0 .var "isnot_reg", 0 0;
v0x5558d2a5e730_0 .net "isor", 0 0, L_0x5558d2a80060;  1 drivers
v0x5558d2a5e7f0_0 .var "isor_reg", 0 0;
v0x5558d2a5e8b0_0 .net "isst", 0 0, L_0x5558d2a7fbb0;  1 drivers
v0x5558d2a5e970_0 .net "isst1", 0 0, L_0x5558d2a809f0;  alias, 1 drivers
v0x5558d2a5ea30_0 .var "isst1_1", 0 0;
v0x5558d2a5eaf0_0 .var "isst_reg", 0 0;
v0x5558d2a5ebb0_0 .net "issub", 0 0, L_0x5558d2a7fc50;  1 drivers
v0x5558d2a5ec70_0 .var "issub_reg", 0 0;
v0x5558d2a5ed30_0 .net "iswb", 0 0, L_0x5558d2a7f4a0;  alias, 1 drivers
v0x5558d2a5edf0_0 .var "iswb1_1", 0 0;
v0x5558d2a5eeb0_0 .var "iswb1_reg", 0 0;
v0x5558d2a5ef70_0 .net "iswb_out", 0 0, L_0x5558d2a80880;  alias, 1 drivers
v0x5558d2a5f030_0 .net "op1", 15 0, L_0x5558d2a7e8b0;  alias, 1 drivers
v0x5558d2a5f110_0 .var "op1_reg", 15 0;
v0x5558d2a5f1f0_0 .net "op2", 15 0, L_0x5558d2a7e980;  alias, 1 drivers
v0x5558d2a5f2d0_0 .var "op2_1", 15 0;
v0x5558d2a5f3b0_0 .net "op2_out", 15 0, L_0x5558d2a807e0;  alias, 1 drivers
v0x5558d2a5f490_0 .var "op2_reg", 15 0;
v0x5558d2a5f570 .array "reg_file", 0 7, 15 0;
v0x5558d2a5f630_0 .net "reset", 0 0, L_0x5558d2a102b0;  alias, 1 drivers
v0x5558d2a5f6d0_0 .var "result", 15 0;
v0x5558d2a5f790_0 .var "result_1", 15 0;
L_0x5558d2a7f990 .part L_0x5558d2a80ad0, 0, 1;
L_0x5558d2a7fa90 .part L_0x5558d2a80ad0, 1, 1;
L_0x5558d2a7fbb0 .part L_0x5558d2a80ad0, 2, 1;
L_0x5558d2a7fc50 .part L_0x5558d2a80ad0, 3, 1;
L_0x5558d2a7fde0 .part L_0x5558d2a80ad0, 4, 1;
L_0x5558d2a7feb0 .part L_0x5558d2a80ad0, 5, 1;
L_0x5558d2a7ffc0 .part L_0x5558d2a80ad0, 6, 1;
L_0x5558d2a80060 .part L_0x5558d2a80ad0, 7, 1;
L_0x5558d2a80290 .part L_0x5558d2a80ad0, 8, 1;
L_0x5558d2a80360 .part L_0x5558d2a80ad0, 9, 1;
L_0x5558d2a80490 .part L_0x5558d2a80ad0, 10, 1;
L_0x5558d2a80560 .part L_0x5558d2a80ad0, 11, 1;
S_0x5558d2a22800 .scope module, "control_unit1" "control_unit" 3 159, 5 1 0, S_0x5558d2a4c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 16 "instr";
    .port_info 4 /OUTPUT 1 "isadd";
    .port_info 5 /OUTPUT 1 "issub";
    .port_info 6 /OUTPUT 1 "ismul";
    .port_info 7 /OUTPUT 1 "isld";
    .port_info 8 /OUTPUT 1 "isst";
    .port_info 9 /OUTPUT 1 "iscmp";
    .port_info 10 /OUTPUT 1 "ismov";
    .port_info 11 /OUTPUT 1 "isor";
    .port_info 12 /OUTPUT 1 "isand";
    .port_info 13 /OUTPUT 1 "isnot";
    .port_info 14 /OUTPUT 1 "islsl";
    .port_info 15 /OUTPUT 1 "islsr";
    .port_info 16 /OUTPUT 1 "isbeq";
    .port_info 17 /OUTPUT 1 "isbgt";
    .port_info 18 /OUTPUT 1 "iswb";
    .port_info 19 /OUTPUT 1 "isubranch";
    .port_info 20 /INPUT 1 "is_branch_taken";
P_0x5558d2a5fa70 .param/l "ADD_OP" 1 5 67, C4<0001>;
P_0x5558d2a5fab0 .param/l "AND_OP" 1 5 75, C4<1001>;
P_0x5558d2a5faf0 .param/l "BEQ_OP" 1 5 80, C4<1110>;
P_0x5558d2a5fb30 .param/l "BGT_OP" 1 5 81, C4<1111>;
P_0x5558d2a5fb70 .param/l "CMP_OP" 1 5 72, C4<0110>;
P_0x5558d2a5fbb0 .param/l "LD_OP" 1 5 70, C4<0100>;
P_0x5558d2a5fbf0 .param/l "LSL_OP" 1 5 77, C4<1011>;
P_0x5558d2a5fc30 .param/l "MOV_OP" 1 5 73, C4<0111>;
P_0x5558d2a5fc70 .param/l "MUL_OP" 1 5 69, C4<0011>;
P_0x5558d2a5fcb0 .param/l "NOT_OP" 1 5 76, C4<1010>;
P_0x5558d2a5fcf0 .param/l "OR_OP" 1 5 74, C4<1000>;
P_0x5558d2a5fd30 .param/l "SRL_OP" 1 5 79, C4<1101>;
P_0x5558d2a5fd70 .param/l "ST_OP" 1 5 71, C4<0101>;
P_0x5558d2a5fdb0 .param/l "SUB_OP" 1 5 68, C4<0010>;
P_0x5558d2a5fdf0 .param/l "UBRANCH_OP" 1 5 78, C4<1100>;
L_0x5558d2a7c970 .functor BUFZ 1, v0x5558d2a60f10_0, C4<0>, C4<0>, C4<0>;
L_0x5558d2a7c9e0 .functor BUFZ 1, v0x5558d2a61150_0, C4<0>, C4<0>, C4<0>;
L_0x5558d2a7c900 .functor BUFZ 1, v0x5558d2a62e40_0, C4<0>, C4<0>, C4<0>;
L_0x5558d2a7cb00 .functor BUFZ 1, v0x5558d2a62c20_0, C4<0>, C4<0>, C4<0>;
v0x5558d2a606f0_0 .net "clk", 0 0, L_0x5558d2a0ebe0;  alias, 1 drivers
v0x5558d2a60800_0 .net "instr", 15 0, L_0x5558d2a7b8c0;  alias, 1 drivers
v0x5558d2a608e0_0 .net "is_branch_taken", 0 0, L_0x5558d2a40ba0;  alias, 1 drivers
v0x5558d2a60980_0 .net "isadd", 0 0, v0x5558d2a60a40_0;  alias, 1 drivers
v0x5558d2a60a40_0 .var "isadd_next", 0 0;
v0x5558d2a60b50_0 .var "isadd_reg", 0 0;
v0x5558d2a60c10_0 .net "isand", 0 0, v0x5558d2a60cd0_0;  alias, 1 drivers
v0x5558d2a60cd0_0 .var "isand_next", 0 0;
v0x5558d2a60d90_0 .var "isand_reg", 0 0;
v0x5558d2a60e50_0 .net "isbeq", 0 0, L_0x5558d2a7c970;  alias, 1 drivers
v0x5558d2a60f10_0 .var "isbeq_next", 0 0;
v0x5558d2a60fd0_0 .var "isbeq_reg", 0 0;
v0x5558d2a61090_0 .net "isbgt", 0 0, L_0x5558d2a7c9e0;  alias, 1 drivers
v0x5558d2a61150_0 .var "isbgt_next", 0 0;
v0x5558d2a61210_0 .var "isbgt_reg", 0 0;
v0x5558d2a612d0_0 .net "iscmp", 0 0, v0x5558d2a61390_0;  alias, 1 drivers
v0x5558d2a61390_0 .var "iscmp_next", 0 0;
v0x5558d2a61450_0 .var "iscmp_reg", 0 0;
v0x5558d2a61510_0 .net "isld", 0 0, v0x5558d2a615d0_0;  alias, 1 drivers
v0x5558d2a615d0_0 .var "isld_next", 0 0;
v0x5558d2a61690_0 .var "isld_reg", 0 0;
v0x5558d2a61750_0 .net "islsl", 0 0, v0x5558d2a61810_0;  alias, 1 drivers
v0x5558d2a61810_0 .var "islsl_next", 0 0;
v0x5558d2a618d0_0 .var "islsl_reg", 0 0;
v0x5558d2a61990_0 .net "islsr", 0 0, v0x5558d2a61a50_0;  alias, 1 drivers
v0x5558d2a61a50_0 .var "islsr_next", 0 0;
v0x5558d2a61b10_0 .var "islsr_reg", 0 0;
v0x5558d2a61bd0_0 .net "ismov", 0 0, v0x5558d2a61c90_0;  alias, 1 drivers
v0x5558d2a61c90_0 .var "ismov_next", 0 0;
v0x5558d2a61d50_0 .var "ismov_reg", 0 0;
v0x5558d2a61e10_0 .net "ismul", 0 0, v0x5558d2a61ed0_0;  alias, 1 drivers
v0x5558d2a61ed0_0 .var "ismul_next", 0 0;
v0x5558d2a61f90_0 .var "ismul_reg", 0 0;
v0x5558d2a62260_0 .net "isnot", 0 0, v0x5558d2a62320_0;  alias, 1 drivers
v0x5558d2a62320_0 .var "isnot_next", 0 0;
v0x5558d2a623e0_0 .var "isnot_reg", 0 0;
v0x5558d2a624a0_0 .net "isor", 0 0, v0x5558d2a62560_0;  alias, 1 drivers
v0x5558d2a62560_0 .var "isor_next", 0 0;
v0x5558d2a62620_0 .var "isor_reg", 0 0;
v0x5558d2a626e0_0 .net "isst", 0 0, v0x5558d2a627a0_0;  alias, 1 drivers
v0x5558d2a627a0_0 .var "isst_next", 0 0;
v0x5558d2a62860_0 .var "isst_reg", 0 0;
v0x5558d2a62920_0 .net "issub", 0 0, v0x5558d2a629e0_0;  alias, 1 drivers
v0x5558d2a629e0_0 .var "issub_next", 0 0;
v0x5558d2a62aa0_0 .var "issub_reg", 0 0;
v0x5558d2a62b60_0 .net "isubranch", 0 0, L_0x5558d2a7cb00;  alias, 1 drivers
v0x5558d2a62c20_0 .var "isubranch_next", 0 0;
v0x5558d2a62ce0_0 .var "isubranch_reg", 0 0;
v0x5558d2a62da0_0 .net "iswb", 0 0, L_0x5558d2a7c900;  alias, 1 drivers
v0x5558d2a62e40_0 .var "iswb_next", 0 0;
v0x5558d2a62ee0_0 .var "iswb_reg", 0 0;
v0x5558d2a62fa0_0 .net "reset", 0 0, L_0x5558d2a102b0;  alias, 1 drivers
v0x5558d2a63040_0 .net "stall", 0 0, o0x77ff3aaba388;  alias, 0 drivers
v0x5558d2a63100_0 .var "stall_flag", 0 0;
v0x5558d2a631c0_0 .var "stalled_instr", 15 0;
E_0x5558d29dac50 .event posedge, v0x5558d2a5c5d0_0, v0x5558d2a3cc60_0;
S_0x5558d2a21c60 .scope module, "control_unit2" "control_unit" 3 343, 5 1 0, S_0x5558d2a4c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 16 "instr";
    .port_info 4 /OUTPUT 1 "isadd";
    .port_info 5 /OUTPUT 1 "issub";
    .port_info 6 /OUTPUT 1 "ismul";
    .port_info 7 /OUTPUT 1 "isld";
    .port_info 8 /OUTPUT 1 "isst";
    .port_info 9 /OUTPUT 1 "iscmp";
    .port_info 10 /OUTPUT 1 "ismov";
    .port_info 11 /OUTPUT 1 "isor";
    .port_info 12 /OUTPUT 1 "isand";
    .port_info 13 /OUTPUT 1 "isnot";
    .port_info 14 /OUTPUT 1 "islsl";
    .port_info 15 /OUTPUT 1 "islsr";
    .port_info 16 /OUTPUT 1 "isbeq";
    .port_info 17 /OUTPUT 1 "isbgt";
    .port_info 18 /OUTPUT 1 "iswb";
    .port_info 19 /OUTPUT 1 "isubranch";
    .port_info 20 /INPUT 1 "is_branch_taken";
P_0x5558d2a63640 .param/l "ADD_OP" 1 5 67, C4<0001>;
P_0x5558d2a63680 .param/l "AND_OP" 1 5 75, C4<1001>;
P_0x5558d2a636c0 .param/l "BEQ_OP" 1 5 80, C4<1110>;
P_0x5558d2a63700 .param/l "BGT_OP" 1 5 81, C4<1111>;
P_0x5558d2a63740 .param/l "CMP_OP" 1 5 72, C4<0110>;
P_0x5558d2a63780 .param/l "LD_OP" 1 5 70, C4<0100>;
P_0x5558d2a637c0 .param/l "LSL_OP" 1 5 77, C4<1011>;
P_0x5558d2a63800 .param/l "MOV_OP" 1 5 73, C4<0111>;
P_0x5558d2a63840 .param/l "MUL_OP" 1 5 69, C4<0011>;
P_0x5558d2a63880 .param/l "NOT_OP" 1 5 76, C4<1010>;
P_0x5558d2a638c0 .param/l "OR_OP" 1 5 74, C4<1000>;
P_0x5558d2a63900 .param/l "SRL_OP" 1 5 79, C4<1101>;
P_0x5558d2a63940 .param/l "ST_OP" 1 5 71, C4<0101>;
P_0x5558d2a63980 .param/l "SUB_OP" 1 5 68, C4<0010>;
P_0x5558d2a639c0 .param/l "UBRANCH_OP" 1 5 78, C4<1100>;
L_0x5558d2a7f510 .functor BUFZ 1, v0x5558d2a64a30_0, C4<0>, C4<0>, C4<0>;
L_0x5558d2a7f580 .functor BUFZ 1, v0x5558d2a64c70_0, C4<0>, C4<0>, C4<0>;
L_0x5558d2a7f4a0 .functor BUFZ 1, v0x5558d2a66960_0, C4<0>, C4<0>, C4<0>;
L_0x5558d2a7f6d0 .functor BUFZ 1, v0x5558d2a66740_0, C4<0>, C4<0>, C4<0>;
v0x5558d2a642c0_0 .net "clk", 0 0, L_0x5558d2a0ebe0;  alias, 1 drivers
v0x5558d2a64360_0 .net "instr", 15 0, L_0x5558d2a7b9c0;  alias, 1 drivers
v0x5558d2a64440_0 .net "is_branch_taken", 0 0, L_0x5558d2a40ba0;  alias, 1 drivers
v0x5558d2a644e0_0 .net "isadd", 0 0, v0x5558d2a64580_0;  alias, 1 drivers
v0x5558d2a64580_0 .var "isadd_next", 0 0;
v0x5558d2a64670_0 .var "isadd_reg", 0 0;
v0x5558d2a64730_0 .net "isand", 0 0, v0x5558d2a647f0_0;  alias, 1 drivers
v0x5558d2a647f0_0 .var "isand_next", 0 0;
v0x5558d2a648b0_0 .var "isand_reg", 0 0;
v0x5558d2a64970_0 .net "isbeq", 0 0, L_0x5558d2a7f510;  alias, 1 drivers
v0x5558d2a64a30_0 .var "isbeq_next", 0 0;
v0x5558d2a64af0_0 .var "isbeq_reg", 0 0;
v0x5558d2a64bb0_0 .net "isbgt", 0 0, L_0x5558d2a7f580;  alias, 1 drivers
v0x5558d2a64c70_0 .var "isbgt_next", 0 0;
v0x5558d2a64d30_0 .var "isbgt_reg", 0 0;
v0x5558d2a64df0_0 .net "iscmp", 0 0, v0x5558d2a64eb0_0;  alias, 1 drivers
v0x5558d2a64eb0_0 .var "iscmp_next", 0 0;
v0x5558d2a64f70_0 .var "iscmp_reg", 0 0;
v0x5558d2a65030_0 .net "isld", 0 0, v0x5558d2a650f0_0;  alias, 1 drivers
v0x5558d2a650f0_0 .var "isld_next", 0 0;
v0x5558d2a651b0_0 .var "isld_reg", 0 0;
v0x5558d2a65270_0 .net "islsl", 0 0, v0x5558d2a65330_0;  alias, 1 drivers
v0x5558d2a65330_0 .var "islsl_next", 0 0;
v0x5558d2a653f0_0 .var "islsl_reg", 0 0;
v0x5558d2a654b0_0 .net "islsr", 0 0, v0x5558d2a65570_0;  alias, 1 drivers
v0x5558d2a65570_0 .var "islsr_next", 0 0;
v0x5558d2a65630_0 .var "islsr_reg", 0 0;
v0x5558d2a656f0_0 .net "ismov", 0 0, v0x5558d2a657b0_0;  alias, 1 drivers
v0x5558d2a657b0_0 .var "ismov_next", 0 0;
v0x5558d2a65870_0 .var "ismov_reg", 0 0;
v0x5558d2a65930_0 .net "ismul", 0 0, v0x5558d2a659f0_0;  alias, 1 drivers
v0x5558d2a659f0_0 .var "ismul_next", 0 0;
v0x5558d2a65ab0_0 .var "ismul_reg", 0 0;
v0x5558d2a65d80_0 .net "isnot", 0 0, v0x5558d2a65e40_0;  alias, 1 drivers
v0x5558d2a65e40_0 .var "isnot_next", 0 0;
v0x5558d2a65f00_0 .var "isnot_reg", 0 0;
v0x5558d2a65fc0_0 .net "isor", 0 0, v0x5558d2a66080_0;  alias, 1 drivers
v0x5558d2a66080_0 .var "isor_next", 0 0;
v0x5558d2a66140_0 .var "isor_reg", 0 0;
v0x5558d2a66200_0 .net "isst", 0 0, v0x5558d2a662c0_0;  alias, 1 drivers
v0x5558d2a662c0_0 .var "isst_next", 0 0;
v0x5558d2a66380_0 .var "isst_reg", 0 0;
v0x5558d2a66440_0 .net "issub", 0 0, v0x5558d2a66500_0;  alias, 1 drivers
v0x5558d2a66500_0 .var "issub_next", 0 0;
v0x5558d2a665c0_0 .var "issub_reg", 0 0;
v0x5558d2a66680_0 .net "isubranch", 0 0, L_0x5558d2a7f6d0;  alias, 1 drivers
v0x5558d2a66740_0 .var "isubranch_next", 0 0;
v0x5558d2a66800_0 .var "isubranch_reg", 0 0;
v0x5558d2a668c0_0 .net "iswb", 0 0, L_0x5558d2a7f4a0;  alias, 1 drivers
v0x5558d2a66960_0 .var "iswb_next", 0 0;
v0x5558d2a66a00_0 .var "iswb_reg", 0 0;
v0x5558d2a66ac0_0 .net "reset", 0 0, L_0x5558d2a102b0;  alias, 1 drivers
v0x5558d2a66b60_0 .net "stall", 0 0, o0x77ff3aaba388;  alias, 0 drivers
v0x5558d2a66c00_0 .var "stall_flag", 0 0;
v0x5558d2a66ca0_0 .var "stalled_instr", 15 0;
S_0x5558d2a670d0 .scope module, "decode_unit1" "decode_unit" 3 103, 6 1 0, S_0x5558d2a4c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "is_branch_taken";
    .port_info 4 /INPUT 16 "instr";
    .port_info 5 /INPUT 20 "rdvalmem1";
    .port_info 6 /INPUT 20 "rdvalmem2";
    .port_info 7 /OUTPUT 5 "imm";
    .port_info 8 /OUTPUT 4 "opcode";
    .port_info 9 /OUTPUT 16 "branch_target";
    .port_info 10 /OUTPUT 16 "op1";
    .port_info 11 /OUTPUT 16 "op2";
    .port_info 12 /OUTPUT 1 "imm_flag";
    .port_info 13 /OUTPUT 16 "instrout";
L_0x5558d2a7bc30 .functor BUFZ 4, v0x5558d2a685b0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5558d2a7bca0 .functor BUFZ 5, v0x5558d2a67a20_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5558d2a7bd10 .functor BUFZ 16, v0x5558d2a67510_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a7bd80 .functor BUFZ 16, v0x5558d2a680a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a7bdf0 .functor BUFZ 16, v0x5558d2a68330_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a7be60 .functor BUFZ 1, v0x5558d2a678e0_0, C4<0>, C4<0>, C4<0>;
L_0x5558d2a7bf10 .functor BUFZ 16, v0x5558d2a67e80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5558d2a67410_0 .net "branch_target", 15 0, L_0x5558d2a7bd10;  alias, 1 drivers
v0x5558d2a67510_0 .var "branch_target_next", 15 0;
v0x5558d2a675f0_0 .var "branch_target_reg", 15 0;
v0x5558d2a676b0_0 .net "clk", 0 0, L_0x5558d2a0ebe0;  alias, 1 drivers
v0x5558d2a67750_0 .net "imm", 4 0, L_0x5558d2a7bca0;  alias, 1 drivers
v0x5558d2a67810_0 .net "imm_flag", 0 0, L_0x5558d2a7be60;  alias, 1 drivers
v0x5558d2a678e0_0 .var "imm_flag_next", 0 0;
v0x5558d2a67980_0 .var "imm_flag_reg", 0 0;
v0x5558d2a67a20_0 .var "imm_next", 4 0;
v0x5558d2a67b00_0 .var "imm_reg", 4 0;
v0x5558d2a67be0_0 .net "instr", 15 0, L_0x5558d2a7b8c0;  alias, 1 drivers
v0x5558d2a67cd0_0 .var "instrn", 15 0;
v0x5558d2a67d90_0 .net "instrout", 15 0, L_0x5558d2a7bf10;  alias, 1 drivers
v0x5558d2a67e80_0 .var "instrun", 15 0;
v0x5558d2a67f40_0 .net "is_branch_taken", 0 0, L_0x5558d2a40ba0;  alias, 1 drivers
v0x5558d2a67fe0_0 .net "op1", 15 0, L_0x5558d2a7bd80;  alias, 1 drivers
v0x5558d2a680a0_0 .var "op1_next", 15 0;
v0x5558d2a68160_0 .var "op1_reg", 15 0;
v0x5558d2a68240_0 .net "op2", 15 0, L_0x5558d2a7bdf0;  alias, 1 drivers
v0x5558d2a68330_0 .var "op2_next", 15 0;
v0x5558d2a683f0_0 .var "op2_reg", 15 0;
v0x5558d2a684d0_0 .net "opcode", 3 0, L_0x5558d2a7bc30;  alias, 1 drivers
v0x5558d2a685b0_0 .var "opcode_next", 3 0;
v0x5558d2a68690_0 .var "opcode_reg", 3 0;
v0x5558d2a68770_0 .var "rd", 2 0;
v0x5558d2a68850_0 .net "rdvalmem1", 19 0, L_0x5558d2a7dfa0;  alias, 1 drivers
v0x5558d2a68930_0 .net "rdvalmem2", 19 0, L_0x5558d2a80c80;  alias, 1 drivers
v0x5558d2a68a10 .array "registers", 7 0, 15 0;
v0x5558d2a68ad0_0 .net "reset", 0 0, L_0x5558d2a102b0;  alias, 1 drivers
v0x5558d2a68b70_0 .var "rs1", 2 0;
v0x5558d2a68c50_0 .var "rs2", 2 0;
v0x5558d2a68d30_0 .net "stall", 0 0, o0x77ff3aaba388;  alias, 0 drivers
S_0x5558d2a68f90 .scope module, "decode_unit2" "decode_unit" 3 326, 6 1 0, S_0x5558d2a4c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "is_branch_taken";
    .port_info 4 /INPUT 16 "instr";
    .port_info 5 /INPUT 20 "rdvalmem1";
    .port_info 6 /INPUT 20 "rdvalmem2";
    .port_info 7 /OUTPUT 5 "imm";
    .port_info 8 /OUTPUT 4 "opcode";
    .port_info 9 /OUTPUT 16 "branch_target";
    .port_info 10 /OUTPUT 16 "op1";
    .port_info 11 /OUTPUT 16 "op2";
    .port_info 12 /OUTPUT 1 "imm_flag";
    .port_info 13 /OUTPUT 16 "instrout";
L_0x5558d2a7e730 .functor BUFZ 4, v0x5558d2a6a580_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5558d2a7e7a0 .functor BUFZ 5, v0x5558d2a69930_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5558d2a7e810 .functor BUFZ 16, v0x5558d2a693d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a7e8b0 .functor BUFZ 16, v0x5558d2a6a070_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a7e980 .functor BUFZ 16, v0x5558d2a6a300_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a7ea20 .functor BUFZ 1, v0x5558d2a697f0_0, C4<0>, C4<0>, C4<0>;
L_0x5558d2a7eb00 .functor BUFZ 16, v0x5558d2a69e20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5558d2a692d0_0 .net "branch_target", 15 0, L_0x5558d2a7e810;  alias, 1 drivers
v0x5558d2a693d0_0 .var "branch_target_next", 15 0;
v0x5558d2a694b0_0 .var "branch_target_reg", 15 0;
v0x5558d2a69570_0 .net "clk", 0 0, L_0x5558d2a0ebe0;  alias, 1 drivers
v0x5558d2a69610_0 .net "imm", 4 0, L_0x5558d2a7e7a0;  alias, 1 drivers
v0x5558d2a69720_0 .net "imm_flag", 0 0, L_0x5558d2a7ea20;  alias, 1 drivers
v0x5558d2a697f0_0 .var "imm_flag_next", 0 0;
v0x5558d2a69890_0 .var "imm_flag_reg", 0 0;
v0x5558d2a69930_0 .var "imm_next", 4 0;
v0x5558d2a69aa0_0 .var "imm_reg", 4 0;
v0x5558d2a69b80_0 .net "instr", 15 0, L_0x5558d2a7b9c0;  alias, 1 drivers
v0x5558d2a69c70_0 .var "instrn", 15 0;
v0x5558d2a69d30_0 .net "instrout", 15 0, L_0x5558d2a7eb00;  alias, 1 drivers
v0x5558d2a69e20_0 .var "instrun", 15 0;
v0x5558d2a69ee0_0 .net "is_branch_taken", 0 0, L_0x5558d2a40ba0;  alias, 1 drivers
v0x5558d2a69f80_0 .net "op1", 15 0, L_0x5558d2a7e8b0;  alias, 1 drivers
v0x5558d2a6a070_0 .var "op1_next", 15 0;
v0x5558d2a6a130_0 .var "op1_reg", 15 0;
v0x5558d2a6a210_0 .net "op2", 15 0, L_0x5558d2a7e980;  alias, 1 drivers
v0x5558d2a6a300_0 .var "op2_next", 15 0;
v0x5558d2a6a3c0_0 .var "op2_reg", 15 0;
v0x5558d2a6a4a0_0 .net "opcode", 3 0, L_0x5558d2a7e730;  alias, 1 drivers
v0x5558d2a6a580_0 .var "opcode_next", 3 0;
v0x5558d2a6a660_0 .var "opcode_reg", 3 0;
v0x5558d2a6a740_0 .var "rd", 2 0;
v0x5558d2a6a820_0 .net "rdvalmem1", 19 0, L_0x5558d2a7dfa0;  alias, 1 drivers
v0x5558d2a6a910_0 .net "rdvalmem2", 19 0, L_0x5558d2a80c80;  alias, 1 drivers
v0x5558d2a6a9e0 .array "registers", 7 0, 15 0;
v0x5558d2a6aa80_0 .net "reset", 0 0, L_0x5558d2a102b0;  alias, 1 drivers
v0x5558d2a6ab20_0 .var "rs1", 2 0;
v0x5558d2a6ac00_0 .var "rs2", 2 0;
v0x5558d2a6ace0_0 .net "stall", 0 0, o0x77ff3aaba388;  alias, 0 drivers
S_0x5558d2a6af40 .scope module, "execute2" "execute_unit" 3 367, 7 1 0, S_0x5558d2a4c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "brachtarget";
    .port_info 1 /INPUT 1 "isunconditionalbranch";
    .port_info 2 /INPUT 1 "isBeq";
    .port_info 3 /INPUT 1 "isBgt";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 128 "regval";
    .port_info 7 /OUTPUT 16 "branchpc";
    .port_info 8 /OUTPUT 1 "isbranchtaken";
L_0x5558d2a7f800 .functor BUFZ 16, v0x5558d2a6b410_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5558d2a6b240_0 .net "brachtarget", 15 0, L_0x5558d2a7e810;  alias, 1 drivers
v0x5558d2a6b350_0 .net "branchpc", 15 0, L_0x5558d2a7f800;  alias, 1 drivers
v0x5558d2a6b410_0 .var "branchpc_reg", 15 0;
v0x5558d2a6b500_0 .var "branchpc_reg1", 15 0;
v0x5558d2a6b5e0_0 .net "clk", 0 0, L_0x5558d2a0ebe0;  alias, 1 drivers
v0x5558d2a6b6d0_0 .var/i "i", 31 0;
v0x5558d2a6b7b0_0 .net "isBeq", 0 0, L_0x5558d2a7f510;  alias, 1 drivers
v0x5558d2a6b850_0 .net "isBgt", 0 0, L_0x5558d2a7f580;  alias, 1 drivers
v0x5558d2a6b920_0 .net "isbranchtaken", 0 0, L_0x5558d2a7f8c0;  alias, 1 drivers
v0x5558d2a6b9c0_0 .var "isbranchtaken_reg", 15 0;
v0x5558d2a6ba80_0 .var "isbranchtaken_reg1", 15 0;
v0x5558d2a6bb60_0 .net "isunconditionalbranch", 0 0, L_0x5558d2a7f6d0;  alias, 1 drivers
v0x5558d2a6bc30 .array "reg_file", 7 0, 15 0;
v0x5558d2a6bcd0_0 .net "regval", 127 0, v0x5558d2a7b310_0;  1 drivers
v0x5558d2a6bdb0_0 .net "reset", 0 0, L_0x5558d2a102b0;  alias, 1 drivers
E_0x5558d297b150 .event edge, v0x5558d2a6bcd0_0;
L_0x5558d2a7f8c0 .part v0x5558d2a6b9c0_0, 0, 1;
S_0x5558d2a6bf70 .scope module, "execute_unit1" "execute_unit" 3 207, 7 1 0, S_0x5558d2a4c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "brachtarget";
    .port_info 1 /INPUT 1 "isunconditionalbranch";
    .port_info 2 /INPUT 1 "isBeq";
    .port_info 3 /INPUT 1 "isBgt";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 128 "regval";
    .port_info 7 /OUTPUT 16 "branchpc";
    .port_info 8 /OUTPUT 1 "isbranchtaken";
L_0x5558d2a7cc30 .functor BUFZ 16, v0x5558d2a6c400_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5558d2a6c230_0 .net "brachtarget", 15 0, L_0x5558d2a7bd10;  alias, 1 drivers
v0x5558d2a6c340_0 .net "branchpc", 15 0, L_0x5558d2a7cc30;  alias, 1 drivers
v0x5558d2a6c400_0 .var "branchpc_reg", 15 0;
v0x5558d2a6c4f0_0 .var "branchpc_reg1", 15 0;
v0x5558d2a6c5d0_0 .net "clk", 0 0, L_0x5558d2a0ebe0;  alias, 1 drivers
v0x5558d2a6c6c0_0 .var/i "i", 31 0;
v0x5558d2a6c7a0_0 .net "isBeq", 0 0, L_0x5558d2a7c970;  alias, 1 drivers
v0x5558d2a6c840_0 .net "isBgt", 0 0, L_0x5558d2a7c9e0;  alias, 1 drivers
v0x5558d2a6c910_0 .net "isbranchtaken", 0 0, L_0x5558d2a7ccf0;  alias, 1 drivers
v0x5558d2a6ca40_0 .var "isbranchtaken_reg", 15 0;
v0x5558d2a6cb00_0 .var "isbranchtaken_reg1", 15 0;
v0x5558d2a6cbe0_0 .net "isunconditionalbranch", 0 0, L_0x5558d2a7cb00;  alias, 1 drivers
v0x5558d2a6ccb0 .array "reg_file", 7 0, 15 0;
v0x5558d2a6cd50_0 .net "regval", 127 0, v0x5558d2a7b310_0;  alias, 1 drivers
v0x5558d2a6ce40_0 .net "reset", 0 0, L_0x5558d2a102b0;  alias, 1 drivers
L_0x5558d2a7ccf0 .part v0x5558d2a6ca40_0, 0, 1;
S_0x5558d2a6cfe0 .scope module, "fetch_unit" "fetch_unit" 3 51, 8 1 0, S_0x5558d2a4c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "is_branch_taken";
    .port_info 4 /INPUT 16 "branch_target";
    .port_info 5 /INPUT 1 "issingleinstr";
    .port_info 6 /OUTPUT 16 "instr1";
    .port_info 7 /OUTPUT 16 "instr2";
L_0x5558d29fce50 .functor BUFZ 16, v0x5558d2a6d730_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a3cb40 .functor BUFZ 16, v0x5558d2a6d940_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5558d2a6d2d0_0 .net "branch_target", 15 0, L_0x5558d2a2d3b0;  alias, 1 drivers
v0x5558d2a6d3d0 .array "buffer", 0 1, 15 0;
v0x5558d2a6d490_0 .net "clk", 0 0, L_0x5558d2a0ebe0;  alias, 1 drivers
v0x5558d2a6d670_0 .net "instr1", 15 0, L_0x5558d29fce50;  alias, 1 drivers
v0x5558d2a6d730_0 .var "instr1_reg", 15 0;
v0x5558d2a6d860_0 .net "instr2", 15 0, L_0x5558d2a3cb40;  alias, 1 drivers
v0x5558d2a6d940_0 .var "instr2_reg", 15 0;
v0x5558d2a6da20 .array "instruction_memory", 10 0, 15 0;
v0x5558d2a6dae0_0 .net "is_branch_taken", 0 0, L_0x5558d2a40ba0;  alias, 1 drivers
v0x5558d2a6dc10_0 .net "issingleinstr", 0 0, L_0x5558d2a7bb00;  alias, 1 drivers
v0x5558d2a6dcd0_0 .var "pc", 15 0;
v0x5558d2a6ddb0_0 .net "reset", 0 0, L_0x5558d2a102b0;  alias, 1 drivers
v0x5558d2a6df60_0 .net "stall", 0 0, L_0x5558d2a7bb70;  alias, 1 drivers
S_0x5558d2a6e120 .scope module, "memory_unit1" "memory_unit" 3 278, 9 1 0, S_0x5558d2a4c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "isld";
    .port_info 2 /INPUT 1 "isst";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "iswb";
    .port_info 5 /INPUT 16 "instr";
    .port_info 6 /INPUT 16 "op2";
    .port_info 7 /INPUT 16 "aluresult";
    .port_info 8 /OUTPUT 16 "aluresult_out";
    .port_info 9 /OUTPUT 1 "isld_out";
    .port_info 10 /OUTPUT 1 "iswb_out";
    .port_info 11 /OUTPUT 16 "instr_out";
    .port_info 12 /OUTPUT 16 "ldresult";
    .port_info 13 /OUTPUT 20 "rdvalmem";
L_0x5558d2a7df00 .functor BUFZ 16, v0x5558d2a6f3e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a7dfa0 .functor BUFZ 20, v0x5558d2a6fa50_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x5558d2a7e040 .functor BUFZ 16, v0x5558d2a6e5b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a7e0e0 .functor BUFZ 1, v0x5558d2a6f320_0, C4<0>, C4<0>, C4<0>;
L_0x5558d2a7e1b0 .functor BUFZ 16, v0x5558d2a6eb60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a7e250 .functor BUFZ 1, v0x5558d2a6ee70_0, C4<0>, C4<0>, C4<0>;
v0x5558d2a6e410_0 .net "aluresult", 15 0, L_0x5558d2a7d9c0;  alias, 1 drivers
v0x5558d2a6e4f0_0 .net "aluresult_out", 15 0, L_0x5558d2a7e040;  alias, 1 drivers
v0x5558d2a6e5b0_0 .var "aluresult_reg", 15 0;
v0x5558d2a6e6a0_0 .net "clk", 0 0, L_0x5558d2a0ebe0;  alias, 1 drivers
v0x5558d2a6e740_0 .var/i "file", 31 0;
v0x5558d2a6e820_0 .var/i "i", 31 0;
v0x5558d2a6e900_0 .net "instr", 15 0, L_0x5558d2a7da60;  alias, 1 drivers
v0x5558d2a6e9c0_0 .var "instr_1", 15 0;
v0x5558d2a6ea80_0 .net "instr_out", 15 0, L_0x5558d2a7e1b0;  alias, 1 drivers
v0x5558d2a6eb60_0 .var "instr_rd", 15 0;
v0x5558d2a6ec40_0 .net "isld", 0 0, L_0x5558d2a7dc70;  alias, 1 drivers
v0x5558d2a6ed10_0 .var "isld_1", 0 0;
v0x5558d2a6edb0_0 .net "isld_out", 0 0, L_0x5558d2a7e250;  alias, 1 drivers
v0x5558d2a6ee70_0 .var "isld_reg", 0 0;
v0x5558d2a6ef30_0 .net "isst", 0 0, L_0x5558d2a7dd10;  alias, 1 drivers
v0x5558d2a6f000_0 .net "iswb", 0 0, L_0x5558d2a7dba0;  alias, 1 drivers
v0x5558d2a6f0d0_0 .var "iswb_1", 0 0;
v0x5558d2a6f280_0 .net "iswb_out", 0 0, L_0x5558d2a7e0e0;  alias, 1 drivers
v0x5558d2a6f320_0 .var "iswb_reg", 0 0;
v0x5558d2a6f3e0_0 .var "ld", 15 0;
v0x5558d2a6f4c0_0 .var "ld_reg", 15 0;
v0x5558d2a6f5a0_0 .net "ldresult", 15 0, L_0x5558d2a7df00;  alias, 1 drivers
v0x5558d2a6f680 .array "memory", 31 0, 15 0;
v0x5558d2a6f740_0 .net "op2", 15 0, L_0x5558d2a7db00;  alias, 1 drivers
v0x5558d2a6f830_0 .var "rdval", 19 0;
v0x5558d2a6f8f0_0 .net "rdvalmem", 19 0, L_0x5558d2a7dfa0;  alias, 1 drivers
v0x5558d2a6f9b0_0 .net "reset", 0 0, L_0x5558d2a102b0;  alias, 1 drivers
v0x5558d2a6fa50_0 .var "result", 19 0;
S_0x5558d2a6fd70 .scope module, "memory_unit2" "memory_unit" 3 405, 9 1 0, S_0x5558d2a4c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "isld";
    .port_info 2 /INPUT 1 "isst";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "iswb";
    .port_info 5 /INPUT 16 "instr";
    .port_info 6 /INPUT 16 "op2";
    .port_info 7 /INPUT 16 "aluresult";
    .port_info 8 /OUTPUT 16 "aluresult_out";
    .port_info 9 /OUTPUT 1 "isld_out";
    .port_info 10 /OUTPUT 1 "iswb_out";
    .port_info 11 /OUTPUT 16 "instr_out";
    .port_info 12 /OUTPUT 16 "ldresult";
    .port_info 13 /OUTPUT 20 "rdvalmem";
L_0x5558d2a80be0 .functor BUFZ 16, v0x5558d2a710d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a80c80 .functor BUFZ 20, v0x5558d2a71740_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x5558d2a80d20 .functor BUFZ 16, v0x5558d2a70250_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a80dc0 .functor BUFZ 1, v0x5558d2a71010_0, C4<0>, C4<0>, C4<0>;
L_0x5558d2a80e90 .functor BUFZ 16, v0x5558d2a70850_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a80f30 .functor BUFZ 1, v0x5558d2a70b60_0, C4<0>, C4<0>, C4<0>;
v0x5558d2a700b0_0 .net "aluresult", 15 0, L_0x5558d2a806a0;  alias, 1 drivers
v0x5558d2a70190_0 .net "aluresult_out", 15 0, L_0x5558d2a80d20;  alias, 1 drivers
v0x5558d2a70250_0 .var "aluresult_reg", 15 0;
v0x5558d2a70340_0 .net "clk", 0 0, L_0x5558d2a0ebe0;  alias, 1 drivers
v0x5558d2a703e0_0 .var/i "file", 31 0;
v0x5558d2a70510_0 .var/i "i", 31 0;
v0x5558d2a705f0_0 .net "instr", 15 0, L_0x5558d2a80740;  alias, 1 drivers
v0x5558d2a706b0_0 .var "instr_1", 15 0;
v0x5558d2a70770_0 .net "instr_out", 15 0, L_0x5558d2a80e90;  alias, 1 drivers
v0x5558d2a70850_0 .var "instr_rd", 15 0;
v0x5558d2a70930_0 .net "isld", 0 0, L_0x5558d2a80950;  alias, 1 drivers
v0x5558d2a70a00_0 .var "isld_1", 0 0;
v0x5558d2a70aa0_0 .net "isld_out", 0 0, L_0x5558d2a80f30;  alias, 1 drivers
v0x5558d2a70b60_0 .var "isld_reg", 0 0;
v0x5558d2a70c20_0 .net "isst", 0 0, L_0x5558d2a809f0;  alias, 1 drivers
v0x5558d2a70cf0_0 .net "iswb", 0 0, L_0x5558d2a80880;  alias, 1 drivers
v0x5558d2a70dc0_0 .var "iswb_1", 0 0;
v0x5558d2a70f70_0 .net "iswb_out", 0 0, L_0x5558d2a80dc0;  alias, 1 drivers
v0x5558d2a71010_0 .var "iswb_reg", 0 0;
v0x5558d2a710d0_0 .var "ld", 15 0;
v0x5558d2a711b0_0 .var "ld_reg", 15 0;
v0x5558d2a71290_0 .net "ldresult", 15 0, L_0x5558d2a80be0;  alias, 1 drivers
v0x5558d2a71370 .array "memory", 31 0, 15 0;
v0x5558d2a71430_0 .net "op2", 15 0, L_0x5558d2a807e0;  alias, 1 drivers
v0x5558d2a71520_0 .var "rdval", 19 0;
v0x5558d2a715e0_0 .net "rdvalmem", 19 0, L_0x5558d2a80c80;  alias, 1 drivers
v0x5558d2a716a0_0 .net "reset", 0 0, L_0x5558d2a102b0;  alias, 1 drivers
v0x5558d2a71740_0 .var "result", 19 0;
S_0x5558d2a71a60 .scope module, "relayer_unit" "relayer_unit" 3 65, 10 1 0, S_0x5558d2a4c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr1_in";
    .port_info 1 /INPUT 16 "instr2_in";
    .port_info 2 /OUTPUT 16 "instr1_o";
    .port_info 3 /OUTPUT 16 "instr2_o";
    .port_info 4 /OUTPUT 1 "issingleinstr";
    .port_info 5 /OUTPUT 1 "isstall";
P_0x5558d2a576f0 .param/l "nop" 0 10 9, C4<0000000000000000>;
P_0x5558d2a57730 .param/l "nopop" 0 10 10, C4<0000>;
v0x5558d2a71ea0_0 .array/port v0x5558d2a71ea0, 0;
L_0x5558d2a4a820 .functor BUFZ 16, v0x5558d2a71ea0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5558d2a71ea0_1 .array/port v0x5558d2a71ea0, 1;
L_0x5558d2a7b770 .functor BUFZ 16, v0x5558d2a71ea0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5558d2a72180_0 .array/port v0x5558d2a72180, 0;
L_0x5558d2a7b7e0 .functor BUFZ 16, v0x5558d2a72180_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5558d2a72180_1 .array/port v0x5558d2a72180, 1;
L_0x5558d2a7b850 .functor BUFZ 16, v0x5558d2a72180_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a7b8c0 .functor BUFZ 16, v0x5558d2a728d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a7b9c0 .functor BUFZ 16, v0x5558d2a72c40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a7bb00 .functor BUFZ 1, v0x5558d2a72ed0_0, C4<0>, C4<0>, C4<0>;
L_0x5558d2a7bb70 .functor BUFZ 1, v0x5558d2a73040_0, C4<0>, C4<0>, C4<0>;
v0x5558d2a71ea0 .array "buffer1", 1 0, 15 0;
v0x5558d2a71fe0_0 .net "buffer11", 15 0, L_0x5558d2a4a820;  1 drivers
v0x5558d2a720c0_0 .net "buffer12", 15 0, L_0x5558d2a7b770;  1 drivers
v0x5558d2a72180 .array "buffer2", 1 0, 15 0;
v0x5558d2a722a0_0 .net "buffer21", 15 0, L_0x5558d2a7b7e0;  1 drivers
v0x5558d2a72380_0 .net "buffer22", 15 0, L_0x5558d2a7b850;  1 drivers
v0x5558d2a72460_0 .var "check", 0 0;
v0x5558d2a72520_0 .var/i "i", 31 0;
v0x5558d2a72600_0 .var "instr1", 15 0;
v0x5558d2a72770_0 .net "instr1_in", 15 0, L_0x5558d29fce50;  alias, 1 drivers
v0x5558d2a72830_0 .net "instr1_o", 15 0, L_0x5558d2a7b8c0;  alias, 1 drivers
v0x5558d2a728d0_0 .var "instr1_out", 15 0;
v0x5558d2a729b0_0 .var "instr2", 15 0;
v0x5558d2a72a90_0 .net "instr2_in", 15 0, L_0x5558d2a3cb40;  alias, 1 drivers
v0x5558d2a72b50_0 .net "instr2_o", 15 0, L_0x5558d2a7b9c0;  alias, 1 drivers
v0x5558d2a72c40_0 .var "instr2_out", 15 0;
v0x5558d2a72d20_0 .net "issingleinstr", 0 0, L_0x5558d2a7bb00;  alias, 1 drivers
v0x5558d2a72ed0_0 .var "issingleinstr_reg", 0 0;
v0x5558d2a72f70_0 .net "isstall", 0 0, L_0x5558d2a7bb70;  alias, 1 drivers
v0x5558d2a73040_0 .var "isstall_reg", 0 0;
v0x5558d2a730e0_0 .var/i "p", 31 0;
v0x5558d2a731c0_0 .var "singinstr", 15 0;
v0x5558d2a732a0_0 .var "tempinstr1", 15 0;
v0x5558d2a73380_0 .var "tempinstr2", 15 0;
E_0x5558d28c9c30/0 .event edge, v0x5558d2a73040_0, v0x5558d2a6d670_0, v0x5558d2a6d860_0, v0x5558d2a731c0_0;
E_0x5558d28c9c30/1 .event edge, v0x5558d2a72600_0, v0x5558d2a729b0_0, v0x5558d2a71ea0_0, v0x5558d2a71ea0_1;
E_0x5558d28c9c30/2 .event edge, v0x5558d2a730e0_0, v0x5558d2a72180_0, v0x5558d2a72180_1, v0x5558d2a728d0_0;
E_0x5558d28c9c30/3 .event edge, v0x5558d2a72c40_0;
E_0x5558d28c9c30 .event/or E_0x5558d28c9c30/0, E_0x5558d28c9c30/1, E_0x5558d28c9c30/2, E_0x5558d28c9c30/3;
S_0x5558d2a73520 .scope module, "writeback_unit1" "writeback_unit1" 3 297, 11 1 0, S_0x5558d2a4c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "iswb";
    .port_info 2 /INPUT 1 "isld";
    .port_info 3 /INPUT 16 "instr";
    .port_info 4 /INPUT 16 "ldresult";
    .port_info 5 /INPUT 16 "aluresult";
    .port_info 6 /INPUT 1 "iswbin2";
    .port_info 7 /INPUT 1 "isldmem2";
    .port_info 8 /INPUT 16 "instrmemwb2";
    .port_info 9 /INPUT 16 "ldresult2";
    .port_info 10 /INPUT 16 "aluresultmem2";
    .port_info 11 /OUTPUT 1 "iswbwb";
    .port_info 12 /OUTPUT 1 "isldwb";
    .port_info 13 /OUTPUT 16 "instrwb";
    .port_info 14 /OUTPUT 16 "ldresultwb";
    .port_info 15 /OUTPUT 16 "aluresultwb";
    .port_info 16 /OUTPUT 128 "regvalwb";
L_0x5558d2a7e330 .functor BUFZ 1, v0x5558d2a74600_0, C4<0>, C4<0>, C4<0>;
L_0x5558d2a7e3a0 .functor BUFZ 1, v0x5558d2a74320_0, C4<0>, C4<0>, C4<0>;
L_0x5558d2a7e440 .functor BUFZ 16, v0x5558d2a73f70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a7e4e0 .functor BUFZ 16, v0x5558d2a74a30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a7e5b0 .functor BUFZ 16, v0x5558d2a73b50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5558d2a7e650 .functor BUFZ 128, v0x5558d2a74bd0_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x5558d2a738a0_0 .net "aluresult", 15 0, L_0x5558d2a7e040;  alias, 1 drivers
v0x5558d2a739b0_0 .net "aluresultmem2", 15 0, L_0x5558d2a80d20;  alias, 1 drivers
v0x5558d2a73a80_0 .net "aluresultwb", 15 0, L_0x5558d2a7e5b0;  alias, 1 drivers
v0x5558d2a73b50_0 .var "aluresultwb_reg", 15 0;
v0x5558d2a73c30_0 .net "clk", 0 0, L_0x5558d2a0ebe0;  alias, 1 drivers
v0x5558d2a73d20_0 .net "instr", 15 0, L_0x5558d2a7e1b0;  alias, 1 drivers
v0x5558d2a73de0_0 .net "instrmemwb2", 15 0, L_0x5558d2a80e90;  alias, 1 drivers
v0x5558d2a73eb0_0 .net "instrwb", 15 0, L_0x5558d2a7e440;  alias, 1 drivers
v0x5558d2a73f70_0 .var "instrwb_reg", 15 0;
v0x5558d2a740e0_0 .net "isld", 0 0, L_0x5558d2a7e250;  alias, 1 drivers
v0x5558d2a741b0_0 .net "isldmem2", 0 0, L_0x5558d2a80f30;  alias, 1 drivers
v0x5558d2a74280_0 .net "isldwb", 0 0, L_0x5558d2a7e3a0;  alias, 1 drivers
v0x5558d2a74320_0 .var "isldwb_reg", 0 0;
v0x5558d2a743c0_0 .net "iswb", 0 0, L_0x5558d2a7e0e0;  alias, 1 drivers
v0x5558d2a74490_0 .net "iswbin2", 0 0, L_0x5558d2a80dc0;  alias, 1 drivers
v0x5558d2a74560_0 .net "iswbwb", 0 0, L_0x5558d2a7e330;  alias, 1 drivers
v0x5558d2a74600_0 .var "iswbwb_reg", 0 0;
v0x5558d2a747b0_0 .net "ldresult", 15 0, L_0x5558d2a7df00;  alias, 1 drivers
v0x5558d2a748a0_0 .net "ldresult2", 15 0, L_0x5558d2a80be0;  alias, 1 drivers
v0x5558d2a74970_0 .net "ldresultwb", 15 0, L_0x5558d2a7e4e0;  alias, 1 drivers
v0x5558d2a74a30_0 .var "ldresultwb_reg", 15 0;
v0x5558d2a74b10 .array "reg_file", 7 0, 15 0;
v0x5558d2a74bd0_0 .var "regval_reg", 127 0;
v0x5558d2a74cb0_0 .net "regvalwb", 127 0, L_0x5558d2a7e650;  alias, 1 drivers
v0x5558d2a74d90_0 .var "result", 15 0;
S_0x5558d2a75090 .scope module, "writeback_unit2" "writeback_unit2" 3 423, 12 1 0, S_0x5558d2a4c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "iswb";
    .port_info 2 /INPUT 1 "isld";
    .port_info 3 /INPUT 16 "instr";
    .port_info 4 /INPUT 16 "ldresult";
    .port_info 5 /INPUT 16 "aluresult";
    .port_info 6 /INPUT 128 "regvalwb";
v0x5558d2a752d0_0 .net "aluresult", 15 0, L_0x5558d2a7e5b0;  alias, 1 drivers
v0x5558d2a753e0_0 .net "clk", 0 0, L_0x5558d2a0ebe0;  alias, 1 drivers
v0x5558d2a75480_0 .var/i "file", 31 0;
v0x5558d2a75550_0 .var/i "i", 31 0;
v0x5558d2a75630_0 .net "instr", 15 0, L_0x5558d2a7e440;  alias, 1 drivers
v0x5558d2a75740_0 .net "isld", 0 0, L_0x5558d2a7e3a0;  alias, 1 drivers
v0x5558d2a75810_0 .net "iswb", 0 0, L_0x5558d2a7e330;  alias, 1 drivers
v0x5558d2a758e0_0 .net "ldresult", 15 0, L_0x5558d2a7e4e0;  alias, 1 drivers
v0x5558d2a759b0 .array "reg_file", 7 0, 15 0;
v0x5558d2a75b10_0 .net "regvalwb", 127 0, L_0x5558d2a7e650;  alias, 1 drivers
v0x5558d2a75c00_0 .var "result", 15 0;
E_0x5558d2a57370/0 .event edge, v0x5558d2a74cb0_0, v0x5558d2a74560_0, v0x5558d2a74280_0, v0x5558d2a74970_0;
E_0x5558d2a57370/1 .event edge, v0x5558d2a73a80_0, v0x5558d2a75c00_0, v0x5558d2a73eb0_0, v0x5558d2a75480_0;
v0x5558d2a759b0_0 .array/port v0x5558d2a759b0, 0;
v0x5558d2a759b0_1 .array/port v0x5558d2a759b0, 1;
v0x5558d2a759b0_2 .array/port v0x5558d2a759b0, 2;
v0x5558d2a759b0_3 .array/port v0x5558d2a759b0, 3;
E_0x5558d2a57370/2 .event edge, v0x5558d2a759b0_0, v0x5558d2a759b0_1, v0x5558d2a759b0_2, v0x5558d2a759b0_3;
v0x5558d2a759b0_4 .array/port v0x5558d2a759b0, 4;
v0x5558d2a759b0_5 .array/port v0x5558d2a759b0, 5;
v0x5558d2a759b0_6 .array/port v0x5558d2a759b0, 6;
v0x5558d2a759b0_7 .array/port v0x5558d2a759b0, 7;
E_0x5558d2a57370/3 .event edge, v0x5558d2a759b0_4, v0x5558d2a759b0_5, v0x5558d2a759b0_6, v0x5558d2a759b0_7;
E_0x5558d2a57370 .event/or E_0x5558d2a57370/0, E_0x5558d2a57370/1, E_0x5558d2a57370/2, E_0x5558d2a57370/3;
    .scope S_0x5558d2a6cfe0;
T_0 ;
    %vpi_call 8 19 "$readmemh", "instructions.hex", v0x5558d2a6da20 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a6da20, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6d3d0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a6da20, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6d3d0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a6d730_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a6d940_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0x5558d2a6cfe0;
T_1 ;
    %wait E_0x5558d29dac50;
    %load/vec4 v0x5558d2a6ddb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a6dcd0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6d3d0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6d3d0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a6d730_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a6d940_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5558d2a6dae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5558d2a6d2d0_0;
    %store/vec4 v0x5558d2a6dcd0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6d3d0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6d3d0, 4, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5558d2a6df60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a6d3d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6d3d0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a6d3d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6d3d0, 4, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5558d2a6dc10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %ix/getv 4, v0x5558d2a6dcd0_0;
    %load/vec4a v0x5558d2a6da20, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6d3d0, 4, 0;
    %load/vec4 v0x5558d2a6dcd0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5558d2a6da20, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6d3d0, 4, 0;
    %load/vec4 v0x5558d2a6dcd0_0;
    %addi 2, 0, 16;
    %store/vec4 v0x5558d2a6dcd0_0, 0, 16;
    %jmp T_1.7;
T_1.6 ;
    %ix/getv 4, v0x5558d2a6dcd0_0;
    %load/vec4a v0x5558d2a6da20, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6d3d0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6d3d0, 4, 0;
    %load/vec4 v0x5558d2a6dcd0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x5558d2a6dcd0_0, 0, 16;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x5558d2a6df60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a6d3d0, 4;
    %store/vec4 v0x5558d2a6d730_0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a6d3d0, 4;
    %store/vec4 v0x5558d2a6d940_0, 0, 16;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a6d730_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a6d940_0, 0, 16;
T_1.9 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5558d2a71a60;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5558d2a72520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5558d2a730e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a72460_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5558d2a71a60;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a71ea0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a71ea0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a72180, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a72180, 4, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a731c0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a72ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a73040_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a732a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a73380_0, 0, 16;
    %end;
    .thread T_3;
    .scope S_0x5558d2a71a60;
T_4 ;
    %wait E_0x5558d28c9c30;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5558d2a730e0_0, 0, 32;
    %load/vec4 v0x5558d2a73040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5558d2a72770_0;
    %store/vec4 v0x5558d2a72600_0, 0, 16;
    %load/vec4 v0x5558d2a72a90_0;
    %store/vec4 v0x5558d2a729b0_0, 0, 16;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a73040_0, 0, 1;
    %load/vec4 v0x5558d2a731c0_0;
    %parti/s 4, 12, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x5558d2a72600_0;
    %store/vec4 v0x5558d2a729b0_0, 0, 16;
    %load/vec4 v0x5558d2a731c0_0;
    %store/vec4 v0x5558d2a72600_0, 0, 16;
T_4.2 ;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 4, 12, 5;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 4, 12, 5;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a728d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a72c40_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a73040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a72460_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 4, 12, 5;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a728d0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5558d2a72520_0, 0, 32;
T_4.8 ;
    %load/vec4 v0x5558d2a72520_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.9, 5;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a71ea0, 4;
    %parti/s 4, 12, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_4.10, 4;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a71ea0, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a71ea0, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a71ea0, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5558d2a730e0_0, 0, 32;
T_4.12 ;
T_4.10 ;
    %load/vec4 v0x5558d2a72520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5558d2a72520_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %load/vec4 v0x5558d2a730e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5558d2a72520_0, 0, 32;
T_4.16 ;
    %load/vec4 v0x5558d2a72520_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.17, 5;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a72180, 4;
    %parti/s 4, 12, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_4.18, 4;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a72180, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a72180, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a72180, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5558d2a730e0_0, 0, 32;
T_4.20 ;
T_4.18 ;
    %load/vec4 v0x5558d2a72520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5558d2a72520_0, 0, 32;
    %jmp T_4.16;
T_4.17 ;
    %load/vec4 v0x5558d2a730e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.22, 4;
    %load/vec4 v0x5558d2a729b0_0;
    %store/vec4 v0x5558d2a72c40_0, 0, 16;
    %jmp T_4.23;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a72c40_0, 0, 16;
T_4.23 ;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a72c40_0, 0, 16;
T_4.15 ;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5558d2a72520_0, 0, 32;
T_4.24 ;
    %load/vec4 v0x5558d2a72520_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.25, 5;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a71ea0, 4;
    %parti/s 4, 12, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_4.26, 4;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a71ea0, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a71ea0, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a71ea0, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.28, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5558d2a730e0_0, 0, 32;
T_4.28 ;
T_4.26 ;
    %load/vec4 v0x5558d2a72520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5558d2a72520_0, 0, 32;
    %jmp T_4.24;
T_4.25 ;
    %load/vec4 v0x5558d2a730e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.30, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5558d2a72520_0, 0, 32;
T_4.32 ;
    %load/vec4 v0x5558d2a72520_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.33, 5;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a72180, 4;
    %parti/s 4, 12, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_4.34, 4;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a72180, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a72180, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a72180, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.36, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5558d2a730e0_0, 0, 32;
T_4.36 ;
T_4.34 ;
    %load/vec4 v0x5558d2a72520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5558d2a72520_0, 0, 32;
    %jmp T_4.32;
T_4.33 ;
T_4.30 ;
    %load/vec4 v0x5558d2a730e0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.38, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a728d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a72c40_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5558d2a73040_0, 0, 1;
    %load/vec4 v0x5558d2a72600_0;
    %store/vec4 v0x5558d2a732a0_0, 0, 16;
    %load/vec4 v0x5558d2a729b0_0;
    %store/vec4 v0x5558d2a73380_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5558d2a72460_0, 0, 1;
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v0x5558d2a72600_0;
    %store/vec4 v0x5558d2a728d0_0, 0, 16;
    %load/vec4 v0x5558d2a72600_0;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_4.40, 4;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 3, 8, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 3, 8, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 8, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 8, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558d2a72600_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.42, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5558d2a730e0_0, 0, 32;
T_4.42 ;
    %load/vec4 v0x5558d2a730e0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.44, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a72c40_0, 0, 16;
T_4.44 ;
    %jmp T_4.41;
T_4.40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5558d2a730e0_0, 0, 32;
T_4.41 ;
    %load/vec4 v0x5558d2a730e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.46, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5558d2a72520_0, 0, 32;
T_4.48 ;
    %load/vec4 v0x5558d2a72520_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.49, 5;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a72180, 4;
    %parti/s 4, 12, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_4.50, 4;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a72180, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a72180, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a72180, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.52, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5558d2a730e0_0, 0, 32;
T_4.52 ;
T_4.50 ;
    %load/vec4 v0x5558d2a72520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5558d2a72520_0, 0, 32;
    %jmp T_4.48;
T_4.49 ;
    %load/vec4 v0x5558d2a730e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.54, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5558d2a72520_0, 0, 32;
T_4.56 ;
    %load/vec4 v0x5558d2a72520_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.57, 5;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a71ea0, 4;
    %parti/s 4, 12, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_4.58, 4;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a71ea0, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a71ea0, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %load/vec4a v0x5558d2a71ea0, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558d2a729b0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.60, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5558d2a730e0_0, 0, 32;
T_4.60 ;
T_4.58 ;
    %load/vec4 v0x5558d2a72520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5558d2a72520_0, 0, 32;
    %jmp T_4.56;
T_4.57 ;
T_4.54 ;
    %load/vec4 v0x5558d2a730e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.62, 4;
    %load/vec4 v0x5558d2a729b0_0;
    %store/vec4 v0x5558d2a72c40_0, 0, 16;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a72c40_0, 0, 16;
T_4.63 ;
    %jmp T_4.47;
T_4.46 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a72c40_0, 0, 16;
T_4.47 ;
T_4.39 ;
T_4.7 ;
T_4.5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5558d2a72520_0, 0, 32;
T_4.64 ;
    %load/vec4 v0x5558d2a72520_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.65, 5;
    %load/vec4 v0x5558d2a72520_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5558d2a71ea0, 4;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %store/vec4a v0x5558d2a71ea0, 4, 0;
    %load/vec4 v0x5558d2a72520_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5558d2a72180, 4;
    %ix/getv/s 4, v0x5558d2a72520_0;
    %store/vec4a v0x5558d2a72180, 4, 0;
    %load/vec4 v0x5558d2a72520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5558d2a72520_0, 0, 32;
    %jmp T_4.64;
T_4.65 ;
    %load/vec4 v0x5558d2a728d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a71ea0, 4, 0;
    %load/vec4 v0x5558d2a72c40_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a72180, 4, 0;
    %load/vec4 v0x5558d2a728d0_0;
    %load/vec4 v0x5558d2a72600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a72c40_0;
    %load/vec4 v0x5558d2a729b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.66, 8;
    %load/vec4 v0x5558d2a729b0_0;
    %store/vec4 v0x5558d2a731c0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5558d2a72ed0_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %load/vec4 v0x5558d2a728d0_0;
    %load/vec4 v0x5558d2a72600_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a72c40_0;
    %load/vec4 v0x5558d2a729b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.68, 8;
    %load/vec4 v0x5558d2a72600_0;
    %store/vec4 v0x5558d2a731c0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5558d2a72ed0_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a72ed0_0, 0, 1;
T_4.69 ;
T_4.67 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5558d2a670d0;
T_5 ;
    %vpi_call 6 35 "$readmemh", "registers.hex", v0x5558d2a68a10 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5558d2a670d0;
T_6 ;
    %wait E_0x5558d29dac50;
    %load/vec4 v0x5558d2a68ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5558d2a685b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5558d2a67a20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a67510_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a680a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a68330_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a67e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a678e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5558d2a67f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5558d2a685b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5558d2a67a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a678e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a680a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a68330_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a67510_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a67e80_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5558d2a68850_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a68850_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5558d2a67be0_0;
    %parti/s 3, 5, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5558d2a68850_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x5558d2a680a0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5558d2a68930_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a68930_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5558d2a67be0_0;
    %parti/s 3, 5, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x5558d2a68930_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x5558d2a680a0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x5558d2a67be0_0;
    %parti/s 3, 5, 4;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5558d2a68a10, 4;
    %assign/vec4 v0x5558d2a680a0_0, 0;
T_6.7 ;
T_6.5 ;
    %load/vec4 v0x5558d2a68850_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a67be0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558d2a68850_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5558d2a67be0_0;
    %parti/s 3, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x5558d2a68850_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x5558d2a68330_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x5558d2a68930_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a67be0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558d2a68930_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5558d2a67be0_0;
    %parti/s 3, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0x5558d2a68930_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x5558d2a68330_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x5558d2a67be0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %load/vec4 v0x5558d2a67be0_0;
    %parti/s 3, 2, 3;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5558d2a68a10, 4;
    %assign/vec4 v0x5558d2a68330_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v0x5558d2a67be0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5558d2a68330_0, 0;
T_6.13 ;
T_6.11 ;
T_6.9 ;
    %load/vec4 v0x5558d2a67be0_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0x5558d2a685b0_0, 0;
    %load/vec4 v0x5558d2a67be0_0;
    %parti/s 1, 11, 5;
    %assign/vec4 v0x5558d2a678e0_0, 0;
    %load/vec4 v0x5558d2a67be0_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5558d2a68770_0, 0, 3;
    %load/vec4 v0x5558d2a67be0_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0x5558d2a68b70_0, 0, 3;
    %load/vec4 v0x5558d2a67be0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x5558d2a67a20_0, 0;
    %load/vec4 v0x5558d2a67be0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x5558d2a68c50_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x5558d2a67be0_0;
    %parti/s 11, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5558d2a67510_0, 0;
    %load/vec4 v0x5558d2a67be0_0;
    %assign/vec4 v0x5558d2a67e80_0, 0;
T_6.3 ;
T_6.1 ;
    %load/vec4 v0x5558d2a685b0_0;
    %assign/vec4 v0x5558d2a68690_0, 0;
    %load/vec4 v0x5558d2a67a20_0;
    %assign/vec4 v0x5558d2a67b00_0, 0;
    %load/vec4 v0x5558d2a67510_0;
    %assign/vec4 v0x5558d2a675f0_0, 0;
    %load/vec4 v0x5558d2a680a0_0;
    %assign/vec4 v0x5558d2a68160_0, 0;
    %load/vec4 v0x5558d2a68330_0;
    %assign/vec4 v0x5558d2a683f0_0, 0;
    %load/vec4 v0x5558d2a678e0_0;
    %assign/vec4 v0x5558d2a67980_0, 0;
    %load/vec4 v0x5558d2a67e80_0;
    %assign/vec4 v0x5558d2a67cd0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5558d2a22800;
T_7 ;
    %wait E_0x5558d29dac50;
    %load/vec4 v0x5558d2a62fa0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5558d2a608e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a60a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a629e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a61ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a615d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a627a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a61390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a61c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a62560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a60cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a62320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a61810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a61a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a60f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a61150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a62e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a62c20_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5558d2a63040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a60a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a629e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a61ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a615d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a627a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a61390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a61c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a60cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a61810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a61a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a60f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a61150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62c20_0, 0;
    %load/vec4 v0x5558d2a60800_0;
    %store/vec4 v0x5558d2a631c0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5558d2a63100_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5558d2a63100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a63100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a60a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a629e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a61ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a615d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a627a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a61390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a61c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a60cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a61810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a61a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a60f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a61150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62c20_0, 0;
    %load/vec4 v0x5558d2a631c0_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %jmp T_7.22;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a60a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.22;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a629e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.22;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a61ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.22;
T_7.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a60cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.22;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.22;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.22;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a61c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.22;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a615d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.22;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a61810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.22;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a61a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.22;
T_7.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a627a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.22;
T_7.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a61390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.22;
T_7.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a60f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.22;
T_7.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a61150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.22;
T_7.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.22;
T_7.22 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a60a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a629e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a61ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a615d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a627a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a61390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a61c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a60cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a61810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a61a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a60f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a61150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62c20_0, 0;
    %load/vec4 v0x5558d2a60800_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %jmp T_7.39;
T_7.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a60a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.39;
T_7.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a629e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.39;
T_7.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a61ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.39;
T_7.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a60cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.39;
T_7.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.39;
T_7.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.39;
T_7.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a61c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.39;
T_7.30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a615d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.39;
T_7.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a61810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.39;
T_7.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a61a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.39;
T_7.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a627a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.39;
T_7.34 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a61390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.39;
T_7.35 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a60f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.39;
T_7.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a61150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.39;
T_7.37 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a62c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a62e40_0, 0;
    %jmp T_7.39;
T_7.39 ;
    %pop/vec4 1;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %load/vec4 v0x5558d2a60a40_0;
    %assign/vec4 v0x5558d2a60b50_0, 0;
    %load/vec4 v0x5558d2a629e0_0;
    %assign/vec4 v0x5558d2a62aa0_0, 0;
    %load/vec4 v0x5558d2a61ed0_0;
    %assign/vec4 v0x5558d2a61f90_0, 0;
    %load/vec4 v0x5558d2a615d0_0;
    %assign/vec4 v0x5558d2a61690_0, 0;
    %load/vec4 v0x5558d2a627a0_0;
    %assign/vec4 v0x5558d2a62860_0, 0;
    %load/vec4 v0x5558d2a61390_0;
    %assign/vec4 v0x5558d2a61450_0, 0;
    %load/vec4 v0x5558d2a61c90_0;
    %assign/vec4 v0x5558d2a61d50_0, 0;
    %load/vec4 v0x5558d2a62560_0;
    %assign/vec4 v0x5558d2a62620_0, 0;
    %load/vec4 v0x5558d2a60cd0_0;
    %assign/vec4 v0x5558d2a60d90_0, 0;
    %load/vec4 v0x5558d2a62320_0;
    %assign/vec4 v0x5558d2a623e0_0, 0;
    %load/vec4 v0x5558d2a61810_0;
    %assign/vec4 v0x5558d2a618d0_0, 0;
    %load/vec4 v0x5558d2a61a50_0;
    %assign/vec4 v0x5558d2a61b10_0, 0;
    %load/vec4 v0x5558d2a60f10_0;
    %assign/vec4 v0x5558d2a60fd0_0, 0;
    %load/vec4 v0x5558d2a61150_0;
    %assign/vec4 v0x5558d2a61210_0, 0;
    %load/vec4 v0x5558d2a62e40_0;
    %assign/vec4 v0x5558d2a62ee0_0, 0;
    %load/vec4 v0x5558d2a62c20_0;
    %assign/vec4 v0x5558d2a62ce0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5558d2a6bf70;
T_8 ;
    %wait E_0x5558d297b150;
    %load/vec4 v0x5558d2a6cd50_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6ccb0, 4, 0;
    %load/vec4 v0x5558d2a6cd50_0;
    %parti/s 16, 16, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6ccb0, 4, 0;
    %load/vec4 v0x5558d2a6cd50_0;
    %parti/s 16, 32, 7;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6ccb0, 4, 0;
    %load/vec4 v0x5558d2a6cd50_0;
    %parti/s 16, 48, 7;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6ccb0, 4, 0;
    %load/vec4 v0x5558d2a6cd50_0;
    %parti/s 16, 64, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6ccb0, 4, 0;
    %load/vec4 v0x5558d2a6cd50_0;
    %parti/s 16, 80, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6ccb0, 4, 0;
    %load/vec4 v0x5558d2a6cd50_0;
    %parti/s 16, 96, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6ccb0, 4, 0;
    %load/vec4 v0x5558d2a6cd50_0;
    %parti/s 16, 112, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6ccb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5558d2a6c6c0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x5558d2a6c6c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x5558d2a6c6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5558d2a6c6c0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5558d2a6bf70;
T_9 ;
    %wait E_0x5558d2a4ac70;
    %load/vec4 v0x5558d2a6ce40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a6c400_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a6ca40_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5558d2a6cbe0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5558d2a6c7a0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a6ccb0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5558d2a6c840_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a6ccb0, 4;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5558d2a6c230_0;
    %assign/vec4 v0x5558d2a6c400_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x5558d2a6ca40_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a6c400_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a6ca40_0, 0;
T_9.3 ;
T_9.1 ;
    %load/vec4 v0x5558d2a6c400_0;
    %assign/vec4 v0x5558d2a6c4f0_0, 0;
    %load/vec4 v0x5558d2a6ca40_0;
    %assign/vec4 v0x5558d2a6cb00_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5558d29e0620;
T_10 ;
    %vpi_call 4 56 "$readmemh", "registers.hex", v0x5558d2a5c510 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5a710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5ae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5ba90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5bc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5b490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5aa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5b310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5b610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5b010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5ab90_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a5c0b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a5c430_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5558d2a4a940_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a5a3d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a5a4b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a5c690_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_0x5558d29e0620;
T_11 ;
    %wait E_0x5558d2a4ac70;
    %load/vec4 v0x5558d2a5a590_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5558d2a5c5d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.0, 9;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a5c690_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a5a3d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5558d2a5aad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5558d2a5bfd0_0;
    %store/vec4 v0x5558d2a2d480_0, 0, 16;
    %load/vec4 v0x5558d2a3cd00_0;
    %pad/u 16;
    %store/vec4 v0x5558d2a2d520_0, 0, 16;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x5558d2a5bfd0_0;
    %store/vec4 v0x5558d2a2d480_0, 0, 16;
    %load/vec4 v0x5558d2a5c190_0;
    %store/vec4 v0x5558d2a2d520_0, 0, 16;
T_11.3 ;
    %load/vec4 v0x5558d2a5a650_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5558d2a5ac50_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5558d2a5b850_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x5558d2a2d480_0;
    %load/vec4 v0x5558d2a2d520_0;
    %add;
    %assign/vec4 v0x5558d2a5c690_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x5558d2a5bb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x5558d2a2d480_0;
    %load/vec4 v0x5558d2a2d520_0;
    %sub;
    %assign/vec4 v0x5558d2a5c690_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x5558d2a5b3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x5558d2a2d480_0;
    %load/vec4 v0x5558d2a2d520_0;
    %mul;
    %assign/vec4 v0x5558d2a5c690_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x5558d2a5a950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x5558d2a2d480_0;
    %load/vec4 v0x5558d2a2d520_0;
    %cmp/e;
    %jmp/0xz  T_11.12, 4;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x5558d2a5c690_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x5558d2a2d520_0;
    %load/vec4 v0x5558d2a2d480_0;
    %cmp/u;
    %jmp/0xz  T_11.14, 5;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x5558d2a5c690_0, 0;
    %jmp T_11.15;
T_11.14 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a5c690_0, 0;
T_11.15 ;
T_11.13 ;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v0x5558d2a5b250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0x5558d2a2d520_0;
    %assign/vec4 v0x5558d2a5c690_0, 0;
    %jmp T_11.17;
T_11.16 ;
    %load/vec4 v0x5558d2a5b6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %load/vec4 v0x5558d2a2d480_0;
    %load/vec4 v0x5558d2a2d520_0;
    %or;
    %assign/vec4 v0x5558d2a5c690_0, 0;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x5558d2a5a7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.20, 8;
    %load/vec4 v0x5558d2a2d480_0;
    %load/vec4 v0x5558d2a2d520_0;
    %and;
    %assign/vec4 v0x5558d2a5c690_0, 0;
    %jmp T_11.21;
T_11.20 ;
    %load/vec4 v0x5558d2a5b550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.22, 8;
    %load/vec4 v0x5558d2a2d480_0;
    %inv;
    %assign/vec4 v0x5558d2a5c690_0, 0;
    %jmp T_11.23;
T_11.22 ;
    %load/vec4 v0x5558d2a5af50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.24, 8;
    %load/vec4 v0x5558d2a2d480_0;
    %ix/getv 4, v0x5558d2a2d520_0;
    %shiftl 4;
    %assign/vec4 v0x5558d2a5c690_0, 0;
    %jmp T_11.25;
T_11.24 ;
    %load/vec4 v0x5558d2a5b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.26, 8;
    %load/vec4 v0x5558d2a2d480_0;
    %ix/getv 4, v0x5558d2a2d520_0;
    %shiftr 4;
    %assign/vec4 v0x5558d2a5c690_0, 0;
    %jmp T_11.27;
T_11.26 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a5c690_0, 0;
T_11.27 ;
T_11.25 ;
T_11.23 ;
T_11.21 ;
T_11.19 ;
T_11.17 ;
T_11.11 ;
T_11.9 ;
T_11.7 ;
T_11.5 ;
T_11.1 ;
    %load/vec4 v0x5558d2a5a590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.28, 8;
    %load/vec4 v0x5558d2a5a210_0;
    %assign/vec4 v0x5558d2a5a3d0_0, 0;
T_11.28 ;
    %load/vec4 v0x5558d2a5a3d0_0;
    %assign/vec4 v0x5558d2a5a4b0_0, 0;
    %load/vec4 v0x5558d2a5c690_0;
    %assign/vec4 v0x5558d2a5c770_0, 0;
    %load/vec4 v0x5558d2a5c430_0;
    %assign/vec4 v0x5558d2a5c270_0, 0;
    %load/vec4 v0x5558d2a5ae90_0;
    %assign/vec4 v0x5558d2a5add0_0, 0;
    %load/vec4 v0x5558d2a5ba90_0;
    %assign/vec4 v0x5558d2a5b9d0_0, 0;
    %load/vec4 v0x5558d2a5bcd0_0;
    %assign/vec4 v0x5558d2a5be50_0, 0;
    %load/vec4 v0x5558d2a5be50_0;
    %assign/vec4 v0x5558d2a5bd90_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5558d2a6e120;
T_12 ;
    %vpi_call 9 27 "$readmemh", "data_memory.hex", v0x5558d2a6f680 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a6f4c0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a6f3e0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a6e5b0_0, 0, 16;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x5558d2a6fa50_0, 0, 20;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x5558d2a6f830_0, 0, 20;
    %end;
    .thread T_12;
    .scope S_0x5558d2a6e120;
T_13 ;
    %wait E_0x5558d2a4ac70;
    %load/vec4 v0x5558d2a6f9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a6f4c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x5558d2a6fa50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a6e5b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5558d2a6ec40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %vpi_call 9 45 "$readmemh", "data_memory.hex", v0x5558d2a6f680 {0 0 0};
    %ix/getv 4, v0x5558d2a6e410_0;
    %load/vec4a v0x5558d2a6f680, 4;
    %assign/vec4 v0x5558d2a6f4c0_0, 0;
    %vpi_call 9 47 "$readmemh", "data_memory.hex", v0x5558d2a6f680 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/getv 4, v0x5558d2a6e410_0;
    %load/vec4a v0x5558d2a6f680, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5558d2a6e900_0;
    %parti/s 3, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5558d2a6fa50_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x5558d2a6ef30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %vpi_call 9 52 "$readmemh", "data_memory.hex", v0x5558d2a6f680 {0 0 0};
    %vpi_func 9 53 "$fopen" 32, "data_memory.hex", "w" {0 0 0};
    %store/vec4 v0x5558d2a6e740_0, 0, 32;
    %load/vec4 v0x5558d2a6f740_0;
    %ix/getv 4, v0x5558d2a6e410_0;
    %store/vec4a v0x5558d2a6f680, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5558d2a6e820_0, 0, 32;
T_13.6 ;
    %load/vec4 v0x5558d2a6e820_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.7, 5;
    %vpi_call 9 56 "$fwrite", v0x5558d2a6e740_0, "%h\012", &A<v0x5558d2a6f680, v0x5558d2a6e820_0 > {0 0 0};
    %load/vec4 v0x5558d2a6e820_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5558d2a6e820_0, 0, 32;
    %jmp T_13.6;
T_13.7 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a6f4c0_0, 0;
    %vpi_call 9 59 "$fclose", v0x5558d2a6e740_0 {0 0 0};
    %pushi/vec4 1, 0, 20;
    %assign/vec4 v0x5558d2a6fa50_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a6f4c0_0, 0;
    %load/vec4 v0x5558d2a6e900_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a6e410_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a6fa50_0, 0;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %load/vec4 v0x5558d2a6e410_0;
    %assign/vec4 v0x5558d2a6e5b0_0, 0;
    %vpi_call 9 71 "$display", "aluresult: ", v0x5558d2a6e410_0 {0 0 0};
    %vpi_call 9 72 "$display", "aluresult_reg: ", v0x5558d2a6e5b0_0 {0 0 0};
    %load/vec4 v0x5558d2a6f4c0_0;
    %assign/vec4 v0x5558d2a6f3e0_0, 0;
    %load/vec4 v0x5558d2a6fa50_0;
    %assign/vec4 v0x5558d2a6f830_0, 0;
    %load/vec4 v0x5558d2a6ec40_0;
    %assign/vec4 v0x5558d2a6ed10_0, 0;
    %load/vec4 v0x5558d2a6ed10_0;
    %assign/vec4 v0x5558d2a6ee70_0, 0;
    %load/vec4 v0x5558d2a6f000_0;
    %assign/vec4 v0x5558d2a6f320_0, 0;
    %load/vec4 v0x5558d2a6f320_0;
    %assign/vec4 v0x5558d2a6f0d0_0, 0;
    %load/vec4 v0x5558d2a6e900_0;
    %assign/vec4 v0x5558d2a6eb60_0, 0;
    %load/vec4 v0x5558d2a6eb60_0;
    %assign/vec4 v0x5558d2a6e9c0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5558d2a73520;
T_14 ;
    %vpi_call 11 39 "$readmemh", "registers.hex", v0x5558d2a74b10 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a74d90_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a74600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a74320_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a73f70_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a74a30_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a73b50_0, 0, 16;
    %end;
    .thread T_14;
    .scope S_0x5558d2a73520;
T_15 ;
    %wait E_0x5558d2a4ac70;
    %vpi_call 11 48 "$readmemh", "registers.hex", v0x5558d2a74b10 {0 0 0};
    %load/vec4 v0x5558d2a743c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x5558d2a740e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5558d2a747b0_0;
    %store/vec4 v0x5558d2a74d90_0, 0, 16;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x5558d2a738a0_0;
    %store/vec4 v0x5558d2a74d90_0, 0, 16;
T_15.3 ;
    %load/vec4 v0x5558d2a738a0_0;
    %load/vec4 v0x5558d2a73d20_0;
    %parti/s 3, 8, 5;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5558d2a74b10, 4, 0;
T_15.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a74b10, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a74b10, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a74b10, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a74b10, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a74b10, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a74b10, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a74b10, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a74b10, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5558d2a74bd0_0, 0, 128;
    %load/vec4 v0x5558d2a74490_0;
    %assign/vec4 v0x5558d2a74600_0, 0;
    %load/vec4 v0x5558d2a741b0_0;
    %assign/vec4 v0x5558d2a74320_0, 0;
    %load/vec4 v0x5558d2a73de0_0;
    %assign/vec4 v0x5558d2a73f70_0, 0;
    %load/vec4 v0x5558d2a748a0_0;
    %assign/vec4 v0x5558d2a74a30_0, 0;
    %load/vec4 v0x5558d2a739b0_0;
    %assign/vec4 v0x5558d2a73b50_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5558d2a68f90;
T_16 ;
    %vpi_call 6 35 "$readmemh", "registers.hex", v0x5558d2a6a9e0 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x5558d2a68f90;
T_17 ;
    %wait E_0x5558d29dac50;
    %load/vec4 v0x5558d2a6aa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5558d2a6a580_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5558d2a69930_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a693d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a6a070_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a6a300_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a69e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a697f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5558d2a69ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5558d2a6a580_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5558d2a69930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a697f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a6a070_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a6a300_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a693d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a69e20_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x5558d2a6a820_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a6a820_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5558d2a69b80_0;
    %parti/s 3, 5, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x5558d2a6a820_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x5558d2a6a070_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x5558d2a6a910_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a6a910_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5558d2a69b80_0;
    %parti/s 3, 5, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x5558d2a6a910_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x5558d2a6a070_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x5558d2a69b80_0;
    %parti/s 3, 5, 4;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5558d2a6a9e0, 4;
    %assign/vec4 v0x5558d2a6a070_0, 0;
T_17.7 ;
T_17.5 ;
    %load/vec4 v0x5558d2a6a820_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a69b80_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558d2a6a820_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5558d2a69b80_0;
    %parti/s 3, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0x5558d2a6a820_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x5558d2a6a300_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x5558d2a6a910_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5558d2a69b80_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558d2a6a910_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5558d2a69b80_0;
    %parti/s 3, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %load/vec4 v0x5558d2a6a910_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x5558d2a6a300_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v0x5558d2a69b80_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.12, 4;
    %load/vec4 v0x5558d2a69b80_0;
    %parti/s 3, 2, 3;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5558d2a6a9e0, 4;
    %assign/vec4 v0x5558d2a6a300_0, 0;
    %jmp T_17.13;
T_17.12 ;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v0x5558d2a69b80_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5558d2a6a300_0, 0;
T_17.13 ;
T_17.11 ;
T_17.9 ;
    %load/vec4 v0x5558d2a69b80_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0x5558d2a6a580_0, 0;
    %load/vec4 v0x5558d2a69b80_0;
    %parti/s 1, 11, 5;
    %assign/vec4 v0x5558d2a697f0_0, 0;
    %load/vec4 v0x5558d2a69b80_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5558d2a6a740_0, 0, 3;
    %load/vec4 v0x5558d2a69b80_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0x5558d2a6ab20_0, 0, 3;
    %load/vec4 v0x5558d2a69b80_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x5558d2a69930_0, 0;
    %load/vec4 v0x5558d2a69b80_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x5558d2a6ac00_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x5558d2a69b80_0;
    %parti/s 11, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5558d2a693d0_0, 0;
    %load/vec4 v0x5558d2a69b80_0;
    %assign/vec4 v0x5558d2a69e20_0, 0;
T_17.3 ;
T_17.1 ;
    %load/vec4 v0x5558d2a6a580_0;
    %assign/vec4 v0x5558d2a6a660_0, 0;
    %load/vec4 v0x5558d2a69930_0;
    %assign/vec4 v0x5558d2a69aa0_0, 0;
    %load/vec4 v0x5558d2a693d0_0;
    %assign/vec4 v0x5558d2a694b0_0, 0;
    %load/vec4 v0x5558d2a6a070_0;
    %assign/vec4 v0x5558d2a6a130_0, 0;
    %load/vec4 v0x5558d2a6a300_0;
    %assign/vec4 v0x5558d2a6a3c0_0, 0;
    %load/vec4 v0x5558d2a697f0_0;
    %assign/vec4 v0x5558d2a69890_0, 0;
    %load/vec4 v0x5558d2a69e20_0;
    %assign/vec4 v0x5558d2a69c70_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5558d2a21c60;
T_18 ;
    %wait E_0x5558d29dac50;
    %load/vec4 v0x5558d2a66ac0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5558d2a64440_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_18.0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a64580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a66500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a659f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a650f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a662c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a64eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a657b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a66080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a647f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a65e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a65330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a65570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a64a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a64c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a66960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a66740_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5558d2a66b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a64580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a659f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a650f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a662c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a64eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a657b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a647f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a65e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a65330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a65570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a64a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a64c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66740_0, 0;
    %load/vec4 v0x5558d2a64360_0;
    %store/vec4 v0x5558d2a66ca0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5558d2a66c00_0, 0, 1;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x5558d2a66c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a66c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a64580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a659f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a650f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a662c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a64eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a657b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a647f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a65e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a65330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a65570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a64a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a64c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66740_0, 0;
    %load/vec4 v0x5558d2a66ca0_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_18.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_18.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_18.20, 6;
    %jmp T_18.22;
T_18.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a64580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.22;
T_18.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.22;
T_18.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a659f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.22;
T_18.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a647f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.22;
T_18.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.22;
T_18.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a65e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.22;
T_18.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a657b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.22;
T_18.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a650f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.22;
T_18.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a65330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.22;
T_18.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a65570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.22;
T_18.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a662c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.22;
T_18.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a64eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.22;
T_18.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a64a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.22;
T_18.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a64c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.22;
T_18.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.22;
T_18.22 ;
    %pop/vec4 1;
    %jmp T_18.5;
T_18.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a64580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a659f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a650f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a662c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a64eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a657b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a647f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a65e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a65330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a65570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a64a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a64c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66740_0, 0;
    %load/vec4 v0x5558d2a64360_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.25, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.26, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_18.31, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_18.32, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.33, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.34, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_18.35, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_18.36, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_18.37, 6;
    %jmp T_18.39;
T_18.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a64580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.39;
T_18.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.39;
T_18.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a659f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.39;
T_18.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a647f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.39;
T_18.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.39;
T_18.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a65e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.39;
T_18.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a657b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.39;
T_18.30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a650f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.39;
T_18.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a65330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.39;
T_18.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a65570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.39;
T_18.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a662c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.39;
T_18.34 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a64eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.39;
T_18.35 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a64a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.39;
T_18.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a64c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.39;
T_18.37 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558d2a66740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a66960_0, 0;
    %jmp T_18.39;
T_18.39 ;
    %pop/vec4 1;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %load/vec4 v0x5558d2a64580_0;
    %assign/vec4 v0x5558d2a64670_0, 0;
    %load/vec4 v0x5558d2a66500_0;
    %assign/vec4 v0x5558d2a665c0_0, 0;
    %load/vec4 v0x5558d2a659f0_0;
    %assign/vec4 v0x5558d2a65ab0_0, 0;
    %load/vec4 v0x5558d2a650f0_0;
    %assign/vec4 v0x5558d2a651b0_0, 0;
    %load/vec4 v0x5558d2a662c0_0;
    %assign/vec4 v0x5558d2a66380_0, 0;
    %load/vec4 v0x5558d2a64eb0_0;
    %assign/vec4 v0x5558d2a64f70_0, 0;
    %load/vec4 v0x5558d2a657b0_0;
    %assign/vec4 v0x5558d2a65870_0, 0;
    %load/vec4 v0x5558d2a66080_0;
    %assign/vec4 v0x5558d2a66140_0, 0;
    %load/vec4 v0x5558d2a647f0_0;
    %assign/vec4 v0x5558d2a648b0_0, 0;
    %load/vec4 v0x5558d2a65e40_0;
    %assign/vec4 v0x5558d2a65f00_0, 0;
    %load/vec4 v0x5558d2a65330_0;
    %assign/vec4 v0x5558d2a653f0_0, 0;
    %load/vec4 v0x5558d2a65570_0;
    %assign/vec4 v0x5558d2a65630_0, 0;
    %load/vec4 v0x5558d2a64a30_0;
    %assign/vec4 v0x5558d2a64af0_0, 0;
    %load/vec4 v0x5558d2a64c70_0;
    %assign/vec4 v0x5558d2a64d30_0, 0;
    %load/vec4 v0x5558d2a66960_0;
    %assign/vec4 v0x5558d2a66a00_0, 0;
    %load/vec4 v0x5558d2a66740_0;
    %assign/vec4 v0x5558d2a66800_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5558d2a6af40;
T_19 ;
    %wait E_0x5558d297b150;
    %load/vec4 v0x5558d2a6bcd0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6bc30, 4, 0;
    %load/vec4 v0x5558d2a6bcd0_0;
    %parti/s 16, 16, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6bc30, 4, 0;
    %load/vec4 v0x5558d2a6bcd0_0;
    %parti/s 16, 32, 7;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6bc30, 4, 0;
    %load/vec4 v0x5558d2a6bcd0_0;
    %parti/s 16, 48, 7;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6bc30, 4, 0;
    %load/vec4 v0x5558d2a6bcd0_0;
    %parti/s 16, 64, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6bc30, 4, 0;
    %load/vec4 v0x5558d2a6bcd0_0;
    %parti/s 16, 80, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6bc30, 4, 0;
    %load/vec4 v0x5558d2a6bcd0_0;
    %parti/s 16, 96, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6bc30, 4, 0;
    %load/vec4 v0x5558d2a6bcd0_0;
    %parti/s 16, 112, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a6bc30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5558d2a6b6d0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x5558d2a6b6d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.1, 5;
    %load/vec4 v0x5558d2a6b6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5558d2a6b6d0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5558d2a6af40;
T_20 ;
    %wait E_0x5558d2a4ac70;
    %load/vec4 v0x5558d2a6bdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a6b410_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a6b9c0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5558d2a6bb60_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5558d2a6b7b0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a6bc30, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5558d2a6b850_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a6bc30, 4;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5558d2a6b240_0;
    %assign/vec4 v0x5558d2a6b410_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x5558d2a6b9c0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a6b410_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a6b9c0_0, 0;
T_20.3 ;
T_20.1 ;
    %load/vec4 v0x5558d2a6b410_0;
    %assign/vec4 v0x5558d2a6b500_0, 0;
    %load/vec4 v0x5558d2a6b9c0_0;
    %assign/vec4 v0x5558d2a6ba80_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5558d29e0de0;
T_21 ;
    %vpi_call 4 56 "$readmemh", "registers.hex", v0x5558d2a5f570 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5d560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5eaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5ec70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5e2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5d860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5e160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5d6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5e670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5de60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a5d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a5f110_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a5f490_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5558d2a5cf80_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a5d220_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a5d300_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a5f6d0_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x5558d29e0de0;
T_22 ;
    %wait E_0x5558d2a4ac70;
    %load/vec4 v0x5558d2a5d3e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5558d2a5f630_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_22.0, 9;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a5f6d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a5d220_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5558d2a5d920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5558d2a5f030_0;
    %store/vec4 v0x5558d2a5ca70_0, 0, 16;
    %load/vec4 v0x5558d2a5cec0_0;
    %pad/u 16;
    %store/vec4 v0x5558d2a5cb50_0, 0, 16;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x5558d2a5f030_0;
    %store/vec4 v0x5558d2a5ca70_0, 0, 16;
    %load/vec4 v0x5558d2a5f1f0_0;
    %store/vec4 v0x5558d2a5cb50_0, 0, 16;
T_22.3 ;
    %load/vec4 v0x5558d2a5d4a0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5558d2a5daa0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5558d2a5e8b0_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x5558d2a5ca70_0;
    %load/vec4 v0x5558d2a5cb50_0;
    %add;
    %assign/vec4 v0x5558d2a5f6d0_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x5558d2a5ebb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x5558d2a5ca70_0;
    %load/vec4 v0x5558d2a5cb50_0;
    %sub;
    %assign/vec4 v0x5558d2a5f6d0_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x5558d2a5e220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %load/vec4 v0x5558d2a5ca70_0;
    %load/vec4 v0x5558d2a5cb50_0;
    %mul;
    %assign/vec4 v0x5558d2a5f6d0_0, 0;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v0x5558d2a5d7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %load/vec4 v0x5558d2a5ca70_0;
    %load/vec4 v0x5558d2a5cb50_0;
    %cmp/e;
    %jmp/0xz  T_22.12, 4;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x5558d2a5f6d0_0, 0;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v0x5558d2a5cb50_0;
    %load/vec4 v0x5558d2a5ca70_0;
    %cmp/u;
    %jmp/0xz  T_22.14, 5;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x5558d2a5f6d0_0, 0;
    %jmp T_22.15;
T_22.14 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a5f6d0_0, 0;
T_22.15 ;
T_22.13 ;
    %jmp T_22.11;
T_22.10 ;
    %load/vec4 v0x5558d2a5e0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.16, 8;
    %load/vec4 v0x5558d2a5cb50_0;
    %assign/vec4 v0x5558d2a5f6d0_0, 0;
    %jmp T_22.17;
T_22.16 ;
    %load/vec4 v0x5558d2a5e730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.18, 8;
    %load/vec4 v0x5558d2a5ca70_0;
    %load/vec4 v0x5558d2a5cb50_0;
    %or;
    %assign/vec4 v0x5558d2a5f6d0_0, 0;
    %jmp T_22.19;
T_22.18 ;
    %load/vec4 v0x5558d2a5d620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.20, 8;
    %load/vec4 v0x5558d2a5ca70_0;
    %load/vec4 v0x5558d2a5cb50_0;
    %and;
    %assign/vec4 v0x5558d2a5f6d0_0, 0;
    %jmp T_22.21;
T_22.20 ;
    %load/vec4 v0x5558d2a5e3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.22, 8;
    %load/vec4 v0x5558d2a5ca70_0;
    %inv;
    %assign/vec4 v0x5558d2a5f6d0_0, 0;
    %jmp T_22.23;
T_22.22 ;
    %load/vec4 v0x5558d2a5dda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.24, 8;
    %load/vec4 v0x5558d2a5ca70_0;
    %ix/getv 4, v0x5558d2a5cb50_0;
    %shiftl 4;
    %assign/vec4 v0x5558d2a5f6d0_0, 0;
    %jmp T_22.25;
T_22.24 ;
    %load/vec4 v0x5558d2a5df20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.26, 8;
    %load/vec4 v0x5558d2a5ca70_0;
    %ix/getv 4, v0x5558d2a5cb50_0;
    %shiftr 4;
    %assign/vec4 v0x5558d2a5f6d0_0, 0;
    %jmp T_22.27;
T_22.26 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a5f6d0_0, 0;
T_22.27 ;
T_22.25 ;
T_22.23 ;
T_22.21 ;
T_22.19 ;
T_22.17 ;
T_22.11 ;
T_22.9 ;
T_22.7 ;
T_22.5 ;
T_22.1 ;
    %load/vec4 v0x5558d2a5d3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.28, 8;
    %load/vec4 v0x5558d2a5d060_0;
    %assign/vec4 v0x5558d2a5d220_0, 0;
T_22.28 ;
    %load/vec4 v0x5558d2a5d220_0;
    %assign/vec4 v0x5558d2a5d300_0, 0;
    %load/vec4 v0x5558d2a5f6d0_0;
    %assign/vec4 v0x5558d2a5f790_0, 0;
    %load/vec4 v0x5558d2a5f490_0;
    %assign/vec4 v0x5558d2a5f2d0_0, 0;
    %load/vec4 v0x5558d2a5dce0_0;
    %assign/vec4 v0x5558d2a5dc20_0, 0;
    %load/vec4 v0x5558d2a5eaf0_0;
    %assign/vec4 v0x5558d2a5ea30_0, 0;
    %load/vec4 v0x5558d2a5ed30_0;
    %assign/vec4 v0x5558d2a5eeb0_0, 0;
    %load/vec4 v0x5558d2a5eeb0_0;
    %assign/vec4 v0x5558d2a5edf0_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5558d2a6fd70;
T_23 ;
    %vpi_call 9 27 "$readmemh", "data_memory.hex", v0x5558d2a71370 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a711b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a710d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a70250_0, 0, 16;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x5558d2a71740_0, 0, 20;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x5558d2a71520_0, 0, 20;
    %end;
    .thread T_23;
    .scope S_0x5558d2a6fd70;
T_24 ;
    %wait E_0x5558d2a4ac70;
    %load/vec4 v0x5558d2a716a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a711b0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x5558d2a71740_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a70250_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5558d2a70930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %vpi_call 9 45 "$readmemh", "data_memory.hex", v0x5558d2a71370 {0 0 0};
    %ix/getv 4, v0x5558d2a700b0_0;
    %load/vec4a v0x5558d2a71370, 4;
    %assign/vec4 v0x5558d2a711b0_0, 0;
    %vpi_call 9 47 "$readmemh", "data_memory.hex", v0x5558d2a71370 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/getv 4, v0x5558d2a700b0_0;
    %load/vec4a v0x5558d2a71370, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5558d2a705f0_0;
    %parti/s 3, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5558d2a71740_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x5558d2a70c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %vpi_call 9 52 "$readmemh", "data_memory.hex", v0x5558d2a71370 {0 0 0};
    %vpi_func 9 53 "$fopen" 32, "data_memory.hex", "w" {0 0 0};
    %store/vec4 v0x5558d2a703e0_0, 0, 32;
    %load/vec4 v0x5558d2a71430_0;
    %ix/getv 4, v0x5558d2a700b0_0;
    %store/vec4a v0x5558d2a71370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5558d2a70510_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x5558d2a70510_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_24.7, 5;
    %vpi_call 9 56 "$fwrite", v0x5558d2a703e0_0, "%h\012", &A<v0x5558d2a71370, v0x5558d2a70510_0 > {0 0 0};
    %load/vec4 v0x5558d2a70510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5558d2a70510_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a711b0_0, 0;
    %vpi_call 9 59 "$fclose", v0x5558d2a703e0_0 {0 0 0};
    %pushi/vec4 1, 0, 20;
    %assign/vec4 v0x5558d2a71740_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5558d2a711b0_0, 0;
    %load/vec4 v0x5558d2a705f0_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5558d2a700b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5558d2a71740_0, 0;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %load/vec4 v0x5558d2a700b0_0;
    %assign/vec4 v0x5558d2a70250_0, 0;
    %vpi_call 9 71 "$display", "aluresult: ", v0x5558d2a700b0_0 {0 0 0};
    %vpi_call 9 72 "$display", "aluresult_reg: ", v0x5558d2a70250_0 {0 0 0};
    %load/vec4 v0x5558d2a711b0_0;
    %assign/vec4 v0x5558d2a710d0_0, 0;
    %load/vec4 v0x5558d2a71740_0;
    %assign/vec4 v0x5558d2a71520_0, 0;
    %load/vec4 v0x5558d2a70930_0;
    %assign/vec4 v0x5558d2a70a00_0, 0;
    %load/vec4 v0x5558d2a70a00_0;
    %assign/vec4 v0x5558d2a70b60_0, 0;
    %load/vec4 v0x5558d2a70cf0_0;
    %assign/vec4 v0x5558d2a71010_0, 0;
    %load/vec4 v0x5558d2a71010_0;
    %assign/vec4 v0x5558d2a70dc0_0, 0;
    %load/vec4 v0x5558d2a705f0_0;
    %assign/vec4 v0x5558d2a70850_0, 0;
    %load/vec4 v0x5558d2a70850_0;
    %assign/vec4 v0x5558d2a706b0_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5558d2a75090;
T_25 ;
    %wait E_0x5558d2a57370;
    %load/vec4 v0x5558d2a75b10_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a759b0, 4, 0;
    %load/vec4 v0x5558d2a75b10_0;
    %parti/s 16, 16, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a759b0, 4, 0;
    %load/vec4 v0x5558d2a75b10_0;
    %parti/s 16, 32, 7;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a759b0, 4, 0;
    %load/vec4 v0x5558d2a75b10_0;
    %parti/s 16, 48, 7;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a759b0, 4, 0;
    %load/vec4 v0x5558d2a75b10_0;
    %parti/s 16, 64, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a759b0, 4, 0;
    %load/vec4 v0x5558d2a75b10_0;
    %parti/s 16, 80, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a759b0, 4, 0;
    %load/vec4 v0x5558d2a75b10_0;
    %parti/s 16, 96, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a759b0, 4, 0;
    %load/vec4 v0x5558d2a75b10_0;
    %parti/s 16, 112, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558d2a759b0, 4, 0;
    %load/vec4 v0x5558d2a75810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x5558d2a75740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x5558d2a758e0_0;
    %store/vec4 v0x5558d2a75c00_0, 0, 16;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x5558d2a752d0_0;
    %store/vec4 v0x5558d2a75c00_0, 0, 16;
T_25.3 ;
    %load/vec4 v0x5558d2a75c00_0;
    %load/vec4 v0x5558d2a75630_0;
    %parti/s 3, 8, 5;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5558d2a759b0, 4, 0;
    %vpi_func 12 30 "$fopen" 32, "registers.hex", "w" {0 0 0};
    %store/vec4 v0x5558d2a75480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5558d2a75550_0, 0, 32;
T_25.4 ;
    %load/vec4 v0x5558d2a75550_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_25.5, 5;
    %vpi_call 12 32 "$fwrite", v0x5558d2a75480_0, "%h\012", &A<v0x5558d2a759b0, v0x5558d2a75550_0 > {0 0 0};
    %load/vec4 v0x5558d2a75550_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5558d2a75550_0, 0, 32;
    %jmp T_25.4;
T_25.5 ;
    %vpi_call 12 34 "$fclose", v0x5558d2a75480_0 {0 0 0};
T_25.0 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5558d2a4c4f0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a76b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5558d2a7b590_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558d2a7b590_0, 0, 1;
T_26.0 ;
    %delay 5, 0;
    %load/vec4 v0x5558d2a76b50_0;
    %inv;
    %store/vec4 v0x5558d2a76b50_0, 0, 1;
    %jmp T_26.0;
    %end;
    .thread T_26;
    .scope S_0x5558d2a4c4f0;
T_27 ;
    %wait E_0x5558d297a920;
    %load/vec4 v0x5558d2a76380_0;
    %store/vec4 v0x5558d2a768f0_0, 0, 16;
    %load/vec4 v0x5558d2a76490_0;
    %store/vec4 v0x5558d2a769d0_0, 0, 16;
    %load/vec4 v0x5558d2a768f0_0;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x5558d2a76660_0;
    %store/vec4 v0x5558d2a76830_0, 0, 16;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5558d2a769d0_0;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0x5558d2a76790_0;
    %store/vec4 v0x5558d2a76830_0, 0, 16;
    %jmp T_27.3;
T_27.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5558d2a76830_0, 0, 16;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5558d2a4c4f0;
T_28 ;
    %wait E_0x5558d2a4ac70;
    %load/vec4 v0x5558d2a7b4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x5558d2a7b310_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %vpi_call 3 201 "$readmemh", "registers.hex", v0x5558d2a7b270 {0 0 0};
T_28.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a7b270, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a7b270, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a7b270, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a7b270, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a7b270, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a7b270, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a7b270, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5558d2a7b270, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5558d2a7b310_0, 0, 128;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5558d28d1f90;
T_29 ;
    %vpi_call 2 7 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5558d28d1f90 {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb/top_tb.v";
    "src/top.v";
    "src/execute/alu.v";
    "src/decode/control_unit.v";
    "src/decode/decode_unit.v";
    "src/execute/execute_unit.v";
    "src/fetch/fetch_unit.v";
    "src/memory/memory_unit.v";
    "src/fetch/relayer.v";
    "src/writeback/writeback_unit1.v";
    "src/writeback/writeback_unit2.v";
