<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a35t-csg324-1</Part>
        <TopModelName>cfu_hls</TopModelName>
        <TargetClockPeriod>6.67</TargetClockPeriod>
        <ClockUncertainty>1.80</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.348</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>44</Best-caseLatency>
            <Average-caseLatency>4743</Average-caseLatency>
            <Worst-caseLatency>9479</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.293 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>31.622 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>63.196 us</Worst-caseRealTimeLatency>
            <Interval-min>45</Interval-min>
            <Interval-max>9480</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <kernel>
                <Slack>4.87</Slack>
                <TripCount>
                    <range>
                        <min>0</min>
                        <max>255</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>40</min>
                        <max>9475</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>266</min>
                        <max>63169</max>
                    </range>
                </AbsoluteTimeLatency>
                <PipelineII>37</PipelineII>
                <PipelineDepth>41</PipelineDepth>
                <InstanceList/>
            </kernel>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>cfu_hls.c:3</SourceLocation>
            <SummaryOfLoopViolations>
                <kernel>
                    <Name>kernel</Name>
                    <IssueType>II Violation</IssueType>
                    <ViolationType>Memory Dependency</ViolationType>
                    <IterationDistance>1</IterationDistance>
                    <SourceLocation>cfu_hls.c:20</SourceLocation>
                </kernel>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>10</DSP>
            <FF>1450</FF>
            <LUT>1148</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>100</BRAM_18K>
            <DSP>90</DSP>
            <FF>41600</FF>
            <LUT>20800</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>cfu_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>cfu_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>cfu_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>cfu_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>cfu_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>funct3_i</name>
            <Object>funct3_i</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>funct7_i</name>
            <Object>funct7_i</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src1_i</name>
            <Object>src1_i</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src2_i</name>
            <Object>src2_i</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rslt_o</name>
            <Object>rslt_o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>cfu_hls</ModuleName>
            <BindInstances>fmul_32ns_32ns_32_5_max_dsp_1_U3 faddfsub_32ns_32ns_32_9_full_dsp_1_U1 faddfsub_32ns_32ns_32_9_full_dsp_1_U1 fadd_32ns_32ns_32_9_full_dsp_1_U2 fmul_32ns_32ns_32_5_max_dsp_1_U3 fmul_32ns_32ns_32_5_max_dsp_1_U4 faddfsub_32ns_32ns_32_9_full_dsp_1_U1 icmp_ln23_fu_226_p2 icmp_ln23_1_fu_232_p2 or_ln23_fu_238_p2 fcmp_32ns_32ns_1_3_no_dsp_1_U5 and_ln23_fu_242_p2 k_fu_261_p2 fmul_32ns_32ns_32_5_max_dsp_1_U3</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>cfu_hls</Name>
            <Loops>
                <kernel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.348</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>44</Best-caseLatency>
                    <Average-caseLatency>4743</Average-caseLatency>
                    <Worst-caseLatency>9479</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.293 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.622 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>63.196 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>45 ~ 9480</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <kernel>
                        <Name>kernel</Name>
                        <Slack>4.87</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>255</max>
                            </range>
                        </TripCount>
                        <Latency>40 ~ 9475</Latency>
                        <AbsoluteTimeLatency>0.267 us ~ 63.170 us</AbsoluteTimeLatency>
                        <PipelineII>37</PipelineII>
                        <PipelineDepth>41</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </kernel>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cfu_hls.c:3</SourceLocation>
                    <SummaryOfLoopViolations>
                        <kernel>
                            <Name>kernel</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>cfu_hls.c:20</SourceLocation>
                        </kernel>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>1450</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>1148</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="kernel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U3" SOURCE="cfu_hls.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="8" LOOP="kernel" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_9_full_dsp_1_U1" SOURCE="cfu_hls.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="v" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="8" LOOP="kernel" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_9_full_dsp_1_U1" SOURCE="cfu_hls.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="8" LOOP="kernel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_9_full_dsp_1_U2" SOURCE="cfu_hls.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="u" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="kernel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U3" SOURCE="cfu_hls.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="u2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="kernel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U4" SOURCE="cfu_hls.c:22" STORAGESUBTYPE="" URAM="0" VARIABLE="v2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="8" LOOP="kernel" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_9_full_dsp_1_U1" SOURCE="cfu_hls.c:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="kernel" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln23_fu_226_p2" SOURCE="cfu_hls.c:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="kernel" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_1_fu_232_p2" SOURCE="cfu_hls.c:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="kernel" OPTYPE="or" PRAGMA="" RTLNAME="or_ln23_fu_238_p2" SOURCE="cfu_hls.c:23" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="kernel" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_3_no_dsp_1_U5" SOURCE="cfu_hls.c:23" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="kernel" OPTYPE="and" PRAGMA="" RTLNAME="and_ln23_fu_242_p2" SOURCE="cfu_hls.c:23" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_261_p2" SOURCE="cfu_hls.c:17" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="kernel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U3" SOURCE="cfu_hls.c:17" STORAGESUBTYPE="" URAM="0" VARIABLE="phitmp" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="rtl"/>
        <config_rtl fsm_encoding="auto" register_all_io="1" reset="none"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="funct3_i" index="0" direction="in" srcType="char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="funct3_i" name="funct3_i" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="funct7_i" index="1" direction="in" srcType="char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="funct7_i" name="funct7_i" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="src1_i" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="src1_i" name="src1_i" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="src2_i" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="src2_i" name="src2_i" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rslt_o" index="4" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="rslt_o" name="rslt_o" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="funct3_i" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="funct3_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>funct3_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="funct3_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="funct7_i" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="funct7_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>funct7_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="funct7_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="src1_i" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="src1_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>src1_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="src1_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="src2_i" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="src2_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>src2_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="src2_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rslt_o" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="rslt_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>rslt_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="rslt_o"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="funct3_i">ap_none, in, 8</column>
                    <column name="funct7_i">ap_none, in, 8</column>
                    <column name="rslt_o">ap_none, out, 32</column>
                    <column name="src1_i">ap_none, in, 32</column>
                    <column name="src2_i">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="funct3_i">in, char</column>
                    <column name="funct7_i">in, char</column>
                    <column name="src1_i">in, int</column>
                    <column name="src2_i">in, int</column>
                    <column name="rslt_o">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="funct3_i">funct3_i, port</column>
                    <column name="funct7_i">funct7_i, port</column>
                    <column name="src1_i">src1_i, port</column>
                    <column name="src2_i">src2_i, port</column>
                    <column name="rslt_o">rslt_o, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="loop_flatten" location="cfu_hls.c:18" status="valid" parentFunction="cfu_hls" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="constr/cfu_hls.cfg:12" status="valid" parentFunction="cfu_hls" variable="rslt_o" isDirective="1" options="ap_none port=rslt_o"/>
    </PragmaReport>
</profile>

