Analysis & Synthesis report for FPGA4U_DE0
Tue Nov 19 17:23:47 2013
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |FPGA4U_DE0|FPGA4U:inst|CPU:inst|controller:controller_0|currentState
 11. State Machine - |FPGA4U_DE0|rgb_led96:inst4|state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for FPGA4U:inst|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated
 19. Source assignments for FPGA4U:inst|CPU:inst|register_file:register_file_0|altsyncram:reg_array_rtl_0|altsyncram_k9j1:auto_generated
 20. Source assignments for FPGA4U:inst|CPU:inst|register_file:register_file_0|altsyncram:reg_array_rtl_1|altsyncram_k9j1:auto_generated
 21. Source assignments for FPGA4U:inst|RAM:RAM_0|altsyncram:mem_rtl_0|altsyncram_vh41:auto_generated
 22. Source assignments for rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_8871:auto_generated
 23. Parameter Settings for User Entity Instance: rgb_led96:inst4
 24. Parameter Settings for User Entity Instance: FPGA4U:inst|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component
 25. Parameter Settings for Inferred Entity Instance: FPGA4U:inst|CPU:inst|register_file:register_file_0|altsyncram:reg_array_rtl_0
 26. Parameter Settings for Inferred Entity Instance: FPGA4U:inst|CPU:inst|register_file:register_file_0|altsyncram:reg_array_rtl_1
 27. Parameter Settings for Inferred Entity Instance: FPGA4U:inst|RAM:RAM_0|altsyncram:mem_rtl_0
 28. Parameter Settings for Inferred Entity Instance: rgb_led96:inst4|altsyncram:gamma_table_rtl_0
 29. altsyncram Parameter Settings by Entity Instance
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 19 17:23:47 2013           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; FPGA4U_DE0                                      ;
; Top-level Entity Name              ; FPGA4U_DE0                                      ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,594                                           ;
;     Total combinational functions  ; 1,377                                           ;
;     Dedicated logic registers      ; 426                                             ;
; Total registers                    ; 426                                             ;
; Total pins                         ; 47                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 71,424                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; FPGA4U_DE0         ; FPGA4U_DE0         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                 ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                   ; Library ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; ALU.bdf                                           ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/quartus/ALU.bdf                                           ;         ;
; CPU.bdf                                           ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/quartus/CPU.bdf                                           ;         ;
; FPGA4U.bdf                                        ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/quartus/FPGA4U.bdf                                        ;         ;
; FPGA4U_DE0.bdf                                    ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/quartus/FPGA4U_DE0.bdf                                    ;         ;
; rgb_led96.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/quartus/rgb_led96.vhd                                     ;         ;
; ../vhdl/add_sub.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/add_sub.vhd                                          ;         ;
; ../vhdl/buttons.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/buttons.vhd                                          ;         ;
; ../vhdl/comparator.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/comparator.vhd                                       ;         ;
; ../vhdl/controller.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/controller.vhd                                       ;         ;
; ../vhdl/decoder.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/decoder.vhd                                          ;         ;
; ../vhdl/extend.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/extend.vhd                                           ;         ;
; ../vhdl/IR.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/IR.vhd                                               ;         ;
; ../vhdl/LEDs.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/LEDs.vhd                                             ;         ;
; ../vhdl/logic_unit.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/logic_unit.vhd                                       ;         ;
; ../vhdl/multiplexer.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/multiplexer.vhd                                      ;         ;
; ../vhdl/mux2x5.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/mux2x5.vhd                                           ;         ;
; ../vhdl/mux2x16.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/mux2x16.vhd                                          ;         ;
; ../vhdl/mux2x32.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/mux2x32.vhd                                          ;         ;
; ../vhdl/PC.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/PC.vhd                                               ;         ;
; ../vhdl/RAM.vhd                                   ; yes             ; User VHDL File                                        ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/RAM.vhd                                              ;         ;
; ../vhdl/register_file.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/register_file.vhd                                    ;         ;
; ../vhdl/ROM.vhd                                   ; yes             ; User VHDL File                                        ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/ROM.vhd                                              ;         ;
; ../vhdl/ROM_Block.vhd                             ; yes             ; User Wizard-Generated File                            ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/ROM_Block.vhd                                        ;         ;
; ../vhdl/shift_unit.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/shift_unit.vhd                                       ;         ;
; altsyncram.tdf                                    ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                               ;         ;
; stratix_ram_block.inc                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                        ;         ;
; lpm_mux.inc                                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                  ;         ;
; lpm_decode.inc                                    ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                               ;         ;
; aglobal130.inc                                    ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                               ;         ;
; a_rdenreg.inc                                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                ;         ;
; altrom.inc                                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                   ;         ;
; altram.inc                                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                   ;         ;
; altdpram.inc                                      ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                 ;         ;
; db/altsyncram_rna1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/quartus/db/altsyncram_rna1.tdf                            ;         ;
; rom.hex                                           ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/quartus/rom.hex                                           ;         ;
; db/altsyncram_k9j1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/quartus/db/altsyncram_k9j1.tdf                            ;         ;
; db/fpga4u_de0.ram0_register_file_87c776fc.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/quartus/db/fpga4u_de0.ram0_register_file_87c776fc.hdl.mif ;         ;
; db/altsyncram_vh41.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/quartus/db/altsyncram_vh41.tdf                            ;         ;
; db/altsyncram_8871.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/quartus/db/altsyncram_8871.tdf                            ;         ;
; db/fpga4u_de0.ram0_rgb_led96_6e55db65.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/quartus/db/fpga4u_de0.ram0_rgb_led96_6e55db65.hdl.mif     ;         ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,594       ;
;                                             ;             ;
; Total combinational functions               ; 1377        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 766         ;
;     -- 3 input functions                    ; 476         ;
;     -- <=2 input functions                  ; 135         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1215        ;
;     -- arithmetic mode                      ; 162         ;
;                                             ;             ;
; Total registers                             ; 426         ;
;     -- Dedicated logic registers            ; 426         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 47          ;
; Total memory bits                           ; 71424       ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Maximum fan-out node                        ; CLOCK~input ;
; Maximum fan-out                             ; 569         ;
; Total fan-out                               ; 7768        ;
; Average fan-out                             ; 3.81        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                      ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
; |FPGA4U_DE0                                     ; 1377 (0)          ; 426 (0)      ; 71424       ; 0            ; 0       ; 0         ; 47   ; 0            ; |FPGA4U_DE0                                                                                                              ; work         ;
;    |FPGA4U:inst|                                ; 1133 (113)        ; 346 (0)      ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst                                                                                                  ; work         ;
;       |CPU:inst|                                ; 974 (3)           ; 221 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst                                                                                         ; work         ;
;          |ALU:alu_0|                            ; 506 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|ALU:alu_0                                                                               ; work         ;
;             |add_sub:add_sub_0|                 ; 77 (77)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|ALU:alu_0|add_sub:add_sub_0                                                             ; work         ;
;             |logic_unit:logic_unit_0|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|ALU:alu_0|logic_unit:logic_unit_0                                                       ; work         ;
;             |multiplexer:multiplexer_0|         ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|ALU:alu_0|multiplexer:multiplexer_0                                                     ; work         ;
;             |shift_unit:shift_unit_0|           ; 322 (322)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|ALU:alu_0|shift_unit:shift_unit_0                                                       ; work         ;
;          |IR:IR_0|                              ; 0 (0)             ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|IR:IR_0                                                                                 ; work         ;
;          |PC:PC_0|                              ; 113 (113)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|PC:PC_0                                                                                 ; work         ;
;          |controller:controller_0|              ; 43 (43)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|controller:controller_0                                                                 ; work         ;
;          |mux2x16:mux_addr|                     ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|mux2x16:mux_addr                                                                        ; work         ;
;          |mux2x32:mux_b|                        ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|mux2x32:mux_b                                                                           ; work         ;
;          |mux2x32:mux_data|                     ; 181 (181)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|mux2x32:mux_data                                                                        ; work         ;
;          |mux2x5:mux_aw|                        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|mux2x5:mux_aw                                                                           ; work         ;
;          |register_file:register_file_0|        ; 76 (76)           ; 150 (150)    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|register_file:register_file_0                                                           ; work         ;
;             |altsyncram:reg_array_rtl_0|        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|register_file:register_file_0|altsyncram:reg_array_rtl_0                                ; work         ;
;                |altsyncram_k9j1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|register_file:register_file_0|altsyncram:reg_array_rtl_0|altsyncram_k9j1:auto_generated ; work         ;
;             |altsyncram:reg_array_rtl_1|        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|register_file:register_file_0|altsyncram:reg_array_rtl_1                                ; work         ;
;                |altsyncram_k9j1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|register_file:register_file_0|altsyncram:reg_array_rtl_1|altsyncram_k9j1:auto_generated ; work         ;
;       |LEDs:LEDs_0|                             ; 27 (27)           ; 114 (114)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|LEDs:LEDs_0                                                                                      ; work         ;
;       |RAM:RAM_0|                               ; 2 (2)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|RAM:RAM_0                                                                                        ; work         ;
;          |altsyncram:mem_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|RAM:RAM_0|altsyncram:mem_rtl_0                                                                   ; work         ;
;             |altsyncram_vh41:auto_generated|    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|RAM:RAM_0|altsyncram:mem_rtl_0|altsyncram_vh41:auto_generated                                    ; work         ;
;       |ROM:ROM_0|                               ; 3 (3)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|ROM:ROM_0                                                                                        ; work         ;
;          |ROM_Block:rom_block_0|                ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|ROM:ROM_0|ROM_Block:rom_block_0                                                                  ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component                                  ; work         ;
;                |altsyncram_rna1:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated   ; work         ;
;       |buttons:buttons_0|                       ; 14 (14)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|FPGA4U:inst|buttons:buttons_0                                                                                ; work         ;
;    |rgb_led96:inst4|                            ; 244 (244)         ; 80 (80)      ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|rgb_led96:inst4                                                                                              ; work         ;
;       |altsyncram:gamma_table_rtl_0|            ; 0 (0)             ; 0 (0)        ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|rgb_led96:inst4|altsyncram:gamma_table_rtl_0                                                                 ; work         ;
;          |altsyncram_8871:auto_generated|       ; 0 (0)             ; 0 (0)        ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA4U_DE0|rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_8871:auto_generated                                  ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+
; Name                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                               ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+
; FPGA4U:inst|CPU:inst|register_file:register_file_0|altsyncram:reg_array_rtl_0|altsyncram_k9j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; db/FPGA4U_DE0.ram0_register_file_87c776fc.hdl.mif ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|altsyncram:reg_array_rtl_1|altsyncram_k9j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; db/FPGA4U_DE0.ram0_register_file_87c776fc.hdl.mif ;
; FPGA4U:inst|RAM:RAM_0|altsyncram:mem_rtl_0|altsyncram_vh41:auto_generated|ALTSYNCRAM                                    ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; None                                              ;
; FPGA4U:inst|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768 ; ../quartus/ROM.hex                                ;
; rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_8871:auto_generated|ALTSYNCRAM                                  ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096  ; db/FPGA4U_DE0.ram0_rgb_led96_6e55db65.hdl.mif     ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                         ; IP Include File                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |FPGA4U_DE0|FPGA4U:inst|ROM:ROM_0|ROM_Block:rom_block_0 ; C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/ROM_Block.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA4U_DE0|FPGA4U:inst|CPU:inst|controller:controller_0|currentState                                                                                                                                                                                          ;
+---------------------+------------------+-------------------+---------------------+-------------------+--------------------+--------------------+--------------------+--------------------+-------------------+---------------------+---------------------+---------------------+
; Name                ; currentState.JMP ; currentState.CALL ; currentState.BRANCH ; currentState.I_OP ; currentState.LOAD2 ; currentState.LOAD1 ; currentState.BREAK ; currentState.STORE ; currentState.R_OP ; currentState.DECODE ; currentState.FETCH2 ; currentState.FETCH1 ;
+---------------------+------------------+-------------------+---------------------+-------------------+--------------------+--------------------+--------------------+--------------------+-------------------+---------------------+---------------------+---------------------+
; currentState.FETCH1 ; 0                ; 0                 ; 0                   ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                   ; 0                   ; 0                   ;
; currentState.FETCH2 ; 0                ; 0                 ; 0                   ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                   ; 1                   ; 1                   ;
; currentState.DECODE ; 0                ; 0                 ; 0                   ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                   ; 0                   ; 1                   ;
; currentState.R_OP   ; 0                ; 0                 ; 0                   ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                   ; 0                   ; 1                   ;
; currentState.STORE  ; 0                ; 0                 ; 0                   ; 0                 ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                   ; 0                   ; 1                   ;
; currentState.BREAK  ; 0                ; 0                 ; 0                   ; 0                 ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                   ; 0                   ; 1                   ;
; currentState.LOAD1  ; 0                ; 0                 ; 0                   ; 0                 ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                   ; 0                   ; 1                   ;
; currentState.LOAD2  ; 0                ; 0                 ; 0                   ; 0                 ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                   ; 0                   ; 1                   ;
; currentState.I_OP   ; 0                ; 0                 ; 0                   ; 1                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                   ; 0                   ; 1                   ;
; currentState.BRANCH ; 0                ; 0                 ; 1                   ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                   ; 0                   ; 1                   ;
; currentState.CALL   ; 0                ; 1                 ; 0                   ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                   ; 0                   ; 1                   ;
; currentState.JMP    ; 1                ; 0                 ; 0                   ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                   ; 0                   ; 1                   ;
+---------------------+------------------+-------------------+---------------------+-------------------+--------------------+--------------------+--------------------+--------------------+-------------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |FPGA4U_DE0|rgb_led96:inst4|state                       ;
+---------------+---------------+--------------+-----------+--------------+
; Name          ; state.DISPLAY ; state.TRANS2 ; state.RST ; state.TRANS1 ;
+---------------+---------------+--------------+-----------+--------------+
; state.TRANS1  ; 0             ; 0            ; 0         ; 0            ;
; state.RST     ; 0             ; 0            ; 1         ; 1            ;
; state.TRANS2  ; 0             ; 1            ; 0         ; 1            ;
; state.DISPLAY ; 1             ; 0            ; 0         ; 1            ;
+---------------+---------------+--------------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                             ;
+----------------------------------------+-------------------------------------------------------+
; Register name                          ; Reason for Removal                                    ;
+----------------------------------------+-------------------------------------------------------+
; FPGA4U:inst|LEDs:LEDs_0|reg_address[0] ; Merged with FPGA4U:inst|buttons:buttons_0|address_reg ;
; FPGA4U:inst|buttons:buttons_0|read_reg ; Lost fanout                                           ;
; Total Number of Removed Registers = 2  ;                                                       ;
+----------------------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 426   ;
; Number of registers using Synchronous Clear  ; 15    ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 202   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 233   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                            ;
+-------------------------------------------------------------------------------+---------+
; Inverted Register                                                             ; Fan out ;
+-------------------------------------------------------------------------------+---------+
; FPGA4U:inst|LEDs:LEDs_0|duty_cycle[3]                                         ; 2       ;
; FPGA4U:inst|LEDs:LEDs_0|duty_cycle[2]                                         ; 2       ;
; FPGA4U:inst|LEDs:LEDs_0|duty_cycle[1]                                         ; 2       ;
; FPGA4U:inst|LEDs:LEDs_0|duty_cycle[0]                                         ; 2       ;
; rgb_led96:inst4|reg_sel_col[0]                                                ; 2       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[60] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[16] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[74] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[72] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[12] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[14] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[70] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[68] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[66] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[64] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[62] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[60] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[58] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[56] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[54] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[52] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[50] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[48] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[18] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[22] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[20] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[30] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[28] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[26] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[24] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[18] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[16] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[46] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[44] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[42] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[40] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[38] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[36] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[34] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[32] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[12] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[14] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[20] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[42] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[40] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[38] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[36] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[34] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[32] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[30] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[28] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[26] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[24] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[22] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[44] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[62] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[46] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[64] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[48] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[66] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[50] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[68] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[52] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[70] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[54] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[72] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[56] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[74] ; 1       ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[58] ; 1       ;
; FPGA4U:inst|buttons:buttons_0|buttons_reg[2]                                  ; 1       ;
; FPGA4U:inst|buttons:buttons_0|buttons_reg[0]                                  ; 1       ;
; FPGA4U:inst|buttons:buttons_0|buttons_reg[1]                                  ; 1       ;
; FPGA4U:inst|buttons:buttons_0|buttons_reg[3]                                  ; 1       ;
; Total number of inverted registers = 73                                       ;         ;
+-------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                         ;
+-------------------------------------------------------------------------------+--------------------------------------------------------------------+
; Register Name                                                                 ; RAM Name                                                           ;
+-------------------------------------------------------------------------------+--------------------------------------------------------------------+
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[0]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[1]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[2]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[3]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[4]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[5]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[6]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[7]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[8]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[9]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[10] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[11] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[12] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[13] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[14] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[15] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[16] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[17] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[18] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[19] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[20] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[21] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[22] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[23] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[24] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[25] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[26] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[27] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[28] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[29] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[30] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[31] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[32] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[33] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[34] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[35] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[36] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[37] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[38] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[39] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[40] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[41] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[42] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[43] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[44] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[45] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[46] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[47] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[48] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[49] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[50] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[51] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[52] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[53] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[54] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[55] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[56] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[57] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[58] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[59] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[60] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[61] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[62] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[63] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[64] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[65] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[66] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[67] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[68] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[69] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[70] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[71] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[72] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[73] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0_bypass[74] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[0]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[1]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[2]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[3]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[4]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[5]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[6]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[7]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[8]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[9]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[10] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[11] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[12] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[13] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[14] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[15] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[16] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[17] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[18] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[19] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[20] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[21] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[22] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[23] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[24] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[25] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[26] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[27] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[28] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[29] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[30] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[31] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[32] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[33] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[34] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[35] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[36] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[37] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[38] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[39] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[40] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[41] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[42] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[43] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[44] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[45] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[46] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[47] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[48] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[49] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[50] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[51] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[52] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[53] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[54] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[55] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[56] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[57] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[58] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[59] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[60] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[61] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[62] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[63] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[64] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[65] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[66] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[67] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[68] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[69] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[70] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[71] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[72] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[73] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1_bypass[74] ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ;
+-------------------------------------------------------------------------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                        ;
+-----------------------------------------+--------------------------------------------------------------------+------+
; Register Name                           ; Megafunction                                                       ; Type ;
+-----------------------------------------+--------------------------------------------------------------------+------+
; FPGA4U:inst|CPU:inst|IR:IR_0|Q[27..31]  ; FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1 ; RAM  ;
; FPGA4U:inst|RAM:RAM_0|reg_address[0..9] ; FPGA4U:inst|RAM:RAM_0|mem_rtl_0                                    ; RAM  ;
; rgb_led96:inst4|reg_gamma_data[0..14]   ; rgb_led96:inst4|gamma_table_rtl_0                                  ; RAM  ;
+-----------------------------------------+--------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA4U_DE0|FPGA4U:inst|buttons:buttons_0|edges[2]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|PC:PC_0|reg_addr[1]                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|PC:PC_0|reg_addr[17]                      ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|PC:PC_0|reg_addr[13]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |FPGA4U_DE0|rgb_led96:inst4|LED_Sel_B[2]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |FPGA4U_DE0|rgb_led96:inst4|LED_Sel_G[7]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |FPGA4U_DE0|rgb_led96:inst4|LED_Sel_R[6]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|controller:controller_0|nextState.JMP     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|mux2x32:mux_data|o[13]                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|mux2x5:mux_aw|o[2]                        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 30 LEs               ; 54 LEs                 ; No         ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|controller:controller_0|Mux5              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |FPGA4U_DE0|rgb_led96:inst4|Selector1                                      ;
; 7:1                ; 24 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; No         ; |FPGA4U_DE0|FPGA4U:inst|rddata[29]                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA4U_DE0|FPGA4U:inst|rddata[4]                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |FPGA4U_DE0|FPGA4U:inst|rddata[1]                                          ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|ALU:alu_0|multiplexer:multiplexer_0|Mux22 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 32 LEs               ; 4 LEs                  ; No         ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|ALU:alu_0|multiplexer:multiplexer_0|Mux24 ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|ALU:alu_0|multiplexer:multiplexer_0|Mux29 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 72 LEs               ; 8 LEs                  ; No         ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|mux2x32:mux_data|o[16]                    ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|mux2x32:mux_data|o[26]                    ;
; 17:1               ; 2 bits    ; 22 LEs        ; 20 LEs               ; 2 LEs                  ; No         ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|mux2x32:mux_data|o[29]                    ;
; 18:1               ; 2 bits    ; 24 LEs        ; 22 LEs               ; 2 LEs                  ; No         ; |FPGA4U_DE0|FPGA4U:inst|CPU:inst|mux2x32:mux_data|o[31]                    ;
; 24:1               ; 8 bits    ; 128 LEs       ; 112 LEs              ; 16 LEs                 ; No         ; |FPGA4U_DE0|rgb_led96:inst4|Mux5                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPGA4U:inst|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPGA4U:inst|CPU:inst|register_file:register_file_0|altsyncram:reg_array_rtl_0|altsyncram_k9j1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPGA4U:inst|CPU:inst|register_file:register_file_0|altsyncram:reg_array_rtl_1|altsyncram_k9j1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for FPGA4U:inst|RAM:RAM_0|altsyncram:mem_rtl_0|altsyncram_vh41:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_8871:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rgb_led96:inst4 ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                   ;
; FRAME_RATE     ; 100      ; Signed Integer                   ;
; default_color  ; 00FFFF   ; Unsigned Hexadecimal             ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA4U:inst|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; ../quartus/ROM.hex   ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_rna1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FPGA4U:inst|CPU:inst|register_file:register_file_0|altsyncram:reg_array_rtl_0 ;
+------------------------------------+---------------------------------------------------+---------------------------------------+
; Parameter Name                     ; Value                                             ; Type                                  ;
+------------------------------------+---------------------------------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT                                         ; Untyped                               ;
; WIDTH_A                            ; 32                                                ; Untyped                               ;
; WIDTHAD_A                          ; 5                                                 ; Untyped                               ;
; NUMWORDS_A                         ; 32                                                ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                               ;
; WIDTH_B                            ; 32                                                ; Untyped                               ;
; WIDTHAD_B                          ; 5                                                 ; Untyped                               ;
; NUMWORDS_B                         ; 32                                                ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0                                            ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                               ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                               ;
; INIT_FILE                          ; db/FPGA4U_DE0.ram0_register_file_87c776fc.hdl.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                                      ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_k9j1                                   ; Untyped                               ;
+------------------------------------+---------------------------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FPGA4U:inst|CPU:inst|register_file:register_file_0|altsyncram:reg_array_rtl_1 ;
+------------------------------------+---------------------------------------------------+---------------------------------------+
; Parameter Name                     ; Value                                             ; Type                                  ;
+------------------------------------+---------------------------------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT                                         ; Untyped                               ;
; WIDTH_A                            ; 32                                                ; Untyped                               ;
; WIDTHAD_A                          ; 5                                                 ; Untyped                               ;
; NUMWORDS_A                         ; 32                                                ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                               ;
; WIDTH_B                            ; 32                                                ; Untyped                               ;
; WIDTHAD_B                          ; 5                                                 ; Untyped                               ;
; NUMWORDS_B                         ; 32                                                ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0                                            ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                               ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                               ;
; INIT_FILE                          ; db/FPGA4U_DE0.ram0_register_file_87c776fc.hdl.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                                      ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_k9j1                                   ; Untyped                               ;
+------------------------------------+---------------------------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FPGA4U:inst|RAM:RAM_0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Untyped                         ;
; WIDTHAD_A                          ; 10                   ; Untyped                         ;
; NUMWORDS_A                         ; 1024                 ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_vh41      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rgb_led96:inst4|altsyncram:gamma_table_rtl_0       ;
+------------------------------------+-----------------------------------------------+----------------+
; Parameter Name                     ; Value                                         ; Type           ;
+------------------------------------+-----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped        ;
; OPERATION_MODE                     ; ROM                                           ; Untyped        ;
; WIDTH_A                            ; 16                                            ; Untyped        ;
; WIDTHAD_A                          ; 8                                             ; Untyped        ;
; NUMWORDS_A                         ; 256                                           ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WIDTH_B                            ; 1                                             ; Untyped        ;
; WIDTHAD_B                          ; 1                                             ; Untyped        ;
; NUMWORDS_B                         ; 1                                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped        ;
; INIT_FILE                          ; db/FPGA4U_DE0.ram0_rgb_led96_6e55db65.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_8871                               ; Untyped        ;
+------------------------------------+-----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Name                                      ; Value                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                             ;
; Entity Instance                           ; FPGA4U:inst|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 32                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; FPGA4U:inst|CPU:inst|register_file:register_file_0|altsyncram:reg_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                     ;
;     -- WIDTH_A                            ; 32                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 32                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; FPGA4U:inst|CPU:inst|register_file:register_file_0|altsyncram:reg_array_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                     ;
;     -- WIDTH_A                            ; 32                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 32                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; FPGA4U:inst|RAM:RAM_0|altsyncram:mem_rtl_0                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 32                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; rgb_led96:inst4|altsyncram:gamma_table_rtl_0                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 16                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 19 17:23:35 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA4U_DE0 -c FPGA4U_DE0
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file alu.bdf
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file cpu.bdf
    Info (12023): Found entity 1: CPU
Info (12021): Found 1 design units, including 1 entities, in source file fpga4u.bdf
    Info (12023): Found entity 1: FPGA4U
Info (12021): Found 1 design units, including 1 entities, in source file fpga4u_de0.bdf
    Info (12023): Found entity 1: FPGA4U_DE0
Info (12021): Found 4 design units, including 1 entities, in source file rgb_led96.vhd
    Info (12022): Found design unit 1: pack
    Info (12022): Found design unit 2: pack-body
    Info (12022): Found design unit 3: rgb_led96-arch
    Info (12023): Found entity 1: rgb_led96
Info (12021): Found 2 design units, including 1 entities, in source file /users/romac/documents/github/archord-labos/lab_6-multicycleniosii/vhdl/add_sub.vhd
    Info (12022): Found design unit 1: add_sub-synth
    Info (12023): Found entity 1: add_sub
Info (12021): Found 2 design units, including 1 entities, in source file /users/romac/documents/github/archord-labos/lab_6-multicycleniosii/vhdl/buttons.vhd
    Info (12022): Found design unit 1: buttons-synth
    Info (12023): Found entity 1: buttons
Info (12021): Found 2 design units, including 1 entities, in source file /users/romac/documents/github/archord-labos/lab_6-multicycleniosii/vhdl/comparator.vhd
    Info (12022): Found design unit 1: comparator-synth
    Info (12023): Found entity 1: comparator
Info (12021): Found 2 design units, including 1 entities, in source file /users/romac/documents/github/archord-labos/lab_6-multicycleniosii/vhdl/controller.vhd
    Info (12022): Found design unit 1: controller-synth
    Info (12023): Found entity 1: controller
Info (12021): Found 2 design units, including 1 entities, in source file /users/romac/documents/github/archord-labos/lab_6-multicycleniosii/vhdl/decoder.vhd
    Info (12022): Found design unit 1: decoder-synth
    Info (12023): Found entity 1: decoder
Info (12021): Found 2 design units, including 1 entities, in source file /users/romac/documents/github/archord-labos/lab_6-multicycleniosii/vhdl/extend.vhd
    Info (12022): Found design unit 1: extend-synth
    Info (12023): Found entity 1: extend
Info (12021): Found 2 design units, including 1 entities, in source file /users/romac/documents/github/archord-labos/lab_6-multicycleniosii/vhdl/ir.vhd
    Info (12022): Found design unit 1: IR-synth
    Info (12023): Found entity 1: IR
Info (12021): Found 2 design units, including 1 entities, in source file /users/romac/documents/github/archord-labos/lab_6-multicycleniosii/vhdl/leds.vhd
    Info (12022): Found design unit 1: LEDs-synth
    Info (12023): Found entity 1: LEDs
Info (12021): Found 2 design units, including 1 entities, in source file /users/romac/documents/github/archord-labos/lab_6-multicycleniosii/vhdl/logic_unit.vhd
    Info (12022): Found design unit 1: logic_unit-synth
    Info (12023): Found entity 1: logic_unit
Info (12021): Found 2 design units, including 1 entities, in source file /users/romac/documents/github/archord-labos/lab_6-multicycleniosii/vhdl/multiplexer.vhd
    Info (12022): Found design unit 1: multiplexer-synth
    Info (12023): Found entity 1: multiplexer
Info (12021): Found 2 design units, including 1 entities, in source file /users/romac/documents/github/archord-labos/lab_6-multicycleniosii/vhdl/mux2x5.vhd
    Info (12022): Found design unit 1: mux2x5-synth
    Info (12023): Found entity 1: mux2x5
Info (12021): Found 2 design units, including 1 entities, in source file /users/romac/documents/github/archord-labos/lab_6-multicycleniosii/vhdl/mux2x16.vhd
    Info (12022): Found design unit 1: mux2x16-synth
    Info (12023): Found entity 1: mux2x16
Info (12021): Found 2 design units, including 1 entities, in source file /users/romac/documents/github/archord-labos/lab_6-multicycleniosii/vhdl/mux2x32.vhd
    Info (12022): Found design unit 1: mux2x32-synth
    Info (12023): Found entity 1: mux2x32
Info (12021): Found 2 design units, including 1 entities, in source file /users/romac/documents/github/archord-labos/lab_6-multicycleniosii/vhdl/pc.vhd
    Info (12022): Found design unit 1: PC-synth
    Info (12023): Found entity 1: PC
Info (12021): Found 2 design units, including 1 entities, in source file /users/romac/documents/github/archord-labos/lab_6-multicycleniosii/vhdl/ram.vhd
    Info (12022): Found design unit 1: RAM-synth
    Info (12023): Found entity 1: RAM
Info (12021): Found 2 design units, including 1 entities, in source file /users/romac/documents/github/archord-labos/lab_6-multicycleniosii/vhdl/register_file.vhd
    Info (12022): Found design unit 1: register_file-synth
    Info (12023): Found entity 1: register_file
Info (12021): Found 2 design units, including 1 entities, in source file /users/romac/documents/github/archord-labos/lab_6-multicycleniosii/vhdl/rom.vhd
    Info (12022): Found design unit 1: ROM-synth
    Info (12023): Found entity 1: ROM
Info (12021): Found 2 design units, including 1 entities, in source file /users/romac/documents/github/archord-labos/lab_6-multicycleniosii/vhdl/rom_block.vhd
    Info (12022): Found design unit 1: rom_block-SYN
    Info (12023): Found entity 1: ROM_Block
Info (12021): Found 2 design units, including 1 entities, in source file /users/romac/documents/github/archord-labos/lab_6-multicycleniosii/vhdl/shift_unit.vhd
    Info (12022): Found design unit 1: shift_unit-synth
    Info (12023): Found entity 1: shift_unit
Info (12127): Elaborating entity "FPGA4U_DE0" for the top level hierarchy
Warning (275008): Primitive "GND" of instance "gnd_system" not used
Warning (275008): Primitive "VCC" of instance "vcc_system" not used
Info (12128): Elaborating entity "rgb_led96" for hierarchy "rgb_led96:inst4"
Info (12128): Elaborating entity "FPGA4U" for hierarchy "FPGA4U:inst"
Info (12128): Elaborating entity "LEDs" for hierarchy "FPGA4U:inst|LEDs:LEDs_0"
Info (12128): Elaborating entity "decoder" for hierarchy "FPGA4U:inst|decoder:decoder_0"
Info (12128): Elaborating entity "CPU" for hierarchy "FPGA4U:inst|CPU:inst"
Info (12128): Elaborating entity "controller" for hierarchy "FPGA4U:inst|CPU:inst|controller:controller_0"
Info (12128): Elaborating entity "IR" for hierarchy "FPGA4U:inst|CPU:inst|IR:IR_0"
Info (12128): Elaborating entity "mux2x16" for hierarchy "FPGA4U:inst|CPU:inst|mux2x16:mux_addr"
Info (12128): Elaborating entity "PC" for hierarchy "FPGA4U:inst|CPU:inst|PC:PC_0"
Info (12128): Elaborating entity "ALU" for hierarchy "FPGA4U:inst|CPU:inst|ALU:alu_0"
Info (12128): Elaborating entity "multiplexer" for hierarchy "FPGA4U:inst|CPU:inst|ALU:alu_0|multiplexer:multiplexer_0"
Info (12128): Elaborating entity "add_sub" for hierarchy "FPGA4U:inst|CPU:inst|ALU:alu_0|add_sub:add_sub_0"
Info (12128): Elaborating entity "comparator" for hierarchy "FPGA4U:inst|CPU:inst|ALU:alu_0|comparator:comparator_0"
Info (12128): Elaborating entity "logic_unit" for hierarchy "FPGA4U:inst|CPU:inst|ALU:alu_0|logic_unit:logic_unit_0"
Info (12128): Elaborating entity "shift_unit" for hierarchy "FPGA4U:inst|CPU:inst|ALU:alu_0|shift_unit:shift_unit_0"
Info (12128): Elaborating entity "register_file" for hierarchy "FPGA4U:inst|CPU:inst|register_file:register_file_0"
Info (12128): Elaborating entity "mux2x5" for hierarchy "FPGA4U:inst|CPU:inst|mux2x5:mux_aw"
Info (12128): Elaborating entity "mux2x32" for hierarchy "FPGA4U:inst|CPU:inst|mux2x32:mux_data"
Info (12128): Elaborating entity "extend" for hierarchy "FPGA4U:inst|CPU:inst|extend:extend_0"
Info (12128): Elaborating entity "ROM" for hierarchy "FPGA4U:inst|ROM:ROM_0"
Info (12128): Elaborating entity "ROM_Block" for hierarchy "FPGA4U:inst|ROM:ROM_0|ROM_Block:rom_block_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "FPGA4U:inst|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "FPGA4U:inst|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "FPGA4U:inst|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../quartus/ROM.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rna1.tdf
    Info (12023): Found entity 1: altsyncram_rna1
Info (12128): Elaborating entity "altsyncram_rna1" for hierarchy "FPGA4U:inst|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated"
Info (12128): Elaborating entity "RAM" for hierarchy "FPGA4U:inst|RAM:RAM_0"
Info (12128): Elaborating entity "buttons" for hierarchy "FPGA4U:inst|buttons:buttons_0"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[31]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[30]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[29]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[28]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[27]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[26]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[25]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[24]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[23]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[22]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[21]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[20]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[19]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[18]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[17]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[16]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[15]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[14]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[13]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[12]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[11]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[10]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[9]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[8]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[7]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[6]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[5]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[4]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[3]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[2]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[1]" into a selector
    Warning (13048): Converted tri-state node "FPGA4U:inst|rddata[0]" into a selector
Warning (276020): Inferred RAM node "FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGA4U_DE0.ram0_register_file_87c776fc.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FPGA4U:inst|CPU:inst|register_file:register_file_0|reg_array_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGA4U_DE0.ram0_register_file_87c776fc.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FPGA4U:inst|RAM:RAM_0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rgb_led96:inst4|gamma_table_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGA4U_DE0.ram0_rgb_led96_6e55db65.hdl.mif
Info (12130): Elaborated megafunction instantiation "FPGA4U:inst|CPU:inst|register_file:register_file_0|altsyncram:reg_array_rtl_0"
Info (12133): Instantiated megafunction "FPGA4U:inst|CPU:inst|register_file:register_file_0|altsyncram:reg_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGA4U_DE0.ram0_register_file_87c776fc.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k9j1.tdf
    Info (12023): Found entity 1: altsyncram_k9j1
Info (12130): Elaborated megafunction instantiation "FPGA4U:inst|RAM:RAM_0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "FPGA4U:inst|RAM:RAM_0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vh41.tdf
    Info (12023): Found entity 1: altsyncram_vh41
Info (12130): Elaborated megafunction instantiation "rgb_led96:inst4|altsyncram:gamma_table_rtl_0"
Info (12133): Instantiated megafunction "rgb_led96:inst4|altsyncram:gamma_table_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGA4U_DE0.ram0_rgb_led96_6e55db65.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8871.tdf
    Info (12023): Found entity 1: altsyncram_8871
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_8871:auto_generated|ram_block1a15"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1889 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 41 output pins
    Info (21061): Implemented 1699 logic cells
    Info (21064): Implemented 143 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 503 megabytes
    Info: Processing ended: Tue Nov 19 17:23:47 2013
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


