Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Oct 29 10:03:44 2025
| Host         : cv-emb-T14G6-EC running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.192        0.000                      0                   42        0.205        0.000                      0                   42        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.192        0.000                      0                   42        0.205        0.000                      0                   42        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 myBlinker/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/D_ctr2_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.867ns (33.169%)  route 1.747ns (66.831%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 14.369 - 10.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.412     4.634    myBlinker/CLK
    SLICE_X62Y78         FDRE                                         r  myBlinker/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.348     4.982 r  myBlinker/D_ctr_q_reg[2]/Q
                         net (fo=6, routed)           0.671     5.652    myBlinker/D_ctr_q_reg[2]
    SLICE_X62Y79         LUT4 (Prop_lut4_I0_O)        0.252     5.904 f  myBlinker/D_led_q_i_3/O
                         net (fo=2, routed)           0.554     6.458    myBlinker/D_led_q_i_3_n_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I1_O)        0.267     6.725 r  myBlinker/D_led_q_i_1/O
                         net (fo=7, routed)           0.522     7.248    myBlinker/D_ctr2_d
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.307    14.369    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[0]/C
                         clock pessimism              0.241    14.611    
                         clock uncertainty           -0.035    14.575    
    SLICE_X64Y79         FDRE (Setup_fdre_C_CE)      -0.136    14.439    myBlinker/D_ctr2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 myBlinker/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/D_ctr2_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.867ns (33.169%)  route 1.747ns (66.831%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 14.369 - 10.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.412     4.634    myBlinker/CLK
    SLICE_X62Y78         FDRE                                         r  myBlinker/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.348     4.982 r  myBlinker/D_ctr_q_reg[2]/Q
                         net (fo=6, routed)           0.671     5.652    myBlinker/D_ctr_q_reg[2]
    SLICE_X62Y79         LUT4 (Prop_lut4_I0_O)        0.252     5.904 f  myBlinker/D_led_q_i_3/O
                         net (fo=2, routed)           0.554     6.458    myBlinker/D_led_q_i_3_n_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I1_O)        0.267     6.725 r  myBlinker/D_led_q_i_1/O
                         net (fo=7, routed)           0.522     7.248    myBlinker/D_ctr2_d
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.307    14.369    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[1]/C
                         clock pessimism              0.241    14.611    
                         clock uncertainty           -0.035    14.575    
    SLICE_X64Y79         FDRE (Setup_fdre_C_CE)      -0.136    14.439    myBlinker/D_ctr2_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 myBlinker/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/D_ctr2_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.867ns (33.169%)  route 1.747ns (66.831%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 14.369 - 10.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.412     4.634    myBlinker/CLK
    SLICE_X62Y78         FDRE                                         r  myBlinker/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.348     4.982 r  myBlinker/D_ctr_q_reg[2]/Q
                         net (fo=6, routed)           0.671     5.652    myBlinker/D_ctr_q_reg[2]
    SLICE_X62Y79         LUT4 (Prop_lut4_I0_O)        0.252     5.904 f  myBlinker/D_led_q_i_3/O
                         net (fo=2, routed)           0.554     6.458    myBlinker/D_led_q_i_3_n_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I1_O)        0.267     6.725 r  myBlinker/D_led_q_i_1/O
                         net (fo=7, routed)           0.522     7.248    myBlinker/D_ctr2_d
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.307    14.369    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[4]/C
                         clock pessimism              0.241    14.611    
                         clock uncertainty           -0.035    14.575    
    SLICE_X64Y79         FDRE (Setup_fdre_C_CE)      -0.136    14.439    myBlinker/D_ctr2_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 myBlinker/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/D_ctr2_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.867ns (33.169%)  route 1.747ns (66.831%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 14.369 - 10.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.412     4.634    myBlinker/CLK
    SLICE_X62Y78         FDRE                                         r  myBlinker/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.348     4.982 r  myBlinker/D_ctr_q_reg[2]/Q
                         net (fo=6, routed)           0.671     5.652    myBlinker/D_ctr_q_reg[2]
    SLICE_X62Y79         LUT4 (Prop_lut4_I0_O)        0.252     5.904 f  myBlinker/D_led_q_i_3/O
                         net (fo=2, routed)           0.554     6.458    myBlinker/D_led_q_i_3_n_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I1_O)        0.267     6.725 r  myBlinker/D_led_q_i_1/O
                         net (fo=7, routed)           0.522     7.248    myBlinker/D_ctr2_d
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.307    14.369    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[5]/C
                         clock pessimism              0.241    14.611    
                         clock uncertainty           -0.035    14.575    
    SLICE_X64Y79         FDRE (Setup_fdre_C_CE)      -0.136    14.439    myBlinker/D_ctr2_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 myBlinker/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/D_led_q_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.867ns (33.169%)  route 1.747ns (66.831%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 14.369 - 10.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.412     4.634    myBlinker/CLK
    SLICE_X62Y78         FDRE                                         r  myBlinker/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.348     4.982 r  myBlinker/D_ctr_q_reg[2]/Q
                         net (fo=6, routed)           0.671     5.652    myBlinker/D_ctr_q_reg[2]
    SLICE_X62Y79         LUT4 (Prop_lut4_I0_O)        0.252     5.904 f  myBlinker/D_led_q_i_3/O
                         net (fo=2, routed)           0.554     6.458    myBlinker/D_led_q_i_3_n_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I1_O)        0.267     6.725 r  myBlinker/D_led_q_i_1/O
                         net (fo=7, routed)           0.522     7.248    myBlinker/D_ctr2_d
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_led_q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.307    14.369    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_led_q_reg/C
                         clock pessimism              0.241    14.611    
                         clock uncertainty           -0.035    14.575    
    SLICE_X64Y79         FDRE (Setup_fdre_C_CE)      -0.136    14.439    myBlinker/D_led_q_reg
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 myBlinker/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.867ns (37.508%)  route 1.445ns (62.492%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 14.369 - 10.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.412     4.634    myBlinker/CLK
    SLICE_X62Y78         FDRE                                         r  myBlinker/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.348     4.982 r  myBlinker/D_ctr_q_reg[2]/Q
                         net (fo=6, routed)           0.671     5.652    myBlinker/D_ctr_q_reg[2]
    SLICE_X62Y79         LUT4 (Prop_lut4_I0_O)        0.252     5.904 f  myBlinker/D_led_q_i_3/O
                         net (fo=2, routed)           0.267     6.171    myBlinker/D_led_q_i_3_n_0
    SLICE_X63Y79         LUT4 (Prop_lut4_I2_O)        0.267     6.438 r  myBlinker/D_ctr_q[8]_i_1/O
                         net (fo=9, routed)           0.507     6.945    myBlinker/D_ctr_q[8]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  myBlinker/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.307    14.369    myBlinker/CLK
    SLICE_X62Y79         FDRE                                         r  myBlinker/D_ctr_q_reg[5]/C
                         clock pessimism              0.241    14.611    
                         clock uncertainty           -0.035    14.575    
    SLICE_X62Y79         FDRE (Setup_fdre_C_R)       -0.352    14.223    myBlinker/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 myBlinker/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.867ns (37.508%)  route 1.445ns (62.492%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 14.369 - 10.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.412     4.634    myBlinker/CLK
    SLICE_X62Y78         FDRE                                         r  myBlinker/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.348     4.982 r  myBlinker/D_ctr_q_reg[2]/Q
                         net (fo=6, routed)           0.671     5.652    myBlinker/D_ctr_q_reg[2]
    SLICE_X62Y79         LUT4 (Prop_lut4_I0_O)        0.252     5.904 f  myBlinker/D_led_q_i_3/O
                         net (fo=2, routed)           0.267     6.171    myBlinker/D_led_q_i_3_n_0
    SLICE_X63Y79         LUT4 (Prop_lut4_I2_O)        0.267     6.438 r  myBlinker/D_ctr_q[8]_i_1/O
                         net (fo=9, routed)           0.507     6.945    myBlinker/D_ctr_q[8]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  myBlinker/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.307    14.369    myBlinker/CLK
    SLICE_X62Y79         FDRE                                         r  myBlinker/D_ctr_q_reg[6]/C
                         clock pessimism              0.241    14.611    
                         clock uncertainty           -0.035    14.575    
    SLICE_X62Y79         FDRE (Setup_fdre_C_R)       -0.352    14.223    myBlinker/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 myBlinker/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.867ns (37.508%)  route 1.445ns (62.492%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 14.369 - 10.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.412     4.634    myBlinker/CLK
    SLICE_X62Y78         FDRE                                         r  myBlinker/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.348     4.982 r  myBlinker/D_ctr_q_reg[2]/Q
                         net (fo=6, routed)           0.671     5.652    myBlinker/D_ctr_q_reg[2]
    SLICE_X62Y79         LUT4 (Prop_lut4_I0_O)        0.252     5.904 f  myBlinker/D_led_q_i_3/O
                         net (fo=2, routed)           0.267     6.171    myBlinker/D_led_q_i_3_n_0
    SLICE_X63Y79         LUT4 (Prop_lut4_I2_O)        0.267     6.438 r  myBlinker/D_ctr_q[8]_i_1/O
                         net (fo=9, routed)           0.507     6.945    myBlinker/D_ctr_q[8]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  myBlinker/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.307    14.369    myBlinker/CLK
    SLICE_X62Y79         FDRE                                         r  myBlinker/D_ctr_q_reg[7]/C
                         clock pessimism              0.241    14.611    
                         clock uncertainty           -0.035    14.575    
    SLICE_X62Y79         FDRE (Setup_fdre_C_R)       -0.352    14.223    myBlinker/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 myBlinker/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.867ns (37.508%)  route 1.445ns (62.492%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 14.369 - 10.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.412     4.634    myBlinker/CLK
    SLICE_X62Y78         FDRE                                         r  myBlinker/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.348     4.982 r  myBlinker/D_ctr_q_reg[2]/Q
                         net (fo=6, routed)           0.671     5.652    myBlinker/D_ctr_q_reg[2]
    SLICE_X62Y79         LUT4 (Prop_lut4_I0_O)        0.252     5.904 f  myBlinker/D_led_q_i_3/O
                         net (fo=2, routed)           0.267     6.171    myBlinker/D_led_q_i_3_n_0
    SLICE_X63Y79         LUT4 (Prop_lut4_I2_O)        0.267     6.438 r  myBlinker/D_ctr_q[8]_i_1/O
                         net (fo=9, routed)           0.507     6.945    myBlinker/D_ctr_q[8]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  myBlinker/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.307    14.369    myBlinker/CLK
    SLICE_X62Y79         FDRE                                         r  myBlinker/D_ctr_q_reg[8]/C
                         clock pessimism              0.241    14.611    
                         clock uncertainty           -0.035    14.575    
    SLICE_X62Y79         FDRE (Setup_fdre_C_R)       -0.352    14.223    myBlinker/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 myBlinker/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.867ns (37.569%)  route 1.441ns (62.431%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 14.369 - 10.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.412     4.634    myBlinker/CLK
    SLICE_X62Y78         FDRE                                         r  myBlinker/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.348     4.982 r  myBlinker/D_ctr_q_reg[2]/Q
                         net (fo=6, routed)           0.671     5.652    myBlinker/D_ctr_q_reg[2]
    SLICE_X62Y79         LUT4 (Prop_lut4_I0_O)        0.252     5.904 f  myBlinker/D_led_q_i_3/O
                         net (fo=2, routed)           0.267     6.171    myBlinker/D_led_q_i_3_n_0
    SLICE_X63Y79         LUT4 (Prop_lut4_I2_O)        0.267     6.438 r  myBlinker/D_ctr_q[8]_i_1/O
                         net (fo=9, routed)           0.503     6.941    myBlinker/D_ctr_q[8]_i_1_n_0
    SLICE_X63Y79         FDRE                                         r  myBlinker/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.307    14.369    myBlinker/CLK
    SLICE_X63Y79         FDRE                                         r  myBlinker/D_ctr_q_reg[1]/C
                         clock pessimism              0.241    14.611    
                         clock uncertainty           -0.035    14.575    
    SLICE_X63Y79         FDRE (Setup_fdre_C_R)       -0.352    14.223    myBlinker/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                  7.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 myBlinker/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/D_ctr2_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.212ns (65.308%)  route 0.113ns (34.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.528    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  myBlinker/D_ctr2_q_reg[0]/Q
                         net (fo=6, routed)           0.113     1.804    myBlinker/D_ctr2_q_reg_n_0_[0]
    SLICE_X65Y79         LUT4 (Prop_lut4_I3_O)        0.048     1.852 r  myBlinker/D_ctr2_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.852    myBlinker/D_ctr2_q[3]_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.852     2.042    myBlinker/CLK
    SLICE_X65Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[3]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X65Y79         FDRE (Hold_fdre_C_D)         0.107     1.648    myBlinker/D_ctr2_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 myBlinker/D_ctr2_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/D_ctr2_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.156%)  route 0.157ns (45.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.528    myBlinker/CLK
    SLICE_X65Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  myBlinker/D_ctr2_q_reg[2]/Q
                         net (fo=28, routed)          0.157     1.826    myBlinker/M_myBlinker_ledNum[1]
    SLICE_X64Y79         LUT6 (Prop_lut6_I0_O)        0.045     1.871 r  myBlinker/D_ctr2_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.871    myBlinker/D_ctr2_q[5]_i_1_n_0
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.852     2.042    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[5]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.121     1.662    myBlinker/D_ctr2_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 myBlinker/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/D_ctr2_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.985%)  route 0.113ns (35.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.528    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  myBlinker/D_ctr2_q_reg[0]/Q
                         net (fo=6, routed)           0.113     1.804    myBlinker/D_ctr2_q_reg_n_0_[0]
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.045     1.849 r  myBlinker/D_ctr2_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.849    myBlinker/D_ctr2_q[2]_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.852     2.042    myBlinker/CLK
    SLICE_X65Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[2]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X65Y79         FDRE (Hold_fdre_C_D)         0.091     1.632    myBlinker/D_ctr2_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 myBlinker/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.779%)  route 0.147ns (44.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.527    myBlinker/CLK
    SLICE_X62Y78         FDRE                                         r  myBlinker/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  myBlinker/D_ctr_q_reg[3]/Q
                         net (fo=6, routed)           0.147     1.815    myBlinker/D_ctr_q_reg[3]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.045     1.860 r  myBlinker/D_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.860    myBlinker/D_ctr_q[5]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  myBlinker/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.852     2.042    myBlinker/CLK
    SLICE_X62Y79         FDRE                                         r  myBlinker/D_ctr_q_reg[5]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.092     1.634    myBlinker/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 myBlinker/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/D_ctr2_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.302%)  route 0.143ns (40.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.528    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  myBlinker/D_ctr2_q_reg[0]/Q
                         net (fo=6, routed)           0.143     1.835    myBlinker/D_ctr2_q_reg_n_0_[0]
    SLICE_X64Y79         LUT6 (Prop_lut6_I4_O)        0.045     1.880 r  myBlinker/D_ctr2_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.880    myBlinker/D_ctr2_q[4]_i_1_n_0
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.852     2.042    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[4]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.121     1.649    myBlinker/D_ctr2_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.964%)  route 0.173ns (55.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.527    reset_cond/CLK
    SLICE_X63Y78         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDPE (Prop_fdpe_C_Q)         0.141     1.668 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.173     1.840    reset_cond/D_stage_d[2]
    SLICE_X63Y78         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     2.041    reset_cond/CLK
    SLICE_X63Y78         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X63Y78         FDPE (Hold_fdpe_C_D)         0.070     1.597    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 myBlinker/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.517%)  route 0.178ns (48.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.528    myBlinker/CLK
    SLICE_X63Y79         FDRE                                         r  myBlinker/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  myBlinker/D_ctr_q_reg[1]/Q
                         net (fo=8, routed)           0.178     1.847    myBlinker/D_ctr_q_reg[1]
    SLICE_X62Y78         LUT3 (Prop_lut3_I1_O)        0.048     1.895 r  myBlinker/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.895    myBlinker/D_ctr_q[2]_i_1_n_0
    SLICE_X62Y78         FDRE                                         r  myBlinker/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     2.041    myBlinker/CLK
    SLICE_X62Y78         FDRE                                         r  myBlinker/D_ctr_q_reg[2]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.107     1.648    myBlinker/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 myBlinker/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.184ns (51.782%)  route 0.171ns (48.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.528    myBlinker/CLK
    SLICE_X62Y79         FDRE                                         r  myBlinker/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  myBlinker/D_ctr_q_reg[6]/Q
                         net (fo=4, routed)           0.171     1.840    myBlinker/D_ctr_q_reg[6]
    SLICE_X62Y79         LUT4 (Prop_lut4_I0_O)        0.043     1.883 r  myBlinker/D_ctr_q[8]_i_2/O
                         net (fo=1, routed)           0.000     1.883    myBlinker/D_ctr_q[8]_i_2_n_0
    SLICE_X62Y79         FDRE                                         r  myBlinker/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.852     2.042    myBlinker/CLK
    SLICE_X62Y79         FDRE                                         r  myBlinker/D_ctr_q_reg[8]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.107     1.635    myBlinker/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 myBlinker/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.554%)  route 0.185ns (49.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.527    myBlinker/CLK
    SLICE_X62Y78         FDRE                                         r  myBlinker/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  myBlinker/D_ctr_q_reg[0]/Q
                         net (fo=9, routed)           0.185     1.853    myBlinker/D_ctr_q_reg[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.048     1.901 r  myBlinker/D_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.901    myBlinker/D_ctr_q[1]_i_1_n_0
    SLICE_X63Y79         FDRE                                         r  myBlinker/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.852     2.042    myBlinker/CLK
    SLICE_X63Y79         FDRE                                         r  myBlinker/D_ctr_q_reg[1]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X63Y79         FDRE (Hold_fdre_C_D)         0.105     1.647    myBlinker/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 myBlinker/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myBlinker/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.184ns (50.147%)  route 0.183ns (49.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.527    myBlinker/CLK
    SLICE_X62Y78         FDRE                                         r  myBlinker/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  myBlinker/D_ctr_q_reg[0]/Q
                         net (fo=9, routed)           0.183     1.851    myBlinker/D_ctr_q_reg[0]
    SLICE_X62Y78         LUT5 (Prop_lut5_I1_O)        0.043     1.894 r  myBlinker/D_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.894    myBlinker/D_ctr_q[4]_i_1_n_0
    SLICE_X62Y78         FDRE                                         r  myBlinker/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     2.041    myBlinker/CLK
    SLICE_X62Y78         FDRE                                         r  myBlinker/D_ctr_q_reg[4]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.107     1.634    myBlinker/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y79   myBlinker/D_ctr2_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y79   myBlinker/D_ctr2_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y79   myBlinker/D_ctr2_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y79   myBlinker/D_ctr2_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y79   myBlinker/D_ctr2_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y79   myBlinker/D_ctr2_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y78   myBlinker/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y79   myBlinker/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y78   myBlinker/D_ctr_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   myBlinker/D_ctr2_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   myBlinker/D_ctr2_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   myBlinker/D_ctr2_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   myBlinker/D_ctr2_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79   myBlinker/D_ctr2_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79   myBlinker/D_ctr2_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79   myBlinker/D_ctr2_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79   myBlinker/D_ctr2_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   myBlinker/D_ctr2_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   myBlinker/D_ctr2_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   myBlinker/D_ctr2_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   myBlinker/D_ctr2_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   myBlinker/D_ctr2_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   myBlinker/D_ctr2_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79   myBlinker/D_ctr2_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79   myBlinker/D_ctr2_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79   myBlinker/D_ctr2_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79   myBlinker/D_ctr2_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   myBlinker/D_ctr2_q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   myBlinker/D_ctr2_q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.286ns  (logic 4.718ns (75.056%)  route 1.568ns (24.944%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.568     2.994    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.292     6.286 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.286    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.510ns (80.833%)  route 0.358ns (19.167%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.358     0.621    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.868 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.868    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 myBlinker/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.279ns  (logic 3.932ns (54.022%)  route 3.347ns (45.978%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.414     4.636    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.398     5.034 r  myBlinker/D_ctr2_q_reg[1]/Q
                         net (fo=29, routed)          1.815     6.849    myBlinker/M_myBlinker_ledNum[0]
    SLICE_X65Y94         LUT6 (Prop_lut6_I3_O)        0.232     7.081 r  myBlinker/io_led[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           1.532     8.612    io_led[0]_OBUF[3]
    B7                   OBUF (Prop_obuf_I_O)         3.302    11.915 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    11.915    io_led[0][3]
    B7                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myBlinker/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.269ns  (logic 3.931ns (54.083%)  route 3.338ns (45.917%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.414     4.636    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.398     5.034 f  myBlinker/D_ctr2_q_reg[1]/Q
                         net (fo=29, routed)          1.815     6.849    myBlinker/M_myBlinker_ledNum[0]
    SLICE_X65Y94         LUT6 (Prop_lut6_I2_O)        0.232     7.081 r  myBlinker/io_led[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.522     8.603    io_led[0]_OBUF[2]
    A7                   OBUF (Prop_obuf_I_O)         3.301    11.904 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    11.904    io_led[0][2]
    A7                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myBlinker/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.227ns  (logic 3.921ns (54.258%)  route 3.306ns (45.742%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.414     4.636    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.398     5.034 f  myBlinker/D_ctr2_q_reg[1]/Q
                         net (fo=29, routed)          1.817     6.851    myBlinker/M_myBlinker_ledNum[0]
    SLICE_X65Y94         LUT6 (Prop_lut6_I3_O)        0.232     7.083 r  myBlinker/io_led[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           1.489     8.571    io_led[0]_OBUF[4]
    B6                   OBUF (Prop_obuf_I_O)         3.291    11.863 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000    11.863    io_led[0][4]
    B6                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myBlinker/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.116ns  (logic 3.921ns (55.103%)  route 3.195ns (44.897%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.414     4.636    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.398     5.034 r  myBlinker/D_ctr2_q_reg[1]/Q
                         net (fo=29, routed)          1.819     6.853    myBlinker/M_myBlinker_ledNum[0]
    SLICE_X65Y94         LUT6 (Prop_lut6_I3_O)        0.232     7.085 r  myBlinker/io_led[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           1.376     8.461    io_led[0]_OBUF[5]
    B5                   OBUF (Prop_obuf_I_O)         3.291    11.752 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000    11.752    io_led[0][5]
    B5                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myBlinker/D_ctr2_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.113ns  (logic 3.858ns (54.243%)  route 3.255ns (45.757%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.414     4.636    myBlinker/CLK
    SLICE_X65Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.348     4.984 r  myBlinker/D_ctr2_q_reg[3]/Q
                         net (fo=27, routed)          1.872     6.855    myBlinker/M_myBlinker_ledNum[2]
    SLICE_X65Y67         LUT6 (Prop_lut6_I4_O)        0.242     7.097 r  myBlinker/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           1.383     8.480    io_led[2]_OBUF[4]
    G5                   OBUF (Prop_obuf_I_O)         3.268    11.749 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000    11.749    io_led[2][4]
    G5                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myBlinker/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.999ns  (logic 3.926ns (56.102%)  route 3.072ns (43.898%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.414     4.636    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.398     5.034 f  myBlinker/D_ctr2_q_reg[1]/Q
                         net (fo=29, routed)          1.689     6.723    myBlinker/M_myBlinker_ledNum[0]
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.232     6.955 r  myBlinker/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.383     8.338    io_led[1]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.296    11.634 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000    11.634    io_led[1][2]
    A5                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myBlinker/D_ctr2_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.981ns  (logic 3.852ns (55.183%)  route 3.129ns (44.817%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.414     4.636    myBlinker/CLK
    SLICE_X65Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.348     4.984 r  myBlinker/D_ctr2_q_reg[3]/Q
                         net (fo=27, routed)          1.876     6.859    myBlinker/M_myBlinker_ledNum[2]
    SLICE_X65Y67         LUT6 (Prop_lut6_I4_O)        0.242     7.101 r  myBlinker/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           1.253     8.354    io_led[2]_OBUF[5]
    G4                   OBUF (Prop_obuf_I_O)         3.262    11.617 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000    11.617    io_led[2][5]
    G4                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myBlinker/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.867ns  (logic 3.925ns (57.156%)  route 2.942ns (42.844%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.414     4.636    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.398     5.034 r  myBlinker/D_ctr2_q_reg[1]/Q
                         net (fo=29, routed)          1.689     6.723    myBlinker/M_myBlinker_ledNum[0]
    SLICE_X65Y93         LUT6 (Prop_lut6_I2_O)        0.232     6.955 r  myBlinker/io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           1.253     8.208    io_led[1]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.295    11.503 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000    11.503    io_led[1][3]
    A4                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myBlinker/D_ctr2_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.773ns  (logic 3.860ns (56.993%)  route 2.913ns (43.007%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.414     4.636    myBlinker/CLK
    SLICE_X65Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.348     4.984 f  myBlinker/D_ctr2_q_reg[3]/Q
                         net (fo=27, routed)          1.543     6.527    myBlinker/M_myBlinker_ledNum[2]
    SLICE_X65Y66         LUT6 (Prop_lut6_I4_O)        0.242     6.769 r  myBlinker/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.370     8.139    io_led[2]_OBUF[2]
    G2                   OBUF (Prop_obuf_I_O)         3.270    11.409 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000    11.409    io_led[2][2]
    G2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myBlinker/D_ctr2_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.767ns  (logic 3.861ns (57.062%)  route 2.906ns (42.938%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.414     4.636    myBlinker/CLK
    SLICE_X65Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.348     4.984 f  myBlinker/D_ctr2_q_reg[3]/Q
                         net (fo=27, routed)          1.543     6.527    myBlinker/M_myBlinker_ledNum[2]
    SLICE_X65Y66         LUT6 (Prop_lut6_I4_O)        0.242     6.769 r  myBlinker/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           1.362     8.131    io_led[2]_OBUF[3]
    G1                   OBUF (Prop_obuf_I_O)         3.271    11.402 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000    11.402    io_led[2][3]
    G1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 myBlinker/D_ctr2_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.454ns (77.510%)  route 0.422ns (22.490%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.528    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  myBlinker/D_ctr2_q_reg[4]/Q
                         net (fo=26, routed)          0.094     1.785    myBlinker/M_myBlinker_bank[0]
    SLICE_X65Y79         LUT6 (Prop_lut6_I4_O)        0.045     1.830 r  myBlinker/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.328     2.159    io_led[1]_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.403 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.403    io_led[1][0]
    E2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myBlinker/D_led_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 1.463ns (76.420%)  route 0.451ns (23.580%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.528    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_led_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  myBlinker/D_led_q_reg/Q
                         net (fo=25, routed)          0.129     1.821    myBlinker/M_myBlinker_out
    SLICE_X65Y79         LUT6 (Prop_lut6_I0_O)        0.045     1.866 r  myBlinker/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.323     2.188    io_led[1]_OBUF[1]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.442 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.442    io_led[1][1]
    D1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myBlinker/D_ctr2_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.466ns (72.070%)  route 0.568ns (27.930%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.528    myBlinker/CLK
    SLICE_X65Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     1.669 f  myBlinker/D_ctr2_q_reg[2]/Q
                         net (fo=28, routed)          0.295     1.964    myBlinker/M_myBlinker_ledNum[1]
    SLICE_X65Y75         LUT6 (Prop_lut6_I2_O)        0.045     2.009 r  myBlinker/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.273     2.282    io_led[2]_OBUF[1]
    C4                   OBUF (Prop_obuf_I_O)         1.280     3.562 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.562    io_led[2][1]
    C4                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myBlinker/D_ctr2_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.428ns (68.307%)  route 0.662ns (31.693%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.528    myBlinker/CLK
    SLICE_X65Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  myBlinker/D_ctr2_q_reg[2]/Q
                         net (fo=28, routed)          0.389     2.058    myBlinker/M_myBlinker_ledNum[1]
    SLICE_X65Y73         LUT6 (Prop_lut6_I1_O)        0.045     2.103 r  myBlinker/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.273     2.376    io_led[1]_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         1.242     3.618 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     3.618    io_led[1][7]
    E5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myBlinker/D_led_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.465ns (69.760%)  route 0.635ns (30.240%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.528    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_led_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  myBlinker/D_led_q_reg/Q
                         net (fo=25, routed)          0.362     2.054    myBlinker/M_myBlinker_out
    SLICE_X65Y85         LUT6 (Prop_lut6_I1_O)        0.045     2.099 r  myBlinker/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.273     2.372    io_led[0]_OBUF[7]
    C2                   OBUF (Prop_obuf_I_O)         1.256     3.628 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.628    io_led[0][7]
    C2                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myBlinker/D_ctr2_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.427ns (67.240%)  route 0.695ns (32.760%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.528    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.692 f  myBlinker/D_ctr2_q_reg[4]/Q
                         net (fo=26, routed)          0.422     2.114    myBlinker/M_myBlinker_bank[0]
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.045     2.159 r  myBlinker/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.273     2.432    io_led[2]_OBUF[5]
    G4                   OBUF (Prop_obuf_I_O)         1.218     3.650 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.650    io_led[2][5]
    G4                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myBlinker/D_ctr2_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.460ns (68.677%)  route 0.666ns (31.323%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.528    myBlinker/CLK
    SLICE_X65Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     1.669 f  myBlinker/D_ctr2_q_reg[2]/Q
                         net (fo=28, routed)          0.347     2.016    myBlinker/M_myBlinker_ledNum[1]
    SLICE_X65Y75         LUT6 (Prop_lut6_I2_O)        0.045     2.061 r  myBlinker/io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.319     2.380    io_led[2]_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         1.274     3.654 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     3.654    io_led[2][0]
    D4                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myBlinker/D_ctr2_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.450ns (67.604%)  route 0.695ns (32.396%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.528    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  myBlinker/D_ctr2_q_reg[4]/Q
                         net (fo=26, routed)          0.376     2.068    myBlinker/M_myBlinker_bank[0]
    SLICE_X65Y73         LUT6 (Prop_lut6_I4_O)        0.045     2.113 r  myBlinker/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.319     2.432    io_led[1]_OBUF[6]
    F5                   OBUF (Prop_obuf_I_O)         1.241     3.673 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000     3.673    io_led[1][6]
    F5                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myBlinker/D_led_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.468ns (68.376%)  route 0.679ns (31.624%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.528    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_led_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  myBlinker/D_led_q_reg/Q
                         net (fo=25, routed)          0.360     2.052    myBlinker/M_myBlinker_out
    SLICE_X65Y85         LUT6 (Prop_lut6_I1_O)        0.045     2.097 r  myBlinker/io_led[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.319     2.416    io_led[0]_OBUF[6]
    C3                   OBUF (Prop_obuf_I_O)         1.259     3.675 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     3.675    io_led[0][6]
    C3                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myBlinker/D_ctr2_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.433ns (65.877%)  route 0.742ns (34.123%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.528    myBlinker/CLK
    SLICE_X64Y79         FDRE                                         r  myBlinker/D_ctr2_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.692 f  myBlinker/D_ctr2_q_reg[4]/Q
                         net (fo=26, routed)          0.423     2.115    myBlinker/M_myBlinker_bank[0]
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.045     2.160 r  myBlinker/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.319     2.479    io_led[2]_OBUF[4]
    G5                   OBUF (Prop_obuf_I_O)         1.224     3.703 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     3.703    io_led[2][4]
    G5                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.411ns  (logic 1.546ns (24.111%)  route 4.866ns (75.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.162     5.602    reset_cond/rst_n_IBUF
    SLICE_X62Y71         LUT1 (Prop_lut1_I0_O)        0.105     5.707 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.704     6.411    reset_cond/M_reset_cond_in
    SLICE_X63Y78         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.305     4.367    reset_cond/CLK
    SLICE_X63Y78         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.411ns  (logic 1.546ns (24.111%)  route 4.866ns (75.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.162     5.602    reset_cond/rst_n_IBUF
    SLICE_X62Y71         LUT1 (Prop_lut1_I0_O)        0.105     5.707 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.704     6.411    reset_cond/M_reset_cond_in
    SLICE_X63Y78         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.305     4.367    reset_cond/CLK
    SLICE_X63Y78         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.411ns  (logic 1.546ns (24.111%)  route 4.866ns (75.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.162     5.602    reset_cond/rst_n_IBUF
    SLICE_X62Y71         LUT1 (Prop_lut1_I0_O)        0.105     5.707 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.704     6.411    reset_cond/M_reset_cond_in
    SLICE_X63Y78         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.305     4.367    reset_cond/CLK
    SLICE_X63Y78         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.411ns  (logic 1.546ns (24.111%)  route 4.866ns (75.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.162     5.602    reset_cond/rst_n_IBUF
    SLICE_X62Y71         LUT1 (Prop_lut1_I0_O)        0.105     5.707 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.704     6.411    reset_cond/M_reset_cond_in
    SLICE_X63Y78         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.305     4.367    reset_cond/CLK
    SLICE_X63Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.898ns  (logic 0.322ns (11.125%)  route 2.576ns (88.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.244     2.521    reset_cond/rst_n_IBUF
    SLICE_X62Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.566 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.332     2.898    reset_cond/M_reset_cond_in
    SLICE_X63Y78         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     2.041    reset_cond/CLK
    SLICE_X63Y78         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.898ns  (logic 0.322ns (11.125%)  route 2.576ns (88.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.244     2.521    reset_cond/rst_n_IBUF
    SLICE_X62Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.566 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.332     2.898    reset_cond/M_reset_cond_in
    SLICE_X63Y78         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     2.041    reset_cond/CLK
    SLICE_X63Y78         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.898ns  (logic 0.322ns (11.125%)  route 2.576ns (88.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.244     2.521    reset_cond/rst_n_IBUF
    SLICE_X62Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.566 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.332     2.898    reset_cond/M_reset_cond_in
    SLICE_X63Y78         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     2.041    reset_cond/CLK
    SLICE_X63Y78         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.898ns  (logic 0.322ns (11.125%)  route 2.576ns (88.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.244     2.521    reset_cond/rst_n_IBUF
    SLICE_X62Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.566 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.332     2.898    reset_cond/M_reset_cond_in
    SLICE_X63Y78         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     2.041    reset_cond/CLK
    SLICE_X63Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





