m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/simulation/modelsim
Eaee_rom
Z1 w1549287326
Z2 DPx9 altera_mf 20 altera_mf_components 0 22 7RjT1Xb9^`L[coRHZN<9k2
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom.vhd
Z6 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom.vhd
l0
L42
VVDnHT3KB<K];PR3CM1@i>1
!s100 j0o0JFmnSQbWKl_R?<dYE1
Z7 OV;C;10.5b;63
31
Z8 !s110 1549497638
!i10b 1
Z9 !s108 1549497638.000000
Z10 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom.vhd|
Z11 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Asyn
R2
R3
R4
DEx4 work 7 aee_rom 0 22 VDnHT3KB<K];PR3CM1@i>1
l56
L52
V_fFHdI^@?5mY2jkl^RfCa0
!s100 fg=>[IZQFe]SSge8<AY[F3
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eaee_rom_wrapper
Z14 w1549205819
Z15 DPx4 work 12 pp_constants 0 22 jc5K?g3[NVidCG9f25i1_3
Z16 DPx4 work 8 pp_types 0 22 bfL6m7eGNDKH5<elKj8PN2
Z17 DPx4 work 12 pp_utilities 0 22 ?6V?55WYnelBdMU@FKYj01
Z18 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R3
R4
R0
Z19 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom_wrapper.vhd
Z20 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom_wrapper.vhd
l0
L11
VneDcBPJf<0Y@>nCTdM1ON0
!s100 alh=zSleQ]6Uz[bRKVggY0
R7
31
Z21 !s110 1549497639
!i10b 1
Z22 !s108 1549497639.000000
Z23 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom_wrapper.vhd|
Z24 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom_wrapper.vhd|
!i113 1
R12
R13
Abehaviour
R15
R16
R17
R18
R3
R4
Z25 DEx4 work 15 aee_rom_wrapper 0 22 neDcBPJf<0Y@>nCTdM1ON0
l44
L29
V23IWBXYld7c_WEi;1;UW40
!s100 6JQ:L2TbDR2=6naFaR9?z3
R7
31
R21
!i10b 1
R22
R23
R24
!i113 1
R12
R13
Eclock_generator
Z26 w1549297560
R3
R4
Z27 DPx12 altera_lnsim 23 altera_lnsim_components 0 22 ;`SHL]^j4UaADA9ENAN^]0
R0
Z28 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/clock_generator_sim/clock_generator.vho
Z29 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/clock_generator_sim/clock_generator.vho
l0
L33
VAb<8K7]Bn>T3N2Nn7DJ[:3
!s100 lDf3OzP`5Xzd0<YiV78hX1
R7
32
Z30 !s110 1549497637
!i10b 1
Z31 !s108 1549497637.000000
Z32 !s90 -reportprogress|300|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/clock_generator_sim/clock_generator.vho|
Z33 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/clock_generator_sim/clock_generator.vho|
!i113 1
R13
Artl
R3
R4
R27
DEx4 work 15 clock_generator 0 22 Ab<8K7]Bn>T3N2Nn7DJ[:3
l51
L44
VQZnOmIGiL=i[[iDe9]1R31
!s100 6UGOJQgh_KA6Z1:Xm=MjV2
R7
32
R30
!i10b 1
R31
R32
R33
!i113 1
R13
Epp_alu
Z34 w1548315484
R16
R18
R3
R4
R0
Z35 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu.vhd
Z36 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu.vhd
l0
L17
VbDY[Y`j=U=<Tk=EB_l7ZN3
!s100 M;JTVf709J=CSSUg?A6@`0
R7
31
R8
!i10b 1
R9
Z37 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu.vhd|
Z38 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu.vhd|
!i113 1
R12
R13
Abehaviour
R16
R18
R3
R4
Z39 DEx4 work 6 pp_alu 0 22 bDY[Y`j=U=<Tk=EB_l7ZN3
l27
L26
V7EaYZ;0c`eHP?Z:U>DjW72
!s100 3ZN_IS`O>S]o2BKP`g7IE3
R7
31
R8
!i10b 1
R9
R37
R38
!i113 1
R12
R13
Epp_alu_control_unit
R34
R15
R16
R3
R4
R0
Z40 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu_control_unit.vhd
Z41 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu_control_unit.vhd
l0
L11
VmMRP=Xa=bPD4g>7e[KVaf3
!s100 4gCC?XKjJV=d0Xa3LI5AL3
R7
31
R8
!i10b 1
R9
Z42 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu_control_unit.vhd|
Z43 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu_control_unit.vhd|
!i113 1
R12
R13
Abehaviour
R15
R16
R3
R4
Z44 DEx4 work 19 pp_alu_control_unit 0 22 mMRP=Xa=bPD4g>7e[KVaf3
l26
L25
Vc=;S@2WQ?Mi3o_n7IJ9i<3
!s100 e<RML8c6UVVUQ1_Wz0Enn1
R7
31
R8
!i10b 1
R9
R42
R43
!i113 1
R12
R13
Epp_alu_mux
R34
R16
R18
R3
R4
R0
Z45 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu_mux.vhd
Z46 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu_mux.vhd
l0
L12
VIn;@Z1Mo6A?U_8RF6[z0k1
!s100 5^h1c[ll;NOkRLmAB=0e81
R7
31
R8
!i10b 1
R9
Z47 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu_mux.vhd|
Z48 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu_mux.vhd|
!i113 1
R12
R13
Abehaviour
R16
R18
R3
R4
Z49 DEx4 work 10 pp_alu_mux 0 22 In;@Z1Mo6A?U_8RF6[z0k1
l27
L26
V_Q3<deWRT9N]DDgnlUaIc1
!s100 5Y<8SA`jmXifC6:U6AhMY1
R7
31
R8
!i10b 1
R9
R47
R48
!i113 1
R12
R13
Epp_comparator
R34
R15
R16
R17
R18
R3
R4
R0
Z50 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_comparator.vhd
Z51 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_comparator.vhd
l0
L12
VWV1H9SUVhOaF`c0HGO>FI1
!s100 ^Tj6I[JTXlO0ENB@zX]`72
R7
31
R21
!i10b 1
R22
Z52 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_comparator.vhd|
Z53 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_comparator.vhd|
!i113 1
R12
R13
Abehaviour
R15
R16
R17
R18
R3
R4
Z54 DEx4 work 13 pp_comparator 0 22 WV1H9SUVhOaF`c0HGO>FI1
l21
L20
VD>z]2D4g:m4fGLhGl^_WN1
!s100 WMSi7FC1GaDOZ2V=QLNj<0
R7
31
R21
!i10b 1
R22
R52
R53
!i113 1
R12
R13
Ppp_constants
R16
R3
R4
R34
R0
8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_constants.vhd
F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_constants.vhd
l0
L10
Vjc5K?g3[NVidCG9f25i1_3
!s100 6bD9lHVDSi:@LVVDg;e1c0
R7
31
R8
!i10b 1
R9
!s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_constants.vhd|
!s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_constants.vhd|
!i113 1
R12
R13
Epp_control_unit
R34
R17
Z55 DPx4 work 6 pp_csr 0 22 1g@G8Ofm<2R=2J]_BzShf2
R16
R15
R3
R4
R0
Z56 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_control_unit.vhd
Z57 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_control_unit.vhd
l0
L19
VQ`lPzbCIlk^9dQ]=WR6[R3
!s100 :cO9dgCgWi?EPA6IK2kEj3
R7
31
R21
!i10b 1
R22
Z58 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_control_unit.vhd|
Z59 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_control_unit.vhd|
!i113 1
R12
R13
Abehaviour
R44
R17
R55
R16
R15
R3
R4
Z60 DEx4 work 15 pp_control_unit 0 22 Q`lPzbCIlk^9dQ]=WR6[R3
l56
L52
V4C8UV@kelHa4CLi<hF06R0
!s100 NZGjRSeC=7<@I:DQ6nbC]1
R7
31
R21
!i10b 1
R22
R58
R59
!i113 1
R12
R13
Epp_core
R34
R55
R17
R15
R16
R18
R3
R4
R0
Z61 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd
Z62 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd
l0
L15
VVD>Z:QIIdo2SNK;^_CocB3
!s100 z0^TXf00<oiKBfLK=4oAI0
R7
31
R21
!i10b 1
R22
Z63 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd|
Z64 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd|
!i113 1
R12
R13
Abehaviour
Z65 DEx4 work 12 pp_writeback 0 22 Yo>@L`2iUSS:J=3>;Tj:L3
Z66 DEx4 work 9 pp_memory 0 22 ezbU9fGY?o0;I8h7?g=ZA3
Z67 DEx4 work 10 pp_execute 0 22 UF<[8LUlg74ZB55FPUL6C0
Z68 DEx4 work 9 pp_decode 0 22 :97:fIREmEflJk7K;M]LF2
Z69 DEx4 work 8 pp_fetch 0 22 g3oc_QA3>RJi3VJ8HiKjg1
Z70 DEx4 work 16 pp_register_file 0 22 oDhWB]a8eCPT8XYVY?dI@1
Z71 DEx4 work 11 pp_csr_unit 0 22 Fo97i4^GDzNOCAjN@QZnb2
R55
R17
R15
R16
R18
R3
R4
Z72 DEx4 work 7 pp_core 0 22 VD>Z:QIIdo2SNK;^_CocB3
l162
L52
VBoMYmJfYH6bFMU_o[j1]^2
!s100 WEmWha8QnOR?V1oD1;R1=3
R7
31
R21
!i10b 1
R22
R63
R64
!i113 1
R12
R13
Epp_counter
R34
R18
R3
R4
R0
Z73 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_counter.vhd
Z74 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_counter.vhd
l0
L9
V@^6jXlbk8Y;@c6dnBRk@23
!s100 ]:E9h>AW3f3<FZQmB?agj0
R7
31
R8
!i10b 1
R9
Z75 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_counter.vhd|
Z76 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_counter.vhd|
!i113 1
R12
R13
Abehaviour
R18
R3
R4
Z77 DEx4 work 10 pp_counter 0 22 @^6jXlbk8Y;@c6dnBRk@23
l25
L23
V@>:SZe6OBA<Z3[nWflIO61
!s100 nYFnjI3H2_a`N8KI1i8Qo2
R7
31
R8
!i10b 1
R9
R75
R76
!i113 1
R12
R13
Ppp_csr
R3
R4
R34
R0
Z78 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr.vhd
Z79 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr.vhd
l0
L9
V1g@G8Ofm<2R=2J]_BzShf2
!s100 ahd@e6]7>Pd8]_=fTS==E0
R7
31
b1
R8
!i10b 1
R31
Z80 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr.vhd|
Z81 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr.vhd|
!i113 1
R12
R13
Bbody
R55
R3
R4
l0
L98
Vg5LZ4VUgcgc0MIcMmK41V1
!s100 KXi?ZjWc==X7MPL8TT3Pm1
R7
31
R8
!i10b 1
R31
R80
R81
!i113 1
R12
R13
Epp_csr_alu
R34
R55
R18
R3
R4
R0
Z82 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr_alu.vhd
Z83 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr_alu.vhd
l0
L12
Vfb>:nXm:<NSVK>T9J:;Xa1
!s100 eKD90=HWK9Tm^Ti;PbZXV2
R7
31
R8
!i10b 1
R9
Z84 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr_alu.vhd|
Z85 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr_alu.vhd|
!i113 1
R12
R13
Abehaviour
R55
R18
R3
R4
Z86 DEx4 work 10 pp_csr_alu 0 22 fb>:nXm:<NSVK>T9J:;Xa1
l24
L22
VdIhlLAnlGT`ijR[GRPI5F3
!s100 V6BE^LRhio]Okzi`VZ8JA1
R7
31
R8
!i10b 1
R9
R84
R85
!i113 1
R12
R13
Epp_csr_unit
R34
R15
R17
R55
R16
R18
R3
R4
R0
Z87 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr_unit.vhd
Z88 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr_unit.vhd
l0
L14
VFo97i4^GDzNOCAjN@QZnb2
!s100 9A7lfXcX@@1^aFFKD>YfJ2
R7
31
R21
!i10b 1
R22
Z89 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr_unit.vhd|
Z90 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr_unit.vhd|
!i113 1
R12
R13
Abehaviour
R77
R15
R17
R55
R16
R18
R3
R4
R71
l87
L57
V1mCPi;le9Nzz^4AQD6a172
!s100 6[Lzm>DgilmnDZVGXhl6:1
R7
31
R21
!i10b 1
R22
R89
R90
!i113 1
R12
R13
Epp_decode
R34
R55
R15
R16
R18
R3
R4
R0
Z91 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_decode.vhd
Z92 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_decode.vhd
l0
L14
V:97:fIREmEflJk7K;M]LF2
!s100 <4jW0zTneYQ6@kCWzcKOY3
R7
31
R21
!i10b 1
R22
Z93 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_decode.vhd|
Z94 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_decode.vhd|
!i113 1
R12
R13
Abehaviour
R17
R60
Z95 DEx4 work 14 pp_imm_decoder 0 22 JBMWP;fm;QB=ARK`zWD?e0
R55
R15
R16
R18
R3
R4
R68
l70
L67
V<DUi`2V=N>EFo3K:96ce=2
!s100 K_>o[U00`2j[LgHSCl1NI2
R7
31
R21
!i10b 1
R22
R93
R94
!i113 1
R12
R13
Epp_execute
R34
R15
R17
R55
R16
R18
R3
R4
R0
Z96 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_execute.vhd
Z97 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_execute.vhd
l0
L13
VUF<[8LUlg74ZB55FPUL6C0
!s100 X0Ek88GNC[G9jSAo9oP@i2
R7
31
R21
!i10b 1
R22
Z98 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_execute.vhd|
Z99 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_execute.vhd|
!i113 1
R12
R13
Abehaviour
R86
R39
R54
R49
R15
R17
R55
R16
R18
R3
R4
R67
l165
L120
VM<0zD@?9_06U3WW@;9P=j1
!s100 H8@kN0NU8UNHE8h=SZmc;3
R7
31
R21
!i10b 1
R22
R98
R99
!i113 1
R12
R13
Epp_fetch
R34
R16
R15
R18
R3
R4
R0
Z100 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_fetch.vhd
Z101 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_fetch.vhd
l0
L12
Vg3oc_QA3>RJi3VJ8HiKjg1
!s100 9UE1ldn5mgYGPU<f;lM5L0
R7
31
R8
!i10b 1
R9
Z102 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_fetch.vhd|
Z103 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_fetch.vhd|
!i113 1
R12
R13
Abehaviour
R16
R15
R18
R3
R4
R69
l46
L42
V<<K_afH31I]zYAWoYh=@F3
!s100 0m@NnR^m_z59C1_6B=lI41
R7
31
R8
!i10b 1
R9
R102
R103
!i113 1
R12
R13
Epp_fifo
R34
R3
R4
R0
Z104 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_fifo.vhd
Z105 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_fifo.vhd
l0
L10
VbLBdI>?XIn_<?F4Al=^;80
!s100 GPzC^jPNQ@9I^M[e7o9>V3
R7
31
R30
!i10b 1
R31
Z106 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_fifo.vhd|
Z107 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_fifo.vhd|
!i113 1
R12
R13
Abehaviour
R3
R4
Z108 DEx4 work 7 pp_fifo 0 22 bLBdI>?XIn_<?F4Al=^;80
l42
L31
VHZS0JQb??nfn1K=MLAHDo0
!s100 :11hb5iI@0Xgl^<_@6`2g1
R7
31
R30
!i10b 1
R31
R106
R107
!i113 1
R12
R13
Epp_icache
R34
R15
R17
R16
R18
R3
R4
R0
Z109 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_icache.vhd
Z110 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_icache.vhd
l0
L13
VK`;d59EnLi`]fmH_TlPn03
!s100 5?kdhN_9mmQNHG3>abXD@0
R7
31
R21
!i10b 1
R22
Z111 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_icache.vhd|
Z112 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_icache.vhd|
!i113 1
R12
R13
Abehaviour
R15
R17
R16
R18
R3
R4
Z113 DEx4 work 9 pp_icache 0 22 K`;d59EnLi`]fmH_TlPn03
l88
L34
VQ8I4zfj_eBYdeYGXYGaOO2
!s100 7jLoOCzF]X4gCzKo8SP6F1
R7
31
R21
!i10b 1
R22
R111
R112
!i113 1
R12
R13
Epp_imm_decoder
R34
R3
R4
R0
Z114 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_imm_decoder.vhd
Z115 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_imm_decoder.vhd
l0
L9
VJBMWP;fm;QB=ARK`zWD?e0
!s100 diJQoNTS=814=0Y1;GLbi2
R7
31
R30
!i10b 1
R31
Z116 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_imm_decoder.vhd|
Z117 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_imm_decoder.vhd|
!i113 1
R12
R13
Abehaviour
R3
R4
R95
l17
L16
V_[Id9l1S[TL64NOd^[2Ed1
!s100 ^kV]CQE72bCi:o9F]i=KK1
R7
31
R30
!i10b 1
R31
R116
R117
!i113 1
R12
R13
Epp_memory
R34
R15
R17
R55
R16
R18
R3
R4
R0
Z118 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_memory.vhd
Z119 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_memory.vhd
l0
L13
VezbU9fGY?o0;I8h7?g=ZA3
!s100 0Z@oO:m8Z<B]Te;aAz6YF3
R7
31
R21
!i10b 1
R9
Z120 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_memory.vhd|
Z121 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_memory.vhd|
!i113 1
R12
R13
Abehaviour
R15
R17
R55
R16
R18
R3
R4
R66
l66
L61
VT_WlISUH:>CdW;=[<NKn@0
!s100 1n7HGeo_<UXE_BEWf8S?>2
R7
31
R21
!i10b 1
R9
R120
R121
!i113 1
R12
R13
Epp_potato
R34
R15
R17
R16
R3
R4
R0
Z122 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_potato.vhd
Z123 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_potato.vhd
l0
L13
V[Sd8oN4=HV4RM3:loYoLk3
!s100 Cba[A6IF::In8<Y=>?P]=0
R7
31
R21
!i10b 1
R22
Z124 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_potato.vhd|
Z125 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_potato.vhd|
!i113 1
R12
R13
Abehaviour
Z126 DEx4 work 13 pp_wb_arbiter 0 22 [KmN2S7jWMoaK>4iP<]lI2
Z127 DEx4 work 13 pp_wb_adapter 0 22 _kX1AiZWfdmQUIX2:Abgj3
R113
R55
R18
R72
R15
R17
R16
R3
R4
Z128 DEx4 work 9 pp_potato 0 22 [Sd8oN4=HV4RM3:loYoLk3
l70
L45
V7kZPBJT@J1a_4I7]cON:K3
!s100 hl9m;AJVDI^ck2CRRbkNR0
R7
31
R21
!i10b 1
R22
R124
R125
!i113 1
R12
R13
Epp_register_file
R34
R15
R17
R16
R18
R3
R4
R0
Z129 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_register_file.vhd
Z130 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_register_file.vhd
l0
L13
VoDhWB]a8eCPT8XYVY?dI@1
!s100 LVYg0^1D2i1VdUJ9Re>V_1
R7
31
R8
!i10b 1
R9
Z131 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_register_file.vhd|
Z132 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_register_file.vhd|
!i113 1
R12
R13
Abehaviour
R15
R17
R16
R18
R3
R4
R70
l37
L32
V]Gj[9MYjW?jP[Kbbl;BU21
!s100 WHJ[T<KaV`XAU=[gA?04Z2
R7
31
R8
!i10b 1
R9
R131
R132
!i113 1
R12
R13
Epp_soc_intercon
R34
R18
R3
R4
R0
Z133 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_intercon.vhd
Z134 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_intercon.vhd
l0
L32
VQoA[>zX]d]4B6b;E79eal1
!s100 6K@?kjA=ZkW8C6_NRmk1o1
R7
31
R30
!i10b 1
R31
Z135 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_intercon.vhd|
Z136 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_intercon.vhd|
!i113 1
R12
R13
Abehaviour
R18
R3
R4
Z137 DEx4 work 15 pp_soc_intercon 0 22 QoA[>zX]d]4B6b;E79eal1
l79
L60
Vj`T`5FUgbRjiN]z:NQ>B42
!s100 @]<EIBBS74`1YIR92z_5Y1
R7
31
R30
!i10b 1
R31
R135
R136
!i113 1
R12
R13
Epp_soc_memory
Z138 w1549208501
R15
R16
R17
R18
R3
R4
R0
Z139 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_memory.vhd
Z140 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_memory.vhd
l0
L12
VAhPS]^j6j1bTZLhJXUXlI0
!s100 H>5=;]7YXJFjUXL2_9Oe>3
R7
31
R8
!i10b 1
R9
Z141 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_memory.vhd|
Z142 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_memory.vhd|
!i113 1
R12
R13
Abehaviour
R15
R16
R17
R18
R3
R4
Z143 DEx4 work 13 pp_soc_memory 0 22 AhPS]^j6j1bTZLhJXUXlI0
l44
L32
VA6A?=H312l;Sji0:AKITo3
!s100 j0l4UYUFdVf[6Zd8_4E<E3
R7
31
R8
!i10b 1
R9
R141
R142
!i113 1
R12
R13
Epp_soc_reset
R34
R15
R16
R17
R3
R4
R0
Z144 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_reset.vhd
Z145 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_reset.vhd
l0
L15
VD_@3DCbQj^>H]UXW=8@k;1
!s100 h[@1:5AZJbjEa>ck<?O0z2
R7
31
R8
!i10b 1
R9
Z146 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_reset.vhd|
Z147 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_reset.vhd|
!i113 1
R12
R13
Abehaviour
R15
R16
R17
R3
R4
Z148 DEx4 work 12 pp_soc_reset 0 22 D_@3DCbQj^>H]UXW=8@k;1
l37
L30
Vho0_9i8YIhYeKk=6@U3[92
!s100 l[;Y^bG>ha`eiog<GAi^F1
R7
31
R8
!i10b 1
R9
R146
R147
!i113 1
R12
R13
Epp_soc_timer
R34
R18
R3
R4
R0
Z149 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_timer.vhd
Z150 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_timer.vhd
l0
L23
Va<;_WcYX`KdV3W<iF0R[e1
!s100 ^BK;aEW;`JaGGDz4OiiTB1
R7
31
R30
!i10b 1
R31
Z151 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_timer.vhd|
Z152 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_timer.vhd|
!i113 1
R12
R13
Abehaviour
R18
R3
R4
Z153 DEx4 work 12 pp_soc_timer 0 22 a<;_WcYX`KdV3W<iF0R[e1
l50
L42
V:V[`>[9I_lPChn4R2N^LA0
!s100 bUZ9zSnzN42:OPd8[A38c3
R7
31
R30
!i10b 1
R31
R151
R152
!i113 1
R12
R13
Epp_soc_uart
R34
R18
R3
R4
R0
Z154 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_uart.vhd
Z155 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_uart.vhd
l0
L37
Va2SifkQ:;3LbobVlS_bfO0
!s100 GYJNIB[OISbn9b6D:fPMg0
R7
31
R8
!i10b 1
R9
Z156 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_uart.vhd|
Z157 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_uart.vhd|
!i113 1
R12
R13
Abehaviour
R108
R18
R3
R4
Z158 DEx4 work 11 pp_soc_uart 0 22 a2SifkQ:;3LbobVlS_bfO0
l113
L63
VlMgWU<IU2R5l1oa<mI?0R3
!s100 abckLgz?Yd=dAcc2RTAdG0
R7
31
R8
!i10b 1
R9
R156
R157
!i113 1
R12
R13
Ppp_types
R3
R4
R34
R0
Z159 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_types.vhd
Z160 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_types.vhd
l0
L8
VbfL6m7eGNDKH5<elKj8PN2
!s100 4zQID]:1fcDTi=`4[KM@L1
R7
31
b1
R30
!i10b 1
R31
Z161 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_types.vhd|
Z162 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_types.vhd|
!i113 1
R12
R13
Bbody
R16
R3
R4
l0
L78
VBQmi@LNaXFFbnEO@l7dS:2
!s100 TE?5g41X8f@Da`R:;8SgU3
R7
31
R30
!i10b 1
R31
R161
R162
!i113 1
R12
R13
Ppp_utilities
R15
R16
R3
R4
R34
R0
Z163 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_utilities.vhd
Z164 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_utilities.vhd
l0
L11
V?6V?55WYnelBdMU@FKYj01
!s100 4BL2I1ecJS5iKUgXzGdMg2
R7
31
b1
R8
!i10b 1
R9
Z165 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_utilities.vhd|
Z166 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_utilities.vhd|
!i113 1
R12
R13
Bbody
R17
R15
R16
R3
R4
l0
L29
VDX>GeC4j;8jT6n[AV]R;c0
!s100 T:Lga?IABNfKY1S>ffmX61
R7
31
R8
!i10b 1
R9
R165
R166
!i113 1
R12
R13
Epp_wb_adapter
R34
R15
R17
R16
R18
R3
R4
R0
Z167 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_wb_adapter.vhd
Z168 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_wb_adapter.vhd
l0
L13
V_kX1AiZWfdmQUIX2:Abgj3
!s100 @8:l5bT3P:Qdh9@CHm]770
R7
31
R8
!i10b 1
R9
Z169 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_wb_adapter.vhd|
Z170 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_wb_adapter.vhd|
!i113 1
R12
R13
Abehaviour
R15
R17
R16
R18
R3
R4
R127
l69
L34
V`L=2>=QnYEe6<=gOh;Y0L1
!s100 kMWV0ofmWYlNmC8LJ3B?03
R7
31
R8
!i10b 1
R9
R169
R170
!i113 1
R12
R13
Epp_wb_arbiter
R34
R16
R3
R4
R0
Z171 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_wb_arbiter.vhd
Z172 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_wb_arbiter.vhd
l0
L12
V[KmN2S7jWMoaK>4iP<]lI2
!s100 _H[iSLAKXf_C=KDPDSHC22
R7
31
R8
!i10b 1
R9
Z173 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_wb_arbiter.vhd|
Z174 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_wb_arbiter.vhd|
!i113 1
R12
R13
Abehaviour
R16
R3
R4
R126
l42
L37
V0NfW1QkcL]meH5^m@Lj^N3
!s100 92YX=5e7OjlKl@fHYgPi42
R7
31
R8
!i10b 1
R9
R173
R174
!i113 1
R12
R13
Epp_writeback
R34
R55
R16
R18
R3
R4
R0
Z175 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_writeback.vhd
Z176 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_writeback.vhd
l0
L12
VYo>@L`2iUSS:J=3>;Tj:L3
!s100 3MZ>9NBzN4o9>hj:B[Io:0
R7
31
R8
!i10b 1
R9
Z177 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_writeback.vhd|
Z178 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_writeback.vhd|
!i113 1
R12
R13
Abehaviour
R55
R16
R18
R3
R4
R65
l46
L45
VkjTdZgm1:=4mFYE2P1JVh0
!s100 dG[e=[YTNTaX;Uj7OLk0b1
R7
31
R8
!i10b 1
R9
R177
R178
!i113 1
R12
R13
Erv_fpga_plc_potato
Z179 w1549475235
R3
R4
R0
Z180 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd
Z181 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd
l0
L4
VUnX>gzHb?gK7=fn<1G=4O1
!s100 9hXF@@n5D7WNdGc:?b9f[1
R7
31
R30
!i10b 1
R31
Z182 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd|
Z183 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd|
!i113 1
R12
R13
Abehaviour
R3
R4
DEx4 work 18 rv_fpga_plc_potato 0 22 UnX>gzHb?gK7=fn<1G=4O1
l76
L45
VnNmf<]Tac6ZE;kcaR`d<M2
!s100 =CM?LS0JUGQba]YZfRjhe2
R7
31
R30
!i10b 1
R31
R182
R183
!i113 1
R12
R13
Etoplevel
Z184 w1549496449
R3
R4
R0
Z185 8/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd
Z186 F/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd
l0
L16
VSW?9BBCF<U7YVFemd`54z2
!s100 ;T;DI`8fMSCo?Hl:M=1EO3
R7
31
R21
!i10b 1
R22
Z187 !s90 -reportprogress|300|-93|-work|work|/home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd|
Z188 !s107 /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd|
!i113 1
R12
R13
Abehaviour
R143
R25
R137
R158
R18
R153
R128
R15
R16
R17
R148
R3
R4
DEx4 work 8 toplevel 0 22 SW?9BBCF<U7YVFemd`54z2
l156
L37
V?62N<aKcJKHj8FSn9PYDl2
!s100 58=dG:E0DN<X6zP5hUn;<2
R7
31
R21
!i10b 1
R22
R187
R188
!i113 1
R12
R13
