

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl2/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:2 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
ed571f9300f8f30179105ef9c117947b  /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Scan
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=Scan.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Scan
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Scan "
Parsing file _cuobjdump_complete_output_XDPfkZ
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_12
Adding identifier: Scan.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: Scan.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: Scan.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: Scan.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i : hostFun 0x0x4065b0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z12scanLocalMemIfLi256EET_S0_PVS0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12scanLocalMemIfLi256EET_S0_PVS0_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12scanLocalMemIfLi256EET_S0_PVS0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z12scanLocalMemIdLi256EET_S0_PVS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12scanLocalMemIdLi256EET_S0_PVS0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12scanLocalMemIdLi256EET_S0_PVS0_" from 0x10 to 0x18
GPGPU-Sim PTX: instruction assembly for function '_Z12scanLocalMemIfLi256EET_S0_PVS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12scanLocalMemIfLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12scanLocalMemIfLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12scanLocalMemIfLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12scanLocalMemIfLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12scanLocalMemIfLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12scanLocalMemIfLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12scanLocalMemIfLi256EET_S0_PVS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12scanLocalMemIfLi256EET_S0_PVS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12scanLocalMemIfLi256EET_S0_PVS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12scanLocalMemIdLi256EET_S0_PVS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12scanLocalMemIdLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12scanLocalMemIdLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12scanLocalMemIdLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12scanLocalMemIdLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12scanLocalMemIdLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12scanLocalMemIdLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12scanLocalMemIdLi256EET_S0_PVS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12scanLocalMemIdLi256EET_S0_PVS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12scanLocalMemIdLi256EET_S0_PVS0_'.
GPGPU-Sim PTX: allocating shared region for "s_float" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceIfLi256EEvPKT_PS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceIfLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceIfLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceIfLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceIfLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceIfLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceIfLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceIfLi256EEvPKT_PS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x490 (_1.ptx:274) @%p2 bra $Lt_2_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (_1.ptx:302) mov.u64 %rd5, s_float;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x528 (_1.ptx:296) @%p3 bra $Lt_2_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:297) bra.uni $Lt_2_13058;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x530 (_1.ptx:297) bra.uni $Lt_2_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (_1.ptx:302) mov.u64 %rd5, s_float;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x580 (_1.ptx:311) @%p4 bra $Lt_2_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a8 (_1.ptx:319) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5c0 (_1.ptx:322) @%p5 bra $Lt_2_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e8 (_1.ptx:329) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x600 (_1.ptx:332) @%p6 bra $Lt_2_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c8 (_1.ptx:364) mov.u32 %r30, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6d8 (_1.ptx:366) @%p7 bra $Lt_2_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x710 (_1.ptx:376) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceIfLi256EEvPKT_PS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceIfLi256EEvPKT_PS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z17scan_single_blockIfLi256EEvPT_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17scan_single_blockIfLi256EEvPT_i'...
GPGPU-Sim PTX: Finding dominators for '_Z17scan_single_blockIfLi256EEvPT_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17scan_single_blockIfLi256EEvPT_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z17scan_single_blockIfLi256EEvPT_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17scan_single_blockIfLi256EEvPT_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17scan_single_blockIfLi256EEvPT_i'...
GPGPU-Sim PTX: reconvergence points for _Z17scan_single_blockIfLi256EEvPT_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x730 (_1.ptx:393) @!%p1 bra $Lt_3_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x770 (_1.ptx:405) mov.u64 %rd5, s_float;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x760 (_1.ptx:400) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x770 (_1.ptx:405) mov.u64 %rd5, s_float;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x940 (_1.ptx:483) @!%p1 bra $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x970 (_1.ptx:492) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17scan_single_blockIfLi256EEvPT_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17scan_single_blockIfLi256EEvPT_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_79804_31_non_const_s_seed" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9f0 (_1.ptx:526) @%p1 bra $Lt_4_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa28 (_1.ptx:536) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa58 (_1.ptx:542) @%p3 bra $Lt_4_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd90 (_1.ptx:687) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xae0 (_1.ptx:561) @!%p5 bra $Lt_4_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb38 (_1.ptx:577) add.f32 %f6, %f3, %f2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xb10 (_1.ptx:568) bra.uni $Lt_4_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb38 (_1.ptx:577) add.f32 %f6, %f3, %f2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xd28 (_1.ptx:665) @!%p5 bra $Lt_4_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd58 (_1.ptx:674) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xd60 (_1.ptx:675) @!%p4 bra $Lt_4_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd70 (_1.ptx:680) add.s32 %r13, %r13, 256;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xd88 (_1.ptx:684) @%p6 bra $Lt_4_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd90 (_1.ptx:687) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i'.
GPGPU-Sim PTX: allocating shared region for "s_double" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceIdLi256EEvPKT_PS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceIdLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceIdLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceIdLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceIdLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceIdLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceIdLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceIdLi256EEvPKT_PS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe38 (_1.ptx:724) @%p2 bra $Lt_5_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee8 (_1.ptx:752) mov.u64 %rd5, s_double;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xed0 (_1.ptx:746) @%p3 bra $Lt_5_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed8 (_1.ptx:747) bra.uni $Lt_5_13058;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xed8 (_1.ptx:747) bra.uni $Lt_5_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee8 (_1.ptx:752) mov.u64 %rd5, s_double;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xf28 (_1.ptx:761) @%p4 bra $Lt_5_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf50 (_1.ptx:769) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xf68 (_1.ptx:772) @%p5 bra $Lt_5_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf90 (_1.ptx:779) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xfa8 (_1.ptx:782) @%p6 bra $Lt_5_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1070 (_1.ptx:814) mov.u32 %r30, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1080 (_1.ptx:816) @%p7 bra $Lt_5_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_1.ptx:826) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceIdLi256EEvPKT_PS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceIdLi256EEvPKT_PS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z17scan_single_blockIdLi256EEvPT_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17scan_single_blockIdLi256EEvPT_i'...
GPGPU-Sim PTX: Finding dominators for '_Z17scan_single_blockIdLi256EEvPT_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17scan_single_blockIdLi256EEvPT_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z17scan_single_blockIdLi256EEvPT_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17scan_single_blockIdLi256EEvPT_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17scan_single_blockIdLi256EEvPT_i'...
GPGPU-Sim PTX: reconvergence points for _Z17scan_single_blockIdLi256EEvPT_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x10d8 (_1.ptx:843) @!%p1 bra $Lt_6_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (_1.ptx:855) mov.u64 %rd5, s_double;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1108 (_1.ptx:850) bra.uni $Lt_6_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (_1.ptx:855) mov.u64 %rd5, s_double;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12e8 (_1.ptx:933) @!%p1 bra $Lt_6_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1318 (_1.ptx:942) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17scan_single_blockIdLi256EEvPT_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17scan_single_blockIdLi256EEvPT_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_79804_31_non_const_s_seed" from 0x0 to 0x8 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1398 (_1.ptx:976) @%p1 bra $Lt_7_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d0 (_1.ptx:986) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1400 (_1.ptx:992) @%p3 bra $Lt_7_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1748 (_1.ptx:1139) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1488 (_1.ptx:1011) @!%p5 bra $Lt_7_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e8 (_1.ptx:1028) add.f64 %fd6, %fd3, %fd2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14c0 (_1.ptx:1019) bra.uni $Lt_7_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e8 (_1.ptx:1028) add.f64 %fd6, %fd3, %fd2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x16d8 (_1.ptx:1116) @!%p5 bra $Lt_7_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1710 (_1.ptx:1126) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1718 (_1.ptx:1127) @!%p4 bra $Lt_7_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1728 (_1.ptx:1132) add.s32 %r13, %r13, 256;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1740 (_1.ptx:1136) @%p6 bra $Lt_7_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1748 (_1.ptx:1139) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_KDW16u"
Running: cat _ptx_KDW16u | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_n35W11
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_n35W11 --output-file  /dev/null 2> _ptx_KDW16uinfo"
GPGPU-Sim PTX: Kernel '_Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i' : regs=18, lmem=0, smem=16, cmem=60
GPGPU-Sim PTX: Kernel '_Z17scan_single_blockIdLi256EEvPT_i' : regs=8, lmem=0, smem=0, cmem=44
GPGPU-Sim PTX: Kernel '_Z6reduceIdLi256EEvPKT_PS0_i' : regs=17, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: Kernel '_Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i' : regs=12, lmem=0, smem=16, cmem=60
GPGPU-Sim PTX: Kernel '_Z17scan_single_blockIfLi256EEvPT_i' : regs=6, lmem=0, smem=0, cmem=44
GPGPU-Sim PTX: Kernel '_Z6reduceIfLi256EEvPKT_PS0_i' : regs=12, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_KDW16u _ptx2_n35W11 _ptx_KDW16uinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17scan_single_blockIdLi256EEvPT_i : hostFun 0x0x406550, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceIdLi256EEvPKT_PS0_i : hostFun 0x0x4064d0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i : hostFun 0x0x406440, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17scan_single_blockIfLi256EEvPT_i : hostFun 0x0x4063e0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceIfLi256EEvPKT_PS0_i : hostFun 0x0x406360, fat_cubin_handle = 1
Chose device: name='GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 ' index=0
Running single precision test
Initializing host memory.
Copying data to device.
event update
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
Running benchmark with size 262144
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x406360 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceIfLi256EEvPKT_PS0_i' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 
kernel '_Z6reduceIfLi256EEvPKT_PS0_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 12:44:16 2016
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 63360 (ipc=42.2) sim_rate=5760 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 12:44:17 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(11,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 130752 (ipc=37.4) sim_rate=10896 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 12:44:18 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(5,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 274240 (ipc=42.2) sim_rate=21095 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:44:19 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(14,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(4,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 403200 (ipc=44.8) sim_rate=28800 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:44:20 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(11,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 572640 (ipc=47.7) sim_rate=38176 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:44:21 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(13,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12887,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12903,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12905,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12907,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12909,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12911,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12913,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12915,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12918,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12919,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12921,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12924,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12925,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12927,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12929,0), 3 CTAs running
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(26,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 714603 (ipc=49.3) sim_rate=44662 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:44:22 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(28,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 834251 (ipc=47.7) sim_rate=49073 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:44:23 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(26,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(15,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 991019 (ipc=49.6) sim_rate=55056 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:44:24 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(20,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 1092619 (ipc=48.6) sim_rate=57506 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:44:25 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(26,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23148,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (23169,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23172,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23175,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23179,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23182,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23190,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (23206,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23213,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23218,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23228,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (23231,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23234,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (23237,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23240,0), 2 CTAs running
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(39,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 1319286 (ipc=52.8) sim_rate=65964 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:44:26 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(41,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 1421942 (ipc=51.7) sim_rate=67711 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:44:27 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(43,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(34,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 1600438 (ipc=52.5) sim_rate=72747 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:44:28 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(31,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(56,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (33475,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 1838625 (ipc=54.9) sim_rate=79940 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:44:29 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (33510,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (33649,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (33659,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (33661,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (33669,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33670,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (33672,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (33674,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (33676,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33678,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (33680,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (33682,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33684,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33686,0), 1 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(55,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 1945665 (ipc=54.0) sim_rate=81069 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:44:30 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(45,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(52,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 2124417 (ipc=54.5) sim_rate=84976 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:44:31 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(46,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(45,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 2264001 (ipc=53.3) sim_rate=87076 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:44:32 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(52,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (43789,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (43839,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (43845,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (43849,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (43855,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (43864,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (43867,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (43874,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (43878,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (43881,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (43891,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (43894,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (43905,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (43908,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (43912,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(63,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 2476524 (ipc=50.0) sim_rate=91723 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:44:33 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (54095,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (54159,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (54162,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (54165,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6reduceIfLi256EEvPKT_PS0_i' finished on shader 2.

GPGPU-Sim PTX: cudaLaunch for 0x0x4063e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17scan_single_blockIfLi256EEvPT_i' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
kernel_name = _Z6reduceIfLi256EEvPKT_PS0_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 54166
gpu_sim_insn = 2541888
gpu_ipc =      46.9277
gpu_tot_sim_cycle = 54166
gpu_tot_sim_insn = 2541888
gpu_tot_ipc =      46.9277
gpu_tot_issued_cta = 64
gpu_stall_dramfull = 836
gpu_stall_icnt2sh    = 525
gpu_total_sim_rate=94144

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 49920
	L1I_total_cache_misses = 900
	L1I_total_cache_miss_rate = 0.0180
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 990
L1D_cache:
	L1D_cache_core[0]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 8256
	L1D_total_cache_misses = 8256
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 1088
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0551
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1028
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 49020
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 900
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
190, 160, 156, 156, 152, 152, 152, 152, 190, 160, 156, 156, 152, 152, 152, 152, 190, 160, 156, 156, 152, 152, 152, 152, 190, 160, 156, 156, 152, 152, 152, 152, 
gpgpu_n_tot_thrd_icount = 2600960
gpgpu_n_tot_w_icount = 81280
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 64
gpgpu_n_shmem_insn = 90176
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32832
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:261	W0_Idle:74088	W0_Scoreboard:1243001	W1:384	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:80896
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2560 {40:64,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1114112 {136:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 410 
averagemflatency = 259 
max_icnt2mem_latency = 80 
max_icnt2sh_latency = 54165 
mrq_lat_table:8053 	14 	46 	77 	17 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61 	8210 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8368 	12 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8012 	195 	0 	0 	0 	0 	0 	0 	0 	0 	15 	15 	34 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     13057     12027     13074     18138     20434     20439     20442     20375     20400     20423     21332     21348     21330     21299     21300     21412 
dram[1]:     13229     12571     13250     18260     20385     20352     20378     20315     20366     20435     21542     21486     21530     21369     21544     21572 
dram[2]:     18072     13093     18085     13110     20502     20422     20494     20440     20461     20134     21309     21349     21321     21346     21283     21158 
dram[3]:     18022     13272     18269     13291     20373     20343     20362     20336     20354     20150     21500     21530     21487     21519     21500     21349 
dram[4]:     12351     18103     13124     18119     20454     20423     20400     20440     20449     20103     10906     21307     21332     21313     21438     21140 
dram[5]:     11613     18287     13244     18303     20354     20366     20323     20335     20447     20116     21534     21464     21419     21456     21618     21305 
average row accesses per activate:
dram[0]: 32.500000 22.000000 32.000000 32.000000 24.666666 24.666666 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 32.000000 21.666666 32.000000 32.000000 24.666666 24.666666 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000 24.666666 25.333334 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 21.666666 32.000000 32.000000 32.000000 24.666666 25.333334 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 22.000000 32.000000 32.000000 32.000000 24.666666 25.333334 32.000000 32.000000 32.000000 32.000000 17.666666 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 22.000000 32.000000 32.000000 32.000000 24.666666 25.333334 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 8211/272 = 30.187500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        65        66        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[1]:        64        65        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[2]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[3]:        65        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[4]:        66        64        64        64        74        76        96        96        96        96        98        96        96        96        96        96 
dram[5]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
total reads: 8203
bank skew: 98/64 = 1.53
chip skew: 1370/1365 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         8         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        314       252       259       259       260       260       260       259       260       259       260       259       260       259       260       259
dram[1]:        259       255       259       259       260       260       260       260       260       260       260       260       260       260       260       259
dram[2]:        259       260       259       259       260       260       259       260       260       260       260       260       259       260       259       260
dram[3]:        255       259       259       259       260       260       260       260       260       260       260       260       260       260       259       259
dram[4]:        252       259       260       259       262       259       261       259       262       259       354       259       262       260       260       260
dram[5]:        252       259       259       259       260       260       260       260       260       260       260       260       260       260       259       259
maximum mf latency per bank:
dram[0]:        281       279       284       286       279       283       278       277       284       283       287       278       280       277       279       281
dram[1]:        278       277       277       277       278       278       284       277       277       288       285       281       285       277       286       277
dram[2]:        277       285       277       284       277       284       277       290       286       290       285       290       279       289       279       278
dram[3]:        277       279       277       277       278       281       277       284       277       283       277       283       278       284       277       277
dram[4]:        344       277       325       277       325       277       312       277       349       277       410       278       373       278       290       281
dram[5]:        288       278       283       279       278       278       277       278       280       278       279       277       279       283       279       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71498 n_nop=68688 n_act=46 n_pre=30 n_req=1367 n_rd=2734 n_write=0 bw_util=0.07648
n_activity=16439 dram_eff=0.3326
bk0: 130a 71169i bk1: 132a 71166i bk2: 128a 71204i bk3: 128a 71203i bk4: 148a 71139i bk5: 148a 71134i bk6: 192a 71048i bk7: 192a 71036i bk8: 192a 71047i bk9: 192a 71047i bk10: 192a 71039i bk11: 192a 71045i bk12: 192a 71039i bk13: 192a 71044i bk14: 192a 71045i bk15: 192a 71041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00471342
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71498 n_nop=68694 n_act=45 n_pre=29 n_req=1365 n_rd=2730 n_write=0 bw_util=0.07637
n_activity=16833 dram_eff=0.3244
bk0: 128a 71200i bk1: 130a 71174i bk2: 128a 71206i bk3: 128a 71192i bk4: 148a 71135i bk5: 148a 71136i bk6: 192a 71043i bk7: 192a 71039i bk8: 192a 71044i bk9: 192a 71035i bk10: 192a 71043i bk11: 192a 71045i bk12: 192a 71043i bk13: 192a 71039i bk14: 192a 71047i bk15: 192a 71051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00299309
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71498 n_nop=68694 n_act=44 n_pre=28 n_req=1366 n_rd=2732 n_write=0 bw_util=0.07642
n_activity=16401 dram_eff=0.3332
bk0: 128a 71200i bk1: 128a 71197i bk2: 128a 71202i bk3: 128a 71198i bk4: 148a 71133i bk5: 152a 71130i bk6: 192a 71048i bk7: 192a 71048i bk8: 192a 71039i bk9: 192a 71047i bk10: 192a 71038i bk11: 192a 71044i bk12: 192a 71041i bk13: 192a 71039i bk14: 192a 71046i bk15: 192a 71046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0046295
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71498 n_nop=68690 n_act=45 n_pre=29 n_req=1367 n_rd=2734 n_write=0 bw_util=0.07648
n_activity=16846 dram_eff=0.3246
bk0: 130a 71174i bk1: 128a 71199i bk2: 128a 71198i bk3: 128a 71204i bk4: 148a 71136i bk5: 152a 71121i bk6: 192a 71047i bk7: 192a 71041i bk8: 192a 71043i bk9: 192a 71038i bk10: 192a 71039i bk11: 192a 71048i bk12: 192a 71048i bk13: 192a 71048i bk14: 192a 71049i bk15: 192a 71051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00286721
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71498 n_nop=68670 n_act=48 n_pre=32 n_req=1378 n_rd=2740 n_write=8 bw_util=0.07687
n_activity=16530 dram_eff=0.3325
bk0: 132a 71156i bk1: 128a 71203i bk2: 128a 71192i bk3: 128a 71203i bk4: 148a 71122i bk5: 152a 71129i bk6: 192a 71021i bk7: 192a 71045i bk8: 192a 71044i bk9: 192a 71046i bk10: 196a 70883i bk11: 192a 71042i bk12: 192a 71025i bk13: 192a 71044i bk14: 192a 71039i bk15: 192a 71044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00944082
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71498 n_nop=68688 n_act=45 n_pre=29 n_req=1368 n_rd=2736 n_write=0 bw_util=0.07653
n_activity=16889 dram_eff=0.324
bk0: 132a 71162i bk1: 128a 71203i bk2: 128a 71188i bk3: 128a 71200i bk4: 148a 71134i bk5: 152a 71120i bk6: 192a 71043i bk7: 192a 71046i bk8: 192a 71043i bk9: 192a 71042i bk10: 192a 71043i bk11: 192a 71049i bk12: 192a 71040i bk13: 192a 71052i bk14: 192a 71053i bk15: 192a 71049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00317491

========= L2 cache stats =========
L2_cache_bank[0]: Access = 697, Miss = 683, Miss_rate = 0.980, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[1]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 6, Reservation_fails = 191
L2_cache_bank[2]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 697, Miss = 683, Miss_rate = 0.980, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[4]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 697, Miss = 683, Miss_rate = 0.980, Pending_hits = 3, Reservation_fails = 116
L2_cache_bank[7]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 776, Miss = 686, Miss_rate = 0.884, Pending_hits = 12, Reservation_fails = 444
L2_cache_bank[9]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 6, Reservation_fails = 178
L2_cache_bank[11]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8391
L2_total_cache_misses = 8203
L2_total_cache_miss_rate = 0.9776
L2_total_cache_pending_hits = 33
L2_total_cache_reservation_fails = 1129
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 245
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 88
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 784
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.050

icnt_total_pkts_mem_to_simt=41669
icnt_total_pkts_simt_to_mem=8455
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.39918
	minimum = 6
	maximum = 34
Network latency average = 8.34126
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 6.5311
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.011475
	minimum = 0.00969243 (at node 0)
	maximum = 0.0143263 (at node 23)
Accepted packet rate average = 0.011475
	minimum = 0.00969243 (at node 0)
	maximum = 0.0143263 (at node 23)
Injected flit rate average = 0.0342732
	minimum = 0.00976627 (at node 0)
	maximum = 0.0669054 (at node 23)
Accepted flit rate average= 0.0342732
	minimum = 0.0125909 (at node 17)
	maximum = 0.0599638 (at node 1)
Injected packet length average = 2.98677
Accepted packet length average = 2.98677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.39918 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 8.34126 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 6.5311 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.011475 (1 samples)
	minimum = 0.00969243 (1 samples)
	maximum = 0.0143263 (1 samples)
Accepted packet rate average = 0.011475 (1 samples)
	minimum = 0.00969243 (1 samples)
	maximum = 0.0143263 (1 samples)
Injected flit rate average = 0.0342732 (1 samples)
	minimum = 0.00976627 (1 samples)
	maximum = 0.0669054 (1 samples)
Accepted flit rate average = 0.0342732 (1 samples)
	minimum = 0.0125909 (1 samples)
	maximum = 0.0599638 (1 samples)
Injected packet size average = 2.98677 (1 samples)
Accepted packet size average = 2.98677 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 94144 (inst/sec)
gpgpu_simulation_rate = 2006 (cycle/sec)
kernel '_Z17scan_single_blockIfLi256EEvPT_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z17scan_single_blockIfLi256EEvPT_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,54166)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1848,54166), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z17scan_single_blockIfLi256EEvPT_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17scan_single_blockIfLi256EEvPT_i' finished on shader 5.

GPGPU-Sim PTX: cudaLaunch for 0x0x406440 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 
kernel_name = _Z17scan_single_blockIfLi256EEvPT_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1849
gpu_sim_insn = 17152
gpu_ipc =       9.2764
gpu_tot_sim_cycle = 56015
gpu_tot_sim_insn = 2559040
gpu_tot_ipc =      45.6849
gpu_tot_issued_cta = 65
gpu_stall_dramfull = 836
gpu_stall_icnt2sh    = 525
gpu_total_sim_rate=94779

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 50208
	L1I_total_cache_misses = 924
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 990
L1D_cache:
	L1D_cache_core[0]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 520, Miss = 518, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 8260
	L1D_total_cache_misses = 8258
	L1D_total_cache_miss_rate = 0.9998
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 1100
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0545
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8194
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1040
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 49284
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 924
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
190, 160, 156, 156, 152, 152, 152, 152, 190, 160, 156, 156, 152, 152, 152, 152, 190, 160, 156, 156, 152, 152, 152, 152, 190, 160, 156, 156, 152, 152, 152, 152, 
gpgpu_n_tot_thrd_icount = 2618240
gpgpu_n_tot_w_icount = 81820
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8194
gpgpu_n_mem_write_global = 66
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 262208
gpgpu_n_store_insn = 128
gpgpu_n_shmem_insn = 97088
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:315	W0_Idle:76549	W0_Scoreboard:1243672	W1:384	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:81436
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65552 {8:8194,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2832 {40:64,136:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 992 {8:124,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1114384 {136:8194,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 528 {8:66,}
traffic_breakdown_memtocore[INST_ACC_R] = 16864 {136:124,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 410 
averagemflatency = 259 
max_icnt2mem_latency = 80 
max_icnt2sh_latency = 56014 
mrq_lat_table:8057 	14 	46 	77 	17 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	65 	8210 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8375 	13 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8014 	195 	0 	0 	0 	0 	0 	0 	0 	0 	15 	15 	36 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     13057     12027     13074     18138     20434     20439     20442     20375     20400     20423     21332     21348     21330     21299     21300     21412 
dram[1]:     13229     12571     13250     18260     20385     20352     20378     20315     20366     20435     21542     21486     21530     21369     21544     21572 
dram[2]:     18072     13093     18085     13110     20502     20422     20494     20440     20461     20134     21309     21349     21321     21346     21283     21158 
dram[3]:     18022     13272     18269     13291     20373     20343     20362     20336     20354     20150     21500     21530     21487     21519     21500     21349 
dram[4]:     12351     18103     13124     18119     20454     20423     20400     20440     20449     20103     10906     21307     21332     21313     21438     21140 
dram[5]:     11613     18287     13244     18303     20354     20366     20323     20335     20447     20116     21534     21464     21419     21456     21618     21305 
average row accesses per activate:
dram[0]: 32.500000 22.000000 32.000000 32.000000 24.666666 24.666666 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 32.000000 16.500000 32.000000 32.000000 24.666666 24.666666 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 32.000000 22.000000 32.000000 32.000000 24.666666 25.333334 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 21.666666 21.666666 32.000000 32.000000 24.666666 25.333334 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 22.000000 32.000000 32.000000 32.000000 24.666666 25.333334 32.000000 32.000000 32.000000 32.000000 17.666666 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 22.000000 32.000000 32.000000 32.000000 24.666666 25.333334 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 8215/275 = 29.872726
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        65        66        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[1]:        64        66        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[2]:        64        66        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[3]:        65        65        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[4]:        66        64        64        64        74        76        96        96        96        96        98        96        96        96        96        96 
dram[5]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
total reads: 8207
bank skew: 98/64 = 1.53
chip skew: 1370/1366 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         8         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        314       252       259       259       260       260       260       259       260       259       260       259       260       259       260       259
dram[1]:        259       251       259       259       260       260       260       260       260       260       260       260       260       260       260       259
dram[2]:        259       252       259       259       260       260       259       260       260       260       260       260       259       260       259       260
dram[3]:        255       255       259       259       260       260       260       260       260       260       260       260       260       260       259       259
dram[4]:        252       259       260       259       262       259       261       259       262       259       359       259       262       260       260       260
dram[5]:        252       259       259       259       260       260       260       260       260       260       260       260       260       260       259       259
maximum mf latency per bank:
dram[0]:        281       279       284       286       279       283       278       277       284       283       287       278       280       277       279       281
dram[1]:        278       277       277       277       278       278       284       277       277       288       285       281       285       277       286       277
dram[2]:        277       285       277       284       277       284       277       290       286       290       285       290       279       289       279       278
dram[3]:        277       279       277       277       278       281       277       284       277       283       277       283       278       284       277       277
dram[4]:        344       277       325       277       325       277       312       277       349       277       410       278       373       278       290       281
dram[5]:        288       278       283       279       278       278       277       278       280       278       279       277       279       283       279       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73938 n_nop=71128 n_act=46 n_pre=30 n_req=1367 n_rd=2734 n_write=0 bw_util=0.07395
n_activity=16439 dram_eff=0.3326
bk0: 130a 73609i bk1: 132a 73606i bk2: 128a 73644i bk3: 128a 73643i bk4: 148a 73579i bk5: 148a 73574i bk6: 192a 73488i bk7: 192a 73476i bk8: 192a 73487i bk9: 192a 73487i bk10: 192a 73479i bk11: 192a 73485i bk12: 192a 73479i bk13: 192a 73484i bk14: 192a 73485i bk15: 192a 73481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00455787
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73938 n_nop=71130 n_act=46 n_pre=30 n_req=1366 n_rd=2732 n_write=0 bw_util=0.0739
n_activity=16885 dram_eff=0.3236
bk0: 128a 73641i bk1: 132a 73586i bk2: 128a 73645i bk3: 128a 73631i bk4: 148a 73574i bk5: 148a 73575i bk6: 192a 73482i bk7: 192a 73478i bk8: 192a 73483i bk9: 192a 73474i bk10: 192a 73484i bk11: 192a 73486i bk12: 192a 73484i bk13: 192a 73480i bk14: 192a 73488i bk15: 192a 73492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00289432
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73938 n_nop=71128 n_act=45 n_pre=29 n_req=1368 n_rd=2736 n_write=0 bw_util=0.07401
n_activity=16468 dram_eff=0.3323
bk0: 128a 73641i bk1: 132a 73605i bk2: 128a 73641i bk3: 128a 73637i bk4: 148a 73572i bk5: 152a 73569i bk6: 192a 73487i bk7: 192a 73487i bk8: 192a 73478i bk9: 192a 73487i bk10: 192a 73478i bk11: 192a 73485i bk12: 192a 73482i bk13: 192a 73480i bk14: 192a 73487i bk15: 192a 73487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00447672
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73938 n_nop=71126 n_act=46 n_pre=30 n_req=1368 n_rd=2736 n_write=0 bw_util=0.07401
n_activity=16898 dram_eff=0.3238
bk0: 130a 73615i bk1: 130a 73611i bk2: 128a 73637i bk3: 128a 73643i bk4: 148a 73575i bk5: 152a 73560i bk6: 192a 73486i bk7: 192a 73480i bk8: 192a 73482i bk9: 192a 73478i bk10: 192a 73479i bk11: 192a 73489i bk12: 192a 73489i bk13: 192a 73489i bk14: 192a 73490i bk15: 192a 73492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00277259
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73938 n_nop=71110 n_act=48 n_pre=32 n_req=1378 n_rd=2740 n_write=8 bw_util=0.07433
n_activity=16530 dram_eff=0.3325
bk0: 132a 73596i bk1: 128a 73643i bk2: 128a 73632i bk3: 128a 73643i bk4: 148a 73562i bk5: 152a 73569i bk6: 192a 73461i bk7: 192a 73485i bk8: 192a 73484i bk9: 192a 73486i bk10: 196a 73323i bk11: 192a 73482i bk12: 192a 73465i bk13: 192a 73484i bk14: 192a 73479i bk15: 192a 73484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00912927
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73938 n_nop=71128 n_act=45 n_pre=29 n_req=1368 n_rd=2736 n_write=0 bw_util=0.07401
n_activity=16889 dram_eff=0.324
bk0: 132a 73602i bk1: 128a 73643i bk2: 128a 73628i bk3: 128a 73640i bk4: 148a 73574i bk5: 152a 73560i bk6: 192a 73483i bk7: 192a 73486i bk8: 192a 73483i bk9: 192a 73482i bk10: 192a 73483i bk11: 192a 73489i bk12: 192a 73480i bk13: 192a 73492i bk14: 192a 73493i bk15: 192a 73489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00307014

========= L2 cache stats =========
L2_cache_bank[0]: Access = 697, Miss = 683, Miss_rate = 0.980, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[1]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 6, Reservation_fails = 191
L2_cache_bank[2]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 698, Miss = 684, Miss_rate = 0.980, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[4]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 686, Miss = 686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 697, Miss = 683, Miss_rate = 0.980, Pending_hits = 3, Reservation_fails = 116
L2_cache_bank[7]: Access = 685, Miss = 685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 780, Miss = 686, Miss_rate = 0.879, Pending_hits = 12, Reservation_fails = 444
L2_cache_bank[9]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 6, Reservation_fails = 178
L2_cache_bank[11]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8399
L2_total_cache_misses = 8207
L2_total_cache_miss_rate = 0.9771
L2_total_cache_pending_hits = 33
L2_total_cache_reservation_fails = 1129
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 245
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 88
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 784
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=41701
icnt_total_pkts_simt_to_mem=8471
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.375
	minimum = 6
	maximum = 14
Network latency average = 8.125
	minimum = 6
	maximum = 11
Slowest packet = 16786
Flit latency average = 6.20833
	minimum = 6
	maximum = 7
Slowest flit = 50132
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000320494
	minimum = 0 (at node 0)
	maximum = 0.00432666 (at node 5)
Accepted packet rate average = 0.000320494
	minimum = 0 (at node 0)
	maximum = 0.00432666 (at node 5)
Injected flit rate average = 0.000961481
	minimum = 0 (at node 0)
	maximum = 0.00865333 (at node 5)
Accepted flit rate average= 0.000961481
	minimum = 0 (at node 0)
	maximum = 0.0173067 (at node 5)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.38709 (2 samples)
	minimum = 6 (2 samples)
	maximum = 24 (2 samples)
Network latency average = 8.23313 (2 samples)
	minimum = 6 (2 samples)
	maximum = 22.5 (2 samples)
Flit latency average = 6.36972 (2 samples)
	minimum = 6 (2 samples)
	maximum = 20.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00589775 (2 samples)
	minimum = 0.00484621 (2 samples)
	maximum = 0.0093265 (2 samples)
Accepted packet rate average = 0.00589775 (2 samples)
	minimum = 0.00484621 (2 samples)
	maximum = 0.0093265 (2 samples)
Injected flit rate average = 0.0176174 (2 samples)
	minimum = 0.00488314 (2 samples)
	maximum = 0.0377794 (2 samples)
Accepted flit rate average = 0.0176174 (2 samples)
	minimum = 0.00629546 (2 samples)
	maximum = 0.0386352 (2 samples)
Injected packet size average = 2.98713 (2 samples)
Accepted packet size average = 2.98713 (2 samples)
Hops average = 1 (2 samples)
