Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
H:/Xilinx_Xps/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse H:/Xilinx_Xps/openhw_pro/xps_proj/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 59 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 59 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - 
   PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is
   overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line
   139 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\dat
   a\axi_vdma_v2_1_0.mpd line 143 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_4 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_clkgen_0:clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41200000-0x4120ffff) axi_gpio_i2s	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_0	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_hdmi	axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_i2s	axi_interconnect_1
  (0x41680000-0x4168ffff) axi_iic_sensor	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) robot_ultrasonic_ip_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7b400000-0x7b40ffff) robot_pwm_ip_0	axi_interconnect_1
  (0x7b420000-0x7b42ffff) robot_pwm_ip_1	axi_interconnect_1
  (0x80620000-0x8062ffff) robot_steer_ip_1	axi_interconnect_4
  (0x80640000-0x8064ffff) robot_steer_ip_2	axi_interconnect_4
  (0x80660000-0x8066ffff) robot_steer_ip_3	axi_interconnect_4
  (0x80700000-0x8070ffff) robot_steer_ip_4	axi_interconnect_4
  (0x80720000-0x80727fff) robot_steer_ip_0	axi_interconnect_4

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 15
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 4 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_4 - 1 master(s) : 5
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_ARESETN -
   No driver found. Port will be driven to GND -
   H:\Xilinx_Xps\openhw_pro\xps_proj\pcores\axi_i2s_adi_v1_00_a\data\axi_i2s_adi
   _v2_1_0.mpd line 58 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S_ARESETN -
   No driver found. Port will be driven to GND -
   H:\Xilinx_Xps\openhw_pro\xps_proj\pcores\axi_spdif_tx_v1_00_a\data\axi_spdif_
   tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_i2s_adi_0_M_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_i2s_adi_0_M_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_i2s_adi_0_M_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: FCLK_CLK3, CONNECTOR: processing_system7_0_FCLK_CLK3 -
   floating connection - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 182 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_i2s_M_AXIS_MM2S_TKEEP - floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_i2s_M_AXIS_MM2S_TUSER - floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_TID
   - floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_i2s_M_AXIS_MM2S_TDEST - floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_spdif_M_AXIS_MM2S_TKEEP - floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_spdif_M_AXIS_MM2S_TUSER - floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR:
   axi_dma_spdif_M_AXIS_MM2S_TID - floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_spdif_M_AXIS_MM2S_TDEST - floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\dat
   a\axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: Gpo, CONNECTOR: axi_iic_hdmi_Gpo - floating connection
   - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 355 
WARNING:EDK:4181 - PORT: Gpo, CONNECTOR: axi_iic_0_Gpo - floating connection -
   H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 390 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_4.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_4 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_3.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_4.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:reset_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 72 - Copying cache
implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:axi_clkgen INSTANCE:axi_clkgen_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 186 - Copying cache
implementation netlist
IPNAME:axi_hdmi_tx_16b INSTANCE:axi_hdmi_tx_16b_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 205 - Copying cache
implementation netlist
IPNAME:axi_i2s_adi INSTANCE:axi_i2s_adi_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 226 - Copying cache
implementation netlist
IPNAME:axi_spdif_tx INSTANCE:axi_spdif_tx_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 243 - Copying cache
implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_i2s -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 256 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 276 - Copying cache
implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_spdif -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 284 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_3 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 303 - Copying cache
implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 311 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_i2s -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 337 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_hdmi -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 348 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_i2s -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 361 - Copying cache
implementation netlist
IPNAME:util_vector_logic INSTANCE:util_vector_logic_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 373 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_sensor -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 382 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 395 - Copying cache
implementation netlist
IPNAME:robot_pwm_ip INSTANCE:robot_pwm_ip_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 411 - Copying cache
implementation netlist
IPNAME:robot_pwm_ip INSTANCE:robot_pwm_ip_1 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 421 - Copying cache
implementation netlist
IPNAME:robot_steer_ip INSTANCE:robot_steer_ip_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 431 - Copying cache
implementation netlist
IPNAME:robot_steer_ip INSTANCE:robot_steer_ip_1 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 441 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_4 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 451 - Copying cache
implementation netlist
IPNAME:robot_steer_ip INSTANCE:robot_steer_ip_2 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 459 - Copying cache
implementation netlist
IPNAME:robot_steer_ip INSTANCE:robot_steer_ip_3 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 469 - Copying cache
implementation netlist
IPNAME:robot_steer_ip INSTANCE:robot_steer_ip_4 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 479 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 59 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line
59 - Running XST synthesis
INSTANCE:axi_clkgen_0 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 186 -
Running XST synthesis
INSTANCE:axi_interconnect_1 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line
197 - Running XST synthesis
INSTANCE:axi_hdmi_tx_16b_0 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line
205 - Running XST synthesis
INSTANCE:axi_i2s_adi_0 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 226 -
Running XST synthesis
INSTANCE:axi_spdif_tx_0 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 243
- Running XST synthesis
INSTANCE:robot_ultrasonic_ip_0 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs
line 489 - Running XST synthesis

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 59 - Running NGCBUILD
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 197 - Running NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 478.00 seconds
