
STM32L010RB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004438  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000274  080044f8  080044f8  000144f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800476c  0800476c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800476c  0800476c  0001476c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004774  08004774  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004774  08004774  00014774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004778  08004778  00014778  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800477c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000148  20000070  080047ec  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001b8  080047ec  000201b8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010710  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002408  00000000  00000000  000307a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c00  00000000  00000000  00032bb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b28  00000000  00000000  000337b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000130f8  00000000  00000000  000342d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dbc7  00000000  00000000  000473d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000701cd  00000000  00000000  00054f97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c5164  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e2c  00000000  00000000  000c51b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080044e0 	.word	0x080044e0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	080044e0 	.word	0x080044e0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_uldivmod>:
 8000244:	2b00      	cmp	r3, #0
 8000246:	d111      	bne.n	800026c <__aeabi_uldivmod+0x28>
 8000248:	2a00      	cmp	r2, #0
 800024a:	d10f      	bne.n	800026c <__aeabi_uldivmod+0x28>
 800024c:	2900      	cmp	r1, #0
 800024e:	d100      	bne.n	8000252 <__aeabi_uldivmod+0xe>
 8000250:	2800      	cmp	r0, #0
 8000252:	d002      	beq.n	800025a <__aeabi_uldivmod+0x16>
 8000254:	2100      	movs	r1, #0
 8000256:	43c9      	mvns	r1, r1
 8000258:	1c08      	adds	r0, r1, #0
 800025a:	b407      	push	{r0, r1, r2}
 800025c:	4802      	ldr	r0, [pc, #8]	; (8000268 <__aeabi_uldivmod+0x24>)
 800025e:	a102      	add	r1, pc, #8	; (adr r1, 8000268 <__aeabi_uldivmod+0x24>)
 8000260:	1840      	adds	r0, r0, r1
 8000262:	9002      	str	r0, [sp, #8]
 8000264:	bd03      	pop	{r0, r1, pc}
 8000266:	46c0      	nop			; (mov r8, r8)
 8000268:	ffffffd9 	.word	0xffffffd9
 800026c:	b403      	push	{r0, r1}
 800026e:	4668      	mov	r0, sp
 8000270:	b501      	push	{r0, lr}
 8000272:	9802      	ldr	r0, [sp, #8]
 8000274:	f000 f82e 	bl	80002d4 <__udivmoddi4>
 8000278:	9b01      	ldr	r3, [sp, #4]
 800027a:	469e      	mov	lr, r3
 800027c:	b002      	add	sp, #8
 800027e:	bc0c      	pop	{r2, r3}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			; (mov r8, r8)

08000284 <__aeabi_lmul>:
 8000284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000286:	0415      	lsls	r5, r2, #16
 8000288:	0c2d      	lsrs	r5, r5, #16
 800028a:	000f      	movs	r7, r1
 800028c:	0001      	movs	r1, r0
 800028e:	002e      	movs	r6, r5
 8000290:	46c6      	mov	lr, r8
 8000292:	4684      	mov	ip, r0
 8000294:	0400      	lsls	r0, r0, #16
 8000296:	0c14      	lsrs	r4, r2, #16
 8000298:	0c00      	lsrs	r0, r0, #16
 800029a:	0c09      	lsrs	r1, r1, #16
 800029c:	4346      	muls	r6, r0
 800029e:	434d      	muls	r5, r1
 80002a0:	4360      	muls	r0, r4
 80002a2:	4361      	muls	r1, r4
 80002a4:	1940      	adds	r0, r0, r5
 80002a6:	0c34      	lsrs	r4, r6, #16
 80002a8:	1824      	adds	r4, r4, r0
 80002aa:	b500      	push	{lr}
 80002ac:	42a5      	cmp	r5, r4
 80002ae:	d903      	bls.n	80002b8 <__aeabi_lmul+0x34>
 80002b0:	2080      	movs	r0, #128	; 0x80
 80002b2:	0240      	lsls	r0, r0, #9
 80002b4:	4680      	mov	r8, r0
 80002b6:	4441      	add	r1, r8
 80002b8:	0c25      	lsrs	r5, r4, #16
 80002ba:	186d      	adds	r5, r5, r1
 80002bc:	4661      	mov	r1, ip
 80002be:	4359      	muls	r1, r3
 80002c0:	437a      	muls	r2, r7
 80002c2:	0430      	lsls	r0, r6, #16
 80002c4:	1949      	adds	r1, r1, r5
 80002c6:	0424      	lsls	r4, r4, #16
 80002c8:	0c00      	lsrs	r0, r0, #16
 80002ca:	1820      	adds	r0, r4, r0
 80002cc:	1889      	adds	r1, r1, r2
 80002ce:	bc80      	pop	{r7}
 80002d0:	46b8      	mov	r8, r7
 80002d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002d4 <__udivmoddi4>:
 80002d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d6:	4657      	mov	r7, sl
 80002d8:	464e      	mov	r6, r9
 80002da:	4645      	mov	r5, r8
 80002dc:	46de      	mov	lr, fp
 80002de:	b5e0      	push	{r5, r6, r7, lr}
 80002e0:	0004      	movs	r4, r0
 80002e2:	000d      	movs	r5, r1
 80002e4:	4692      	mov	sl, r2
 80002e6:	4699      	mov	r9, r3
 80002e8:	b083      	sub	sp, #12
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d830      	bhi.n	8000350 <__udivmoddi4+0x7c>
 80002ee:	d02d      	beq.n	800034c <__udivmoddi4+0x78>
 80002f0:	4649      	mov	r1, r9
 80002f2:	4650      	mov	r0, sl
 80002f4:	f000 f8ba 	bl	800046c <__clzdi2>
 80002f8:	0029      	movs	r1, r5
 80002fa:	0006      	movs	r6, r0
 80002fc:	0020      	movs	r0, r4
 80002fe:	f000 f8b5 	bl	800046c <__clzdi2>
 8000302:	1a33      	subs	r3, r6, r0
 8000304:	4698      	mov	r8, r3
 8000306:	3b20      	subs	r3, #32
 8000308:	469b      	mov	fp, r3
 800030a:	d433      	bmi.n	8000374 <__udivmoddi4+0xa0>
 800030c:	465a      	mov	r2, fp
 800030e:	4653      	mov	r3, sl
 8000310:	4093      	lsls	r3, r2
 8000312:	4642      	mov	r2, r8
 8000314:	001f      	movs	r7, r3
 8000316:	4653      	mov	r3, sl
 8000318:	4093      	lsls	r3, r2
 800031a:	001e      	movs	r6, r3
 800031c:	42af      	cmp	r7, r5
 800031e:	d83a      	bhi.n	8000396 <__udivmoddi4+0xc2>
 8000320:	42af      	cmp	r7, r5
 8000322:	d100      	bne.n	8000326 <__udivmoddi4+0x52>
 8000324:	e078      	b.n	8000418 <__udivmoddi4+0x144>
 8000326:	465b      	mov	r3, fp
 8000328:	1ba4      	subs	r4, r4, r6
 800032a:	41bd      	sbcs	r5, r7
 800032c:	2b00      	cmp	r3, #0
 800032e:	da00      	bge.n	8000332 <__udivmoddi4+0x5e>
 8000330:	e075      	b.n	800041e <__udivmoddi4+0x14a>
 8000332:	2200      	movs	r2, #0
 8000334:	2300      	movs	r3, #0
 8000336:	9200      	str	r2, [sp, #0]
 8000338:	9301      	str	r3, [sp, #4]
 800033a:	2301      	movs	r3, #1
 800033c:	465a      	mov	r2, fp
 800033e:	4093      	lsls	r3, r2
 8000340:	9301      	str	r3, [sp, #4]
 8000342:	2301      	movs	r3, #1
 8000344:	4642      	mov	r2, r8
 8000346:	4093      	lsls	r3, r2
 8000348:	9300      	str	r3, [sp, #0]
 800034a:	e028      	b.n	800039e <__udivmoddi4+0xca>
 800034c:	4282      	cmp	r2, r0
 800034e:	d9cf      	bls.n	80002f0 <__udivmoddi4+0x1c>
 8000350:	2200      	movs	r2, #0
 8000352:	2300      	movs	r3, #0
 8000354:	9200      	str	r2, [sp, #0]
 8000356:	9301      	str	r3, [sp, #4]
 8000358:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800035a:	2b00      	cmp	r3, #0
 800035c:	d001      	beq.n	8000362 <__udivmoddi4+0x8e>
 800035e:	601c      	str	r4, [r3, #0]
 8000360:	605d      	str	r5, [r3, #4]
 8000362:	9800      	ldr	r0, [sp, #0]
 8000364:	9901      	ldr	r1, [sp, #4]
 8000366:	b003      	add	sp, #12
 8000368:	bcf0      	pop	{r4, r5, r6, r7}
 800036a:	46bb      	mov	fp, r7
 800036c:	46b2      	mov	sl, r6
 800036e:	46a9      	mov	r9, r5
 8000370:	46a0      	mov	r8, r4
 8000372:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000374:	4642      	mov	r2, r8
 8000376:	2320      	movs	r3, #32
 8000378:	1a9b      	subs	r3, r3, r2
 800037a:	4652      	mov	r2, sl
 800037c:	40da      	lsrs	r2, r3
 800037e:	4641      	mov	r1, r8
 8000380:	0013      	movs	r3, r2
 8000382:	464a      	mov	r2, r9
 8000384:	408a      	lsls	r2, r1
 8000386:	0017      	movs	r7, r2
 8000388:	4642      	mov	r2, r8
 800038a:	431f      	orrs	r7, r3
 800038c:	4653      	mov	r3, sl
 800038e:	4093      	lsls	r3, r2
 8000390:	001e      	movs	r6, r3
 8000392:	42af      	cmp	r7, r5
 8000394:	d9c4      	bls.n	8000320 <__udivmoddi4+0x4c>
 8000396:	2200      	movs	r2, #0
 8000398:	2300      	movs	r3, #0
 800039a:	9200      	str	r2, [sp, #0]
 800039c:	9301      	str	r3, [sp, #4]
 800039e:	4643      	mov	r3, r8
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d0d9      	beq.n	8000358 <__udivmoddi4+0x84>
 80003a4:	07fb      	lsls	r3, r7, #31
 80003a6:	0872      	lsrs	r2, r6, #1
 80003a8:	431a      	orrs	r2, r3
 80003aa:	4646      	mov	r6, r8
 80003ac:	087b      	lsrs	r3, r7, #1
 80003ae:	e00e      	b.n	80003ce <__udivmoddi4+0xfa>
 80003b0:	42ab      	cmp	r3, r5
 80003b2:	d101      	bne.n	80003b8 <__udivmoddi4+0xe4>
 80003b4:	42a2      	cmp	r2, r4
 80003b6:	d80c      	bhi.n	80003d2 <__udivmoddi4+0xfe>
 80003b8:	1aa4      	subs	r4, r4, r2
 80003ba:	419d      	sbcs	r5, r3
 80003bc:	2001      	movs	r0, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2100      	movs	r1, #0
 80003c4:	3e01      	subs	r6, #1
 80003c6:	1824      	adds	r4, r4, r0
 80003c8:	414d      	adcs	r5, r1
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	d006      	beq.n	80003dc <__udivmoddi4+0x108>
 80003ce:	42ab      	cmp	r3, r5
 80003d0:	d9ee      	bls.n	80003b0 <__udivmoddi4+0xdc>
 80003d2:	3e01      	subs	r6, #1
 80003d4:	1924      	adds	r4, r4, r4
 80003d6:	416d      	adcs	r5, r5
 80003d8:	2e00      	cmp	r6, #0
 80003da:	d1f8      	bne.n	80003ce <__udivmoddi4+0xfa>
 80003dc:	9800      	ldr	r0, [sp, #0]
 80003de:	9901      	ldr	r1, [sp, #4]
 80003e0:	465b      	mov	r3, fp
 80003e2:	1900      	adds	r0, r0, r4
 80003e4:	4169      	adcs	r1, r5
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db24      	blt.n	8000434 <__udivmoddi4+0x160>
 80003ea:	002b      	movs	r3, r5
 80003ec:	465a      	mov	r2, fp
 80003ee:	4644      	mov	r4, r8
 80003f0:	40d3      	lsrs	r3, r2
 80003f2:	002a      	movs	r2, r5
 80003f4:	40e2      	lsrs	r2, r4
 80003f6:	001c      	movs	r4, r3
 80003f8:	465b      	mov	r3, fp
 80003fa:	0015      	movs	r5, r2
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	db2a      	blt.n	8000456 <__udivmoddi4+0x182>
 8000400:	0026      	movs	r6, r4
 8000402:	409e      	lsls	r6, r3
 8000404:	0033      	movs	r3, r6
 8000406:	0026      	movs	r6, r4
 8000408:	4647      	mov	r7, r8
 800040a:	40be      	lsls	r6, r7
 800040c:	0032      	movs	r2, r6
 800040e:	1a80      	subs	r0, r0, r2
 8000410:	4199      	sbcs	r1, r3
 8000412:	9000      	str	r0, [sp, #0]
 8000414:	9101      	str	r1, [sp, #4]
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x84>
 8000418:	42a3      	cmp	r3, r4
 800041a:	d8bc      	bhi.n	8000396 <__udivmoddi4+0xc2>
 800041c:	e783      	b.n	8000326 <__udivmoddi4+0x52>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	2100      	movs	r1, #0
 8000424:	1a9b      	subs	r3, r3, r2
 8000426:	2200      	movs	r2, #0
 8000428:	9100      	str	r1, [sp, #0]
 800042a:	9201      	str	r2, [sp, #4]
 800042c:	2201      	movs	r2, #1
 800042e:	40da      	lsrs	r2, r3
 8000430:	9201      	str	r2, [sp, #4]
 8000432:	e786      	b.n	8000342 <__udivmoddi4+0x6e>
 8000434:	4642      	mov	r2, r8
 8000436:	2320      	movs	r3, #32
 8000438:	1a9b      	subs	r3, r3, r2
 800043a:	002a      	movs	r2, r5
 800043c:	4646      	mov	r6, r8
 800043e:	409a      	lsls	r2, r3
 8000440:	0023      	movs	r3, r4
 8000442:	40f3      	lsrs	r3, r6
 8000444:	4644      	mov	r4, r8
 8000446:	4313      	orrs	r3, r2
 8000448:	002a      	movs	r2, r5
 800044a:	40e2      	lsrs	r2, r4
 800044c:	001c      	movs	r4, r3
 800044e:	465b      	mov	r3, fp
 8000450:	0015      	movs	r5, r2
 8000452:	2b00      	cmp	r3, #0
 8000454:	dad4      	bge.n	8000400 <__udivmoddi4+0x12c>
 8000456:	4642      	mov	r2, r8
 8000458:	002f      	movs	r7, r5
 800045a:	2320      	movs	r3, #32
 800045c:	0026      	movs	r6, r4
 800045e:	4097      	lsls	r7, r2
 8000460:	1a9b      	subs	r3, r3, r2
 8000462:	40de      	lsrs	r6, r3
 8000464:	003b      	movs	r3, r7
 8000466:	4333      	orrs	r3, r6
 8000468:	e7cd      	b.n	8000406 <__udivmoddi4+0x132>
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzdi2>:
 800046c:	b510      	push	{r4, lr}
 800046e:	2900      	cmp	r1, #0
 8000470:	d103      	bne.n	800047a <__clzdi2+0xe>
 8000472:	f000 f807 	bl	8000484 <__clzsi2>
 8000476:	3020      	adds	r0, #32
 8000478:	e002      	b.n	8000480 <__clzdi2+0x14>
 800047a:	1c08      	adds	r0, r1, #0
 800047c:	f000 f802 	bl	8000484 <__clzsi2>
 8000480:	bd10      	pop	{r4, pc}
 8000482:	46c0      	nop			; (mov r8, r8)

08000484 <__clzsi2>:
 8000484:	211c      	movs	r1, #28
 8000486:	2301      	movs	r3, #1
 8000488:	041b      	lsls	r3, r3, #16
 800048a:	4298      	cmp	r0, r3
 800048c:	d301      	bcc.n	8000492 <__clzsi2+0xe>
 800048e:	0c00      	lsrs	r0, r0, #16
 8000490:	3910      	subs	r1, #16
 8000492:	0a1b      	lsrs	r3, r3, #8
 8000494:	4298      	cmp	r0, r3
 8000496:	d301      	bcc.n	800049c <__clzsi2+0x18>
 8000498:	0a00      	lsrs	r0, r0, #8
 800049a:	3908      	subs	r1, #8
 800049c:	091b      	lsrs	r3, r3, #4
 800049e:	4298      	cmp	r0, r3
 80004a0:	d301      	bcc.n	80004a6 <__clzsi2+0x22>
 80004a2:	0900      	lsrs	r0, r0, #4
 80004a4:	3904      	subs	r1, #4
 80004a6:	a202      	add	r2, pc, #8	; (adr r2, 80004b0 <__clzsi2+0x2c>)
 80004a8:	5c10      	ldrb	r0, [r2, r0]
 80004aa:	1840      	adds	r0, r0, r1
 80004ac:	4770      	bx	lr
 80004ae:	46c0      	nop			; (mov r8, r8)
 80004b0:	02020304 	.word	0x02020304
 80004b4:	01010101 	.word	0x01010101
	...

080004c0 <DHT22_PinAsOutput>:
#define DATA GPIOA, GPIO_PIN_6

// ----- Private functions ----- 

static void DHT22_PinAsOutput()
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b086      	sub	sp, #24
 80004c4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004c6:	1d3b      	adds	r3, r7, #4
 80004c8:	0018      	movs	r0, r3
 80004ca:	2314      	movs	r3, #20
 80004cc:	001a      	movs	r2, r3
 80004ce:	2100      	movs	r1, #0
 80004d0:	f003 fbd6 	bl	8003c80 <memset>
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 80004d4:	1d3b      	adds	r3, r7, #4
 80004d6:	2240      	movs	r2, #64	; 0x40
 80004d8:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;	
 80004da:	1d3b      	adds	r3, r7, #4
 80004dc:	2201      	movs	r2, #1
 80004de:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e0:	1d3b      	adds	r3, r7, #4
 80004e2:	2200      	movs	r2, #0
 80004e4:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;	
 80004e6:	1d3b      	adds	r3, r7, #4
 80004e8:	2203      	movs	r2, #3
 80004ea:	60da      	str	r2, [r3, #12]
	
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004ec:	1d3a      	adds	r2, r7, #4
 80004ee:	23a0      	movs	r3, #160	; 0xa0
 80004f0:	05db      	lsls	r3, r3, #23
 80004f2:	0011      	movs	r1, r2
 80004f4:	0018      	movs	r0, r3
 80004f6:	f001 fa3f 	bl	8001978 <HAL_GPIO_Init>
}
 80004fa:	46c0      	nop			; (mov r8, r8)
 80004fc:	46bd      	mov	sp, r7
 80004fe:	b006      	add	sp, #24
 8000500:	bd80      	pop	{r7, pc}

08000502 <DHT22_PinAsInput>:

static void DHT22_PinAsInput()
{
 8000502:	b580      	push	{r7, lr}
 8000504:	b086      	sub	sp, #24
 8000506:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000508:	1d3b      	adds	r3, r7, #4
 800050a:	0018      	movs	r0, r3
 800050c:	2314      	movs	r3, #20
 800050e:	001a      	movs	r2, r3
 8000510:	2100      	movs	r1, #0
 8000512:	f003 fbb5 	bl	8003c80 <memset>
	GPIO_InitStruct.Pin = GPIO_PIN_6;	
 8000516:	1d3b      	adds	r3, r7, #4
 8000518:	2240      	movs	r2, #64	; 0x40
 800051a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800051c:	1d3b      	adds	r3, r7, #4
 800051e:	2200      	movs	r2, #0
 8000520:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000522:	1d3b      	adds	r3, r7, #4
 8000524:	2200      	movs	r2, #0
 8000526:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000528:	1d3b      	adds	r3, r7, #4
 800052a:	2203      	movs	r2, #3
 800052c:	60da      	str	r2, [r3, #12]

	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800052e:	1d3a      	adds	r2, r7, #4
 8000530:	23a0      	movs	r3, #160	; 0xa0
 8000532:	05db      	lsls	r3, r3, #23
 8000534:	0011      	movs	r1, r2
 8000536:	0018      	movs	r0, r3
 8000538:	f001 fa1e 	bl	8001978 <HAL_GPIO_Init>
}
 800053c:	46c0      	nop			; (mov r8, r8)
 800053e:	46bd      	mov	sp, r7
 8000540:	b006      	add	sp, #24
 8000542:	bd80      	pop	{r7, pc}

08000544 <DHT22_PrintByteBuffer>:

static void DHT22_PrintByteBuffer(uint8_t* buffer, const char* name)
{
 8000544:	b590      	push	{r4, r7, lr}
 8000546:	b085      	sub	sp, #20
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	6039      	str	r1, [r7, #0]
	UT_printf("%s: ", name);
 800054e:	683a      	ldr	r2, [r7, #0]
 8000550:	4b13      	ldr	r3, [pc, #76]	; (80005a0 <DHT22_PrintByteBuffer+0x5c>)
 8000552:	0011      	movs	r1, r2
 8000554:	0018      	movs	r0, r3
 8000556:	f001 f817 	bl	8001588 <UT_printf>
	for(uint8_t j = 0; j < 8; j++)
 800055a:	230f      	movs	r3, #15
 800055c:	18fb      	adds	r3, r7, r3
 800055e:	2200      	movs	r2, #0
 8000560:	701a      	strb	r2, [r3, #0]
 8000562:	e010      	b.n	8000586 <DHT22_PrintByteBuffer+0x42>
	{
		UT_printf("%d", buffer[j]);
 8000564:	240f      	movs	r4, #15
 8000566:	193b      	adds	r3, r7, r4
 8000568:	781b      	ldrb	r3, [r3, #0]
 800056a:	687a      	ldr	r2, [r7, #4]
 800056c:	18d3      	adds	r3, r2, r3
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	001a      	movs	r2, r3
 8000572:	4b0c      	ldr	r3, [pc, #48]	; (80005a4 <DHT22_PrintByteBuffer+0x60>)
 8000574:	0011      	movs	r1, r2
 8000576:	0018      	movs	r0, r3
 8000578:	f001 f806 	bl	8001588 <UT_printf>
	for(uint8_t j = 0; j < 8; j++)
 800057c:	193b      	adds	r3, r7, r4
 800057e:	781a      	ldrb	r2, [r3, #0]
 8000580:	193b      	adds	r3, r7, r4
 8000582:	3201      	adds	r2, #1
 8000584:	701a      	strb	r2, [r3, #0]
 8000586:	230f      	movs	r3, #15
 8000588:	18fb      	adds	r3, r7, r3
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	2b07      	cmp	r3, #7
 800058e:	d9e9      	bls.n	8000564 <DHT22_PrintByteBuffer+0x20>
	}

	UT_printf("\n\r");
 8000590:	4b05      	ldr	r3, [pc, #20]	; (80005a8 <DHT22_PrintByteBuffer+0x64>)
 8000592:	0018      	movs	r0, r3
 8000594:	f000 fff8 	bl	8001588 <UT_printf>
}
 8000598:	46c0      	nop			; (mov r8, r8)
 800059a:	46bd      	mov	sp, r7
 800059c:	b005      	add	sp, #20
 800059e:	bd90      	pop	{r4, r7, pc}
 80005a0:	080044f8 	.word	0x080044f8
 80005a4:	08004500 	.word	0x08004500
 80005a8:	08004504 	.word	0x08004504

080005ac <DHT22_ConvertByteBuffer>:

uint8_t DHT22_ConvertByteBuffer(uint8_t* buffer)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
	uint8_t val = 0, i = 0;
 80005b4:	230f      	movs	r3, #15
 80005b6:	18fb      	adds	r3, r7, r3
 80005b8:	2200      	movs	r2, #0
 80005ba:	701a      	strb	r2, [r3, #0]
 80005bc:	230e      	movs	r3, #14
 80005be:	18fb      	adds	r3, r7, r3
 80005c0:	2200      	movs	r2, #0
 80005c2:	701a      	strb	r2, [r3, #0]
	for(i; i < 8; i++)
 80005c4:	e01d      	b.n	8000602 <DHT22_ConvertByteBuffer+0x56>
	{		
		if(buffer[i] == 1)
 80005c6:	210e      	movs	r1, #14
 80005c8:	187b      	adds	r3, r7, r1
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	687a      	ldr	r2, [r7, #4]
 80005ce:	18d3      	adds	r3, r2, r3
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	2b01      	cmp	r3, #1
 80005d4:	d10f      	bne.n	80005f6 <DHT22_ConvertByteBuffer+0x4a>
		{
			val |= (1 << (7 - i));			
 80005d6:	187b      	adds	r3, r7, r1
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	2207      	movs	r2, #7
 80005dc:	1ad3      	subs	r3, r2, r3
 80005de:	2201      	movs	r2, #1
 80005e0:	409a      	lsls	r2, r3
 80005e2:	0013      	movs	r3, r2
 80005e4:	b25a      	sxtb	r2, r3
 80005e6:	210f      	movs	r1, #15
 80005e8:	187b      	adds	r3, r7, r1
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	b25b      	sxtb	r3, r3
 80005ee:	4313      	orrs	r3, r2
 80005f0:	b25a      	sxtb	r2, r3
 80005f2:	187b      	adds	r3, r7, r1
 80005f4:	701a      	strb	r2, [r3, #0]
	for(i; i < 8; i++)
 80005f6:	210e      	movs	r1, #14
 80005f8:	187b      	adds	r3, r7, r1
 80005fa:	781a      	ldrb	r2, [r3, #0]
 80005fc:	187b      	adds	r3, r7, r1
 80005fe:	3201      	adds	r2, #1
 8000600:	701a      	strb	r2, [r3, #0]
 8000602:	230e      	movs	r3, #14
 8000604:	18fb      	adds	r3, r7, r3
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	2b07      	cmp	r3, #7
 800060a:	d9dc      	bls.n	80005c6 <DHT22_ConvertByteBuffer+0x1a>
		}
	}
	return val;
 800060c:	230f      	movs	r3, #15
 800060e:	18fb      	adds	r3, r7, r3
 8000610:	781b      	ldrb	r3, [r3, #0]
}
 8000612:	0018      	movs	r0, r3
 8000614:	46bd      	mov	sp, r7
 8000616:	b004      	add	sp, #16
 8000618:	bd80      	pop	{r7, pc}

0800061a <DHT22_StartTransmission>:

// ----- Public Functions -----

void DHT22_StartTransmission()
{		
 800061a:	b580      	push	{r7, lr}
 800061c:	af00      	add	r7, sp, #0
    DHT22_PinAsOutput();          	//Set pin as output
 800061e:	f7ff ff4f 	bl	80004c0 <DHT22_PinAsOutput>
	HAL_GPIO_WritePin(DATA, 0);   	//Set pin low	
 8000622:	23a0      	movs	r3, #160	; 0xa0
 8000624:	05db      	lsls	r3, r3, #23
 8000626:	2200      	movs	r2, #0
 8000628:	2140      	movs	r1, #64	; 0x40
 800062a:	0018      	movs	r0, r3
 800062c:	f001 fb3f 	bl	8001cae <HAL_GPIO_WritePin>
    UT_Delay_MicroSeconds(2000);   	//Wait ms
 8000630:	23fa      	movs	r3, #250	; 0xfa
 8000632:	00db      	lsls	r3, r3, #3
 8000634:	0018      	movs	r0, r3
 8000636:	f000 ffd1 	bl	80015dc <UT_Delay_MicroSeconds>
    DHT22_PinAsInput();             //Set pin as input
 800063a:	f7ff ff62 	bl	8000502 <DHT22_PinAsInput>
	UT_Delay_MicroSeconds(20);      //Wait 20us
 800063e:	2014      	movs	r0, #20
 8000640:	f000 ffcc 	bl	80015dc <UT_Delay_MicroSeconds>
}
 8000644:	46c0      	nop			; (mov r8, r8)
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}

0800064a <DHT22_CheckResponse>:

int8_t DHT22_CheckResponse()
{
 800064a:	b580      	push	{r7, lr}
 800064c:	b082      	sub	sp, #8
 800064e:	af00      	add	r7, sp, #0
    int8_t response = 0;
 8000650:	1dfb      	adds	r3, r7, #7
 8000652:	2200      	movs	r2, #0
 8000654:	701a      	strb	r2, [r3, #0]
	UT_Delay_MicroSeconds(40);      	//Wait 40us
 8000656:	2028      	movs	r0, #40	; 0x28
 8000658:	f000 ffc0 	bl	80015dc <UT_Delay_MicroSeconds>

	if(!(HAL_GPIO_ReadPin(DATA)))   	//If the pin is low
 800065c:	23a0      	movs	r3, #160	; 0xa0
 800065e:	05db      	lsls	r3, r3, #23
 8000660:	2140      	movs	r1, #64	; 0x40
 8000662:	0018      	movs	r0, r3
 8000664:	f001 fb06 	bl	8001c74 <HAL_GPIO_ReadPin>
 8000668:	1e03      	subs	r3, r0, #0
 800066a:	d111      	bne.n	8000690 <DHT22_CheckResponse+0x46>
	{
		UT_Delay_MicroSeconds(80); 		//Wait 40us
 800066c:	2050      	movs	r0, #80	; 0x50
 800066e:	f000 ffb5 	bl	80015dc <UT_Delay_MicroSeconds>

		if((HAL_GPIO_ReadPin(DATA))) 	//If the pin is high -> response is ok
 8000672:	23a0      	movs	r3, #160	; 0xa0
 8000674:	05db      	lsls	r3, r3, #23
 8000676:	2140      	movs	r1, #64	; 0x40
 8000678:	0018      	movs	r0, r3
 800067a:	f001 fafb 	bl	8001c74 <HAL_GPIO_ReadPin>
 800067e:	1e03      	subs	r3, r0, #0
 8000680:	d003      	beq.n	800068a <DHT22_CheckResponse+0x40>
		{
			response = 1;
 8000682:	1dfb      	adds	r3, r7, #7
 8000684:	2201      	movs	r2, #1
 8000686:	701a      	strb	r2, [r3, #0]
 8000688:	e002      	b.n	8000690 <DHT22_CheckResponse+0x46>
		}			
		else
		{
			response = -1;
 800068a:	1dfb      	adds	r3, r7, #7
 800068c:	22ff      	movs	r2, #255	; 0xff
 800068e:	701a      	strb	r2, [r3, #0]
		}
	}

	while(HAL_GPIO_ReadPin(DATA));  	//Wait for pin to go low
 8000690:	46c0      	nop			; (mov r8, r8)
 8000692:	23a0      	movs	r3, #160	; 0xa0
 8000694:	05db      	lsls	r3, r3, #23
 8000696:	2140      	movs	r1, #64	; 0x40
 8000698:	0018      	movs	r0, r3
 800069a:	f001 faeb 	bl	8001c74 <HAL_GPIO_ReadPin>
 800069e:	1e03      	subs	r3, r0, #0
 80006a0:	d1f7      	bne.n	8000692 <DHT22_CheckResponse+0x48>

	return response;
 80006a2:	1dfb      	adds	r3, r7, #7
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	b25b      	sxtb	r3, r3
}
 80006a8:	0018      	movs	r0, r3
 80006aa:	46bd      	mov	sp, r7
 80006ac:	b002      	add	sp, #8
 80006ae:	bd80      	pop	{r7, pc}

080006b0 <DHT22_ReadByteToBuffer>:
    }
	return val;
}

void DHT22_ReadByteToBuffer(uint8_t* buffer)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b084      	sub	sp, #16
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
	for(uint8_t j = 0; j < 8; j++)
 80006b8:	230f      	movs	r3, #15
 80006ba:	18fb      	adds	r3, r7, r3
 80006bc:	2200      	movs	r2, #0
 80006be:	701a      	strb	r2, [r3, #0]
 80006c0:	e031      	b.n	8000726 <DHT22_ReadByteToBuffer+0x76>
	{
		while(!(HAL_GPIO_ReadPin(DATA)));  		//Wait for pin to go high
 80006c2:	46c0      	nop			; (mov r8, r8)
 80006c4:	23a0      	movs	r3, #160	; 0xa0
 80006c6:	05db      	lsls	r3, r3, #23
 80006c8:	2140      	movs	r1, #64	; 0x40
 80006ca:	0018      	movs	r0, r3
 80006cc:	f001 fad2 	bl	8001c74 <HAL_GPIO_ReadPin>
 80006d0:	1e03      	subs	r3, r0, #0
 80006d2:	d0f7      	beq.n	80006c4 <DHT22_ReadByteToBuffer+0x14>
		UT_Delay_MicroSeconds(50);         		//Wait 50 us
 80006d4:	2032      	movs	r0, #50	; 0x32
 80006d6:	f000 ff81 	bl	80015dc <UT_Delay_MicroSeconds>

		if (!(HAL_GPIO_ReadPin(DATA)))     		//If the pin is low
 80006da:	23a0      	movs	r3, #160	; 0xa0
 80006dc:	05db      	lsls	r3, r3, #23
 80006de:	2140      	movs	r1, #64	; 0x40
 80006e0:	0018      	movs	r0, r3
 80006e2:	f001 fac7 	bl	8001c74 <HAL_GPIO_ReadPin>
 80006e6:	1e03      	subs	r3, r0, #0
 80006e8:	d107      	bne.n	80006fa <DHT22_ReadByteToBuffer+0x4a>
		{
			buffer[j] = 0;  					//Write 0
 80006ea:	230f      	movs	r3, #15
 80006ec:	18fb      	adds	r3, r7, r3
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	687a      	ldr	r2, [r7, #4]
 80006f2:	18d3      	adds	r3, r2, r3
 80006f4:	2200      	movs	r2, #0
 80006f6:	701a      	strb	r2, [r3, #0]
 80006f8:	e00f      	b.n	800071a <DHT22_ReadByteToBuffer+0x6a>
		}
		else 
        {
            buffer[j] = 1;    					//Write 1			
 80006fa:	230f      	movs	r3, #15
 80006fc:	18fb      	adds	r3, r7, r3
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	687a      	ldr	r2, [r7, #4]
 8000702:	18d3      	adds	r3, r2, r3
 8000704:	2201      	movs	r2, #1
 8000706:	701a      	strb	r2, [r3, #0]
		    while ((HAL_GPIO_ReadPin(DATA)));  	//Wait for the pin to go low
 8000708:	46c0      	nop			; (mov r8, r8)
 800070a:	23a0      	movs	r3, #160	; 0xa0
 800070c:	05db      	lsls	r3, r3, #23
 800070e:	2140      	movs	r1, #64	; 0x40
 8000710:	0018      	movs	r0, r3
 8000712:	f001 faaf 	bl	8001c74 <HAL_GPIO_ReadPin>
 8000716:	1e03      	subs	r3, r0, #0
 8000718:	d1f7      	bne.n	800070a <DHT22_ReadByteToBuffer+0x5a>
	for(uint8_t j = 0; j < 8; j++)
 800071a:	210f      	movs	r1, #15
 800071c:	187b      	adds	r3, r7, r1
 800071e:	781a      	ldrb	r2, [r3, #0]
 8000720:	187b      	adds	r3, r7, r1
 8000722:	3201      	adds	r2, #1
 8000724:	701a      	strb	r2, [r3, #0]
 8000726:	230f      	movs	r3, #15
 8000728:	18fb      	adds	r3, r7, r3
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	2b07      	cmp	r3, #7
 800072e:	d9c8      	bls.n	80006c2 <DHT22_ReadByteToBuffer+0x12>
        }
    }
}
 8000730:	46c0      	nop			; (mov r8, r8)
 8000732:	46c0      	nop			; (mov r8, r8)
 8000734:	46bd      	mov	sp, r7
 8000736:	b004      	add	sp, #16
 8000738:	bd80      	pop	{r7, pc}
	...

0800073c <DHT22_ReadDataToBuffersDebug>:

void DHT22_ReadDataToBuffersDebug(uint8_t* h1, uint8_t* h2, uint8_t* t1, uint8_t* t2, uint8_t* cS)
{
 800073c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800073e:	b087      	sub	sp, #28
 8000740:	af00      	add	r7, sp, #0
 8000742:	60f8      	str	r0, [r7, #12]
 8000744:	60b9      	str	r1, [r7, #8]
 8000746:	607a      	str	r2, [r7, #4]
 8000748:	603b      	str	r3, [r7, #0]
	//Read raw binary data
	DHT22_ReadByteToBuffer(h1);
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	0018      	movs	r0, r3
 800074e:	f7ff ffaf 	bl	80006b0 <DHT22_ReadByteToBuffer>
	DHT22_ReadByteToBuffer(h2);
 8000752:	68bb      	ldr	r3, [r7, #8]
 8000754:	0018      	movs	r0, r3
 8000756:	f7ff ffab 	bl	80006b0 <DHT22_ReadByteToBuffer>
	DHT22_ReadByteToBuffer(t1);
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	0018      	movs	r0, r3
 800075e:	f7ff ffa7 	bl	80006b0 <DHT22_ReadByteToBuffer>
	DHT22_ReadByteToBuffer(t2);
 8000762:	683b      	ldr	r3, [r7, #0]
 8000764:	0018      	movs	r0, r3
 8000766:	f7ff ffa3 	bl	80006b0 <DHT22_ReadByteToBuffer>
	DHT22_ReadByteToBuffer(cS);
 800076a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800076c:	0018      	movs	r0, r3
 800076e:	f7ff ff9f 	bl	80006b0 <DHT22_ReadByteToBuffer>

	//Print raw binary data
	UT_printf("\n\rOK!\n\r");
 8000772:	4b59      	ldr	r3, [pc, #356]	; (80008d8 <DHT22_ReadDataToBuffersDebug+0x19c>)
 8000774:	0018      	movs	r0, r3
 8000776:	f000 ff07 	bl	8001588 <UT_printf>
	DHT22_PrintByteBuffer(h1, "h1");
 800077a:	4a58      	ldr	r2, [pc, #352]	; (80008dc <DHT22_ReadDataToBuffersDebug+0x1a0>)
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	0011      	movs	r1, r2
 8000780:	0018      	movs	r0, r3
 8000782:	f7ff fedf 	bl	8000544 <DHT22_PrintByteBuffer>
	DHT22_PrintByteBuffer(h2, "h2");
 8000786:	4a56      	ldr	r2, [pc, #344]	; (80008e0 <DHT22_ReadDataToBuffersDebug+0x1a4>)
 8000788:	68bb      	ldr	r3, [r7, #8]
 800078a:	0011      	movs	r1, r2
 800078c:	0018      	movs	r0, r3
 800078e:	f7ff fed9 	bl	8000544 <DHT22_PrintByteBuffer>
	DHT22_PrintByteBuffer(t1, "t1");
 8000792:	4a54      	ldr	r2, [pc, #336]	; (80008e4 <DHT22_ReadDataToBuffersDebug+0x1a8>)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	0011      	movs	r1, r2
 8000798:	0018      	movs	r0, r3
 800079a:	f7ff fed3 	bl	8000544 <DHT22_PrintByteBuffer>
	DHT22_PrintByteBuffer(t2, "t2");
 800079e:	4a52      	ldr	r2, [pc, #328]	; (80008e8 <DHT22_ReadDataToBuffersDebug+0x1ac>)
 80007a0:	683b      	ldr	r3, [r7, #0]
 80007a2:	0011      	movs	r1, r2
 80007a4:	0018      	movs	r0, r3
 80007a6:	f7ff fecd 	bl	8000544 <DHT22_PrintByteBuffer>
	DHT22_PrintByteBuffer(cS, "cS");
 80007aa:	4a50      	ldr	r2, [pc, #320]	; (80008ec <DHT22_ReadDataToBuffersDebug+0x1b0>)
 80007ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80007ae:	0011      	movs	r1, r2
 80007b0:	0018      	movs	r0, r3
 80007b2:	f7ff fec7 	bl	8000544 <DHT22_PrintByteBuffer>

	//Convert data to uint8_t
	uint8_t h1_val, h2_val, t1_val, t2_val;
	h1_val = DHT22_ConvertByteBuffer(h1);
 80007b6:	2517      	movs	r5, #23
 80007b8:	197c      	adds	r4, r7, r5
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	0018      	movs	r0, r3
 80007be:	f7ff fef5 	bl	80005ac <DHT22_ConvertByteBuffer>
 80007c2:	0003      	movs	r3, r0
 80007c4:	7023      	strb	r3, [r4, #0]
	UT_printf("h1_val: %d\n\r", h1_val);
 80007c6:	197b      	adds	r3, r7, r5
 80007c8:	781a      	ldrb	r2, [r3, #0]
 80007ca:	4b49      	ldr	r3, [pc, #292]	; (80008f0 <DHT22_ReadDataToBuffersDebug+0x1b4>)
 80007cc:	0011      	movs	r1, r2
 80007ce:	0018      	movs	r0, r3
 80007d0:	f000 feda 	bl	8001588 <UT_printf>
	h2_val = DHT22_ConvertByteBuffer(h2);
 80007d4:	2616      	movs	r6, #22
 80007d6:	19bc      	adds	r4, r7, r6
 80007d8:	68bb      	ldr	r3, [r7, #8]
 80007da:	0018      	movs	r0, r3
 80007dc:	f7ff fee6 	bl	80005ac <DHT22_ConvertByteBuffer>
 80007e0:	0003      	movs	r3, r0
 80007e2:	7023      	strb	r3, [r4, #0]
	UT_printf("h2_val: %d\n\r", h2_val);
 80007e4:	19bb      	adds	r3, r7, r6
 80007e6:	781a      	ldrb	r2, [r3, #0]
 80007e8:	4b42      	ldr	r3, [pc, #264]	; (80008f4 <DHT22_ReadDataToBuffersDebug+0x1b8>)
 80007ea:	0011      	movs	r1, r2
 80007ec:	0018      	movs	r0, r3
 80007ee:	f000 fecb 	bl	8001588 <UT_printf>
	t1_val = DHT22_ConvertByteBuffer(t1);
 80007f2:	2315      	movs	r3, #21
 80007f4:	18fc      	adds	r4, r7, r3
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	0018      	movs	r0, r3
 80007fa:	f7ff fed7 	bl	80005ac <DHT22_ConvertByteBuffer>
 80007fe:	0003      	movs	r3, r0
 8000800:	7023      	strb	r3, [r4, #0]
	UT_printf("t1_val: %d\n\r", t1_val);
 8000802:	2315      	movs	r3, #21
 8000804:	18fb      	adds	r3, r7, r3
 8000806:	781a      	ldrb	r2, [r3, #0]
 8000808:	4b3b      	ldr	r3, [pc, #236]	; (80008f8 <DHT22_ReadDataToBuffersDebug+0x1bc>)
 800080a:	0011      	movs	r1, r2
 800080c:	0018      	movs	r0, r3
 800080e:	f000 febb 	bl	8001588 <UT_printf>
	t2_val = DHT22_ConvertByteBuffer(t2);
 8000812:	2414      	movs	r4, #20
 8000814:	193c      	adds	r4, r7, r4
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	0018      	movs	r0, r3
 800081a:	f7ff fec7 	bl	80005ac <DHT22_ConvertByteBuffer>
 800081e:	0003      	movs	r3, r0
 8000820:	7023      	strb	r3, [r4, #0]
	UT_printf("t2_val: %d\n\r", t2_val);
 8000822:	2414      	movs	r4, #20
 8000824:	193b      	adds	r3, r7, r4
 8000826:	781a      	ldrb	r2, [r3, #0]
 8000828:	4b34      	ldr	r3, [pc, #208]	; (80008fc <DHT22_ReadDataToBuffersDebug+0x1c0>)
 800082a:	0011      	movs	r1, r2
 800082c:	0018      	movs	r0, r3
 800082e:	f000 feab 	bl	8001588 <UT_printf>

	//Combine data to uint16_t
	uint16_t humi_uint = 0, temp_uint = 0;
 8000832:	2112      	movs	r1, #18
 8000834:	187b      	adds	r3, r7, r1
 8000836:	2200      	movs	r2, #0
 8000838:	801a      	strh	r2, [r3, #0]
 800083a:	2010      	movs	r0, #16
 800083c:	183b      	adds	r3, r7, r0
 800083e:	2200      	movs	r2, #0
 8000840:	801a      	strh	r2, [r3, #0]
	humi_uint = (h1_val << 8) | h2_val;
 8000842:	197b      	adds	r3, r7, r5
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	021b      	lsls	r3, r3, #8
 8000848:	b21a      	sxth	r2, r3
 800084a:	19bb      	adds	r3, r7, r6
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	b21b      	sxth	r3, r3
 8000850:	4313      	orrs	r3, r2
 8000852:	b21a      	sxth	r2, r3
 8000854:	187b      	adds	r3, r7, r1
 8000856:	801a      	strh	r2, [r3, #0]
	temp_uint = (t1_val << 8) | t2_val;
 8000858:	2315      	movs	r3, #21
 800085a:	18fb      	adds	r3, r7, r3
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	021b      	lsls	r3, r3, #8
 8000860:	b21a      	sxth	r2, r3
 8000862:	193b      	adds	r3, r7, r4
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	b21b      	sxth	r3, r3
 8000868:	4313      	orrs	r3, r2
 800086a:	b21a      	sxth	r2, r3
 800086c:	0006      	movs	r6, r0
 800086e:	183b      	adds	r3, r7, r0
 8000870:	801a      	strh	r2, [r3, #0]

	//Print values
	UT_printf("Humidity: %d.%d%%\n\r", humi_uint / 10, humi_uint % 10);
 8000872:	000d      	movs	r5, r1
 8000874:	187b      	adds	r3, r7, r1
 8000876:	881b      	ldrh	r3, [r3, #0]
 8000878:	210a      	movs	r1, #10
 800087a:	0018      	movs	r0, r3
 800087c:	f7ff fc56 	bl	800012c <__udivsi3>
 8000880:	0003      	movs	r3, r0
 8000882:	b29b      	uxth	r3, r3
 8000884:	001c      	movs	r4, r3
 8000886:	197b      	adds	r3, r7, r5
 8000888:	881b      	ldrh	r3, [r3, #0]
 800088a:	210a      	movs	r1, #10
 800088c:	0018      	movs	r0, r3
 800088e:	f7ff fcd3 	bl	8000238 <__aeabi_uidivmod>
 8000892:	000b      	movs	r3, r1
 8000894:	b29b      	uxth	r3, r3
 8000896:	001a      	movs	r2, r3
 8000898:	4b19      	ldr	r3, [pc, #100]	; (8000900 <DHT22_ReadDataToBuffersDebug+0x1c4>)
 800089a:	0021      	movs	r1, r4
 800089c:	0018      	movs	r0, r3
 800089e:	f000 fe73 	bl	8001588 <UT_printf>
	UT_printf("Temperature: %d.%d\n\r", temp_uint / 10, temp_uint % 10);
 80008a2:	19bb      	adds	r3, r7, r6
 80008a4:	881b      	ldrh	r3, [r3, #0]
 80008a6:	210a      	movs	r1, #10
 80008a8:	0018      	movs	r0, r3
 80008aa:	f7ff fc3f 	bl	800012c <__udivsi3>
 80008ae:	0003      	movs	r3, r0
 80008b0:	b29b      	uxth	r3, r3
 80008b2:	001c      	movs	r4, r3
 80008b4:	19bb      	adds	r3, r7, r6
 80008b6:	881b      	ldrh	r3, [r3, #0]
 80008b8:	210a      	movs	r1, #10
 80008ba:	0018      	movs	r0, r3
 80008bc:	f7ff fcbc 	bl	8000238 <__aeabi_uidivmod>
 80008c0:	000b      	movs	r3, r1
 80008c2:	b29b      	uxth	r3, r3
 80008c4:	001a      	movs	r2, r3
 80008c6:	4b0f      	ldr	r3, [pc, #60]	; (8000904 <DHT22_ReadDataToBuffersDebug+0x1c8>)
 80008c8:	0021      	movs	r1, r4
 80008ca:	0018      	movs	r0, r3
 80008cc:	f000 fe5c 	bl	8001588 <UT_printf>
 80008d0:	46c0      	nop			; (mov r8, r8)
 80008d2:	46bd      	mov	sp, r7
 80008d4:	b007      	add	sp, #28
 80008d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008d8:	08004508 	.word	0x08004508
 80008dc:	08004510 	.word	0x08004510
 80008e0:	08004514 	.word	0x08004514
 80008e4:	08004518 	.word	0x08004518
 80008e8:	0800451c 	.word	0x0800451c
 80008ec:	08004520 	.word	0x08004520
 80008f0:	08004524 	.word	0x08004524
 80008f4:	08004534 	.word	0x08004534
 80008f8:	08004544 	.word	0x08004544
 80008fc:	08004554 	.word	0x08004554
 8000900:	08004564 	.word	0x08004564
 8000904:	08004578 	.word	0x08004578

08000908 <set_RS>:
static char byteBuffer[8];

// ----- Private functions ----- 

static void set_RS(int state)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(RS, state);
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	b2da      	uxtb	r2, r3
 8000914:	23a0      	movs	r3, #160	; 0xa0
 8000916:	05db      	lsls	r3, r3, #23
 8000918:	2101      	movs	r1, #1
 800091a:	0018      	movs	r0, r3
 800091c:	f001 f9c7 	bl	8001cae <HAL_GPIO_WritePin>
}
 8000920:	46c0      	nop			; (mov r8, r8)
 8000922:	46bd      	mov	sp, r7
 8000924:	b002      	add	sp, #8
 8000926:	bd80      	pop	{r7, pc}

08000928 <set_RW>:
static void set_RW(int state)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(RW, state);
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	b2da      	uxtb	r2, r3
 8000934:	23a0      	movs	r3, #160	; 0xa0
 8000936:	05db      	lsls	r3, r3, #23
 8000938:	2102      	movs	r1, #2
 800093a:	0018      	movs	r0, r3
 800093c:	f001 f9b7 	bl	8001cae <HAL_GPIO_WritePin>
}
 8000940:	46c0      	nop			; (mov r8, r8)
 8000942:	46bd      	mov	sp, r7
 8000944:	b002      	add	sp, #8
 8000946:	bd80      	pop	{r7, pc}

08000948 <set_E>:
static void set_E(int state)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(E, state);
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	b2da      	uxtb	r2, r3
 8000954:	2380      	movs	r3, #128	; 0x80
 8000956:	005b      	lsls	r3, r3, #1
 8000958:	4803      	ldr	r0, [pc, #12]	; (8000968 <set_E+0x20>)
 800095a:	0019      	movs	r1, r3
 800095c:	f001 f9a7 	bl	8001cae <HAL_GPIO_WritePin>
}
 8000960:	46c0      	nop			; (mov r8, r8)
 8000962:	46bd      	mov	sp, r7
 8000964:	b002      	add	sp, #8
 8000966:	bd80      	pop	{r7, pc}
 8000968:	50000400 	.word	0x50000400

0800096c <set_DB7>:
static void set_DB7(int state)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB7, state);
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	b2db      	uxtb	r3, r3
 8000978:	4804      	ldr	r0, [pc, #16]	; (800098c <set_DB7+0x20>)
 800097a:	001a      	movs	r2, r3
 800097c:	2180      	movs	r1, #128	; 0x80
 800097e:	f001 f996 	bl	8001cae <HAL_GPIO_WritePin>
}
 8000982:	46c0      	nop			; (mov r8, r8)
 8000984:	46bd      	mov	sp, r7
 8000986:	b002      	add	sp, #8
 8000988:	bd80      	pop	{r7, pc}
 800098a:	46c0      	nop			; (mov r8, r8)
 800098c:	50000400 	.word	0x50000400

08000990 <set_DB6>:
static void set_DB6(int state)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB6, state);
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	b2db      	uxtb	r3, r3
 800099c:	4804      	ldr	r0, [pc, #16]	; (80009b0 <set_DB6+0x20>)
 800099e:	001a      	movs	r2, r3
 80009a0:	2140      	movs	r1, #64	; 0x40
 80009a2:	f001 f984 	bl	8001cae <HAL_GPIO_WritePin>
}
 80009a6:	46c0      	nop			; (mov r8, r8)
 80009a8:	46bd      	mov	sp, r7
 80009aa:	b002      	add	sp, #8
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	46c0      	nop			; (mov r8, r8)
 80009b0:	50000400 	.word	0x50000400

080009b4 <set_DB5>:
static void set_DB5(int state)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB5, state);
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	b2db      	uxtb	r3, r3
 80009c0:	4804      	ldr	r0, [pc, #16]	; (80009d4 <set_DB5+0x20>)
 80009c2:	001a      	movs	r2, r3
 80009c4:	2120      	movs	r1, #32
 80009c6:	f001 f972 	bl	8001cae <HAL_GPIO_WritePin>
}
 80009ca:	46c0      	nop			; (mov r8, r8)
 80009cc:	46bd      	mov	sp, r7
 80009ce:	b002      	add	sp, #8
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	46c0      	nop			; (mov r8, r8)
 80009d4:	50000400 	.word	0x50000400

080009d8 <set_DB4>:
static void set_DB4(int state)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB4, state);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	b2db      	uxtb	r3, r3
 80009e4:	4804      	ldr	r0, [pc, #16]	; (80009f8 <set_DB4+0x20>)
 80009e6:	001a      	movs	r2, r3
 80009e8:	2110      	movs	r1, #16
 80009ea:	f001 f960 	bl	8001cae <HAL_GPIO_WritePin>
}
 80009ee:	46c0      	nop			; (mov r8, r8)
 80009f0:	46bd      	mov	sp, r7
 80009f2:	b002      	add	sp, #8
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	46c0      	nop			; (mov r8, r8)
 80009f8:	50000400 	.word	0x50000400

080009fc <set_DB3>:
static void set_DB3(int state)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB3, state);
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	4804      	ldr	r0, [pc, #16]	; (8000a1c <set_DB3+0x20>)
 8000a0a:	001a      	movs	r2, r3
 8000a0c:	2108      	movs	r1, #8
 8000a0e:	f001 f94e 	bl	8001cae <HAL_GPIO_WritePin>
}
 8000a12:	46c0      	nop			; (mov r8, r8)
 8000a14:	46bd      	mov	sp, r7
 8000a16:	b002      	add	sp, #8
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	46c0      	nop			; (mov r8, r8)
 8000a1c:	50000400 	.word	0x50000400

08000a20 <set_DB2>:
static void set_DB2(int state)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB2, state);
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	b2db      	uxtb	r3, r3
 8000a2c:	4804      	ldr	r0, [pc, #16]	; (8000a40 <set_DB2+0x20>)
 8000a2e:	001a      	movs	r2, r3
 8000a30:	2104      	movs	r1, #4
 8000a32:	f001 f93c 	bl	8001cae <HAL_GPIO_WritePin>
}
 8000a36:	46c0      	nop			; (mov r8, r8)
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	b002      	add	sp, #8
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	46c0      	nop			; (mov r8, r8)
 8000a40:	50000400 	.word	0x50000400

08000a44 <set_DB1>:
static void set_DB1(int state)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB1, state);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	b2db      	uxtb	r3, r3
 8000a50:	4804      	ldr	r0, [pc, #16]	; (8000a64 <set_DB1+0x20>)
 8000a52:	001a      	movs	r2, r3
 8000a54:	2102      	movs	r1, #2
 8000a56:	f001 f92a 	bl	8001cae <HAL_GPIO_WritePin>
}
 8000a5a:	46c0      	nop			; (mov r8, r8)
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	b002      	add	sp, #8
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	46c0      	nop			; (mov r8, r8)
 8000a64:	50000400 	.word	0x50000400

08000a68 <set_DB0>:
static void set_DB0(int state)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DB0, state);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	b2db      	uxtb	r3, r3
 8000a74:	4804      	ldr	r0, [pc, #16]	; (8000a88 <set_DB0+0x20>)
 8000a76:	001a      	movs	r2, r3
 8000a78:	2101      	movs	r1, #1
 8000a7a:	f001 f918 	bl	8001cae <HAL_GPIO_WritePin>
}
 8000a7e:	46c0      	nop			; (mov r8, r8)
 8000a80:	46bd      	mov	sp, r7
 8000a82:	b002      	add	sp, #8
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	46c0      	nop			; (mov r8, r8)
 8000a88:	50000400 	.word	0x50000400

08000a8c <get_DB7>:

static int get_DB7()
{
 8000a8c:	b590      	push	{r4, r7, lr}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
    GPIO_PinState state = HAL_GPIO_ReadPin(DB7);
 8000a92:	1dfc      	adds	r4, r7, #7
 8000a94:	4b08      	ldr	r3, [pc, #32]	; (8000ab8 <get_DB7+0x2c>)
 8000a96:	2180      	movs	r1, #128	; 0x80
 8000a98:	0018      	movs	r0, r3
 8000a9a:	f001 f8eb 	bl	8001c74 <HAL_GPIO_ReadPin>
 8000a9e:	0003      	movs	r3, r0
 8000aa0:	7023      	strb	r3, [r4, #0]
    if(state == GPIO_PIN_SET)
 8000aa2:	1dfb      	adds	r3, r7, #7
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d101      	bne.n	8000aae <get_DB7+0x22>
        return 1;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	e000      	b.n	8000ab0 <get_DB7+0x24>
    else
        return 0;
 8000aae:	2300      	movs	r3, #0
}
 8000ab0:	0018      	movs	r0, r3
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	b003      	add	sp, #12
 8000ab6:	bd90      	pop	{r4, r7, pc}
 8000ab8:	50000400 	.word	0x50000400

08000abc <sendEnable>:

static void sendEnable()
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
    set_E(1);
 8000ac2:	2001      	movs	r0, #1
 8000ac4:	f7ff ff40 	bl	8000948 <set_E>

    //Wait atleast 2 ticks
    uint32_t tick_start = HAL_GetTick();
 8000ac8:	f000 fe4a 	bl	8001760 <HAL_GetTick>
 8000acc:	0003      	movs	r3, r0
 8000ace:	607b      	str	r3, [r7, #4]
    while((HAL_GetTick() - tick_start) <= 2){}
 8000ad0:	46c0      	nop			; (mov r8, r8)
 8000ad2:	f000 fe45 	bl	8001760 <HAL_GetTick>
 8000ad6:	0002      	movs	r2, r0
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	1ad3      	subs	r3, r2, r3
 8000adc:	2b02      	cmp	r3, #2
 8000ade:	d9f8      	bls.n	8000ad2 <sendEnable+0x16>

    set_E(0);
 8000ae0:	2000      	movs	r0, #0
 8000ae2:	f7ff ff31 	bl	8000948 <set_E>
}
 8000ae6:	46c0      	nop			; (mov r8, r8)
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	b002      	add	sp, #8
 8000aec:	bd80      	pop	{r7, pc}

08000aee <waitForBusyFlag>:
static void waitForBusyFlag()
{
 8000aee:	b580      	push	{r7, lr}
 8000af0:	b082      	sub	sp, #8
 8000af2:	af00      	add	r7, sp, #0
    set_RS(0);
 8000af4:	2000      	movs	r0, #0
 8000af6:	f7ff ff07 	bl	8000908 <set_RS>
    set_RW(1);
 8000afa:	2001      	movs	r0, #1
 8000afc:	f7ff ff14 	bl	8000928 <set_RW>
    sendEnable();    
 8000b00:	f7ff ffdc 	bl	8000abc <sendEnable>

    int val = 1;
 8000b04:	2301      	movs	r3, #1
 8000b06:	607b      	str	r3, [r7, #4]
    while(val != 0)
 8000b08:	e003      	b.n	8000b12 <waitForBusyFlag+0x24>
    {
        val = get_DB7(); //Get busy flag
 8000b0a:	f7ff ffbf 	bl	8000a8c <get_DB7>
 8000b0e:	0003      	movs	r3, r0
 8000b10:	607b      	str	r3, [r7, #4]
    while(val != 0)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d1f8      	bne.n	8000b0a <waitForBusyFlag+0x1c>
    }
}
 8000b18:	46c0      	nop			; (mov r8, r8)
 8000b1a:	46c0      	nop			; (mov r8, r8)
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	b002      	add	sp, #8
 8000b20:	bd80      	pop	{r7, pc}

08000b22 <sendCommand>:
static void sendCommand()
{
 8000b22:	b580      	push	{r7, lr}
 8000b24:	af00      	add	r7, sp, #0
    sendEnable();
 8000b26:	f7ff ffc9 	bl	8000abc <sendEnable>
    waitForBusyFlag();
 8000b2a:	f7ff ffe0 	bl	8000aee <waitForBusyFlag>
}
 8000b2e:	46c0      	nop			; (mov r8, r8)
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}

08000b34 <charToByteBuffer>:
static void charToByteBuffer(char c)
{
 8000b34:	b590      	push	{r4, r7, lr}
 8000b36:	b085      	sub	sp, #20
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	0002      	movs	r2, r0
 8000b3c:	1dfb      	adds	r3, r7, #7
 8000b3e:	701a      	strb	r2, [r3, #0]
    for(uint8_t i = 0; i < 8; i++)
 8000b40:	230f      	movs	r3, #15
 8000b42:	18fb      	adds	r3, r7, r3
 8000b44:	2200      	movs	r2, #0
 8000b46:	701a      	strb	r2, [r3, #0]
 8000b48:	e017      	b.n	8000b7a <charToByteBuffer+0x46>
    {
        char val = (c >> i) & 0x01;
 8000b4a:	1dfb      	adds	r3, r7, #7
 8000b4c:	781a      	ldrb	r2, [r3, #0]
 8000b4e:	200f      	movs	r0, #15
 8000b50:	183b      	adds	r3, r7, r0
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	411a      	asrs	r2, r3
 8000b56:	0013      	movs	r3, r2
 8000b58:	b2da      	uxtb	r2, r3
 8000b5a:	240e      	movs	r4, #14
 8000b5c:	193b      	adds	r3, r7, r4
 8000b5e:	2101      	movs	r1, #1
 8000b60:	400a      	ands	r2, r1
 8000b62:	701a      	strb	r2, [r3, #0]
        byteBuffer[i] = val;
 8000b64:	183b      	adds	r3, r7, r0
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	4a09      	ldr	r2, [pc, #36]	; (8000b90 <charToByteBuffer+0x5c>)
 8000b6a:	1939      	adds	r1, r7, r4
 8000b6c:	7809      	ldrb	r1, [r1, #0]
 8000b6e:	54d1      	strb	r1, [r2, r3]
    for(uint8_t i = 0; i < 8; i++)
 8000b70:	183b      	adds	r3, r7, r0
 8000b72:	781a      	ldrb	r2, [r3, #0]
 8000b74:	183b      	adds	r3, r7, r0
 8000b76:	3201      	adds	r2, #1
 8000b78:	701a      	strb	r2, [r3, #0]
 8000b7a:	230f      	movs	r3, #15
 8000b7c:	18fb      	adds	r3, r7, r3
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	2b07      	cmp	r3, #7
 8000b82:	d9e2      	bls.n	8000b4a <charToByteBuffer+0x16>
    }
}
 8000b84:	46c0      	nop			; (mov r8, r8)
 8000b86:	46c0      	nop			; (mov r8, r8)
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	b005      	add	sp, #20
 8000b8c:	bd90      	pop	{r4, r7, pc}
 8000b8e:	46c0      	nop			; (mov r8, r8)
 8000b90:	2000008c 	.word	0x2000008c

08000b94 <sendByteBuffer>:
static void sendByteBuffer()
{    
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
    //Write data
    set_RS(1);
 8000b9a:	2001      	movs	r0, #1
 8000b9c:	f7ff feb4 	bl	8000908 <set_RS>
    set_RW(0);
 8000ba0:	2000      	movs	r0, #0
 8000ba2:	f7ff fec1 	bl	8000928 <set_RW>

    //Address to write to correct pin
    uint16_t address = 0x0001;
 8000ba6:	1dbb      	adds	r3, r7, #6
 8000ba8:	2201      	movs	r2, #1
 8000baa:	801a      	strh	r2, [r3, #0]

    for(uint8_t i = 0; i < 8; i++)
 8000bac:	1d7b      	adds	r3, r7, #5
 8000bae:	2200      	movs	r2, #0
 8000bb0:	701a      	strb	r2, [r3, #0]
 8000bb2:	e017      	b.n	8000be4 <sendByteBuffer+0x50>
    {        
        char val = byteBuffer[i];
 8000bb4:	1d7b      	adds	r3, r7, #5
 8000bb6:	781a      	ldrb	r2, [r3, #0]
 8000bb8:	1d3b      	adds	r3, r7, #4
 8000bba:	490f      	ldr	r1, [pc, #60]	; (8000bf8 <sendByteBuffer+0x64>)
 8000bbc:	5c8a      	ldrb	r2, [r1, r2]
 8000bbe:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(GPIOB, address, (int)val); 
 8000bc0:	1d3b      	adds	r3, r7, #4
 8000bc2:	781a      	ldrb	r2, [r3, #0]
 8000bc4:	1dbb      	adds	r3, r7, #6
 8000bc6:	881b      	ldrh	r3, [r3, #0]
 8000bc8:	480c      	ldr	r0, [pc, #48]	; (8000bfc <sendByteBuffer+0x68>)
 8000bca:	0019      	movs	r1, r3
 8000bcc:	f001 f86f 	bl	8001cae <HAL_GPIO_WritePin>
        address = address << 1; //Go to next pin
 8000bd0:	1dba      	adds	r2, r7, #6
 8000bd2:	1dbb      	adds	r3, r7, #6
 8000bd4:	881b      	ldrh	r3, [r3, #0]
 8000bd6:	18db      	adds	r3, r3, r3
 8000bd8:	8013      	strh	r3, [r2, #0]
    for(uint8_t i = 0; i < 8; i++)
 8000bda:	1d7b      	adds	r3, r7, #5
 8000bdc:	781a      	ldrb	r2, [r3, #0]
 8000bde:	1d7b      	adds	r3, r7, #5
 8000be0:	3201      	adds	r2, #1
 8000be2:	701a      	strb	r2, [r3, #0]
 8000be4:	1d7b      	adds	r3, r7, #5
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	2b07      	cmp	r3, #7
 8000bea:	d9e3      	bls.n	8000bb4 <sendByteBuffer+0x20>
    }
    sendCommand();
 8000bec:	f7ff ff99 	bl	8000b22 <sendCommand>
}
 8000bf0:	46c0      	nop			; (mov r8, r8)
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	b002      	add	sp, #8
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	2000008c 	.word	0x2000008c
 8000bfc:	50000400 	.word	0x50000400

08000c00 <LCD_Init>:

// ----- Public Functions ----- 

void LCD_Init()
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af00      	add	r7, sp, #0
    //Create init struct
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c06:	1d3b      	adds	r3, r7, #4
 8000c08:	0018      	movs	r0, r3
 8000c0a:	2314      	movs	r3, #20
 8000c0c:	001a      	movs	r2, r3
 8000c0e:	2100      	movs	r1, #0
 8000c10:	f003 f836 	bl	8003c80 <memset>

	//Initialize all Output-Pins of Port A
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000c14:	1d3b      	adds	r3, r7, #4
 8000c16:	2203      	movs	r2, #3
 8000c18:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c1a:	1d3b      	adds	r3, r7, #4
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c20:	1d3b      	adds	r3, r7, #4
 8000c22:	2200      	movs	r2, #0
 8000c24:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000c26:	1d3b      	adds	r3, r7, #4
 8000c28:	2201      	movs	r2, #1
 8000c2a:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c2c:	1d3a      	adds	r2, r7, #4
 8000c2e:	23a0      	movs	r3, #160	; 0xa0
 8000c30:	05db      	lsls	r3, r3, #23
 8000c32:	0011      	movs	r1, r2
 8000c34:	0018      	movs	r0, r3
 8000c36:	f000 fe9f 	bl	8001978 <HAL_GPIO_Init>

	//Initialize all Output-Pins of Port B
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8;
 8000c3a:	1d3b      	adds	r3, r7, #4
 8000c3c:	4a1b      	ldr	r2, [pc, #108]	; (8000cac <LCD_Init+0xac>)
 8000c3e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c40:	1d3b      	adds	r3, r7, #4
 8000c42:	2201      	movs	r2, #1
 8000c44:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c46:	1d3b      	adds	r3, r7, #4
 8000c48:	2200      	movs	r2, #0
 8000c4a:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000c4c:	1d3b      	adds	r3, r7, #4
 8000c4e:	2201      	movs	r2, #1
 8000c50:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c52:	1d3b      	adds	r3, r7, #4
 8000c54:	4a16      	ldr	r2, [pc, #88]	; (8000cb0 <LCD_Init+0xb0>)
 8000c56:	0019      	movs	r1, r3
 8000c58:	0010      	movs	r0, r2
 8000c5a:	f000 fe8d 	bl	8001978 <HAL_GPIO_Init>

    //Wait after startup
    HAL_Delay(16);
 8000c5e:	2010      	movs	r0, #16
 8000c60:	f000 fd88 	bl	8001774 <HAL_Delay>

    //Reset everything
    set_RS(0);
 8000c64:	2000      	movs	r0, #0
 8000c66:	f7ff fe4f 	bl	8000908 <set_RS>
    set_RW(0);
 8000c6a:	2000      	movs	r0, #0
 8000c6c:	f7ff fe5c 	bl	8000928 <set_RW>
    set_DB7(0);
 8000c70:	2000      	movs	r0, #0
 8000c72:	f7ff fe7b 	bl	800096c <set_DB7>
    set_DB6(0);
 8000c76:	2000      	movs	r0, #0
 8000c78:	f7ff fe8a 	bl	8000990 <set_DB6>
    set_DB5(0);
 8000c7c:	2000      	movs	r0, #0
 8000c7e:	f7ff fe99 	bl	80009b4 <set_DB5>
    set_DB4(0);
 8000c82:	2000      	movs	r0, #0
 8000c84:	f7ff fea8 	bl	80009d8 <set_DB4>
    set_DB3(0);
 8000c88:	2000      	movs	r0, #0
 8000c8a:	f7ff feb7 	bl	80009fc <set_DB3>
    set_DB2(0);
 8000c8e:	2000      	movs	r0, #0
 8000c90:	f7ff fec6 	bl	8000a20 <set_DB2>
    set_DB1(0);
 8000c94:	2000      	movs	r0, #0
 8000c96:	f7ff fed5 	bl	8000a44 <set_DB1>
    set_DB0(0);
 8000c9a:	2000      	movs	r0, #0
 8000c9c:	f7ff fee4 	bl	8000a68 <set_DB0>

    sendCommand();
 8000ca0:	f7ff ff3f 	bl	8000b22 <sendCommand>
}
 8000ca4:	46c0      	nop			; (mov r8, r8)
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	b006      	add	sp, #24
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	000001ff 	.word	0x000001ff
 8000cb0:	50000400 	.word	0x50000400

08000cb4 <LCD_Set8BitMode>:

void LCD_Set8BitMode()
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
    set_RS(0);
 8000cb8:	2000      	movs	r0, #0
 8000cba:	f7ff fe25 	bl	8000908 <set_RS>
    set_RW(0);
 8000cbe:	2000      	movs	r0, #0
 8000cc0:	f7ff fe32 	bl	8000928 <set_RW>

    set_DB7(0);
 8000cc4:	2000      	movs	r0, #0
 8000cc6:	f7ff fe51 	bl	800096c <set_DB7>
    set_DB6(0);
 8000cca:	2000      	movs	r0, #0
 8000ccc:	f7ff fe60 	bl	8000990 <set_DB6>
    set_DB5(1); //Configure Function Set
 8000cd0:	2001      	movs	r0, #1
 8000cd2:	f7ff fe6f 	bl	80009b4 <set_DB5>
    set_DB4(1); //8-Bit or 4-Bit
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	f7ff fe7e 	bl	80009d8 <set_DB4>
    set_DB3(1); //2 Lines or 1 Line
 8000cdc:	2001      	movs	r0, #1
 8000cde:	f7ff fe8d 	bl	80009fc <set_DB3>
    set_DB2(0); //5x11 or 5x8 Pixel
 8000ce2:	2000      	movs	r0, #0
 8000ce4:	f7ff fe9c 	bl	8000a20 <set_DB2>
    set_DB1(0);
 8000ce8:	2000      	movs	r0, #0
 8000cea:	f7ff feab 	bl	8000a44 <set_DB1>
    set_DB0(0);
 8000cee:	2000      	movs	r0, #0
 8000cf0:	f7ff feba 	bl	8000a68 <set_DB0>

    sendCommand();
 8000cf4:	f7ff ff15 	bl	8000b22 <sendCommand>
}
 8000cf8:	46c0      	nop			; (mov r8, r8)
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}

08000cfe <LCD_ClearDisplay>:

void LCD_ClearDisplay()
{
 8000cfe:	b580      	push	{r7, lr}
 8000d00:	af00      	add	r7, sp, #0
    set_RS(0);
 8000d02:	2000      	movs	r0, #0
 8000d04:	f7ff fe00 	bl	8000908 <set_RS>
    set_RW(0);
 8000d08:	2000      	movs	r0, #0
 8000d0a:	f7ff fe0d 	bl	8000928 <set_RW>

    set_DB7(0);
 8000d0e:	2000      	movs	r0, #0
 8000d10:	f7ff fe2c 	bl	800096c <set_DB7>
    set_DB6(0);
 8000d14:	2000      	movs	r0, #0
 8000d16:	f7ff fe3b 	bl	8000990 <set_DB6>
    set_DB5(0);
 8000d1a:	2000      	movs	r0, #0
 8000d1c:	f7ff fe4a 	bl	80009b4 <set_DB5>
    set_DB4(0);
 8000d20:	2000      	movs	r0, #0
 8000d22:	f7ff fe59 	bl	80009d8 <set_DB4>
    set_DB3(0);
 8000d26:	2000      	movs	r0, #0
 8000d28:	f7ff fe68 	bl	80009fc <set_DB3>
    set_DB2(0);
 8000d2c:	2000      	movs	r0, #0
 8000d2e:	f7ff fe77 	bl	8000a20 <set_DB2>
    set_DB1(0);
 8000d32:	2000      	movs	r0, #0
 8000d34:	f7ff fe86 	bl	8000a44 <set_DB1>
    set_DB0(1);
 8000d38:	2001      	movs	r0, #1
 8000d3a:	f7ff fe95 	bl	8000a68 <set_DB0>

    sendCommand();
 8000d3e:	f7ff fef0 	bl	8000b22 <sendCommand>
}
 8000d42:	46c0      	nop			; (mov r8, r8)
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}

08000d48 <LCD_ReturnHome>:

void LCD_ReturnHome()
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
    set_RS(0);
 8000d4c:	2000      	movs	r0, #0
 8000d4e:	f7ff fddb 	bl	8000908 <set_RS>
    set_RW(0);
 8000d52:	2000      	movs	r0, #0
 8000d54:	f7ff fde8 	bl	8000928 <set_RW>

    set_DB7(0);
 8000d58:	2000      	movs	r0, #0
 8000d5a:	f7ff fe07 	bl	800096c <set_DB7>
    set_DB6(0);
 8000d5e:	2000      	movs	r0, #0
 8000d60:	f7ff fe16 	bl	8000990 <set_DB6>
    set_DB5(0);
 8000d64:	2000      	movs	r0, #0
 8000d66:	f7ff fe25 	bl	80009b4 <set_DB5>
    set_DB4(0);
 8000d6a:	2000      	movs	r0, #0
 8000d6c:	f7ff fe34 	bl	80009d8 <set_DB4>
    set_DB3(0);
 8000d70:	2000      	movs	r0, #0
 8000d72:	f7ff fe43 	bl	80009fc <set_DB3>
    set_DB2(0);
 8000d76:	2000      	movs	r0, #0
 8000d78:	f7ff fe52 	bl	8000a20 <set_DB2>
    set_DB1(1);
 8000d7c:	2001      	movs	r0, #1
 8000d7e:	f7ff fe61 	bl	8000a44 <set_DB1>
    set_DB0(0);
 8000d82:	2000      	movs	r0, #0
 8000d84:	f7ff fe70 	bl	8000a68 <set_DB0>

    sendCommand();
 8000d88:	f7ff fecb 	bl	8000b22 <sendCommand>
}
 8000d8c:	46c0      	nop			; (mov r8, r8)
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}

08000d92 <LCD_TurnDisplayOn>:

void LCD_TurnDisplayOn()
{
 8000d92:	b580      	push	{r7, lr}
 8000d94:	af00      	add	r7, sp, #0
    set_RS(0);
 8000d96:	2000      	movs	r0, #0
 8000d98:	f7ff fdb6 	bl	8000908 <set_RS>
    set_RW(0);
 8000d9c:	2000      	movs	r0, #0
 8000d9e:	f7ff fdc3 	bl	8000928 <set_RW>

    set_DB7(0);
 8000da2:	2000      	movs	r0, #0
 8000da4:	f7ff fde2 	bl	800096c <set_DB7>
    set_DB6(0);
 8000da8:	2000      	movs	r0, #0
 8000daa:	f7ff fdf1 	bl	8000990 <set_DB6>
    set_DB5(0);
 8000dae:	2000      	movs	r0, #0
 8000db0:	f7ff fe00 	bl	80009b4 <set_DB5>
    set_DB4(0);
 8000db4:	2000      	movs	r0, #0
 8000db6:	f7ff fe0f 	bl	80009d8 <set_DB4>
    set_DB3(1); //Configure Display
 8000dba:	2001      	movs	r0, #1
 8000dbc:	f7ff fe1e 	bl	80009fc <set_DB3>
    set_DB2(1); //Turn On/Off
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	f7ff fe2d 	bl	8000a20 <set_DB2>
    set_DB1(0); //Cursor settings
 8000dc6:	2000      	movs	r0, #0
 8000dc8:	f7ff fe3c 	bl	8000a44 <set_DB1>
    set_DB0(0); //Cursor settings
 8000dcc:	2000      	movs	r0, #0
 8000dce:	f7ff fe4b 	bl	8000a68 <set_DB0>

    sendCommand();
 8000dd2:	f7ff fea6 	bl	8000b22 <sendCommand>
}
 8000dd6:	46c0      	nop			; (mov r8, r8)
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}

08000ddc <LCD_Print>:
    charToByteBuffer(c);
    sendByteBuffer();
}

void LCD_Print(const char* string)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b084      	sub	sp, #16
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
    //Iterate over every character     
    for(int i = 0; i < strlen(string); i++)
 8000de4:	2300      	movs	r3, #0
 8000de6:	60fb      	str	r3, [r7, #12]
 8000de8:	e00b      	b.n	8000e02 <LCD_Print+0x26>
    {
        charToByteBuffer(string[i]); //Get binary representation of the character
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	687a      	ldr	r2, [r7, #4]
 8000dee:	18d3      	adds	r3, r2, r3
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	0018      	movs	r0, r3
 8000df4:	f7ff fe9e 	bl	8000b34 <charToByteBuffer>
        sendByteBuffer(); //Set pins accordingly
 8000df8:	f7ff fecc 	bl	8000b94 <sendByteBuffer>
    for(int i = 0; i < strlen(string); i++)
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	3301      	adds	r3, #1
 8000e00:	60fb      	str	r3, [r7, #12]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	0018      	movs	r0, r3
 8000e06:	f7ff f97f 	bl	8000108 <strlen>
 8000e0a:	0002      	movs	r2, r0
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	d8eb      	bhi.n	8000dea <LCD_Print+0xe>
    }    
}
 8000e12:	46c0      	nop			; (mov r8, r8)
 8000e14:	46c0      	nop			; (mov r8, r8)
 8000e16:	46bd      	mov	sp, r7
 8000e18:	b004      	add	sp, #16
 8000e1a:	bd80      	pop	{r7, pc}

08000e1c <LCD_printf>:

void LCD_printf(const char* format, ...)
{
 8000e1c:	b40f      	push	{r0, r1, r2, r3}
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	b0c2      	sub	sp, #264	; 0x108
 8000e22:	af00      	add	r7, sp, #0
	va_list args;
	char buffer[256];	
	memset(buffer, 0, 256);
 8000e24:	2380      	movs	r3, #128	; 0x80
 8000e26:	005a      	lsls	r2, r3, #1
 8000e28:	1d3b      	adds	r3, r7, #4
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	0018      	movs	r0, r3
 8000e2e:	f002 ff27 	bl	8003c80 <memset>

	va_start(args, format);	
 8000e32:	238a      	movs	r3, #138	; 0x8a
 8000e34:	005b      	lsls	r3, r3, #1
 8000e36:	18fb      	adds	r3, r7, r3
 8000e38:	1d7a      	adds	r2, r7, #5
 8000e3a:	32ff      	adds	r2, #255	; 0xff
 8000e3c:	6013      	str	r3, [r2, #0]
	vsprintf(buffer, format, args);
 8000e3e:	1d7b      	adds	r3, r7, #5
 8000e40:	33ff      	adds	r3, #255	; 0xff
 8000e42:	681a      	ldr	r2, [r3, #0]
 8000e44:	2388      	movs	r3, #136	; 0x88
 8000e46:	005b      	lsls	r3, r3, #1
 8000e48:	18fb      	adds	r3, r7, r3
 8000e4a:	6819      	ldr	r1, [r3, #0]
 8000e4c:	1d3b      	adds	r3, r7, #4
 8000e4e:	0018      	movs	r0, r3
 8000e50:	f002 ff34 	bl	8003cbc <vsiprintf>
	LCD_Print(buffer);
 8000e54:	1d3b      	adds	r3, r7, #4
 8000e56:	0018      	movs	r0, r3
 8000e58:	f7ff ffc0 	bl	8000ddc <LCD_Print>
	va_end(args);
 8000e5c:	46c0      	nop			; (mov r8, r8)
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	b042      	add	sp, #264	; 0x108
 8000e62:	bc80      	pop	{r7}
 8000e64:	bc08      	pop	{r3}
 8000e66:	b004      	add	sp, #16
 8000e68:	4718      	bx	r3
	...

08000e6c <SystemClock_Config>:
UART_HandleTypeDef huart2;

// ----- Functions ----- 

static void SystemClock_Config(void)
{
 8000e6c:	b590      	push	{r4, r7, lr}
 8000e6e:	b099      	sub	sp, #100	; 0x64
 8000e70:	af00      	add	r7, sp, #0
  	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e72:	242c      	movs	r4, #44	; 0x2c
 8000e74:	193b      	adds	r3, r7, r4
 8000e76:	0018      	movs	r0, r3
 8000e78:	2334      	movs	r3, #52	; 0x34
 8000e7a:	001a      	movs	r2, r3
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	f002 feff 	bl	8003c80 <memset>
  	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e82:	2318      	movs	r3, #24
 8000e84:	18fb      	adds	r3, r7, r3
 8000e86:	0018      	movs	r0, r3
 8000e88:	2314      	movs	r3, #20
 8000e8a:	001a      	movs	r2, r3
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	f002 fef7 	bl	8003c80 <memset>
  	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e92:	003b      	movs	r3, r7
 8000e94:	0018      	movs	r0, r3
 8000e96:	2318      	movs	r3, #24
 8000e98:	001a      	movs	r2, r3
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	f002 fef0 	bl	8003c80 <memset>

  	//Configure the main internal regulator output voltage
  	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ea0:	4b2c      	ldr	r3, [pc, #176]	; (8000f54 <SystemClock_Config+0xe8>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a2c      	ldr	r2, [pc, #176]	; (8000f58 <SystemClock_Config+0xec>)
 8000ea6:	401a      	ands	r2, r3
 8000ea8:	4b2a      	ldr	r3, [pc, #168]	; (8000f54 <SystemClock_Config+0xe8>)
 8000eaa:	2180      	movs	r1, #128	; 0x80
 8000eac:	0109      	lsls	r1, r1, #4
 8000eae:	430a      	orrs	r2, r1
 8000eb0:	601a      	str	r2, [r3, #0]

  	//Initializes the RCC Oscillators according to the specified parameters in the RCC_OscInitTypeDef structure
  	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000eb2:	0021      	movs	r1, r4
 8000eb4:	187b      	adds	r3, r7, r1
 8000eb6:	2202      	movs	r2, #2
 8000eb8:	601a      	str	r2, [r3, #0]
  	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000eba:	187b      	adds	r3, r7, r1
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	60da      	str	r2, [r3, #12]
  	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ec0:	187b      	adds	r3, r7, r1
 8000ec2:	2210      	movs	r2, #16
 8000ec4:	611a      	str	r2, [r3, #16]
  	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ec6:	187b      	adds	r3, r7, r1
 8000ec8:	2202      	movs	r2, #2
 8000eca:	625a      	str	r2, [r3, #36]	; 0x24
  	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ecc:	187b      	adds	r3, r7, r1
 8000ece:	2200      	movs	r2, #0
 8000ed0:	629a      	str	r2, [r3, #40]	; 0x28
  	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000ed2:	187b      	adds	r3, r7, r1
 8000ed4:	2280      	movs	r2, #128	; 0x80
 8000ed6:	02d2      	lsls	r2, r2, #11
 8000ed8:	62da      	str	r2, [r3, #44]	; 0x2c
  	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000eda:	187b      	adds	r3, r7, r1
 8000edc:	2280      	movs	r2, #128	; 0x80
 8000ede:	03d2      	lsls	r2, r2, #15
 8000ee0:	631a      	str	r2, [r3, #48]	; 0x30
  	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ee2:	187b      	adds	r3, r7, r1
 8000ee4:	0018      	movs	r0, r3
 8000ee6:	f000 ff1b 	bl	8001d20 <HAL_RCC_OscConfig>
 8000eea:	1e03      	subs	r3, r0, #0
 8000eec:	d003      	beq.n	8000ef6 <SystemClock_Config+0x8a>
  	{
  	  	UT_Error_Handler("HAL_RCC_OscConfig failed!");
 8000eee:	4b1b      	ldr	r3, [pc, #108]	; (8000f5c <SystemClock_Config+0xf0>)
 8000ef0:	0018      	movs	r0, r3
 8000ef2:	f000 fb67 	bl	80015c4 <UT_Error_Handler>
  	}

  	//Initializes the CPU, AHB and APB buses clocks
  	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000ef6:	2118      	movs	r1, #24
 8000ef8:	187b      	adds	r3, r7, r1
 8000efa:	220f      	movs	r2, #15
 8000efc:	601a      	str	r2, [r3, #0]
  	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000efe:	187b      	adds	r3, r7, r1
 8000f00:	2203      	movs	r2, #3
 8000f02:	605a      	str	r2, [r3, #4]
  	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f04:	187b      	adds	r3, r7, r1
 8000f06:	2200      	movs	r2, #0
 8000f08:	609a      	str	r2, [r3, #8]
  	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f0a:	187b      	adds	r3, r7, r1
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	60da      	str	r2, [r3, #12]
  	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f10:	187b      	adds	r3, r7, r1
 8000f12:	2200      	movs	r2, #0
 8000f14:	611a      	str	r2, [r3, #16]
  	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000f16:	187b      	adds	r3, r7, r1
 8000f18:	2101      	movs	r1, #1
 8000f1a:	0018      	movs	r0, r3
 8000f1c:	f001 fa7c 	bl	8002418 <HAL_RCC_ClockConfig>
 8000f20:	1e03      	subs	r3, r0, #0
 8000f22:	d003      	beq.n	8000f2c <SystemClock_Config+0xc0>
  	{
  	  	UT_Error_Handler("HAL_RCC_ClockConfig failed!");
 8000f24:	4b0e      	ldr	r3, [pc, #56]	; (8000f60 <SystemClock_Config+0xf4>)
 8000f26:	0018      	movs	r0, r3
 8000f28:	f000 fb4c 	bl	80015c4 <UT_Error_Handler>
  	}

  	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000f2c:	003b      	movs	r3, r7
 8000f2e:	2202      	movs	r2, #2
 8000f30:	601a      	str	r2, [r3, #0]
  	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000f32:	003b      	movs	r3, r7
 8000f34:	2200      	movs	r2, #0
 8000f36:	609a      	str	r2, [r3, #8]
  	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f38:	003b      	movs	r3, r7
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	f001 fc90 	bl	8002860 <HAL_RCCEx_PeriphCLKConfig>
 8000f40:	1e03      	subs	r3, r0, #0
 8000f42:	d003      	beq.n	8000f4c <SystemClock_Config+0xe0>
  	{
  	  	UT_Error_Handler("HAL_RCCEx_PeriphCLKConfig failed!");
 8000f44:	4b07      	ldr	r3, [pc, #28]	; (8000f64 <SystemClock_Config+0xf8>)
 8000f46:	0018      	movs	r0, r3
 8000f48:	f000 fb3c 	bl	80015c4 <UT_Error_Handler>
  	}
}
 8000f4c:	46c0      	nop			; (mov r8, r8)
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	b019      	add	sp, #100	; 0x64
 8000f52:	bd90      	pop	{r4, r7, pc}
 8000f54:	40007000 	.word	0x40007000
 8000f58:	ffffe7ff 	.word	0xffffe7ff
 8000f5c:	08004590 	.word	0x08004590
 8000f60:	080045ac 	.word	0x080045ac
 8000f64:	080045c8 	.word	0x080045c8

08000f68 <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 8000f6c:	4b15      	ldr	r3, [pc, #84]	; (8000fc4 <MX_USART2_UART_Init+0x5c>)
 8000f6e:	4a16      	ldr	r2, [pc, #88]	; (8000fc8 <MX_USART2_UART_Init+0x60>)
 8000f70:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000f72:	4b14      	ldr	r3, [pc, #80]	; (8000fc4 <MX_USART2_UART_Init+0x5c>)
 8000f74:	22e1      	movs	r2, #225	; 0xe1
 8000f76:	0252      	lsls	r2, r2, #9
 8000f78:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f7a:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <MX_USART2_UART_Init+0x5c>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000f80:	4b10      	ldr	r3, [pc, #64]	; (8000fc4 <MX_USART2_UART_Init+0x5c>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000f86:	4b0f      	ldr	r3, [pc, #60]	; (8000fc4 <MX_USART2_UART_Init+0x5c>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000f8c:	4b0d      	ldr	r3, [pc, #52]	; (8000fc4 <MX_USART2_UART_Init+0x5c>)
 8000f8e:	220c      	movs	r2, #12
 8000f90:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f92:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <MX_USART2_UART_Init+0x5c>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f98:	4b0a      	ldr	r3, [pc, #40]	; (8000fc4 <MX_USART2_UART_Init+0x5c>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f9e:	4b09      	ldr	r3, [pc, #36]	; (8000fc4 <MX_USART2_UART_Init+0x5c>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fa4:	4b07      	ldr	r3, [pc, #28]	; (8000fc4 <MX_USART2_UART_Init+0x5c>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	625a      	str	r2, [r3, #36]	; 0x24

	if (HAL_UART_Init(&huart2) != HAL_OK)
 8000faa:	4b06      	ldr	r3, [pc, #24]	; (8000fc4 <MX_USART2_UART_Init+0x5c>)
 8000fac:	0018      	movs	r0, r3
 8000fae:	f002 f965 	bl	800327c <HAL_UART_Init>
 8000fb2:	1e03      	subs	r3, r0, #0
 8000fb4:	d003      	beq.n	8000fbe <MX_USART2_UART_Init+0x56>
	{
		UT_Error_Handler("HAL_UART_Init failed!");
 8000fb6:	4b05      	ldr	r3, [pc, #20]	; (8000fcc <MX_USART2_UART_Init+0x64>)
 8000fb8:	0018      	movs	r0, r3
 8000fba:	f000 fb03 	bl	80015c4 <UT_Error_Handler>
	}
}
 8000fbe:	46c0      	nop			; (mov r8, r8)
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	200000e0 	.word	0x200000e0
 8000fc8:	40004400 	.word	0x40004400
 8000fcc:	080045ec 	.word	0x080045ec

08000fd0 <MX_TIM2_Init>:

static void MX_TIM2_Init(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b086      	sub	sp, #24
 8000fd4:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fd6:	2308      	movs	r3, #8
 8000fd8:	18fb      	adds	r3, r7, r3
 8000fda:	0018      	movs	r0, r3
 8000fdc:	2310      	movs	r3, #16
 8000fde:	001a      	movs	r2, r3
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	f002 fe4d 	bl	8003c80 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fe6:	003b      	movs	r3, r7
 8000fe8:	0018      	movs	r0, r3
 8000fea:	2308      	movs	r3, #8
 8000fec:	001a      	movs	r2, r3
 8000fee:	2100      	movs	r1, #0
 8000ff0:	f002 fe46 	bl	8003c80 <memset>

	//Configure timer 2
	htim2.Instance = TIM2;
 8000ff4:	4b24      	ldr	r3, [pc, #144]	; (8001088 <MX_TIM2_Init+0xb8>)
 8000ff6:	2280      	movs	r2, #128	; 0x80
 8000ff8:	05d2      	lsls	r2, r2, #23
 8000ffa:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 3200; //32MHZ divided by 3200. This results in 10000 oscillations per second
 8000ffc:	4b22      	ldr	r3, [pc, #136]	; (8001088 <MX_TIM2_Init+0xb8>)
 8000ffe:	22c8      	movs	r2, #200	; 0xc8
 8001000:	0112      	lsls	r2, r2, #4
 8001002:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001004:	4b20      	ldr	r3, [pc, #128]	; (8001088 <MX_TIM2_Init+0xb8>)
 8001006:	2200      	movs	r2, #0
 8001008:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 10000; //Counter goes up to 10000, then starts anew. This results in 1 counter restarts every second
 800100a:	4b1f      	ldr	r3, [pc, #124]	; (8001088 <MX_TIM2_Init+0xb8>)
 800100c:	4a1f      	ldr	r2, [pc, #124]	; (800108c <MX_TIM2_Init+0xbc>)
 800100e:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001010:	4b1d      	ldr	r3, [pc, #116]	; (8001088 <MX_TIM2_Init+0xb8>)
 8001012:	2200      	movs	r2, #0
 8001014:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001016:	4b1c      	ldr	r3, [pc, #112]	; (8001088 <MX_TIM2_Init+0xb8>)
 8001018:	2200      	movs	r2, #0
 800101a:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800101c:	4b1a      	ldr	r3, [pc, #104]	; (8001088 <MX_TIM2_Init+0xb8>)
 800101e:	0018      	movs	r0, r3
 8001020:	f001 fd44 	bl	8002aac <HAL_TIM_Base_Init>
 8001024:	1e03      	subs	r3, r0, #0
 8001026:	d003      	beq.n	8001030 <MX_TIM2_Init+0x60>
	{
		UT_Error_Handler("HAL_TIM_Base_Init failed!");
 8001028:	4b19      	ldr	r3, [pc, #100]	; (8001090 <MX_TIM2_Init+0xc0>)
 800102a:	0018      	movs	r0, r3
 800102c:	f000 faca 	bl	80015c4 <UT_Error_Handler>
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL; //Use internal clock as a clock source
 8001030:	2108      	movs	r1, #8
 8001032:	187b      	adds	r3, r7, r1
 8001034:	2280      	movs	r2, #128	; 0x80
 8001036:	0152      	lsls	r2, r2, #5
 8001038:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800103a:	187a      	adds	r2, r7, r1
 800103c:	4b12      	ldr	r3, [pc, #72]	; (8001088 <MX_TIM2_Init+0xb8>)
 800103e:	0011      	movs	r1, r2
 8001040:	0018      	movs	r0, r3
 8001042:	f001 feeb 	bl	8002e1c <HAL_TIM_ConfigClockSource>
 8001046:	1e03      	subs	r3, r0, #0
 8001048:	d003      	beq.n	8001052 <MX_TIM2_Init+0x82>
	{
		UT_Error_Handler("HAL_TIM_ConfigClockSource failed!");
 800104a:	4b12      	ldr	r3, [pc, #72]	; (8001094 <MX_TIM2_Init+0xc4>)
 800104c:	0018      	movs	r0, r3
 800104e:	f000 fab9 	bl	80015c4 <UT_Error_Handler>
	}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001052:	003b      	movs	r3, r7
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001058:	003b      	movs	r3, r7
 800105a:	2200      	movs	r2, #0
 800105c:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800105e:	003a      	movs	r2, r7
 8001060:	4b09      	ldr	r3, [pc, #36]	; (8001088 <MX_TIM2_Init+0xb8>)
 8001062:	0011      	movs	r1, r2
 8001064:	0018      	movs	r0, r3
 8001066:	f002 f8b1 	bl	80031cc <HAL_TIMEx_MasterConfigSynchronization>
 800106a:	1e03      	subs	r3, r0, #0
 800106c:	d003      	beq.n	8001076 <MX_TIM2_Init+0xa6>
	{
		UT_Error_Handler("HAL_TIMEx_MasterConfigSynchronization failed!");
 800106e:	4b0a      	ldr	r3, [pc, #40]	; (8001098 <MX_TIM2_Init+0xc8>)
 8001070:	0018      	movs	r0, r3
 8001072:	f000 faa7 	bl	80015c4 <UT_Error_Handler>
	}

	HAL_TIM_MspPostInit(&htim2);
 8001076:	4b04      	ldr	r3, [pc, #16]	; (8001088 <MX_TIM2_Init+0xb8>)
 8001078:	0018      	movs	r0, r3
 800107a:	f000 f99b 	bl	80013b4 <HAL_TIM_MspPostInit>
}
 800107e:	46c0      	nop			; (mov r8, r8)
 8001080:	46bd      	mov	sp, r7
 8001082:	b006      	add	sp, #24
 8001084:	bd80      	pop	{r7, pc}
 8001086:	46c0      	nop			; (mov r8, r8)
 8001088:	200000a0 	.word	0x200000a0
 800108c:	00002710 	.word	0x00002710
 8001090:	08004604 	.word	0x08004604
 8001094:	08004620 	.word	0x08004620
 8001098:	08004644 	.word	0x08004644

0800109c <MX_TIM21_Init>:

static void MX_TIM21_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b086      	sub	sp, #24
 80010a0:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010a2:	2308      	movs	r3, #8
 80010a4:	18fb      	adds	r3, r7, r3
 80010a6:	0018      	movs	r0, r3
 80010a8:	2310      	movs	r3, #16
 80010aa:	001a      	movs	r2, r3
 80010ac:	2100      	movs	r1, #0
 80010ae:	f002 fde7 	bl	8003c80 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010b2:	003b      	movs	r3, r7
 80010b4:	0018      	movs	r0, r3
 80010b6:	2308      	movs	r3, #8
 80010b8:	001a      	movs	r2, r3
 80010ba:	2100      	movs	r1, #0
 80010bc:	f002 fde0 	bl	8003c80 <memset>

	//Configure timer 21
	htim21.Instance = TIM21;
 80010c0:	4b21      	ldr	r3, [pc, #132]	; (8001148 <MX_TIM21_Init+0xac>)
 80010c2:	4a22      	ldr	r2, [pc, #136]	; (800114c <MX_TIM21_Init+0xb0>)
 80010c4:	601a      	str	r2, [r3, #0]
	htim21.Init.Prescaler = 28; //32MHZ divided by 28. High resolution for microsecond-Delay-Function
 80010c6:	4b20      	ldr	r3, [pc, #128]	; (8001148 <MX_TIM21_Init+0xac>)
 80010c8:	221c      	movs	r2, #28
 80010ca:	605a      	str	r2, [r3, #4]
	htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010cc:	4b1e      	ldr	r3, [pc, #120]	; (8001148 <MX_TIM21_Init+0xac>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	609a      	str	r2, [r3, #8]
	htim21.Init.Period = 65535;
 80010d2:	4b1d      	ldr	r3, [pc, #116]	; (8001148 <MX_TIM21_Init+0xac>)
 80010d4:	4a1e      	ldr	r2, [pc, #120]	; (8001150 <MX_TIM21_Init+0xb4>)
 80010d6:	60da      	str	r2, [r3, #12]
	htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010d8:	4b1b      	ldr	r3, [pc, #108]	; (8001148 <MX_TIM21_Init+0xac>)
 80010da:	2200      	movs	r2, #0
 80010dc:	611a      	str	r2, [r3, #16]
	htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010de:	4b1a      	ldr	r3, [pc, #104]	; (8001148 <MX_TIM21_Init+0xac>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 80010e4:	4b18      	ldr	r3, [pc, #96]	; (8001148 <MX_TIM21_Init+0xac>)
 80010e6:	0018      	movs	r0, r3
 80010e8:	f001 fce0 	bl	8002aac <HAL_TIM_Base_Init>
 80010ec:	1e03      	subs	r3, r0, #0
 80010ee:	d003      	beq.n	80010f8 <MX_TIM21_Init+0x5c>
	{
		UT_Error_Handler("HAL_TIM_Base_Init failed!");
 80010f0:	4b18      	ldr	r3, [pc, #96]	; (8001154 <MX_TIM21_Init+0xb8>)
 80010f2:	0018      	movs	r0, r3
 80010f4:	f000 fa66 	bl	80015c4 <UT_Error_Handler>
	}	

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010f8:	2108      	movs	r1, #8
 80010fa:	187b      	adds	r3, r7, r1
 80010fc:	2280      	movs	r2, #128	; 0x80
 80010fe:	0152      	lsls	r2, r2, #5
 8001100:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 8001102:	187a      	adds	r2, r7, r1
 8001104:	4b10      	ldr	r3, [pc, #64]	; (8001148 <MX_TIM21_Init+0xac>)
 8001106:	0011      	movs	r1, r2
 8001108:	0018      	movs	r0, r3
 800110a:	f001 fe87 	bl	8002e1c <HAL_TIM_ConfigClockSource>
 800110e:	1e03      	subs	r3, r0, #0
 8001110:	d003      	beq.n	800111a <MX_TIM21_Init+0x7e>
	{
		UT_Error_Handler("HAL_TIM_ConfigClockSource failed!");
 8001112:	4b11      	ldr	r3, [pc, #68]	; (8001158 <MX_TIM21_Init+0xbc>)
 8001114:	0018      	movs	r0, r3
 8001116:	f000 fa55 	bl	80015c4 <UT_Error_Handler>
	}	

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800111a:	003b      	movs	r3, r7
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001120:	003b      	movs	r3, r7
 8001122:	2200      	movs	r2, #0
 8001124:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8001126:	003a      	movs	r2, r7
 8001128:	4b07      	ldr	r3, [pc, #28]	; (8001148 <MX_TIM21_Init+0xac>)
 800112a:	0011      	movs	r1, r2
 800112c:	0018      	movs	r0, r3
 800112e:	f002 f84d 	bl	80031cc <HAL_TIMEx_MasterConfigSynchronization>
 8001132:	1e03      	subs	r3, r0, #0
 8001134:	d003      	beq.n	800113e <MX_TIM21_Init+0xa2>
	{
		UT_Error_Handler("HAL_TIMEx_MasterConfigSynchronization failed!");
 8001136:	4b09      	ldr	r3, [pc, #36]	; (800115c <MX_TIM21_Init+0xc0>)
 8001138:	0018      	movs	r0, r3
 800113a:	f000 fa43 	bl	80015c4 <UT_Error_Handler>
	}
}
 800113e:	46c0      	nop			; (mov r8, r8)
 8001140:	46bd      	mov	sp, r7
 8001142:	b006      	add	sp, #24
 8001144:	bd80      	pop	{r7, pc}
 8001146:	46c0      	nop			; (mov r8, r8)
 8001148:	20000164 	.word	0x20000164
 800114c:	40010800 	.word	0x40010800
 8001150:	0000ffff 	.word	0x0000ffff
 8001154:	08004604 	.word	0x08004604
 8001158:	08004620 	.word	0x08004620
 800115c:	08004644 	.word	0x08004644

08001160 <Port_Init>:

static void Port_Init(void)
{
 8001160:	b590      	push	{r4, r7, lr}
 8001162:	b08b      	sub	sp, #44	; 0x2c
 8001164:	af00      	add	r7, sp, #0
	//Enable GPIO Ports Clock
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001166:	4b31      	ldr	r3, [pc, #196]	; (800122c <Port_Init+0xcc>)
 8001168:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800116a:	4b30      	ldr	r3, [pc, #192]	; (800122c <Port_Init+0xcc>)
 800116c:	2101      	movs	r1, #1
 800116e:	430a      	orrs	r2, r1
 8001170:	62da      	str	r2, [r3, #44]	; 0x2c
 8001172:	4b2e      	ldr	r3, [pc, #184]	; (800122c <Port_Init+0xcc>)
 8001174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001176:	2201      	movs	r2, #1
 8001178:	4013      	ands	r3, r2
 800117a:	613b      	str	r3, [r7, #16]
 800117c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800117e:	4b2b      	ldr	r3, [pc, #172]	; (800122c <Port_Init+0xcc>)
 8001180:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001182:	4b2a      	ldr	r3, [pc, #168]	; (800122c <Port_Init+0xcc>)
 8001184:	2102      	movs	r1, #2
 8001186:	430a      	orrs	r2, r1
 8001188:	62da      	str	r2, [r3, #44]	; 0x2c
 800118a:	4b28      	ldr	r3, [pc, #160]	; (800122c <Port_Init+0xcc>)
 800118c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800118e:	2202      	movs	r2, #2
 8001190:	4013      	ands	r3, r2
 8001192:	60fb      	str	r3, [r7, #12]
 8001194:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001196:	4b25      	ldr	r3, [pc, #148]	; (800122c <Port_Init+0xcc>)
 8001198:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800119a:	4b24      	ldr	r3, [pc, #144]	; (800122c <Port_Init+0xcc>)
 800119c:	2104      	movs	r1, #4
 800119e:	430a      	orrs	r2, r1
 80011a0:	62da      	str	r2, [r3, #44]	; 0x2c
 80011a2:	4b22      	ldr	r3, [pc, #136]	; (800122c <Port_Init+0xcc>)
 80011a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011a6:	2204      	movs	r2, #4
 80011a8:	4013      	ands	r3, r2
 80011aa:	60bb      	str	r3, [r7, #8]
 80011ac:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80011ae:	4b1f      	ldr	r3, [pc, #124]	; (800122c <Port_Init+0xcc>)
 80011b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011b2:	4b1e      	ldr	r3, [pc, #120]	; (800122c <Port_Init+0xcc>)
 80011b4:	2180      	movs	r1, #128	; 0x80
 80011b6:	430a      	orrs	r2, r1
 80011b8:	62da      	str	r2, [r3, #44]	; 0x2c
 80011ba:	4b1c      	ldr	r3, [pc, #112]	; (800122c <Port_Init+0xcc>)
 80011bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011be:	2280      	movs	r2, #128	; 0x80
 80011c0:	4013      	ands	r3, r2
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	687b      	ldr	r3, [r7, #4]

	//Create init struct
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c6:	2414      	movs	r4, #20
 80011c8:	193b      	adds	r3, r7, r4
 80011ca:	0018      	movs	r0, r3
 80011cc:	2314      	movs	r3, #20
 80011ce:	001a      	movs	r2, r3
 80011d0:	2100      	movs	r1, #0
 80011d2:	f002 fd55 	bl	8003c80 <memset>

	//Initialize all Output-Pins of Port A
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 80011d6:	193b      	adds	r3, r7, r4
 80011d8:	2220      	movs	r2, #32
 80011da:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011dc:	193b      	adds	r3, r7, r4
 80011de:	2201      	movs	r2, #1
 80011e0:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e2:	193b      	adds	r3, r7, r4
 80011e4:	2200      	movs	r2, #0
 80011e6:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80011e8:	193b      	adds	r3, r7, r4
 80011ea:	2201      	movs	r2, #1
 80011ec:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ee:	193a      	adds	r2, r7, r4
 80011f0:	23a0      	movs	r3, #160	; 0xa0
 80011f2:	05db      	lsls	r3, r3, #23
 80011f4:	0011      	movs	r1, r2
 80011f6:	0018      	movs	r0, r3
 80011f8:	f000 fbbe 	bl	8001978 <HAL_GPIO_Init>

	//Initialize all Output-Pins of Port C
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80011fc:	0021      	movs	r1, r4
 80011fe:	187b      	adds	r3, r7, r1
 8001200:	2280      	movs	r2, #128	; 0x80
 8001202:	0192      	lsls	r2, r2, #6
 8001204:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001206:	187b      	adds	r3, r7, r1
 8001208:	2200      	movs	r2, #0
 800120a:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120c:	187b      	adds	r3, r7, r1
 800120e:	2200      	movs	r2, #0
 8001210:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001212:	187b      	adds	r3, r7, r1
 8001214:	2200      	movs	r2, #0
 8001216:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001218:	187b      	adds	r3, r7, r1
 800121a:	4a05      	ldr	r2, [pc, #20]	; (8001230 <Port_Init+0xd0>)
 800121c:	0019      	movs	r1, r3
 800121e:	0010      	movs	r0, r2
 8001220:	f000 fbaa 	bl	8001978 <HAL_GPIO_Init>
}
 8001224:	46c0      	nop			; (mov r8, r8)
 8001226:	46bd      	mov	sp, r7
 8001228:	b00b      	add	sp, #44	; 0x2c
 800122a:	bd90      	pop	{r4, r7, pc}
 800122c:	40021000 	.word	0x40021000
 8001230:	50000800 	.word	0x50000800

08001234 <HAL_TIM_PeriodElapsedCallback>:

//Timed interupt callback function
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{	
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
	//Toggle Onboard-LED (1 sec. on and 1 sec. off)
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800123c:	23a0      	movs	r3, #160	; 0xa0
 800123e:	05db      	lsls	r3, r3, #23
 8001240:	2120      	movs	r1, #32
 8001242:	0018      	movs	r0, r3
 8001244:	f000 fd50 	bl	8001ce8 <HAL_GPIO_TogglePin>
}
 8001248:	46c0      	nop			; (mov r8, r8)
 800124a:	46bd      	mov	sp, r7
 800124c:	b002      	add	sp, #8
 800124e:	bd80      	pop	{r7, pc}

08001250 <main>:

int main(void)
{		
 8001250:	b5b0      	push	{r4, r5, r7, lr}
 8001252:	b08e      	sub	sp, #56	; 0x38
 8001254:	af02      	add	r7, sp, #8
	//Init stuff
	HAL_Init();
 8001256:	f000 fa1d 	bl	8001694 <HAL_Init>
	SystemClock_Config();
 800125a:	f7ff fe07 	bl	8000e6c <SystemClock_Config>
	Port_Init();
 800125e:	f7ff ff7f 	bl	8001160 <Port_Init>
	MX_TIM2_Init();
 8001262:	f7ff feb5 	bl	8000fd0 <MX_TIM2_Init>
	HAL_TIM_Base_Start_IT(&htim2);	
 8001266:	4b2d      	ldr	r3, [pc, #180]	; (800131c <main+0xcc>)
 8001268:	0018      	movs	r0, r3
 800126a:	f001 fca3 	bl	8002bb4 <HAL_TIM_Base_Start_IT>
	MX_USART2_UART_Init();
 800126e:	f7ff fe7b 	bl	8000f68 <MX_USART2_UART_Init>
	MX_TIM21_Init();
 8001272:	f7ff ff13 	bl	800109c <MX_TIM21_Init>
	HAL_TIM_Base_Start(&htim21);
 8001276:	4b2a      	ldr	r3, [pc, #168]	; (8001320 <main+0xd0>)
 8001278:	0018      	movs	r0, r3
 800127a:	f001 fc57 	bl	8002b2c <HAL_TIM_Base_Start>

	//LCD stuff
	LCD_Init();
 800127e:	f7ff fcbf 	bl	8000c00 <LCD_Init>
	LCD_Set8BitMode();
 8001282:	f7ff fd17 	bl	8000cb4 <LCD_Set8BitMode>
	LCD_ClearDisplay();
 8001286:	f7ff fd3a 	bl	8000cfe <LCD_ClearDisplay>
	LCD_ReturnHome();
 800128a:	f7ff fd5d 	bl	8000d48 <LCD_ReturnHome>
	LCD_TurnDisplayOn();
 800128e:	f7ff fd80 	bl	8000d92 <LCD_TurnDisplayOn>
	LCD_printf("Value = %d", 9999);
 8001292:	4a24      	ldr	r2, [pc, #144]	; (8001324 <main+0xd4>)
 8001294:	4b24      	ldr	r3, [pc, #144]	; (8001328 <main+0xd8>)
 8001296:	0011      	movs	r1, r2
 8001298:	0018      	movs	r0, r3
 800129a:	f7ff fdbf 	bl	8000e1c <LCD_printf>
	
	HAL_Delay(2000);
 800129e:	23fa      	movs	r3, #250	; 0xfa
 80012a0:	00db      	lsls	r3, r3, #3
 80012a2:	0018      	movs	r0, r3
 80012a4:	f000 fa66 	bl	8001774 <HAL_Delay>

	int8_t response = 0;
 80012a8:	232f      	movs	r3, #47	; 0x2f
 80012aa:	18fb      	adds	r3, r7, r3
 80012ac:	2200      	movs	r2, #0
 80012ae:	701a      	strb	r2, [r3, #0]
	uint8_t h1[8], h2[8], t1[8], t2[8], cS[8];

	while (1)
	{				
		//Reading DHT
		DHT22_StartTransmission();
 80012b0:	f7ff f9b3 	bl	800061a <DHT22_StartTransmission>
		response = DHT22_CheckResponse();	 
 80012b4:	252f      	movs	r5, #47	; 0x2f
 80012b6:	197c      	adds	r4, r7, r5
 80012b8:	f7ff f9c7 	bl	800064a <DHT22_CheckResponse>
 80012bc:	0003      	movs	r3, r0
 80012be:	7023      	strb	r3, [r4, #0]

		if(response == 0)
 80012c0:	197b      	adds	r3, r7, r5
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	b25b      	sxtb	r3, r3
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d104      	bne.n	80012d4 <main+0x84>
		{
			UT_printf("\n\rSensor war nicht low nach 50us!\n\r");
 80012ca:	4b18      	ldr	r3, [pc, #96]	; (800132c <main+0xdc>)
 80012cc:	0018      	movs	r0, r3
 80012ce:	f000 f95b 	bl	8001588 <UT_printf>
 80012d2:	e01d      	b.n	8001310 <main+0xc0>
		}
		else if(response == 1)
 80012d4:	232f      	movs	r3, #47	; 0x2f
 80012d6:	18fb      	adds	r3, r7, r3
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	b25b      	sxtb	r3, r3
 80012dc:	2b01      	cmp	r3, #1
 80012de:	d10d      	bne.n	80012fc <main+0xac>
		{			
			DHT22_ReadDataToBuffersDebug(h1, h2, t1, t2, cS);			
 80012e0:	230c      	movs	r3, #12
 80012e2:	18fc      	adds	r4, r7, r3
 80012e4:	2314      	movs	r3, #20
 80012e6:	18fa      	adds	r2, r7, r3
 80012e8:	231c      	movs	r3, #28
 80012ea:	18f9      	adds	r1, r7, r3
 80012ec:	2324      	movs	r3, #36	; 0x24
 80012ee:	18f8      	adds	r0, r7, r3
 80012f0:	1d3b      	adds	r3, r7, #4
 80012f2:	9300      	str	r3, [sp, #0]
 80012f4:	0023      	movs	r3, r4
 80012f6:	f7ff fa21 	bl	800073c <DHT22_ReadDataToBuffersDebug>
 80012fa:	e009      	b.n	8001310 <main+0xc0>
		}			
		else if(response == -1)
 80012fc:	232f      	movs	r3, #47	; 0x2f
 80012fe:	18fb      	adds	r3, r7, r3
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	b25b      	sxtb	r3, r3
 8001304:	3301      	adds	r3, #1
 8001306:	d103      	bne.n	8001310 <main+0xc0>
		{
			UT_printf("\n\rSensor war nicht high nach 100us!\n\r");
 8001308:	4b09      	ldr	r3, [pc, #36]	; (8001330 <main+0xe0>)
 800130a:	0018      	movs	r0, r3
 800130c:	f000 f93c 	bl	8001588 <UT_printf>
		}		
		
		HAL_Delay(4000);
 8001310:	23fa      	movs	r3, #250	; 0xfa
 8001312:	011b      	lsls	r3, r3, #4
 8001314:	0018      	movs	r0, r3
 8001316:	f000 fa2d 	bl	8001774 <HAL_Delay>
		DHT22_StartTransmission();
 800131a:	e7c9      	b.n	80012b0 <main+0x60>
 800131c:	200000a0 	.word	0x200000a0
 8001320:	20000164 	.word	0x20000164
 8001324:	0000270f 	.word	0x0000270f
 8001328:	08004674 	.word	0x08004674
 800132c:	08004680 	.word	0x08004680
 8001330:	080046a4 	.word	0x080046a4

08001334 <HAL_MspInit>:
#include "main.h"

void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);

void HAL_MspInit(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001338:	4b07      	ldr	r3, [pc, #28]	; (8001358 <HAL_MspInit+0x24>)
 800133a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800133c:	4b06      	ldr	r3, [pc, #24]	; (8001358 <HAL_MspInit+0x24>)
 800133e:	2101      	movs	r1, #1
 8001340:	430a      	orrs	r2, r1
 8001342:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001344:	4b04      	ldr	r3, [pc, #16]	; (8001358 <HAL_MspInit+0x24>)
 8001346:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001348:	4b03      	ldr	r3, [pc, #12]	; (8001358 <HAL_MspInit+0x24>)
 800134a:	2180      	movs	r1, #128	; 0x80
 800134c:	0549      	lsls	r1, r1, #21
 800134e:	430a      	orrs	r2, r1
 8001350:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001352:	46c0      	nop			; (mov r8, r8)
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	40021000 	.word	0x40021000

0800135c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681a      	ldr	r2, [r3, #0]
 8001368:	2380      	movs	r3, #128	; 0x80
 800136a:	05db      	lsls	r3, r3, #23
 800136c:	429a      	cmp	r2, r3
 800136e:	d10e      	bne.n	800138e <HAL_TIM_Base_MspInit+0x32>
  {
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001370:	4b0e      	ldr	r3, [pc, #56]	; (80013ac <HAL_TIM_Base_MspInit+0x50>)
 8001372:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001374:	4b0d      	ldr	r3, [pc, #52]	; (80013ac <HAL_TIM_Base_MspInit+0x50>)
 8001376:	2101      	movs	r1, #1
 8001378:	430a      	orrs	r2, r1
 800137a:	639a      	str	r2, [r3, #56]	; 0x38

    //TIM2 interrupt Init
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800137c:	2200      	movs	r2, #0
 800137e:	2100      	movs	r1, #0
 8001380:	200f      	movs	r0, #15
 8001382:	f000 fac7 	bl	8001914 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001386:	200f      	movs	r0, #15
 8001388:	f000 fad9 	bl	800193e <HAL_NVIC_EnableIRQ>
  else if(htim_base->Instance==TIM21)
  {
    //Peripheral clock enable
    __HAL_RCC_TIM21_CLK_ENABLE();
  }
}
 800138c:	e00a      	b.n	80013a4 <HAL_TIM_Base_MspInit+0x48>
  else if(htim_base->Instance==TIM21)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a07      	ldr	r2, [pc, #28]	; (80013b0 <HAL_TIM_Base_MspInit+0x54>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d105      	bne.n	80013a4 <HAL_TIM_Base_MspInit+0x48>
    __HAL_RCC_TIM21_CLK_ENABLE();
 8001398:	4b04      	ldr	r3, [pc, #16]	; (80013ac <HAL_TIM_Base_MspInit+0x50>)
 800139a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800139c:	4b03      	ldr	r3, [pc, #12]	; (80013ac <HAL_TIM_Base_MspInit+0x50>)
 800139e:	2104      	movs	r1, #4
 80013a0:	430a      	orrs	r2, r1
 80013a2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80013a4:	46c0      	nop			; (mov r8, r8)
 80013a6:	46bd      	mov	sp, r7
 80013a8:	b002      	add	sp, #8
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40021000 	.word	0x40021000
 80013b0:	40010800 	.word	0x40010800

080013b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013b4:	b590      	push	{r4, r7, lr}
 80013b6:	b089      	sub	sp, #36	; 0x24
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013bc:	240c      	movs	r4, #12
 80013be:	193b      	adds	r3, r7, r4
 80013c0:	0018      	movs	r0, r3
 80013c2:	2314      	movs	r3, #20
 80013c4:	001a      	movs	r2, r3
 80013c6:	2100      	movs	r1, #0
 80013c8:	f002 fc5a 	bl	8003c80 <memset>
  if(htim->Instance==TIM2)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	2380      	movs	r3, #128	; 0x80
 80013d2:	05db      	lsls	r3, r3, #23
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d123      	bne.n	8001420 <HAL_TIM_MspPostInit+0x6c>
  {
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d8:	4b13      	ldr	r3, [pc, #76]	; (8001428 <HAL_TIM_MspPostInit+0x74>)
 80013da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013dc:	4b12      	ldr	r3, [pc, #72]	; (8001428 <HAL_TIM_MspPostInit+0x74>)
 80013de:	2101      	movs	r1, #1
 80013e0:	430a      	orrs	r2, r1
 80013e2:	62da      	str	r2, [r3, #44]	; 0x2c
 80013e4:	4b10      	ldr	r3, [pc, #64]	; (8001428 <HAL_TIM_MspPostInit+0x74>)
 80013e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013e8:	2201      	movs	r2, #1
 80013ea:	4013      	ands	r3, r2
 80013ec:	60bb      	str	r3, [r7, #8]
 80013ee:	68bb      	ldr	r3, [r7, #8]

    //TIM2 GPIO Configuration - PA15 ------> TIM2_CH1
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80013f0:	193b      	adds	r3, r7, r4
 80013f2:	2280      	movs	r2, #128	; 0x80
 80013f4:	0212      	lsls	r2, r2, #8
 80013f6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f8:	0021      	movs	r1, r4
 80013fa:	187b      	adds	r3, r7, r1
 80013fc:	2202      	movs	r2, #2
 80013fe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001400:	187b      	adds	r3, r7, r1
 8001402:	2200      	movs	r2, #0
 8001404:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001406:	187b      	adds	r3, r7, r1
 8001408:	2200      	movs	r2, #0
 800140a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 800140c:	187b      	adds	r3, r7, r1
 800140e:	2205      	movs	r2, #5
 8001410:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001412:	187a      	adds	r2, r7, r1
 8001414:	23a0      	movs	r3, #160	; 0xa0
 8001416:	05db      	lsls	r3, r3, #23
 8001418:	0011      	movs	r1, r2
 800141a:	0018      	movs	r0, r3
 800141c:	f000 faac 	bl	8001978 <HAL_GPIO_Init>
  }
}
 8001420:	46c0      	nop			; (mov r8, r8)
 8001422:	46bd      	mov	sp, r7
 8001424:	b009      	add	sp, #36	; 0x24
 8001426:	bd90      	pop	{r4, r7, pc}
 8001428:	40021000 	.word	0x40021000

0800142c <HAL_UART_MspInit>:
    __HAL_RCC_TIM21_CLK_DISABLE();
  }
}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800142c:	b590      	push	{r4, r7, lr}
 800142e:	b089      	sub	sp, #36	; 0x24
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001434:	240c      	movs	r4, #12
 8001436:	193b      	adds	r3, r7, r4
 8001438:	0018      	movs	r0, r3
 800143a:	2314      	movs	r3, #20
 800143c:	001a      	movs	r2, r3
 800143e:	2100      	movs	r1, #0
 8001440:	f002 fc1e 	bl	8003c80 <memset>
  if(huart->Instance==USART2)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a12      	ldr	r2, [pc, #72]	; (8001494 <HAL_UART_MspInit+0x68>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d11d      	bne.n	800148a <HAL_UART_MspInit+0x5e>
  {
    __HAL_RCC_USART2_CLK_ENABLE();
 800144e:	4b12      	ldr	r3, [pc, #72]	; (8001498 <HAL_UART_MspInit+0x6c>)
 8001450:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001452:	4b11      	ldr	r3, [pc, #68]	; (8001498 <HAL_UART_MspInit+0x6c>)
 8001454:	2180      	movs	r1, #128	; 0x80
 8001456:	0289      	lsls	r1, r1, #10
 8001458:	430a      	orrs	r2, r1
 800145a:	639a      	str	r2, [r3, #56]	; 0x38

    //USART2 GPIO Configuration
    //PA2     ------> USART2_TX
    //PA3     ------> USART2_RX
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800145c:	0021      	movs	r1, r4
 800145e:	187b      	adds	r3, r7, r1
 8001460:	220c      	movs	r2, #12
 8001462:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001464:	187b      	adds	r3, r7, r1
 8001466:	2202      	movs	r2, #2
 8001468:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	187b      	adds	r3, r7, r1
 800146c:	2200      	movs	r2, #0
 800146e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001470:	187b      	adds	r3, r7, r1
 8001472:	2203      	movs	r2, #3
 8001474:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001476:	187b      	adds	r3, r7, r1
 8001478:	2204      	movs	r2, #4
 800147a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800147c:	187a      	adds	r2, r7, r1
 800147e:	23a0      	movs	r3, #160	; 0xa0
 8001480:	05db      	lsls	r3, r3, #23
 8001482:	0011      	movs	r1, r2
 8001484:	0018      	movs	r0, r3
 8001486:	f000 fa77 	bl	8001978 <HAL_GPIO_Init>
  }
}
 800148a:	46c0      	nop			; (mov r8, r8)
 800148c:	46bd      	mov	sp, r7
 800148e:	b009      	add	sp, #36	; 0x24
 8001490:	bd90      	pop	{r4, r7, pc}
 8001492:	46c0      	nop			; (mov r8, r8)
 8001494:	40004400 	.word	0x40004400
 8001498:	40021000 	.word	0x40021000

0800149c <NMI_Handler>:
#include "stm32l0xx_it.h"

extern TIM_HandleTypeDef htim2;

void NMI_Handler(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  while (1)
 80014a0:	e7fe      	b.n	80014a0 <NMI_Handler+0x4>

080014a2 <HardFault_Handler>:

  }
}

void HardFault_Handler(void)
{
 80014a2:	b580      	push	{r7, lr}
 80014a4:	af00      	add	r7, sp, #0
  while (1)
 80014a6:	e7fe      	b.n	80014a6 <HardFault_Handler+0x4>

080014a8 <SVC_Handler>:

  }
}

void SVC_Handler(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0

}
 80014ac:	46c0      	nop			; (mov r8, r8)
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}

080014b2 <PendSV_Handler>:


void PendSV_Handler(void)
{
 80014b2:	b580      	push	{r7, lr}
 80014b4:	af00      	add	r7, sp, #0

}
 80014b6:	46c0      	nop			; (mov r8, r8)
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <SysTick_Handler>:

void SysTick_Handler(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  HAL_IncTick();
 80014c0:	f000 f93c 	bl	800173c <HAL_IncTick>
}
 80014c4:	46c0      	nop			; (mov r8, r8)
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
	...

080014cc <TIM2_IRQHandler>:
/* For the available peripheral interrupt handler names,                      */
/* please refer to the startup file (startup_stm32l0xx.s).                    */
/******************************************************************************/

void TIM2_IRQHandler(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim2);
 80014d0:	4b03      	ldr	r3, [pc, #12]	; (80014e0 <TIM2_IRQHandler+0x14>)
 80014d2:	0018      	movs	r0, r3
 80014d4:	f001 fbba 	bl	8002c4c <HAL_TIM_IRQHandler>
 80014d8:	46c0      	nop			; (mov r8, r8)
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	46c0      	nop			; (mov r8, r8)
 80014e0:	200000a0 	.word	0x200000a0

080014e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b086      	sub	sp, #24
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014ec:	4a14      	ldr	r2, [pc, #80]	; (8001540 <_sbrk+0x5c>)
 80014ee:	4b15      	ldr	r3, [pc, #84]	; (8001544 <_sbrk+0x60>)
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014f8:	4b13      	ldr	r3, [pc, #76]	; (8001548 <_sbrk+0x64>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d102      	bne.n	8001506 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001500:	4b11      	ldr	r3, [pc, #68]	; (8001548 <_sbrk+0x64>)
 8001502:	4a12      	ldr	r2, [pc, #72]	; (800154c <_sbrk+0x68>)
 8001504:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001506:	4b10      	ldr	r3, [pc, #64]	; (8001548 <_sbrk+0x64>)
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	18d3      	adds	r3, r2, r3
 800150e:	693a      	ldr	r2, [r7, #16]
 8001510:	429a      	cmp	r2, r3
 8001512:	d207      	bcs.n	8001524 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001514:	f002 fb8a 	bl	8003c2c <__errno>
 8001518:	0003      	movs	r3, r0
 800151a:	220c      	movs	r2, #12
 800151c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800151e:	2301      	movs	r3, #1
 8001520:	425b      	negs	r3, r3
 8001522:	e009      	b.n	8001538 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001524:	4b08      	ldr	r3, [pc, #32]	; (8001548 <_sbrk+0x64>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800152a:	4b07      	ldr	r3, [pc, #28]	; (8001548 <_sbrk+0x64>)
 800152c:	681a      	ldr	r2, [r3, #0]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	18d2      	adds	r2, r2, r3
 8001532:	4b05      	ldr	r3, [pc, #20]	; (8001548 <_sbrk+0x64>)
 8001534:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001536:	68fb      	ldr	r3, [r7, #12]
}
 8001538:	0018      	movs	r0, r3
 800153a:	46bd      	mov	sp, r7
 800153c:	b006      	add	sp, #24
 800153e:	bd80      	pop	{r7, pc}
 8001540:	20005000 	.word	0x20005000
 8001544:	00000400 	.word	0x00000400
 8001548:	20000094 	.word	0x20000094
 800154c:	200001b8 	.word	0x200001b8

08001550 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001554:	46c0      	nop			; (mov r8, r8)
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
	...

0800155c <send_to_UART>:
#include "utility.h"

void send_to_UART(char* msg)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	0018      	movs	r0, r3
 8001568:	f7fe fdce 	bl	8000108 <strlen>
 800156c:	0003      	movs	r3, r0
 800156e:	b29a      	uxth	r2, r3
 8001570:	2301      	movs	r3, #1
 8001572:	425b      	negs	r3, r3
 8001574:	6879      	ldr	r1, [r7, #4]
 8001576:	4803      	ldr	r0, [pc, #12]	; (8001584 <send_to_UART+0x28>)
 8001578:	f001 fed4 	bl	8003324 <HAL_UART_Transmit>
}
 800157c:	46c0      	nop			; (mov r8, r8)
 800157e:	46bd      	mov	sp, r7
 8001580:	b002      	add	sp, #8
 8001582:	bd80      	pop	{r7, pc}
 8001584:	200000e0 	.word	0x200000e0

08001588 <UT_printf>:

void UT_printf(const char* format, ...)
{
 8001588:	b40f      	push	{r0, r1, r2, r3}
 800158a:	b580      	push	{r7, lr}
 800158c:	b08a      	sub	sp, #40	; 0x28
 800158e:	af00      	add	r7, sp, #0
	va_list args;
	char buffer[32];	
	memset(buffer, 0, 32);
 8001590:	1d3b      	adds	r3, r7, #4
 8001592:	2220      	movs	r2, #32
 8001594:	2100      	movs	r1, #0
 8001596:	0018      	movs	r0, r3
 8001598:	f002 fb72 	bl	8003c80 <memset>

	va_start(args, format);	
 800159c:	2334      	movs	r3, #52	; 0x34
 800159e:	18fb      	adds	r3, r7, r3
 80015a0:	627b      	str	r3, [r7, #36]	; 0x24
	vsprintf(buffer, format, args);
 80015a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80015a6:	1d3b      	adds	r3, r7, #4
 80015a8:	0018      	movs	r0, r3
 80015aa:	f002 fb87 	bl	8003cbc <vsiprintf>
	send_to_UART(buffer);
 80015ae:	1d3b      	adds	r3, r7, #4
 80015b0:	0018      	movs	r0, r3
 80015b2:	f7ff ffd3 	bl	800155c <send_to_UART>
	va_end(args);
}
 80015b6:	46c0      	nop			; (mov r8, r8)
 80015b8:	46bd      	mov	sp, r7
 80015ba:	b00a      	add	sp, #40	; 0x28
 80015bc:	bc80      	pop	{r7}
 80015be:	bc08      	pop	{r3}
 80015c0:	b004      	add	sp, #16
 80015c2:	4718      	bx	r3

080015c4 <UT_Error_Handler>:

void UT_Error_Handler(char* err_msg)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015cc:	b672      	cpsid	i
}
 80015ce:	46c0      	nop			; (mov r8, r8)
    __disable_irq();
    while (1)
	{
    	send_to_UART(err_msg);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	0018      	movs	r0, r3
 80015d4:	f7ff ffc2 	bl	800155c <send_to_UART>
 80015d8:	e7fa      	b.n	80015d0 <UT_Error_Handler+0xc>
	...

080015dc <UT_Delay_MicroSeconds>:
	}
}

void UT_Delay_MicroSeconds(uint16_t uSec)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	0002      	movs	r2, r0
 80015e4:	1dbb      	adds	r3, r7, #6
 80015e6:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim21, 0);
 80015e8:	4b08      	ldr	r3, [pc, #32]	; (800160c <UT_Delay_MicroSeconds+0x30>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2200      	movs	r2, #0
 80015ee:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim21) < uSec);
 80015f0:	46c0      	nop			; (mov r8, r8)
 80015f2:	4b06      	ldr	r3, [pc, #24]	; (800160c <UT_Delay_MicroSeconds+0x30>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015f8:	1dbb      	adds	r3, r7, #6
 80015fa:	881b      	ldrh	r3, [r3, #0]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d3f8      	bcc.n	80015f2 <UT_Delay_MicroSeconds+0x16>
 8001600:	46c0      	nop			; (mov r8, r8)
 8001602:	46c0      	nop			; (mov r8, r8)
 8001604:	46bd      	mov	sp, r7
 8001606:	b002      	add	sp, #8
 8001608:	bd80      	pop	{r7, pc}
 800160a:	46c0      	nop			; (mov r8, r8)
 800160c:	20000164 	.word	0x20000164

08001610 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001610:	4813      	ldr	r0, [pc, #76]	; (8001660 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001612:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8001614:	4813      	ldr	r0, [pc, #76]	; (8001664 <LoopForever+0x6>)
    LDR R1, [R0]
 8001616:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8001618:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800161a:	4a13      	ldr	r2, [pc, #76]	; (8001668 <LoopForever+0xa>)
    CMP R1, R2
 800161c:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800161e:	d105      	bne.n	800162c <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8001620:	4812      	ldr	r0, [pc, #72]	; (800166c <LoopForever+0xe>)
    LDR R1,=0x00000001
 8001622:	4913      	ldr	r1, [pc, #76]	; (8001670 <LoopForever+0x12>)
    STR R1, [R0]
 8001624:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8001626:	4813      	ldr	r0, [pc, #76]	; (8001674 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8001628:	4913      	ldr	r1, [pc, #76]	; (8001678 <LoopForever+0x1a>)
    STR R1, [R0]
 800162a:	6001      	str	r1, [r0, #0]

0800162c <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800162c:	4813      	ldr	r0, [pc, #76]	; (800167c <LoopForever+0x1e>)
  ldr r1, =_edata
 800162e:	4914      	ldr	r1, [pc, #80]	; (8001680 <LoopForever+0x22>)
  ldr r2, =_sidata
 8001630:	4a14      	ldr	r2, [pc, #80]	; (8001684 <LoopForever+0x26>)
  movs r3, #0
 8001632:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001634:	e002      	b.n	800163c <LoopCopyDataInit>

08001636 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001636:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001638:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800163a:	3304      	adds	r3, #4

0800163c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800163c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800163e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001640:	d3f9      	bcc.n	8001636 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001642:	4a11      	ldr	r2, [pc, #68]	; (8001688 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001644:	4c11      	ldr	r4, [pc, #68]	; (800168c <LoopForever+0x2e>)
  movs r3, #0
 8001646:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001648:	e001      	b.n	800164e <LoopFillZerobss>

0800164a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800164a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800164c:	3204      	adds	r2, #4

0800164e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800164e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001650:	d3fb      	bcc.n	800164a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001652:	f7ff ff7d 	bl	8001550 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001656:	f002 faef 	bl	8003c38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800165a:	f7ff fdf9 	bl	8001250 <main>

0800165e <LoopForever>:

LoopForever:
    b LoopForever
 800165e:	e7fe      	b.n	800165e <LoopForever>
   ldr   r0, =_estack
 8001660:	20005000 	.word	0x20005000
    LDR R0,=0x00000004
 8001664:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8001668:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 800166c:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8001670:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8001674:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8001678:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 800167c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001680:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001684:	0800477c 	.word	0x0800477c
  ldr r2, =_sbss
 8001688:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800168c:	200001b8 	.word	0x200001b8

08001690 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001690:	e7fe      	b.n	8001690 <ADC1_IRQHandler>
	...

08001694 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800169a:	1dfb      	adds	r3, r7, #7
 800169c:	2200      	movs	r2, #0
 800169e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80016a0:	4b0b      	ldr	r3, [pc, #44]	; (80016d0 <HAL_Init+0x3c>)
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	4b0a      	ldr	r3, [pc, #40]	; (80016d0 <HAL_Init+0x3c>)
 80016a6:	2140      	movs	r1, #64	; 0x40
 80016a8:	430a      	orrs	r2, r1
 80016aa:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016ac:	2000      	movs	r0, #0
 80016ae:	f000 f811 	bl	80016d4 <HAL_InitTick>
 80016b2:	1e03      	subs	r3, r0, #0
 80016b4:	d003      	beq.n	80016be <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80016b6:	1dfb      	adds	r3, r7, #7
 80016b8:	2201      	movs	r2, #1
 80016ba:	701a      	strb	r2, [r3, #0]
 80016bc:	e001      	b.n	80016c2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80016be:	f7ff fe39 	bl	8001334 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80016c2:	1dfb      	adds	r3, r7, #7
 80016c4:	781b      	ldrb	r3, [r3, #0]
}
 80016c6:	0018      	movs	r0, r3
 80016c8:	46bd      	mov	sp, r7
 80016ca:	b002      	add	sp, #8
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	46c0      	nop			; (mov r8, r8)
 80016d0:	40022000 	.word	0x40022000

080016d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016d4:	b590      	push	{r4, r7, lr}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016dc:	4b14      	ldr	r3, [pc, #80]	; (8001730 <HAL_InitTick+0x5c>)
 80016de:	681c      	ldr	r4, [r3, #0]
 80016e0:	4b14      	ldr	r3, [pc, #80]	; (8001734 <HAL_InitTick+0x60>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	0019      	movs	r1, r3
 80016e6:	23fa      	movs	r3, #250	; 0xfa
 80016e8:	0098      	lsls	r0, r3, #2
 80016ea:	f7fe fd1f 	bl	800012c <__udivsi3>
 80016ee:	0003      	movs	r3, r0
 80016f0:	0019      	movs	r1, r3
 80016f2:	0020      	movs	r0, r4
 80016f4:	f7fe fd1a 	bl	800012c <__udivsi3>
 80016f8:	0003      	movs	r3, r0
 80016fa:	0018      	movs	r0, r3
 80016fc:	f000 f92f 	bl	800195e <HAL_SYSTICK_Config>
 8001700:	1e03      	subs	r3, r0, #0
 8001702:	d001      	beq.n	8001708 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e00f      	b.n	8001728 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2b03      	cmp	r3, #3
 800170c:	d80b      	bhi.n	8001726 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800170e:	6879      	ldr	r1, [r7, #4]
 8001710:	2301      	movs	r3, #1
 8001712:	425b      	negs	r3, r3
 8001714:	2200      	movs	r2, #0
 8001716:	0018      	movs	r0, r3
 8001718:	f000 f8fc 	bl	8001914 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800171c:	4b06      	ldr	r3, [pc, #24]	; (8001738 <HAL_InitTick+0x64>)
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001722:	2300      	movs	r3, #0
 8001724:	e000      	b.n	8001728 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
}
 8001728:	0018      	movs	r0, r3
 800172a:	46bd      	mov	sp, r7
 800172c:	b003      	add	sp, #12
 800172e:	bd90      	pop	{r4, r7, pc}
 8001730:	20000000 	.word	0x20000000
 8001734:	20000008 	.word	0x20000008
 8001738:	20000004 	.word	0x20000004

0800173c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001740:	4b05      	ldr	r3, [pc, #20]	; (8001758 <HAL_IncTick+0x1c>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	001a      	movs	r2, r3
 8001746:	4b05      	ldr	r3, [pc, #20]	; (800175c <HAL_IncTick+0x20>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	18d2      	adds	r2, r2, r3
 800174c:	4b03      	ldr	r3, [pc, #12]	; (800175c <HAL_IncTick+0x20>)
 800174e:	601a      	str	r2, [r3, #0]
}
 8001750:	46c0      	nop			; (mov r8, r8)
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	46c0      	nop			; (mov r8, r8)
 8001758:	20000008 	.word	0x20000008
 800175c:	200001a4 	.word	0x200001a4

08001760 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  return uwTick;
 8001764:	4b02      	ldr	r3, [pc, #8]	; (8001770 <HAL_GetTick+0x10>)
 8001766:	681b      	ldr	r3, [r3, #0]
}
 8001768:	0018      	movs	r0, r3
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	46c0      	nop			; (mov r8, r8)
 8001770:	200001a4 	.word	0x200001a4

08001774 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800177c:	f7ff fff0 	bl	8001760 <HAL_GetTick>
 8001780:	0003      	movs	r3, r0
 8001782:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	3301      	adds	r3, #1
 800178c:	d005      	beq.n	800179a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800178e:	4b0a      	ldr	r3, [pc, #40]	; (80017b8 <HAL_Delay+0x44>)
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	001a      	movs	r2, r3
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	189b      	adds	r3, r3, r2
 8001798:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800179a:	46c0      	nop			; (mov r8, r8)
 800179c:	f7ff ffe0 	bl	8001760 <HAL_GetTick>
 80017a0:	0002      	movs	r2, r0
 80017a2:	68bb      	ldr	r3, [r7, #8]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	68fa      	ldr	r2, [r7, #12]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d8f7      	bhi.n	800179c <HAL_Delay+0x28>
  {
  }
}
 80017ac:	46c0      	nop			; (mov r8, r8)
 80017ae:	46c0      	nop			; (mov r8, r8)
 80017b0:	46bd      	mov	sp, r7
 80017b2:	b004      	add	sp, #16
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	46c0      	nop			; (mov r8, r8)
 80017b8:	20000008 	.word	0x20000008

080017bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	0002      	movs	r2, r0
 80017c4:	1dfb      	adds	r3, r7, #7
 80017c6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80017c8:	1dfb      	adds	r3, r7, #7
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	2b7f      	cmp	r3, #127	; 0x7f
 80017ce:	d809      	bhi.n	80017e4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017d0:	1dfb      	adds	r3, r7, #7
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	001a      	movs	r2, r3
 80017d6:	231f      	movs	r3, #31
 80017d8:	401a      	ands	r2, r3
 80017da:	4b04      	ldr	r3, [pc, #16]	; (80017ec <__NVIC_EnableIRQ+0x30>)
 80017dc:	2101      	movs	r1, #1
 80017de:	4091      	lsls	r1, r2
 80017e0:	000a      	movs	r2, r1
 80017e2:	601a      	str	r2, [r3, #0]
  }
}
 80017e4:	46c0      	nop			; (mov r8, r8)
 80017e6:	46bd      	mov	sp, r7
 80017e8:	b002      	add	sp, #8
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	e000e100 	.word	0xe000e100

080017f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017f0:	b590      	push	{r4, r7, lr}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	0002      	movs	r2, r0
 80017f8:	6039      	str	r1, [r7, #0]
 80017fa:	1dfb      	adds	r3, r7, #7
 80017fc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80017fe:	1dfb      	adds	r3, r7, #7
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	2b7f      	cmp	r3, #127	; 0x7f
 8001804:	d828      	bhi.n	8001858 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001806:	4a2f      	ldr	r2, [pc, #188]	; (80018c4 <__NVIC_SetPriority+0xd4>)
 8001808:	1dfb      	adds	r3, r7, #7
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	b25b      	sxtb	r3, r3
 800180e:	089b      	lsrs	r3, r3, #2
 8001810:	33c0      	adds	r3, #192	; 0xc0
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	589b      	ldr	r3, [r3, r2]
 8001816:	1dfa      	adds	r2, r7, #7
 8001818:	7812      	ldrb	r2, [r2, #0]
 800181a:	0011      	movs	r1, r2
 800181c:	2203      	movs	r2, #3
 800181e:	400a      	ands	r2, r1
 8001820:	00d2      	lsls	r2, r2, #3
 8001822:	21ff      	movs	r1, #255	; 0xff
 8001824:	4091      	lsls	r1, r2
 8001826:	000a      	movs	r2, r1
 8001828:	43d2      	mvns	r2, r2
 800182a:	401a      	ands	r2, r3
 800182c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	019b      	lsls	r3, r3, #6
 8001832:	22ff      	movs	r2, #255	; 0xff
 8001834:	401a      	ands	r2, r3
 8001836:	1dfb      	adds	r3, r7, #7
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	0018      	movs	r0, r3
 800183c:	2303      	movs	r3, #3
 800183e:	4003      	ands	r3, r0
 8001840:	00db      	lsls	r3, r3, #3
 8001842:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001844:	481f      	ldr	r0, [pc, #124]	; (80018c4 <__NVIC_SetPriority+0xd4>)
 8001846:	1dfb      	adds	r3, r7, #7
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	b25b      	sxtb	r3, r3
 800184c:	089b      	lsrs	r3, r3, #2
 800184e:	430a      	orrs	r2, r1
 8001850:	33c0      	adds	r3, #192	; 0xc0
 8001852:	009b      	lsls	r3, r3, #2
 8001854:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001856:	e031      	b.n	80018bc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001858:	4a1b      	ldr	r2, [pc, #108]	; (80018c8 <__NVIC_SetPriority+0xd8>)
 800185a:	1dfb      	adds	r3, r7, #7
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	0019      	movs	r1, r3
 8001860:	230f      	movs	r3, #15
 8001862:	400b      	ands	r3, r1
 8001864:	3b08      	subs	r3, #8
 8001866:	089b      	lsrs	r3, r3, #2
 8001868:	3306      	adds	r3, #6
 800186a:	009b      	lsls	r3, r3, #2
 800186c:	18d3      	adds	r3, r2, r3
 800186e:	3304      	adds	r3, #4
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	1dfa      	adds	r2, r7, #7
 8001874:	7812      	ldrb	r2, [r2, #0]
 8001876:	0011      	movs	r1, r2
 8001878:	2203      	movs	r2, #3
 800187a:	400a      	ands	r2, r1
 800187c:	00d2      	lsls	r2, r2, #3
 800187e:	21ff      	movs	r1, #255	; 0xff
 8001880:	4091      	lsls	r1, r2
 8001882:	000a      	movs	r2, r1
 8001884:	43d2      	mvns	r2, r2
 8001886:	401a      	ands	r2, r3
 8001888:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	019b      	lsls	r3, r3, #6
 800188e:	22ff      	movs	r2, #255	; 0xff
 8001890:	401a      	ands	r2, r3
 8001892:	1dfb      	adds	r3, r7, #7
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	0018      	movs	r0, r3
 8001898:	2303      	movs	r3, #3
 800189a:	4003      	ands	r3, r0
 800189c:	00db      	lsls	r3, r3, #3
 800189e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018a0:	4809      	ldr	r0, [pc, #36]	; (80018c8 <__NVIC_SetPriority+0xd8>)
 80018a2:	1dfb      	adds	r3, r7, #7
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	001c      	movs	r4, r3
 80018a8:	230f      	movs	r3, #15
 80018aa:	4023      	ands	r3, r4
 80018ac:	3b08      	subs	r3, #8
 80018ae:	089b      	lsrs	r3, r3, #2
 80018b0:	430a      	orrs	r2, r1
 80018b2:	3306      	adds	r3, #6
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	18c3      	adds	r3, r0, r3
 80018b8:	3304      	adds	r3, #4
 80018ba:	601a      	str	r2, [r3, #0]
}
 80018bc:	46c0      	nop			; (mov r8, r8)
 80018be:	46bd      	mov	sp, r7
 80018c0:	b003      	add	sp, #12
 80018c2:	bd90      	pop	{r4, r7, pc}
 80018c4:	e000e100 	.word	0xe000e100
 80018c8:	e000ed00 	.word	0xe000ed00

080018cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	1e5a      	subs	r2, r3, #1
 80018d8:	2380      	movs	r3, #128	; 0x80
 80018da:	045b      	lsls	r3, r3, #17
 80018dc:	429a      	cmp	r2, r3
 80018de:	d301      	bcc.n	80018e4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018e0:	2301      	movs	r3, #1
 80018e2:	e010      	b.n	8001906 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018e4:	4b0a      	ldr	r3, [pc, #40]	; (8001910 <SysTick_Config+0x44>)
 80018e6:	687a      	ldr	r2, [r7, #4]
 80018e8:	3a01      	subs	r2, #1
 80018ea:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018ec:	2301      	movs	r3, #1
 80018ee:	425b      	negs	r3, r3
 80018f0:	2103      	movs	r1, #3
 80018f2:	0018      	movs	r0, r3
 80018f4:	f7ff ff7c 	bl	80017f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018f8:	4b05      	ldr	r3, [pc, #20]	; (8001910 <SysTick_Config+0x44>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018fe:	4b04      	ldr	r3, [pc, #16]	; (8001910 <SysTick_Config+0x44>)
 8001900:	2207      	movs	r2, #7
 8001902:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001904:	2300      	movs	r3, #0
}
 8001906:	0018      	movs	r0, r3
 8001908:	46bd      	mov	sp, r7
 800190a:	b002      	add	sp, #8
 800190c:	bd80      	pop	{r7, pc}
 800190e:	46c0      	nop			; (mov r8, r8)
 8001910:	e000e010 	.word	0xe000e010

08001914 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	60b9      	str	r1, [r7, #8]
 800191c:	607a      	str	r2, [r7, #4]
 800191e:	210f      	movs	r1, #15
 8001920:	187b      	adds	r3, r7, r1
 8001922:	1c02      	adds	r2, r0, #0
 8001924:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001926:	68ba      	ldr	r2, [r7, #8]
 8001928:	187b      	adds	r3, r7, r1
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	b25b      	sxtb	r3, r3
 800192e:	0011      	movs	r1, r2
 8001930:	0018      	movs	r0, r3
 8001932:	f7ff ff5d 	bl	80017f0 <__NVIC_SetPriority>
}
 8001936:	46c0      	nop			; (mov r8, r8)
 8001938:	46bd      	mov	sp, r7
 800193a:	b004      	add	sp, #16
 800193c:	bd80      	pop	{r7, pc}

0800193e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	b082      	sub	sp, #8
 8001942:	af00      	add	r7, sp, #0
 8001944:	0002      	movs	r2, r0
 8001946:	1dfb      	adds	r3, r7, #7
 8001948:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800194a:	1dfb      	adds	r3, r7, #7
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	b25b      	sxtb	r3, r3
 8001950:	0018      	movs	r0, r3
 8001952:	f7ff ff33 	bl	80017bc <__NVIC_EnableIRQ>
}
 8001956:	46c0      	nop			; (mov r8, r8)
 8001958:	46bd      	mov	sp, r7
 800195a:	b002      	add	sp, #8
 800195c:	bd80      	pop	{r7, pc}

0800195e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800195e:	b580      	push	{r7, lr}
 8001960:	b082      	sub	sp, #8
 8001962:	af00      	add	r7, sp, #0
 8001964:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	0018      	movs	r0, r3
 800196a:	f7ff ffaf 	bl	80018cc <SysTick_Config>
 800196e:	0003      	movs	r3, r0
}
 8001970:	0018      	movs	r0, r3
 8001972:	46bd      	mov	sp, r7
 8001974:	b002      	add	sp, #8
 8001976:	bd80      	pop	{r7, pc}

08001978 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b086      	sub	sp, #24
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001982:	2300      	movs	r3, #0
 8001984:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001986:	2300      	movs	r3, #0
 8001988:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800198a:	2300      	movs	r3, #0
 800198c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800198e:	e155      	b.n	8001c3c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2101      	movs	r1, #1
 8001996:	697a      	ldr	r2, [r7, #20]
 8001998:	4091      	lsls	r1, r2
 800199a:	000a      	movs	r2, r1
 800199c:	4013      	ands	r3, r2
 800199e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d100      	bne.n	80019a8 <HAL_GPIO_Init+0x30>
 80019a6:	e146      	b.n	8001c36 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d00b      	beq.n	80019c8 <HAL_GPIO_Init+0x50>
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d007      	beq.n	80019c8 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019bc:	2b11      	cmp	r3, #17
 80019be:	d003      	beq.n	80019c8 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	2b12      	cmp	r3, #18
 80019c6:	d130      	bne.n	8001a2a <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	005b      	lsls	r3, r3, #1
 80019d2:	2203      	movs	r2, #3
 80019d4:	409a      	lsls	r2, r3
 80019d6:	0013      	movs	r3, r2
 80019d8:	43da      	mvns	r2, r3
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	4013      	ands	r3, r2
 80019de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	68da      	ldr	r2, [r3, #12]
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	005b      	lsls	r3, r3, #1
 80019e8:	409a      	lsls	r2, r3
 80019ea:	0013      	movs	r3, r2
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	4313      	orrs	r3, r2
 80019f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	693a      	ldr	r2, [r7, #16]
 80019f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019fe:	2201      	movs	r2, #1
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	409a      	lsls	r2, r3
 8001a04:	0013      	movs	r3, r2
 8001a06:	43da      	mvns	r2, r3
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	091b      	lsrs	r3, r3, #4
 8001a14:	2201      	movs	r2, #1
 8001a16:	401a      	ands	r2, r3
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	409a      	lsls	r2, r3
 8001a1c:	0013      	movs	r3, r2
 8001a1e:	693a      	ldr	r2, [r7, #16]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	693a      	ldr	r2, [r7, #16]
 8001a28:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	68db      	ldr	r3, [r3, #12]
 8001a2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	005b      	lsls	r3, r3, #1
 8001a34:	2203      	movs	r2, #3
 8001a36:	409a      	lsls	r2, r3
 8001a38:	0013      	movs	r3, r2
 8001a3a:	43da      	mvns	r2, r3
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	4013      	ands	r3, r2
 8001a40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	689a      	ldr	r2, [r3, #8]
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	409a      	lsls	r2, r3
 8001a4c:	0013      	movs	r3, r2
 8001a4e:	693a      	ldr	r2, [r7, #16]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	693a      	ldr	r2, [r7, #16]
 8001a58:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d003      	beq.n	8001a6a <HAL_GPIO_Init+0xf2>
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	2b12      	cmp	r3, #18
 8001a68:	d123      	bne.n	8001ab2 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	08da      	lsrs	r2, r3, #3
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	3208      	adds	r2, #8
 8001a72:	0092      	lsls	r2, r2, #2
 8001a74:	58d3      	ldr	r3, [r2, r3]
 8001a76:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	2207      	movs	r2, #7
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	220f      	movs	r2, #15
 8001a82:	409a      	lsls	r2, r3
 8001a84:	0013      	movs	r3, r2
 8001a86:	43da      	mvns	r2, r3
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	691a      	ldr	r2, [r3, #16]
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	2107      	movs	r1, #7
 8001a96:	400b      	ands	r3, r1
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	409a      	lsls	r2, r3
 8001a9c:	0013      	movs	r3, r2
 8001a9e:	693a      	ldr	r2, [r7, #16]
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	08da      	lsrs	r2, r3, #3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	3208      	adds	r2, #8
 8001aac:	0092      	lsls	r2, r2, #2
 8001aae:	6939      	ldr	r1, [r7, #16]
 8001ab0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	005b      	lsls	r3, r3, #1
 8001abc:	2203      	movs	r2, #3
 8001abe:	409a      	lsls	r2, r3
 8001ac0:	0013      	movs	r3, r2
 8001ac2:	43da      	mvns	r2, r3
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	2203      	movs	r2, #3
 8001ad0:	401a      	ands	r2, r3
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	409a      	lsls	r2, r3
 8001ad8:	0013      	movs	r3, r2
 8001ada:	693a      	ldr	r2, [r7, #16]
 8001adc:	4313      	orrs	r3, r2
 8001ade:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	693a      	ldr	r2, [r7, #16]
 8001ae4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	685a      	ldr	r2, [r3, #4]
 8001aea:	2380      	movs	r3, #128	; 0x80
 8001aec:	055b      	lsls	r3, r3, #21
 8001aee:	4013      	ands	r3, r2
 8001af0:	d100      	bne.n	8001af4 <HAL_GPIO_Init+0x17c>
 8001af2:	e0a0      	b.n	8001c36 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001af4:	4b57      	ldr	r3, [pc, #348]	; (8001c54 <HAL_GPIO_Init+0x2dc>)
 8001af6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001af8:	4b56      	ldr	r3, [pc, #344]	; (8001c54 <HAL_GPIO_Init+0x2dc>)
 8001afa:	2101      	movs	r1, #1
 8001afc:	430a      	orrs	r2, r1
 8001afe:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b00:	4a55      	ldr	r2, [pc, #340]	; (8001c58 <HAL_GPIO_Init+0x2e0>)
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	089b      	lsrs	r3, r3, #2
 8001b06:	3302      	adds	r3, #2
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	589b      	ldr	r3, [r3, r2]
 8001b0c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	2203      	movs	r2, #3
 8001b12:	4013      	ands	r3, r2
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	220f      	movs	r2, #15
 8001b18:	409a      	lsls	r2, r3
 8001b1a:	0013      	movs	r3, r2
 8001b1c:	43da      	mvns	r2, r3
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	4013      	ands	r3, r2
 8001b22:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	23a0      	movs	r3, #160	; 0xa0
 8001b28:	05db      	lsls	r3, r3, #23
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d01f      	beq.n	8001b6e <HAL_GPIO_Init+0x1f6>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4a4a      	ldr	r2, [pc, #296]	; (8001c5c <HAL_GPIO_Init+0x2e4>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d019      	beq.n	8001b6a <HAL_GPIO_Init+0x1f2>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4a49      	ldr	r2, [pc, #292]	; (8001c60 <HAL_GPIO_Init+0x2e8>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d013      	beq.n	8001b66 <HAL_GPIO_Init+0x1ee>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4a48      	ldr	r2, [pc, #288]	; (8001c64 <HAL_GPIO_Init+0x2ec>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d00d      	beq.n	8001b62 <HAL_GPIO_Init+0x1ea>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4a47      	ldr	r2, [pc, #284]	; (8001c68 <HAL_GPIO_Init+0x2f0>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d007      	beq.n	8001b5e <HAL_GPIO_Init+0x1e6>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4a46      	ldr	r2, [pc, #280]	; (8001c6c <HAL_GPIO_Init+0x2f4>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d101      	bne.n	8001b5a <HAL_GPIO_Init+0x1e2>
 8001b56:	2305      	movs	r3, #5
 8001b58:	e00a      	b.n	8001b70 <HAL_GPIO_Init+0x1f8>
 8001b5a:	2306      	movs	r3, #6
 8001b5c:	e008      	b.n	8001b70 <HAL_GPIO_Init+0x1f8>
 8001b5e:	2304      	movs	r3, #4
 8001b60:	e006      	b.n	8001b70 <HAL_GPIO_Init+0x1f8>
 8001b62:	2303      	movs	r3, #3
 8001b64:	e004      	b.n	8001b70 <HAL_GPIO_Init+0x1f8>
 8001b66:	2302      	movs	r3, #2
 8001b68:	e002      	b.n	8001b70 <HAL_GPIO_Init+0x1f8>
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e000      	b.n	8001b70 <HAL_GPIO_Init+0x1f8>
 8001b6e:	2300      	movs	r3, #0
 8001b70:	697a      	ldr	r2, [r7, #20]
 8001b72:	2103      	movs	r1, #3
 8001b74:	400a      	ands	r2, r1
 8001b76:	0092      	lsls	r2, r2, #2
 8001b78:	4093      	lsls	r3, r2
 8001b7a:	693a      	ldr	r2, [r7, #16]
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b80:	4935      	ldr	r1, [pc, #212]	; (8001c58 <HAL_GPIO_Init+0x2e0>)
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	089b      	lsrs	r3, r3, #2
 8001b86:	3302      	adds	r3, #2
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	693a      	ldr	r2, [r7, #16]
 8001b8c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b8e:	4b38      	ldr	r3, [pc, #224]	; (8001c70 <HAL_GPIO_Init+0x2f8>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	43da      	mvns	r2, r3
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	685a      	ldr	r2, [r3, #4]
 8001ba2:	2380      	movs	r3, #128	; 0x80
 8001ba4:	025b      	lsls	r3, r3, #9
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	d003      	beq.n	8001bb2 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001bb2:	4b2f      	ldr	r3, [pc, #188]	; (8001c70 <HAL_GPIO_Init+0x2f8>)
 8001bb4:	693a      	ldr	r2, [r7, #16]
 8001bb6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001bb8:	4b2d      	ldr	r3, [pc, #180]	; (8001c70 <HAL_GPIO_Init+0x2f8>)
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	43da      	mvns	r2, r3
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	685a      	ldr	r2, [r3, #4]
 8001bcc:	2380      	movs	r3, #128	; 0x80
 8001bce:	029b      	lsls	r3, r3, #10
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	d003      	beq.n	8001bdc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001bd4:	693a      	ldr	r2, [r7, #16]
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001bdc:	4b24      	ldr	r3, [pc, #144]	; (8001c70 <HAL_GPIO_Init+0x2f8>)
 8001bde:	693a      	ldr	r2, [r7, #16]
 8001be0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001be2:	4b23      	ldr	r3, [pc, #140]	; (8001c70 <HAL_GPIO_Init+0x2f8>)
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	43da      	mvns	r2, r3
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	4013      	ands	r3, r2
 8001bf0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	685a      	ldr	r2, [r3, #4]
 8001bf6:	2380      	movs	r3, #128	; 0x80
 8001bf8:	035b      	lsls	r3, r3, #13
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	d003      	beq.n	8001c06 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001bfe:	693a      	ldr	r2, [r7, #16]
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001c06:	4b1a      	ldr	r3, [pc, #104]	; (8001c70 <HAL_GPIO_Init+0x2f8>)
 8001c08:	693a      	ldr	r2, [r7, #16]
 8001c0a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001c0c:	4b18      	ldr	r3, [pc, #96]	; (8001c70 <HAL_GPIO_Init+0x2f8>)
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	43da      	mvns	r2, r3
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685a      	ldr	r2, [r3, #4]
 8001c20:	2380      	movs	r3, #128	; 0x80
 8001c22:	039b      	lsls	r3, r3, #14
 8001c24:	4013      	ands	r3, r2
 8001c26:	d003      	beq.n	8001c30 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001c28:	693a      	ldr	r2, [r7, #16]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001c30:	4b0f      	ldr	r3, [pc, #60]	; (8001c70 <HAL_GPIO_Init+0x2f8>)
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	40da      	lsrs	r2, r3
 8001c44:	1e13      	subs	r3, r2, #0
 8001c46:	d000      	beq.n	8001c4a <HAL_GPIO_Init+0x2d2>
 8001c48:	e6a2      	b.n	8001990 <HAL_GPIO_Init+0x18>
  }
}
 8001c4a:	46c0      	nop			; (mov r8, r8)
 8001c4c:	46c0      	nop			; (mov r8, r8)
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	b006      	add	sp, #24
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	40021000 	.word	0x40021000
 8001c58:	40010000 	.word	0x40010000
 8001c5c:	50000400 	.word	0x50000400
 8001c60:	50000800 	.word	0x50000800
 8001c64:	50000c00 	.word	0x50000c00
 8001c68:	50001000 	.word	0x50001000
 8001c6c:	50001c00 	.word	0x50001c00
 8001c70:	40010400 	.word	0x40010400

08001c74 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	000a      	movs	r2, r1
 8001c7e:	1cbb      	adds	r3, r7, #2
 8001c80:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	691b      	ldr	r3, [r3, #16]
 8001c86:	1cba      	adds	r2, r7, #2
 8001c88:	8812      	ldrh	r2, [r2, #0]
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	d004      	beq.n	8001c98 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001c8e:	230f      	movs	r3, #15
 8001c90:	18fb      	adds	r3, r7, r3
 8001c92:	2201      	movs	r2, #1
 8001c94:	701a      	strb	r2, [r3, #0]
 8001c96:	e003      	b.n	8001ca0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c98:	230f      	movs	r3, #15
 8001c9a:	18fb      	adds	r3, r7, r3
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001ca0:	230f      	movs	r3, #15
 8001ca2:	18fb      	adds	r3, r7, r3
 8001ca4:	781b      	ldrb	r3, [r3, #0]
}
 8001ca6:	0018      	movs	r0, r3
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	b004      	add	sp, #16
 8001cac:	bd80      	pop	{r7, pc}

08001cae <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b082      	sub	sp, #8
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
 8001cb6:	0008      	movs	r0, r1
 8001cb8:	0011      	movs	r1, r2
 8001cba:	1cbb      	adds	r3, r7, #2
 8001cbc:	1c02      	adds	r2, r0, #0
 8001cbe:	801a      	strh	r2, [r3, #0]
 8001cc0:	1c7b      	adds	r3, r7, #1
 8001cc2:	1c0a      	adds	r2, r1, #0
 8001cc4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cc6:	1c7b      	adds	r3, r7, #1
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d004      	beq.n	8001cd8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cce:	1cbb      	adds	r3, r7, #2
 8001cd0:	881a      	ldrh	r2, [r3, #0]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001cd6:	e003      	b.n	8001ce0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001cd8:	1cbb      	adds	r3, r7, #2
 8001cda:	881a      	ldrh	r2, [r3, #0]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ce0:	46c0      	nop			; (mov r8, r8)
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	b002      	add	sp, #8
 8001ce6:	bd80      	pop	{r7, pc}

08001ce8 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	000a      	movs	r2, r1
 8001cf2:	1cbb      	adds	r3, r7, #2
 8001cf4:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	695b      	ldr	r3, [r3, #20]
 8001cfa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001cfc:	1cbb      	adds	r3, r7, #2
 8001cfe:	881b      	ldrh	r3, [r3, #0]
 8001d00:	68fa      	ldr	r2, [r7, #12]
 8001d02:	4013      	ands	r3, r2
 8001d04:	041a      	lsls	r2, r3, #16
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	43db      	mvns	r3, r3
 8001d0a:	1cb9      	adds	r1, r7, #2
 8001d0c:	8809      	ldrh	r1, [r1, #0]
 8001d0e:	400b      	ands	r3, r1
 8001d10:	431a      	orrs	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	619a      	str	r2, [r3, #24]
}
 8001d16:	46c0      	nop			; (mov r8, r8)
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	b004      	add	sp, #16
 8001d1c:	bd80      	pop	{r7, pc}
	...

08001d20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d20:	b5b0      	push	{r4, r5, r7, lr}
 8001d22:	b08a      	sub	sp, #40	; 0x28
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d102      	bne.n	8001d34 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	f000 fb6c 	bl	800240c <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d34:	4bc8      	ldr	r3, [pc, #800]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	220c      	movs	r2, #12
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d3e:	4bc6      	ldr	r3, [pc, #792]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001d40:	68da      	ldr	r2, [r3, #12]
 8001d42:	2380      	movs	r3, #128	; 0x80
 8001d44:	025b      	lsls	r3, r3, #9
 8001d46:	4013      	ands	r3, r2
 8001d48:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	2201      	movs	r2, #1
 8001d50:	4013      	ands	r3, r2
 8001d52:	d100      	bne.n	8001d56 <HAL_RCC_OscConfig+0x36>
 8001d54:	e07d      	b.n	8001e52 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	2b08      	cmp	r3, #8
 8001d5a:	d007      	beq.n	8001d6c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	2b0c      	cmp	r3, #12
 8001d60:	d112      	bne.n	8001d88 <HAL_RCC_OscConfig+0x68>
 8001d62:	69ba      	ldr	r2, [r7, #24]
 8001d64:	2380      	movs	r3, #128	; 0x80
 8001d66:	025b      	lsls	r3, r3, #9
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d10d      	bne.n	8001d88 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d6c:	4bba      	ldr	r3, [pc, #744]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	2380      	movs	r3, #128	; 0x80
 8001d72:	029b      	lsls	r3, r3, #10
 8001d74:	4013      	ands	r3, r2
 8001d76:	d100      	bne.n	8001d7a <HAL_RCC_OscConfig+0x5a>
 8001d78:	e06a      	b.n	8001e50 <HAL_RCC_OscConfig+0x130>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d166      	bne.n	8001e50 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	f000 fb42 	bl	800240c <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	685a      	ldr	r2, [r3, #4]
 8001d8c:	2380      	movs	r3, #128	; 0x80
 8001d8e:	025b      	lsls	r3, r3, #9
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d107      	bne.n	8001da4 <HAL_RCC_OscConfig+0x84>
 8001d94:	4bb0      	ldr	r3, [pc, #704]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	4baf      	ldr	r3, [pc, #700]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001d9a:	2180      	movs	r1, #128	; 0x80
 8001d9c:	0249      	lsls	r1, r1, #9
 8001d9e:	430a      	orrs	r2, r1
 8001da0:	601a      	str	r2, [r3, #0]
 8001da2:	e027      	b.n	8001df4 <HAL_RCC_OscConfig+0xd4>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	685a      	ldr	r2, [r3, #4]
 8001da8:	23a0      	movs	r3, #160	; 0xa0
 8001daa:	02db      	lsls	r3, r3, #11
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d10e      	bne.n	8001dce <HAL_RCC_OscConfig+0xae>
 8001db0:	4ba9      	ldr	r3, [pc, #676]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	4ba8      	ldr	r3, [pc, #672]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001db6:	2180      	movs	r1, #128	; 0x80
 8001db8:	02c9      	lsls	r1, r1, #11
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	601a      	str	r2, [r3, #0]
 8001dbe:	4ba6      	ldr	r3, [pc, #664]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	4ba5      	ldr	r3, [pc, #660]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001dc4:	2180      	movs	r1, #128	; 0x80
 8001dc6:	0249      	lsls	r1, r1, #9
 8001dc8:	430a      	orrs	r2, r1
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	e012      	b.n	8001df4 <HAL_RCC_OscConfig+0xd4>
 8001dce:	4ba2      	ldr	r3, [pc, #648]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	4ba1      	ldr	r3, [pc, #644]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001dd4:	49a1      	ldr	r1, [pc, #644]	; (800205c <HAL_RCC_OscConfig+0x33c>)
 8001dd6:	400a      	ands	r2, r1
 8001dd8:	601a      	str	r2, [r3, #0]
 8001dda:	4b9f      	ldr	r3, [pc, #636]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	2380      	movs	r3, #128	; 0x80
 8001de0:	025b      	lsls	r3, r3, #9
 8001de2:	4013      	ands	r3, r2
 8001de4:	60fb      	str	r3, [r7, #12]
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	4b9b      	ldr	r3, [pc, #620]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	4b9a      	ldr	r3, [pc, #616]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001dee:	499c      	ldr	r1, [pc, #624]	; (8002060 <HAL_RCC_OscConfig+0x340>)
 8001df0:	400a      	ands	r2, r1
 8001df2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d014      	beq.n	8001e26 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dfc:	f7ff fcb0 	bl	8001760 <HAL_GetTick>
 8001e00:	0003      	movs	r3, r0
 8001e02:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e04:	e008      	b.n	8001e18 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e06:	f7ff fcab 	bl	8001760 <HAL_GetTick>
 8001e0a:	0002      	movs	r2, r0
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	1ad3      	subs	r3, r2, r3
 8001e10:	2b64      	cmp	r3, #100	; 0x64
 8001e12:	d901      	bls.n	8001e18 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001e14:	2303      	movs	r3, #3
 8001e16:	e2f9      	b.n	800240c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e18:	4b8f      	ldr	r3, [pc, #572]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	2380      	movs	r3, #128	; 0x80
 8001e1e:	029b      	lsls	r3, r3, #10
 8001e20:	4013      	ands	r3, r2
 8001e22:	d0f0      	beq.n	8001e06 <HAL_RCC_OscConfig+0xe6>
 8001e24:	e015      	b.n	8001e52 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e26:	f7ff fc9b 	bl	8001760 <HAL_GetTick>
 8001e2a:	0003      	movs	r3, r0
 8001e2c:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e2e:	e008      	b.n	8001e42 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e30:	f7ff fc96 	bl	8001760 <HAL_GetTick>
 8001e34:	0002      	movs	r2, r0
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	2b64      	cmp	r3, #100	; 0x64
 8001e3c:	d901      	bls.n	8001e42 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e2e4      	b.n	800240c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e42:	4b85      	ldr	r3, [pc, #532]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	2380      	movs	r3, #128	; 0x80
 8001e48:	029b      	lsls	r3, r3, #10
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	d1f0      	bne.n	8001e30 <HAL_RCC_OscConfig+0x110>
 8001e4e:	e000      	b.n	8001e52 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e50:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2202      	movs	r2, #2
 8001e58:	4013      	ands	r3, r2
 8001e5a:	d100      	bne.n	8001e5e <HAL_RCC_OscConfig+0x13e>
 8001e5c:	e099      	b.n	8001f92 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e66:	2220      	movs	r2, #32
 8001e68:	4013      	ands	r3, r2
 8001e6a:	d009      	beq.n	8001e80 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001e6c:	4b7a      	ldr	r3, [pc, #488]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	4b79      	ldr	r3, [pc, #484]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001e72:	2120      	movs	r1, #32
 8001e74:	430a      	orrs	r2, r1
 8001e76:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e7a:	2220      	movs	r2, #32
 8001e7c:	4393      	bics	r3, r2
 8001e7e:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	2b04      	cmp	r3, #4
 8001e84:	d005      	beq.n	8001e92 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001e86:	69fb      	ldr	r3, [r7, #28]
 8001e88:	2b0c      	cmp	r3, #12
 8001e8a:	d13e      	bne.n	8001f0a <HAL_RCC_OscConfig+0x1ea>
 8001e8c:	69bb      	ldr	r3, [r7, #24]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d13b      	bne.n	8001f0a <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001e92:	4b71      	ldr	r3, [pc, #452]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2204      	movs	r2, #4
 8001e98:	4013      	ands	r3, r2
 8001e9a:	d004      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x186>
 8001e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d101      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e2b2      	b.n	800240c <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ea6:	4b6c      	ldr	r3, [pc, #432]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	4a6e      	ldr	r2, [pc, #440]	; (8002064 <HAL_RCC_OscConfig+0x344>)
 8001eac:	4013      	ands	r3, r2
 8001eae:	0019      	movs	r1, r3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	691b      	ldr	r3, [r3, #16]
 8001eb4:	021a      	lsls	r2, r3, #8
 8001eb6:	4b68      	ldr	r3, [pc, #416]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001ebc:	4b66      	ldr	r3, [pc, #408]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2209      	movs	r2, #9
 8001ec2:	4393      	bics	r3, r2
 8001ec4:	0019      	movs	r1, r3
 8001ec6:	4b64      	ldr	r3, [pc, #400]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001ec8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001eca:	430a      	orrs	r2, r1
 8001ecc:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ece:	f000 fbeb 	bl	80026a8 <HAL_RCC_GetSysClockFreq>
 8001ed2:	0001      	movs	r1, r0
 8001ed4:	4b60      	ldr	r3, [pc, #384]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	091b      	lsrs	r3, r3, #4
 8001eda:	220f      	movs	r2, #15
 8001edc:	4013      	ands	r3, r2
 8001ede:	4a62      	ldr	r2, [pc, #392]	; (8002068 <HAL_RCC_OscConfig+0x348>)
 8001ee0:	5cd3      	ldrb	r3, [r2, r3]
 8001ee2:	000a      	movs	r2, r1
 8001ee4:	40da      	lsrs	r2, r3
 8001ee6:	4b61      	ldr	r3, [pc, #388]	; (800206c <HAL_RCC_OscConfig+0x34c>)
 8001ee8:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001eea:	4b61      	ldr	r3, [pc, #388]	; (8002070 <HAL_RCC_OscConfig+0x350>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	2513      	movs	r5, #19
 8001ef0:	197c      	adds	r4, r7, r5
 8001ef2:	0018      	movs	r0, r3
 8001ef4:	f7ff fbee 	bl	80016d4 <HAL_InitTick>
 8001ef8:	0003      	movs	r3, r0
 8001efa:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001efc:	197b      	adds	r3, r7, r5
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d046      	beq.n	8001f92 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001f04:	197b      	adds	r3, r7, r5
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	e280      	b.n	800240c <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d027      	beq.n	8001f60 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001f10:	4b51      	ldr	r3, [pc, #324]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	2209      	movs	r2, #9
 8001f16:	4393      	bics	r3, r2
 8001f18:	0019      	movs	r1, r3
 8001f1a:	4b4f      	ldr	r3, [pc, #316]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001f1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f1e:	430a      	orrs	r2, r1
 8001f20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f22:	f7ff fc1d 	bl	8001760 <HAL_GetTick>
 8001f26:	0003      	movs	r3, r0
 8001f28:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f2a:	e008      	b.n	8001f3e <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f2c:	f7ff fc18 	bl	8001760 <HAL_GetTick>
 8001f30:	0002      	movs	r2, r0
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d901      	bls.n	8001f3e <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e266      	b.n	800240c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f3e:	4b46      	ldr	r3, [pc, #280]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	2204      	movs	r2, #4
 8001f44:	4013      	ands	r3, r2
 8001f46:	d0f1      	beq.n	8001f2c <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f48:	4b43      	ldr	r3, [pc, #268]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	4a45      	ldr	r2, [pc, #276]	; (8002064 <HAL_RCC_OscConfig+0x344>)
 8001f4e:	4013      	ands	r3, r2
 8001f50:	0019      	movs	r1, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	691b      	ldr	r3, [r3, #16]
 8001f56:	021a      	lsls	r2, r3, #8
 8001f58:	4b3f      	ldr	r3, [pc, #252]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	605a      	str	r2, [r3, #4]
 8001f5e:	e018      	b.n	8001f92 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f60:	4b3d      	ldr	r3, [pc, #244]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	4b3c      	ldr	r3, [pc, #240]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001f66:	2101      	movs	r1, #1
 8001f68:	438a      	bics	r2, r1
 8001f6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f6c:	f7ff fbf8 	bl	8001760 <HAL_GetTick>
 8001f70:	0003      	movs	r3, r0
 8001f72:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f74:	e008      	b.n	8001f88 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f76:	f7ff fbf3 	bl	8001760 <HAL_GetTick>
 8001f7a:	0002      	movs	r2, r0
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	2b02      	cmp	r3, #2
 8001f82:	d901      	bls.n	8001f88 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	e241      	b.n	800240c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f88:	4b33      	ldr	r3, [pc, #204]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2204      	movs	r2, #4
 8001f8e:	4013      	ands	r3, r2
 8001f90:	d1f1      	bne.n	8001f76 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	2210      	movs	r2, #16
 8001f98:	4013      	ands	r3, r2
 8001f9a:	d100      	bne.n	8001f9e <HAL_RCC_OscConfig+0x27e>
 8001f9c:	e0a1      	b.n	80020e2 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d140      	bne.n	8002026 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001fa4:	4b2c      	ldr	r3, [pc, #176]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	2380      	movs	r3, #128	; 0x80
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	4013      	ands	r3, r2
 8001fae:	d005      	beq.n	8001fbc <HAL_RCC_OscConfig+0x29c>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	699b      	ldr	r3, [r3, #24]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d101      	bne.n	8001fbc <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e227      	b.n	800240c <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fbc:	4b26      	ldr	r3, [pc, #152]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	4a2c      	ldr	r2, [pc, #176]	; (8002074 <HAL_RCC_OscConfig+0x354>)
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	0019      	movs	r1, r3
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6a1a      	ldr	r2, [r3, #32]
 8001fca:	4b23      	ldr	r3, [pc, #140]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001fcc:	430a      	orrs	r2, r1
 8001fce:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fd0:	4b21      	ldr	r3, [pc, #132]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	021b      	lsls	r3, r3, #8
 8001fd6:	0a19      	lsrs	r1, r3, #8
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	69db      	ldr	r3, [r3, #28]
 8001fdc:	061a      	lsls	r2, r3, #24
 8001fde:	4b1e      	ldr	r3, [pc, #120]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6a1b      	ldr	r3, [r3, #32]
 8001fe8:	0b5b      	lsrs	r3, r3, #13
 8001fea:	3301      	adds	r3, #1
 8001fec:	2280      	movs	r2, #128	; 0x80
 8001fee:	0212      	lsls	r2, r2, #8
 8001ff0:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001ff2:	4b19      	ldr	r3, [pc, #100]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8001ff4:	68db      	ldr	r3, [r3, #12]
 8001ff6:	091b      	lsrs	r3, r3, #4
 8001ff8:	210f      	movs	r1, #15
 8001ffa:	400b      	ands	r3, r1
 8001ffc:	491a      	ldr	r1, [pc, #104]	; (8002068 <HAL_RCC_OscConfig+0x348>)
 8001ffe:	5ccb      	ldrb	r3, [r1, r3]
 8002000:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002002:	4b1a      	ldr	r3, [pc, #104]	; (800206c <HAL_RCC_OscConfig+0x34c>)
 8002004:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8002006:	4b1a      	ldr	r3, [pc, #104]	; (8002070 <HAL_RCC_OscConfig+0x350>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	2513      	movs	r5, #19
 800200c:	197c      	adds	r4, r7, r5
 800200e:	0018      	movs	r0, r3
 8002010:	f7ff fb60 	bl	80016d4 <HAL_InitTick>
 8002014:	0003      	movs	r3, r0
 8002016:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002018:	197b      	adds	r3, r7, r5
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d060      	beq.n	80020e2 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8002020:	197b      	adds	r3, r7, r5
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	e1f2      	b.n	800240c <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	699b      	ldr	r3, [r3, #24]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d03f      	beq.n	80020ae <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800202e:	4b0a      	ldr	r3, [pc, #40]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	4b09      	ldr	r3, [pc, #36]	; (8002058 <HAL_RCC_OscConfig+0x338>)
 8002034:	2180      	movs	r1, #128	; 0x80
 8002036:	0049      	lsls	r1, r1, #1
 8002038:	430a      	orrs	r2, r1
 800203a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800203c:	f7ff fb90 	bl	8001760 <HAL_GetTick>
 8002040:	0003      	movs	r3, r0
 8002042:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002044:	e018      	b.n	8002078 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002046:	f7ff fb8b 	bl	8001760 <HAL_GetTick>
 800204a:	0002      	movs	r2, r0
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	2b02      	cmp	r3, #2
 8002052:	d911      	bls.n	8002078 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8002054:	2303      	movs	r3, #3
 8002056:	e1d9      	b.n	800240c <HAL_RCC_OscConfig+0x6ec>
 8002058:	40021000 	.word	0x40021000
 800205c:	fffeffff 	.word	0xfffeffff
 8002060:	fffbffff 	.word	0xfffbffff
 8002064:	ffffe0ff 	.word	0xffffe0ff
 8002068:	080046cc 	.word	0x080046cc
 800206c:	20000000 	.word	0x20000000
 8002070:	20000004 	.word	0x20000004
 8002074:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002078:	4bc9      	ldr	r3, [pc, #804]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	2380      	movs	r3, #128	; 0x80
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	4013      	ands	r3, r2
 8002082:	d0e0      	beq.n	8002046 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002084:	4bc6      	ldr	r3, [pc, #792]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	4ac6      	ldr	r2, [pc, #792]	; (80023a4 <HAL_RCC_OscConfig+0x684>)
 800208a:	4013      	ands	r3, r2
 800208c:	0019      	movs	r1, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6a1a      	ldr	r2, [r3, #32]
 8002092:	4bc3      	ldr	r3, [pc, #780]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 8002094:	430a      	orrs	r2, r1
 8002096:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002098:	4bc1      	ldr	r3, [pc, #772]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	021b      	lsls	r3, r3, #8
 800209e:	0a19      	lsrs	r1, r3, #8
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	69db      	ldr	r3, [r3, #28]
 80020a4:	061a      	lsls	r2, r3, #24
 80020a6:	4bbe      	ldr	r3, [pc, #760]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 80020a8:	430a      	orrs	r2, r1
 80020aa:	605a      	str	r2, [r3, #4]
 80020ac:	e019      	b.n	80020e2 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80020ae:	4bbc      	ldr	r3, [pc, #752]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	4bbb      	ldr	r3, [pc, #748]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 80020b4:	49bc      	ldr	r1, [pc, #752]	; (80023a8 <HAL_RCC_OscConfig+0x688>)
 80020b6:	400a      	ands	r2, r1
 80020b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ba:	f7ff fb51 	bl	8001760 <HAL_GetTick>
 80020be:	0003      	movs	r3, r0
 80020c0:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80020c2:	e008      	b.n	80020d6 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020c4:	f7ff fb4c 	bl	8001760 <HAL_GetTick>
 80020c8:	0002      	movs	r2, r0
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d901      	bls.n	80020d6 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e19a      	b.n	800240c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80020d6:	4bb2      	ldr	r3, [pc, #712]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	2380      	movs	r3, #128	; 0x80
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	4013      	ands	r3, r2
 80020e0:	d1f0      	bne.n	80020c4 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2208      	movs	r2, #8
 80020e8:	4013      	ands	r3, r2
 80020ea:	d036      	beq.n	800215a <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	695b      	ldr	r3, [r3, #20]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d019      	beq.n	8002128 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020f4:	4baa      	ldr	r3, [pc, #680]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 80020f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020f8:	4ba9      	ldr	r3, [pc, #676]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 80020fa:	2101      	movs	r1, #1
 80020fc:	430a      	orrs	r2, r1
 80020fe:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002100:	f7ff fb2e 	bl	8001760 <HAL_GetTick>
 8002104:	0003      	movs	r3, r0
 8002106:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002108:	e008      	b.n	800211c <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800210a:	f7ff fb29 	bl	8001760 <HAL_GetTick>
 800210e:	0002      	movs	r2, r0
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	1ad3      	subs	r3, r2, r3
 8002114:	2b02      	cmp	r3, #2
 8002116:	d901      	bls.n	800211c <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8002118:	2303      	movs	r3, #3
 800211a:	e177      	b.n	800240c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800211c:	4ba0      	ldr	r3, [pc, #640]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 800211e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002120:	2202      	movs	r2, #2
 8002122:	4013      	ands	r3, r2
 8002124:	d0f1      	beq.n	800210a <HAL_RCC_OscConfig+0x3ea>
 8002126:	e018      	b.n	800215a <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002128:	4b9d      	ldr	r3, [pc, #628]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 800212a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800212c:	4b9c      	ldr	r3, [pc, #624]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 800212e:	2101      	movs	r1, #1
 8002130:	438a      	bics	r2, r1
 8002132:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002134:	f7ff fb14 	bl	8001760 <HAL_GetTick>
 8002138:	0003      	movs	r3, r0
 800213a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800213c:	e008      	b.n	8002150 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800213e:	f7ff fb0f 	bl	8001760 <HAL_GetTick>
 8002142:	0002      	movs	r2, r0
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	2b02      	cmp	r3, #2
 800214a:	d901      	bls.n	8002150 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 800214c:	2303      	movs	r3, #3
 800214e:	e15d      	b.n	800240c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002150:	4b93      	ldr	r3, [pc, #588]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 8002152:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002154:	2202      	movs	r2, #2
 8002156:	4013      	ands	r3, r2
 8002158:	d1f1      	bne.n	800213e <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	2204      	movs	r2, #4
 8002160:	4013      	ands	r3, r2
 8002162:	d100      	bne.n	8002166 <HAL_RCC_OscConfig+0x446>
 8002164:	e0ae      	b.n	80022c4 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002166:	2023      	movs	r0, #35	; 0x23
 8002168:	183b      	adds	r3, r7, r0
 800216a:	2200      	movs	r2, #0
 800216c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800216e:	4b8c      	ldr	r3, [pc, #560]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 8002170:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002172:	2380      	movs	r3, #128	; 0x80
 8002174:	055b      	lsls	r3, r3, #21
 8002176:	4013      	ands	r3, r2
 8002178:	d109      	bne.n	800218e <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800217a:	4b89      	ldr	r3, [pc, #548]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 800217c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800217e:	4b88      	ldr	r3, [pc, #544]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 8002180:	2180      	movs	r1, #128	; 0x80
 8002182:	0549      	lsls	r1, r1, #21
 8002184:	430a      	orrs	r2, r1
 8002186:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002188:	183b      	adds	r3, r7, r0
 800218a:	2201      	movs	r2, #1
 800218c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800218e:	4b87      	ldr	r3, [pc, #540]	; (80023ac <HAL_RCC_OscConfig+0x68c>)
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	2380      	movs	r3, #128	; 0x80
 8002194:	005b      	lsls	r3, r3, #1
 8002196:	4013      	ands	r3, r2
 8002198:	d11a      	bne.n	80021d0 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800219a:	4b84      	ldr	r3, [pc, #528]	; (80023ac <HAL_RCC_OscConfig+0x68c>)
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	4b83      	ldr	r3, [pc, #524]	; (80023ac <HAL_RCC_OscConfig+0x68c>)
 80021a0:	2180      	movs	r1, #128	; 0x80
 80021a2:	0049      	lsls	r1, r1, #1
 80021a4:	430a      	orrs	r2, r1
 80021a6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021a8:	f7ff fada 	bl	8001760 <HAL_GetTick>
 80021ac:	0003      	movs	r3, r0
 80021ae:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021b0:	e008      	b.n	80021c4 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021b2:	f7ff fad5 	bl	8001760 <HAL_GetTick>
 80021b6:	0002      	movs	r2, r0
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	2b64      	cmp	r3, #100	; 0x64
 80021be:	d901      	bls.n	80021c4 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80021c0:	2303      	movs	r3, #3
 80021c2:	e123      	b.n	800240c <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021c4:	4b79      	ldr	r3, [pc, #484]	; (80023ac <HAL_RCC_OscConfig+0x68c>)
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	2380      	movs	r3, #128	; 0x80
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	4013      	ands	r3, r2
 80021ce:	d0f0      	beq.n	80021b2 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689a      	ldr	r2, [r3, #8]
 80021d4:	2380      	movs	r3, #128	; 0x80
 80021d6:	005b      	lsls	r3, r3, #1
 80021d8:	429a      	cmp	r2, r3
 80021da:	d107      	bne.n	80021ec <HAL_RCC_OscConfig+0x4cc>
 80021dc:	4b70      	ldr	r3, [pc, #448]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 80021de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021e0:	4b6f      	ldr	r3, [pc, #444]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 80021e2:	2180      	movs	r1, #128	; 0x80
 80021e4:	0049      	lsls	r1, r1, #1
 80021e6:	430a      	orrs	r2, r1
 80021e8:	651a      	str	r2, [r3, #80]	; 0x50
 80021ea:	e031      	b.n	8002250 <HAL_RCC_OscConfig+0x530>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d10c      	bne.n	800220e <HAL_RCC_OscConfig+0x4ee>
 80021f4:	4b6a      	ldr	r3, [pc, #424]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 80021f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021f8:	4b69      	ldr	r3, [pc, #420]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 80021fa:	496b      	ldr	r1, [pc, #428]	; (80023a8 <HAL_RCC_OscConfig+0x688>)
 80021fc:	400a      	ands	r2, r1
 80021fe:	651a      	str	r2, [r3, #80]	; 0x50
 8002200:	4b67      	ldr	r3, [pc, #412]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 8002202:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002204:	4b66      	ldr	r3, [pc, #408]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 8002206:	496a      	ldr	r1, [pc, #424]	; (80023b0 <HAL_RCC_OscConfig+0x690>)
 8002208:	400a      	ands	r2, r1
 800220a:	651a      	str	r2, [r3, #80]	; 0x50
 800220c:	e020      	b.n	8002250 <HAL_RCC_OscConfig+0x530>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	689a      	ldr	r2, [r3, #8]
 8002212:	23a0      	movs	r3, #160	; 0xa0
 8002214:	00db      	lsls	r3, r3, #3
 8002216:	429a      	cmp	r2, r3
 8002218:	d10e      	bne.n	8002238 <HAL_RCC_OscConfig+0x518>
 800221a:	4b61      	ldr	r3, [pc, #388]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 800221c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800221e:	4b60      	ldr	r3, [pc, #384]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 8002220:	2180      	movs	r1, #128	; 0x80
 8002222:	00c9      	lsls	r1, r1, #3
 8002224:	430a      	orrs	r2, r1
 8002226:	651a      	str	r2, [r3, #80]	; 0x50
 8002228:	4b5d      	ldr	r3, [pc, #372]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 800222a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800222c:	4b5c      	ldr	r3, [pc, #368]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 800222e:	2180      	movs	r1, #128	; 0x80
 8002230:	0049      	lsls	r1, r1, #1
 8002232:	430a      	orrs	r2, r1
 8002234:	651a      	str	r2, [r3, #80]	; 0x50
 8002236:	e00b      	b.n	8002250 <HAL_RCC_OscConfig+0x530>
 8002238:	4b59      	ldr	r3, [pc, #356]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 800223a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800223c:	4b58      	ldr	r3, [pc, #352]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 800223e:	495a      	ldr	r1, [pc, #360]	; (80023a8 <HAL_RCC_OscConfig+0x688>)
 8002240:	400a      	ands	r2, r1
 8002242:	651a      	str	r2, [r3, #80]	; 0x50
 8002244:	4b56      	ldr	r3, [pc, #344]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 8002246:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002248:	4b55      	ldr	r3, [pc, #340]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 800224a:	4959      	ldr	r1, [pc, #356]	; (80023b0 <HAL_RCC_OscConfig+0x690>)
 800224c:	400a      	ands	r2, r1
 800224e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d015      	beq.n	8002284 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002258:	f7ff fa82 	bl	8001760 <HAL_GetTick>
 800225c:	0003      	movs	r3, r0
 800225e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002260:	e009      	b.n	8002276 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002262:	f7ff fa7d 	bl	8001760 <HAL_GetTick>
 8002266:	0002      	movs	r2, r0
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	1ad3      	subs	r3, r2, r3
 800226c:	4a51      	ldr	r2, [pc, #324]	; (80023b4 <HAL_RCC_OscConfig+0x694>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d901      	bls.n	8002276 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e0ca      	b.n	800240c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002276:	4b4a      	ldr	r3, [pc, #296]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 8002278:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800227a:	2380      	movs	r3, #128	; 0x80
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	4013      	ands	r3, r2
 8002280:	d0ef      	beq.n	8002262 <HAL_RCC_OscConfig+0x542>
 8002282:	e014      	b.n	80022ae <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002284:	f7ff fa6c 	bl	8001760 <HAL_GetTick>
 8002288:	0003      	movs	r3, r0
 800228a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800228c:	e009      	b.n	80022a2 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800228e:	f7ff fa67 	bl	8001760 <HAL_GetTick>
 8002292:	0002      	movs	r2, r0
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	4a46      	ldr	r2, [pc, #280]	; (80023b4 <HAL_RCC_OscConfig+0x694>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e0b4      	b.n	800240c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80022a2:	4b3f      	ldr	r3, [pc, #252]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 80022a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022a6:	2380      	movs	r3, #128	; 0x80
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	4013      	ands	r3, r2
 80022ac:	d1ef      	bne.n	800228e <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80022ae:	2323      	movs	r3, #35	; 0x23
 80022b0:	18fb      	adds	r3, r7, r3
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d105      	bne.n	80022c4 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022b8:	4b39      	ldr	r3, [pc, #228]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 80022ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80022bc:	4b38      	ldr	r3, [pc, #224]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 80022be:	493e      	ldr	r1, [pc, #248]	; (80023b8 <HAL_RCC_OscConfig+0x698>)
 80022c0:	400a      	ands	r2, r1
 80022c2:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d100      	bne.n	80022ce <HAL_RCC_OscConfig+0x5ae>
 80022cc:	e09d      	b.n	800240a <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	2b0c      	cmp	r3, #12
 80022d2:	d100      	bne.n	80022d6 <HAL_RCC_OscConfig+0x5b6>
 80022d4:	e076      	b.n	80023c4 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d145      	bne.n	800236a <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022de:	4b30      	ldr	r3, [pc, #192]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	4b2f      	ldr	r3, [pc, #188]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 80022e4:	4935      	ldr	r1, [pc, #212]	; (80023bc <HAL_RCC_OscConfig+0x69c>)
 80022e6:	400a      	ands	r2, r1
 80022e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ea:	f7ff fa39 	bl	8001760 <HAL_GetTick>
 80022ee:	0003      	movs	r3, r0
 80022f0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80022f2:	e008      	b.n	8002306 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022f4:	f7ff fa34 	bl	8001760 <HAL_GetTick>
 80022f8:	0002      	movs	r2, r0
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	2b02      	cmp	r3, #2
 8002300:	d901      	bls.n	8002306 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e082      	b.n	800240c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002306:	4b26      	ldr	r3, [pc, #152]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	2380      	movs	r3, #128	; 0x80
 800230c:	049b      	lsls	r3, r3, #18
 800230e:	4013      	ands	r3, r2
 8002310:	d1f0      	bne.n	80022f4 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002312:	4b23      	ldr	r3, [pc, #140]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 8002314:	68db      	ldr	r3, [r3, #12]
 8002316:	4a2a      	ldr	r2, [pc, #168]	; (80023c0 <HAL_RCC_OscConfig+0x6a0>)
 8002318:	4013      	ands	r3, r2
 800231a:	0019      	movs	r1, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002324:	431a      	orrs	r2, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	431a      	orrs	r2, r3
 800232c:	4b1c      	ldr	r3, [pc, #112]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 800232e:	430a      	orrs	r2, r1
 8002330:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002332:	4b1b      	ldr	r3, [pc, #108]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	4b1a      	ldr	r3, [pc, #104]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 8002338:	2180      	movs	r1, #128	; 0x80
 800233a:	0449      	lsls	r1, r1, #17
 800233c:	430a      	orrs	r2, r1
 800233e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002340:	f7ff fa0e 	bl	8001760 <HAL_GetTick>
 8002344:	0003      	movs	r3, r0
 8002346:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002348:	e008      	b.n	800235c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800234a:	f7ff fa09 	bl	8001760 <HAL_GetTick>
 800234e:	0002      	movs	r2, r0
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	2b02      	cmp	r3, #2
 8002356:	d901      	bls.n	800235c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8002358:	2303      	movs	r3, #3
 800235a:	e057      	b.n	800240c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800235c:	4b10      	ldr	r3, [pc, #64]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	2380      	movs	r3, #128	; 0x80
 8002362:	049b      	lsls	r3, r3, #18
 8002364:	4013      	ands	r3, r2
 8002366:	d0f0      	beq.n	800234a <HAL_RCC_OscConfig+0x62a>
 8002368:	e04f      	b.n	800240a <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800236a:	4b0d      	ldr	r3, [pc, #52]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	4b0c      	ldr	r3, [pc, #48]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 8002370:	4912      	ldr	r1, [pc, #72]	; (80023bc <HAL_RCC_OscConfig+0x69c>)
 8002372:	400a      	ands	r2, r1
 8002374:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002376:	f7ff f9f3 	bl	8001760 <HAL_GetTick>
 800237a:	0003      	movs	r3, r0
 800237c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800237e:	e008      	b.n	8002392 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002380:	f7ff f9ee 	bl	8001760 <HAL_GetTick>
 8002384:	0002      	movs	r2, r0
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	2b02      	cmp	r3, #2
 800238c:	d901      	bls.n	8002392 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e03c      	b.n	800240c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002392:	4b03      	ldr	r3, [pc, #12]	; (80023a0 <HAL_RCC_OscConfig+0x680>)
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	2380      	movs	r3, #128	; 0x80
 8002398:	049b      	lsls	r3, r3, #18
 800239a:	4013      	ands	r3, r2
 800239c:	d1f0      	bne.n	8002380 <HAL_RCC_OscConfig+0x660>
 800239e:	e034      	b.n	800240a <HAL_RCC_OscConfig+0x6ea>
 80023a0:	40021000 	.word	0x40021000
 80023a4:	ffff1fff 	.word	0xffff1fff
 80023a8:	fffffeff 	.word	0xfffffeff
 80023ac:	40007000 	.word	0x40007000
 80023b0:	fffffbff 	.word	0xfffffbff
 80023b4:	00001388 	.word	0x00001388
 80023b8:	efffffff 	.word	0xefffffff
 80023bc:	feffffff 	.word	0xfeffffff
 80023c0:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d101      	bne.n	80023d0 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e01d      	b.n	800240c <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023d0:	4b10      	ldr	r3, [pc, #64]	; (8002414 <HAL_RCC_OscConfig+0x6f4>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023d6:	69ba      	ldr	r2, [r7, #24]
 80023d8:	2380      	movs	r3, #128	; 0x80
 80023da:	025b      	lsls	r3, r3, #9
 80023dc:	401a      	ands	r2, r3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d10f      	bne.n	8002406 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80023e6:	69ba      	ldr	r2, [r7, #24]
 80023e8:	23f0      	movs	r3, #240	; 0xf0
 80023ea:	039b      	lsls	r3, r3, #14
 80023ec:	401a      	ands	r2, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d107      	bne.n	8002406 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80023f6:	69ba      	ldr	r2, [r7, #24]
 80023f8:	23c0      	movs	r3, #192	; 0xc0
 80023fa:	041b      	lsls	r3, r3, #16
 80023fc:	401a      	ands	r2, r3
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002402:	429a      	cmp	r2, r3
 8002404:	d001      	beq.n	800240a <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e000      	b.n	800240c <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 800240a:	2300      	movs	r3, #0
}
 800240c:	0018      	movs	r0, r3
 800240e:	46bd      	mov	sp, r7
 8002410:	b00a      	add	sp, #40	; 0x28
 8002412:	bdb0      	pop	{r4, r5, r7, pc}
 8002414:	40021000 	.word	0x40021000

08002418 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002418:	b5b0      	push	{r4, r5, r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d101      	bne.n	800242c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	e128      	b.n	800267e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800242c:	4b96      	ldr	r3, [pc, #600]	; (8002688 <HAL_RCC_ClockConfig+0x270>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	2201      	movs	r2, #1
 8002432:	4013      	ands	r3, r2
 8002434:	683a      	ldr	r2, [r7, #0]
 8002436:	429a      	cmp	r2, r3
 8002438:	d91e      	bls.n	8002478 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800243a:	4b93      	ldr	r3, [pc, #588]	; (8002688 <HAL_RCC_ClockConfig+0x270>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2201      	movs	r2, #1
 8002440:	4393      	bics	r3, r2
 8002442:	0019      	movs	r1, r3
 8002444:	4b90      	ldr	r3, [pc, #576]	; (8002688 <HAL_RCC_ClockConfig+0x270>)
 8002446:	683a      	ldr	r2, [r7, #0]
 8002448:	430a      	orrs	r2, r1
 800244a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800244c:	f7ff f988 	bl	8001760 <HAL_GetTick>
 8002450:	0003      	movs	r3, r0
 8002452:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002454:	e009      	b.n	800246a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002456:	f7ff f983 	bl	8001760 <HAL_GetTick>
 800245a:	0002      	movs	r2, r0
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	4a8a      	ldr	r2, [pc, #552]	; (800268c <HAL_RCC_ClockConfig+0x274>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d901      	bls.n	800246a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002466:	2303      	movs	r3, #3
 8002468:	e109      	b.n	800267e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800246a:	4b87      	ldr	r3, [pc, #540]	; (8002688 <HAL_RCC_ClockConfig+0x270>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2201      	movs	r2, #1
 8002470:	4013      	ands	r3, r2
 8002472:	683a      	ldr	r2, [r7, #0]
 8002474:	429a      	cmp	r2, r3
 8002476:	d1ee      	bne.n	8002456 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	2202      	movs	r2, #2
 800247e:	4013      	ands	r3, r2
 8002480:	d009      	beq.n	8002496 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002482:	4b83      	ldr	r3, [pc, #524]	; (8002690 <HAL_RCC_ClockConfig+0x278>)
 8002484:	68db      	ldr	r3, [r3, #12]
 8002486:	22f0      	movs	r2, #240	; 0xf0
 8002488:	4393      	bics	r3, r2
 800248a:	0019      	movs	r1, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689a      	ldr	r2, [r3, #8]
 8002490:	4b7f      	ldr	r3, [pc, #508]	; (8002690 <HAL_RCC_ClockConfig+0x278>)
 8002492:	430a      	orrs	r2, r1
 8002494:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	2201      	movs	r2, #1
 800249c:	4013      	ands	r3, r2
 800249e:	d100      	bne.n	80024a2 <HAL_RCC_ClockConfig+0x8a>
 80024a0:	e089      	b.n	80025b6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	d107      	bne.n	80024ba <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024aa:	4b79      	ldr	r3, [pc, #484]	; (8002690 <HAL_RCC_ClockConfig+0x278>)
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	2380      	movs	r3, #128	; 0x80
 80024b0:	029b      	lsls	r3, r3, #10
 80024b2:	4013      	ands	r3, r2
 80024b4:	d120      	bne.n	80024f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e0e1      	b.n	800267e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	2b03      	cmp	r3, #3
 80024c0:	d107      	bne.n	80024d2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80024c2:	4b73      	ldr	r3, [pc, #460]	; (8002690 <HAL_RCC_ClockConfig+0x278>)
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	2380      	movs	r3, #128	; 0x80
 80024c8:	049b      	lsls	r3, r3, #18
 80024ca:	4013      	ands	r3, r2
 80024cc:	d114      	bne.n	80024f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e0d5      	b.n	800267e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d106      	bne.n	80024e8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024da:	4b6d      	ldr	r3, [pc, #436]	; (8002690 <HAL_RCC_ClockConfig+0x278>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	2204      	movs	r2, #4
 80024e0:	4013      	ands	r3, r2
 80024e2:	d109      	bne.n	80024f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e0ca      	b.n	800267e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80024e8:	4b69      	ldr	r3, [pc, #420]	; (8002690 <HAL_RCC_ClockConfig+0x278>)
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	2380      	movs	r3, #128	; 0x80
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	4013      	ands	r3, r2
 80024f2:	d101      	bne.n	80024f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e0c2      	b.n	800267e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024f8:	4b65      	ldr	r3, [pc, #404]	; (8002690 <HAL_RCC_ClockConfig+0x278>)
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	2203      	movs	r2, #3
 80024fe:	4393      	bics	r3, r2
 8002500:	0019      	movs	r1, r3
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	685a      	ldr	r2, [r3, #4]
 8002506:	4b62      	ldr	r3, [pc, #392]	; (8002690 <HAL_RCC_ClockConfig+0x278>)
 8002508:	430a      	orrs	r2, r1
 800250a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800250c:	f7ff f928 	bl	8001760 <HAL_GetTick>
 8002510:	0003      	movs	r3, r0
 8002512:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	2b02      	cmp	r3, #2
 800251a:	d111      	bne.n	8002540 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800251c:	e009      	b.n	8002532 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800251e:	f7ff f91f 	bl	8001760 <HAL_GetTick>
 8002522:	0002      	movs	r2, r0
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	4a58      	ldr	r2, [pc, #352]	; (800268c <HAL_RCC_ClockConfig+0x274>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d901      	bls.n	8002532 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800252e:	2303      	movs	r3, #3
 8002530:	e0a5      	b.n	800267e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002532:	4b57      	ldr	r3, [pc, #348]	; (8002690 <HAL_RCC_ClockConfig+0x278>)
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	220c      	movs	r2, #12
 8002538:	4013      	ands	r3, r2
 800253a:	2b08      	cmp	r3, #8
 800253c:	d1ef      	bne.n	800251e <HAL_RCC_ClockConfig+0x106>
 800253e:	e03a      	b.n	80025b6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	2b03      	cmp	r3, #3
 8002546:	d111      	bne.n	800256c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002548:	e009      	b.n	800255e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800254a:	f7ff f909 	bl	8001760 <HAL_GetTick>
 800254e:	0002      	movs	r2, r0
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	4a4d      	ldr	r2, [pc, #308]	; (800268c <HAL_RCC_ClockConfig+0x274>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d901      	bls.n	800255e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800255a:	2303      	movs	r3, #3
 800255c:	e08f      	b.n	800267e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800255e:	4b4c      	ldr	r3, [pc, #304]	; (8002690 <HAL_RCC_ClockConfig+0x278>)
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	220c      	movs	r2, #12
 8002564:	4013      	ands	r3, r2
 8002566:	2b0c      	cmp	r3, #12
 8002568:	d1ef      	bne.n	800254a <HAL_RCC_ClockConfig+0x132>
 800256a:	e024      	b.n	80025b6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	2b01      	cmp	r3, #1
 8002572:	d11b      	bne.n	80025ac <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002574:	e009      	b.n	800258a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002576:	f7ff f8f3 	bl	8001760 <HAL_GetTick>
 800257a:	0002      	movs	r2, r0
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	1ad3      	subs	r3, r2, r3
 8002580:	4a42      	ldr	r2, [pc, #264]	; (800268c <HAL_RCC_ClockConfig+0x274>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d901      	bls.n	800258a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e079      	b.n	800267e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800258a:	4b41      	ldr	r3, [pc, #260]	; (8002690 <HAL_RCC_ClockConfig+0x278>)
 800258c:	68db      	ldr	r3, [r3, #12]
 800258e:	220c      	movs	r2, #12
 8002590:	4013      	ands	r3, r2
 8002592:	2b04      	cmp	r3, #4
 8002594:	d1ef      	bne.n	8002576 <HAL_RCC_ClockConfig+0x15e>
 8002596:	e00e      	b.n	80025b6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002598:	f7ff f8e2 	bl	8001760 <HAL_GetTick>
 800259c:	0002      	movs	r2, r0
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	4a3a      	ldr	r2, [pc, #232]	; (800268c <HAL_RCC_ClockConfig+0x274>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d901      	bls.n	80025ac <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e068      	b.n	800267e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80025ac:	4b38      	ldr	r3, [pc, #224]	; (8002690 <HAL_RCC_ClockConfig+0x278>)
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	220c      	movs	r2, #12
 80025b2:	4013      	ands	r3, r2
 80025b4:	d1f0      	bne.n	8002598 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025b6:	4b34      	ldr	r3, [pc, #208]	; (8002688 <HAL_RCC_ClockConfig+0x270>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2201      	movs	r2, #1
 80025bc:	4013      	ands	r3, r2
 80025be:	683a      	ldr	r2, [r7, #0]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d21e      	bcs.n	8002602 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025c4:	4b30      	ldr	r3, [pc, #192]	; (8002688 <HAL_RCC_ClockConfig+0x270>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	2201      	movs	r2, #1
 80025ca:	4393      	bics	r3, r2
 80025cc:	0019      	movs	r1, r3
 80025ce:	4b2e      	ldr	r3, [pc, #184]	; (8002688 <HAL_RCC_ClockConfig+0x270>)
 80025d0:	683a      	ldr	r2, [r7, #0]
 80025d2:	430a      	orrs	r2, r1
 80025d4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80025d6:	f7ff f8c3 	bl	8001760 <HAL_GetTick>
 80025da:	0003      	movs	r3, r0
 80025dc:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025de:	e009      	b.n	80025f4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025e0:	f7ff f8be 	bl	8001760 <HAL_GetTick>
 80025e4:	0002      	movs	r2, r0
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	4a28      	ldr	r2, [pc, #160]	; (800268c <HAL_RCC_ClockConfig+0x274>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d901      	bls.n	80025f4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e044      	b.n	800267e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025f4:	4b24      	ldr	r3, [pc, #144]	; (8002688 <HAL_RCC_ClockConfig+0x270>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2201      	movs	r2, #1
 80025fa:	4013      	ands	r3, r2
 80025fc:	683a      	ldr	r2, [r7, #0]
 80025fe:	429a      	cmp	r2, r3
 8002600:	d1ee      	bne.n	80025e0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2204      	movs	r2, #4
 8002608:	4013      	ands	r3, r2
 800260a:	d009      	beq.n	8002620 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800260c:	4b20      	ldr	r3, [pc, #128]	; (8002690 <HAL_RCC_ClockConfig+0x278>)
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	4a20      	ldr	r2, [pc, #128]	; (8002694 <HAL_RCC_ClockConfig+0x27c>)
 8002612:	4013      	ands	r3, r2
 8002614:	0019      	movs	r1, r3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	68da      	ldr	r2, [r3, #12]
 800261a:	4b1d      	ldr	r3, [pc, #116]	; (8002690 <HAL_RCC_ClockConfig+0x278>)
 800261c:	430a      	orrs	r2, r1
 800261e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2208      	movs	r2, #8
 8002626:	4013      	ands	r3, r2
 8002628:	d00a      	beq.n	8002640 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800262a:	4b19      	ldr	r3, [pc, #100]	; (8002690 <HAL_RCC_ClockConfig+0x278>)
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	4a1a      	ldr	r2, [pc, #104]	; (8002698 <HAL_RCC_ClockConfig+0x280>)
 8002630:	4013      	ands	r3, r2
 8002632:	0019      	movs	r1, r3
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	691b      	ldr	r3, [r3, #16]
 8002638:	00da      	lsls	r2, r3, #3
 800263a:	4b15      	ldr	r3, [pc, #84]	; (8002690 <HAL_RCC_ClockConfig+0x278>)
 800263c:	430a      	orrs	r2, r1
 800263e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002640:	f000 f832 	bl	80026a8 <HAL_RCC_GetSysClockFreq>
 8002644:	0001      	movs	r1, r0
 8002646:	4b12      	ldr	r3, [pc, #72]	; (8002690 <HAL_RCC_ClockConfig+0x278>)
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	091b      	lsrs	r3, r3, #4
 800264c:	220f      	movs	r2, #15
 800264e:	4013      	ands	r3, r2
 8002650:	4a12      	ldr	r2, [pc, #72]	; (800269c <HAL_RCC_ClockConfig+0x284>)
 8002652:	5cd3      	ldrb	r3, [r2, r3]
 8002654:	000a      	movs	r2, r1
 8002656:	40da      	lsrs	r2, r3
 8002658:	4b11      	ldr	r3, [pc, #68]	; (80026a0 <HAL_RCC_ClockConfig+0x288>)
 800265a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800265c:	4b11      	ldr	r3, [pc, #68]	; (80026a4 <HAL_RCC_ClockConfig+0x28c>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	250b      	movs	r5, #11
 8002662:	197c      	adds	r4, r7, r5
 8002664:	0018      	movs	r0, r3
 8002666:	f7ff f835 	bl	80016d4 <HAL_InitTick>
 800266a:	0003      	movs	r3, r0
 800266c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800266e:	197b      	adds	r3, r7, r5
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d002      	beq.n	800267c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002676:	197b      	adds	r3, r7, r5
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	e000      	b.n	800267e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800267c:	2300      	movs	r3, #0
}
 800267e:	0018      	movs	r0, r3
 8002680:	46bd      	mov	sp, r7
 8002682:	b004      	add	sp, #16
 8002684:	bdb0      	pop	{r4, r5, r7, pc}
 8002686:	46c0      	nop			; (mov r8, r8)
 8002688:	40022000 	.word	0x40022000
 800268c:	00001388 	.word	0x00001388
 8002690:	40021000 	.word	0x40021000
 8002694:	fffff8ff 	.word	0xfffff8ff
 8002698:	ffffc7ff 	.word	0xffffc7ff
 800269c:	080046cc 	.word	0x080046cc
 80026a0:	20000000 	.word	0x20000000
 80026a4:	20000004 	.word	0x20000004

080026a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026a8:	b5b0      	push	{r4, r5, r7, lr}
 80026aa:	b08e      	sub	sp, #56	; 0x38
 80026ac:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80026ae:	4b4c      	ldr	r3, [pc, #304]	; (80027e0 <HAL_RCC_GetSysClockFreq+0x138>)
 80026b0:	68db      	ldr	r3, [r3, #12]
 80026b2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80026b6:	230c      	movs	r3, #12
 80026b8:	4013      	ands	r3, r2
 80026ba:	2b0c      	cmp	r3, #12
 80026bc:	d014      	beq.n	80026e8 <HAL_RCC_GetSysClockFreq+0x40>
 80026be:	d900      	bls.n	80026c2 <HAL_RCC_GetSysClockFreq+0x1a>
 80026c0:	e07b      	b.n	80027ba <HAL_RCC_GetSysClockFreq+0x112>
 80026c2:	2b04      	cmp	r3, #4
 80026c4:	d002      	beq.n	80026cc <HAL_RCC_GetSysClockFreq+0x24>
 80026c6:	2b08      	cmp	r3, #8
 80026c8:	d00b      	beq.n	80026e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80026ca:	e076      	b.n	80027ba <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80026cc:	4b44      	ldr	r3, [pc, #272]	; (80027e0 <HAL_RCC_GetSysClockFreq+0x138>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2210      	movs	r2, #16
 80026d2:	4013      	ands	r3, r2
 80026d4:	d002      	beq.n	80026dc <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80026d6:	4b43      	ldr	r3, [pc, #268]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x13c>)
 80026d8:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80026da:	e07c      	b.n	80027d6 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80026dc:	4b42      	ldr	r3, [pc, #264]	; (80027e8 <HAL_RCC_GetSysClockFreq+0x140>)
 80026de:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80026e0:	e079      	b.n	80027d6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026e2:	4b42      	ldr	r3, [pc, #264]	; (80027ec <HAL_RCC_GetSysClockFreq+0x144>)
 80026e4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80026e6:	e076      	b.n	80027d6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80026e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026ea:	0c9a      	lsrs	r2, r3, #18
 80026ec:	230f      	movs	r3, #15
 80026ee:	401a      	ands	r2, r3
 80026f0:	4b3f      	ldr	r3, [pc, #252]	; (80027f0 <HAL_RCC_GetSysClockFreq+0x148>)
 80026f2:	5c9b      	ldrb	r3, [r3, r2]
 80026f4:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80026f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026f8:	0d9a      	lsrs	r2, r3, #22
 80026fa:	2303      	movs	r3, #3
 80026fc:	4013      	ands	r3, r2
 80026fe:	3301      	adds	r3, #1
 8002700:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002702:	4b37      	ldr	r3, [pc, #220]	; (80027e0 <HAL_RCC_GetSysClockFreq+0x138>)
 8002704:	68da      	ldr	r2, [r3, #12]
 8002706:	2380      	movs	r3, #128	; 0x80
 8002708:	025b      	lsls	r3, r3, #9
 800270a:	4013      	ands	r3, r2
 800270c:	d01a      	beq.n	8002744 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800270e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002710:	61bb      	str	r3, [r7, #24]
 8002712:	2300      	movs	r3, #0
 8002714:	61fb      	str	r3, [r7, #28]
 8002716:	4a35      	ldr	r2, [pc, #212]	; (80027ec <HAL_RCC_GetSysClockFreq+0x144>)
 8002718:	2300      	movs	r3, #0
 800271a:	69b8      	ldr	r0, [r7, #24]
 800271c:	69f9      	ldr	r1, [r7, #28]
 800271e:	f7fd fdb1 	bl	8000284 <__aeabi_lmul>
 8002722:	0002      	movs	r2, r0
 8002724:	000b      	movs	r3, r1
 8002726:	0010      	movs	r0, r2
 8002728:	0019      	movs	r1, r3
 800272a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800272c:	613b      	str	r3, [r7, #16]
 800272e:	2300      	movs	r3, #0
 8002730:	617b      	str	r3, [r7, #20]
 8002732:	693a      	ldr	r2, [r7, #16]
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	f7fd fd85 	bl	8000244 <__aeabi_uldivmod>
 800273a:	0002      	movs	r2, r0
 800273c:	000b      	movs	r3, r1
 800273e:	0013      	movs	r3, r2
 8002740:	637b      	str	r3, [r7, #52]	; 0x34
 8002742:	e037      	b.n	80027b4 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002744:	4b26      	ldr	r3, [pc, #152]	; (80027e0 <HAL_RCC_GetSysClockFreq+0x138>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2210      	movs	r2, #16
 800274a:	4013      	ands	r3, r2
 800274c:	d01a      	beq.n	8002784 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800274e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002750:	60bb      	str	r3, [r7, #8]
 8002752:	2300      	movs	r3, #0
 8002754:	60fb      	str	r3, [r7, #12]
 8002756:	4a23      	ldr	r2, [pc, #140]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002758:	2300      	movs	r3, #0
 800275a:	68b8      	ldr	r0, [r7, #8]
 800275c:	68f9      	ldr	r1, [r7, #12]
 800275e:	f7fd fd91 	bl	8000284 <__aeabi_lmul>
 8002762:	0002      	movs	r2, r0
 8002764:	000b      	movs	r3, r1
 8002766:	0010      	movs	r0, r2
 8002768:	0019      	movs	r1, r3
 800276a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800276c:	603b      	str	r3, [r7, #0]
 800276e:	2300      	movs	r3, #0
 8002770:	607b      	str	r3, [r7, #4]
 8002772:	683a      	ldr	r2, [r7, #0]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f7fd fd65 	bl	8000244 <__aeabi_uldivmod>
 800277a:	0002      	movs	r2, r0
 800277c:	000b      	movs	r3, r1
 800277e:	0013      	movs	r3, r2
 8002780:	637b      	str	r3, [r7, #52]	; 0x34
 8002782:	e017      	b.n	80027b4 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002786:	0018      	movs	r0, r3
 8002788:	2300      	movs	r3, #0
 800278a:	0019      	movs	r1, r3
 800278c:	4a16      	ldr	r2, [pc, #88]	; (80027e8 <HAL_RCC_GetSysClockFreq+0x140>)
 800278e:	2300      	movs	r3, #0
 8002790:	f7fd fd78 	bl	8000284 <__aeabi_lmul>
 8002794:	0002      	movs	r2, r0
 8002796:	000b      	movs	r3, r1
 8002798:	0010      	movs	r0, r2
 800279a:	0019      	movs	r1, r3
 800279c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279e:	001c      	movs	r4, r3
 80027a0:	2300      	movs	r3, #0
 80027a2:	001d      	movs	r5, r3
 80027a4:	0022      	movs	r2, r4
 80027a6:	002b      	movs	r3, r5
 80027a8:	f7fd fd4c 	bl	8000244 <__aeabi_uldivmod>
 80027ac:	0002      	movs	r2, r0
 80027ae:	000b      	movs	r3, r1
 80027b0:	0013      	movs	r3, r2
 80027b2:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80027b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027b6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80027b8:	e00d      	b.n	80027d6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80027ba:	4b09      	ldr	r3, [pc, #36]	; (80027e0 <HAL_RCC_GetSysClockFreq+0x138>)
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	0b5b      	lsrs	r3, r3, #13
 80027c0:	2207      	movs	r2, #7
 80027c2:	4013      	ands	r3, r2
 80027c4:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80027c6:	6a3b      	ldr	r3, [r7, #32]
 80027c8:	3301      	adds	r3, #1
 80027ca:	2280      	movs	r2, #128	; 0x80
 80027cc:	0212      	lsls	r2, r2, #8
 80027ce:	409a      	lsls	r2, r3
 80027d0:	0013      	movs	r3, r2
 80027d2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80027d4:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80027d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80027d8:	0018      	movs	r0, r3
 80027da:	46bd      	mov	sp, r7
 80027dc:	b00e      	add	sp, #56	; 0x38
 80027de:	bdb0      	pop	{r4, r5, r7, pc}
 80027e0:	40021000 	.word	0x40021000
 80027e4:	003d0900 	.word	0x003d0900
 80027e8:	00f42400 	.word	0x00f42400
 80027ec:	007a1200 	.word	0x007a1200
 80027f0:	080046e4 	.word	0x080046e4

080027f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027f8:	4b02      	ldr	r3, [pc, #8]	; (8002804 <HAL_RCC_GetHCLKFreq+0x10>)
 80027fa:	681b      	ldr	r3, [r3, #0]
}
 80027fc:	0018      	movs	r0, r3
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	46c0      	nop			; (mov r8, r8)
 8002804:	20000000 	.word	0x20000000

08002808 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800280c:	f7ff fff2 	bl	80027f4 <HAL_RCC_GetHCLKFreq>
 8002810:	0001      	movs	r1, r0
 8002812:	4b06      	ldr	r3, [pc, #24]	; (800282c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002814:	68db      	ldr	r3, [r3, #12]
 8002816:	0a1b      	lsrs	r3, r3, #8
 8002818:	2207      	movs	r2, #7
 800281a:	4013      	ands	r3, r2
 800281c:	4a04      	ldr	r2, [pc, #16]	; (8002830 <HAL_RCC_GetPCLK1Freq+0x28>)
 800281e:	5cd3      	ldrb	r3, [r2, r3]
 8002820:	40d9      	lsrs	r1, r3
 8002822:	000b      	movs	r3, r1
}
 8002824:	0018      	movs	r0, r3
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	46c0      	nop			; (mov r8, r8)
 800282c:	40021000 	.word	0x40021000
 8002830:	080046dc 	.word	0x080046dc

08002834 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002838:	f7ff ffdc 	bl	80027f4 <HAL_RCC_GetHCLKFreq>
 800283c:	0001      	movs	r1, r0
 800283e:	4b06      	ldr	r3, [pc, #24]	; (8002858 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002840:	68db      	ldr	r3, [r3, #12]
 8002842:	0adb      	lsrs	r3, r3, #11
 8002844:	2207      	movs	r2, #7
 8002846:	4013      	ands	r3, r2
 8002848:	4a04      	ldr	r2, [pc, #16]	; (800285c <HAL_RCC_GetPCLK2Freq+0x28>)
 800284a:	5cd3      	ldrb	r3, [r2, r3]
 800284c:	40d9      	lsrs	r1, r3
 800284e:	000b      	movs	r3, r1
}
 8002850:	0018      	movs	r0, r3
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	46c0      	nop			; (mov r8, r8)
 8002858:	40021000 	.word	0x40021000
 800285c:	080046dc 	.word	0x080046dc

08002860 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b086      	sub	sp, #24
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002868:	2017      	movs	r0, #23
 800286a:	183b      	adds	r3, r7, r0
 800286c:	2200      	movs	r2, #0
 800286e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2220      	movs	r2, #32
 8002876:	4013      	ands	r3, r2
 8002878:	d100      	bne.n	800287c <HAL_RCCEx_PeriphCLKConfig+0x1c>
 800287a:	e0c2      	b.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800287c:	4b81      	ldr	r3, [pc, #516]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800287e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002880:	2380      	movs	r3, #128	; 0x80
 8002882:	055b      	lsls	r3, r3, #21
 8002884:	4013      	ands	r3, r2
 8002886:	d109      	bne.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002888:	4b7e      	ldr	r3, [pc, #504]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800288a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800288c:	4b7d      	ldr	r3, [pc, #500]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800288e:	2180      	movs	r1, #128	; 0x80
 8002890:	0549      	lsls	r1, r1, #21
 8002892:	430a      	orrs	r2, r1
 8002894:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002896:	183b      	adds	r3, r7, r0
 8002898:	2201      	movs	r2, #1
 800289a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800289c:	4b7a      	ldr	r3, [pc, #488]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	2380      	movs	r3, #128	; 0x80
 80028a2:	005b      	lsls	r3, r3, #1
 80028a4:	4013      	ands	r3, r2
 80028a6:	d11a      	bne.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028a8:	4b77      	ldr	r3, [pc, #476]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	4b76      	ldr	r3, [pc, #472]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80028ae:	2180      	movs	r1, #128	; 0x80
 80028b0:	0049      	lsls	r1, r1, #1
 80028b2:	430a      	orrs	r2, r1
 80028b4:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028b6:	f7fe ff53 	bl	8001760 <HAL_GetTick>
 80028ba:	0003      	movs	r3, r0
 80028bc:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028be:	e008      	b.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028c0:	f7fe ff4e 	bl	8001760 <HAL_GetTick>
 80028c4:	0002      	movs	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b64      	cmp	r3, #100	; 0x64
 80028cc:	d901      	bls.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e0d4      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x21c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028d2:	4b6d      	ldr	r3, [pc, #436]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	2380      	movs	r3, #128	; 0x80
 80028d8:	005b      	lsls	r3, r3, #1
 80028da:	4013      	ands	r3, r2
 80028dc:	d0f0      	beq.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80028de:	4b69      	ldr	r3, [pc, #420]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	23c0      	movs	r3, #192	; 0xc0
 80028e4:	039b      	lsls	r3, r3, #14
 80028e6:	4013      	ands	r3, r2
 80028e8:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685a      	ldr	r2, [r3, #4]
 80028ee:	23c0      	movs	r3, #192	; 0xc0
 80028f0:	039b      	lsls	r3, r3, #14
 80028f2:	4013      	ands	r3, r2
 80028f4:	68fa      	ldr	r2, [r7, #12]
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d013      	beq.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	685a      	ldr	r2, [r3, #4]
 80028fe:	23c0      	movs	r3, #192	; 0xc0
 8002900:	029b      	lsls	r3, r3, #10
 8002902:	401a      	ands	r2, r3
 8002904:	23c0      	movs	r3, #192	; 0xc0
 8002906:	029b      	lsls	r3, r3, #10
 8002908:	429a      	cmp	r2, r3
 800290a:	d10a      	bne.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800290c:	4b5d      	ldr	r3, [pc, #372]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	2380      	movs	r3, #128	; 0x80
 8002912:	029b      	lsls	r3, r3, #10
 8002914:	401a      	ands	r2, r3
 8002916:	2380      	movs	r3, #128	; 0x80
 8002918:	029b      	lsls	r3, r3, #10
 800291a:	429a      	cmp	r2, r3
 800291c:	d101      	bne.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e0ac      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x21c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002922:	4b58      	ldr	r3, [pc, #352]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002924:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002926:	23c0      	movs	r3, #192	; 0xc0
 8002928:	029b      	lsls	r3, r3, #10
 800292a:	4013      	ands	r3, r2
 800292c:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d03b      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685a      	ldr	r2, [r3, #4]
 8002938:	23c0      	movs	r3, #192	; 0xc0
 800293a:	029b      	lsls	r3, r3, #10
 800293c:	4013      	ands	r3, r2
 800293e:	68fa      	ldr	r2, [r7, #12]
 8002940:	429a      	cmp	r2, r3
 8002942:	d033      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2220      	movs	r2, #32
 800294a:	4013      	ands	r3, r2
 800294c:	d02e      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800294e:	4b4d      	ldr	r3, [pc, #308]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002950:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002952:	4a4e      	ldr	r2, [pc, #312]	; (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002954:	4013      	ands	r3, r2
 8002956:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002958:	4b4a      	ldr	r3, [pc, #296]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800295a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800295c:	4b49      	ldr	r3, [pc, #292]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800295e:	2180      	movs	r1, #128	; 0x80
 8002960:	0309      	lsls	r1, r1, #12
 8002962:	430a      	orrs	r2, r1
 8002964:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002966:	4b47      	ldr	r3, [pc, #284]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002968:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800296a:	4b46      	ldr	r3, [pc, #280]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800296c:	4948      	ldr	r1, [pc, #288]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800296e:	400a      	ands	r2, r1
 8002970:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002972:	4b44      	ldr	r3, [pc, #272]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002974:	68fa      	ldr	r2, [r7, #12]
 8002976:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002978:	68fa      	ldr	r2, [r7, #12]
 800297a:	2380      	movs	r3, #128	; 0x80
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	4013      	ands	r3, r2
 8002980:	d014      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002982:	f7fe feed 	bl	8001760 <HAL_GetTick>
 8002986:	0003      	movs	r3, r0
 8002988:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800298a:	e009      	b.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800298c:	f7fe fee8 	bl	8001760 <HAL_GetTick>
 8002990:	0002      	movs	r2, r0
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	4a3f      	ldr	r2, [pc, #252]	; (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d901      	bls.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 800299c:	2303      	movs	r3, #3
 800299e:	e06d      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x21c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029a0:	4b38      	ldr	r3, [pc, #224]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80029a2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80029a4:	2380      	movs	r3, #128	; 0x80
 80029a6:	009b      	lsls	r3, r3, #2
 80029a8:	4013      	ands	r3, r2
 80029aa:	d0ef      	beq.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	685a      	ldr	r2, [r3, #4]
 80029b0:	23c0      	movs	r3, #192	; 0xc0
 80029b2:	029b      	lsls	r3, r3, #10
 80029b4:	401a      	ands	r2, r3
 80029b6:	23c0      	movs	r3, #192	; 0xc0
 80029b8:	029b      	lsls	r3, r3, #10
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d10c      	bne.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x178>
 80029be:	4b31      	ldr	r3, [pc, #196]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a35      	ldr	r2, [pc, #212]	; (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80029c4:	4013      	ands	r3, r2
 80029c6:	0019      	movs	r1, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	685a      	ldr	r2, [r3, #4]
 80029cc:	23c0      	movs	r3, #192	; 0xc0
 80029ce:	039b      	lsls	r3, r3, #14
 80029d0:	401a      	ands	r2, r3
 80029d2:	4b2c      	ldr	r3, [pc, #176]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80029d4:	430a      	orrs	r2, r1
 80029d6:	601a      	str	r2, [r3, #0]
 80029d8:	4b2a      	ldr	r3, [pc, #168]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80029da:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	685a      	ldr	r2, [r3, #4]
 80029e0:	23c0      	movs	r3, #192	; 0xc0
 80029e2:	029b      	lsls	r3, r3, #10
 80029e4:	401a      	ands	r2, r3
 80029e6:	4b27      	ldr	r3, [pc, #156]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80029e8:	430a      	orrs	r2, r1
 80029ea:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80029ec:	2317      	movs	r3, #23
 80029ee:	18fb      	adds	r3, r7, r3
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d105      	bne.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029f6:	4b23      	ldr	r3, [pc, #140]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80029f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029fa:	4b22      	ldr	r3, [pc, #136]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80029fc:	4927      	ldr	r1, [pc, #156]	; (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80029fe:	400a      	ands	r2, r1
 8002a00:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	2202      	movs	r2, #2
 8002a08:	4013      	ands	r3, r2
 8002a0a:	d009      	beq.n	8002a20 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a0c:	4b1d      	ldr	r3, [pc, #116]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002a0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a10:	220c      	movs	r2, #12
 8002a12:	4393      	bics	r3, r2
 8002a14:	0019      	movs	r1, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	689a      	ldr	r2, [r3, #8]
 8002a1a:	4b1a      	ldr	r3, [pc, #104]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2204      	movs	r2, #4
 8002a26:	4013      	ands	r3, r2
 8002a28:	d009      	beq.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a2a:	4b16      	ldr	r3, [pc, #88]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002a2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a2e:	4a1c      	ldr	r2, [pc, #112]	; (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002a30:	4013      	ands	r3, r2
 8002a32:	0019      	movs	r1, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	68da      	ldr	r2, [r3, #12]
 8002a38:	4b12      	ldr	r3, [pc, #72]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	2208      	movs	r2, #8
 8002a44:	4013      	ands	r3, r2
 8002a46:	d009      	beq.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a48:	4b0e      	ldr	r3, [pc, #56]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002a4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a4c:	4a15      	ldr	r2, [pc, #84]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002a4e:	4013      	ands	r3, r2
 8002a50:	0019      	movs	r1, r3
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	691a      	ldr	r2, [r3, #16]
 8002a56:	4b0b      	ldr	r3, [pc, #44]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002a58:	430a      	orrs	r2, r1
 8002a5a:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2280      	movs	r2, #128	; 0x80
 8002a62:	4013      	ands	r3, r2
 8002a64:	d009      	beq.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002a66:	4b07      	ldr	r3, [pc, #28]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a6a:	4a0f      	ldr	r2, [pc, #60]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	0019      	movs	r1, r3
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	695a      	ldr	r2, [r3, #20]
 8002a74:	4b03      	ldr	r3, [pc, #12]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002a76:	430a      	orrs	r2, r1
 8002a78:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002a7a:	2300      	movs	r3, #0
}
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	b006      	add	sp, #24
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	40021000 	.word	0x40021000
 8002a88:	40007000 	.word	0x40007000
 8002a8c:	fffcffff 	.word	0xfffcffff
 8002a90:	fff7ffff 	.word	0xfff7ffff
 8002a94:	00001388 	.word	0x00001388
 8002a98:	ffcfffff 	.word	0xffcfffff
 8002a9c:	efffffff 	.word	0xefffffff
 8002aa0:	fffff3ff 	.word	0xfffff3ff
 8002aa4:	ffffcfff 	.word	0xffffcfff
 8002aa8:	fff3ffff 	.word	0xfff3ffff

08002aac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d101      	bne.n	8002abe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e032      	b.n	8002b24 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2239      	movs	r2, #57	; 0x39
 8002ac2:	5c9b      	ldrb	r3, [r3, r2]
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d107      	bne.n	8002ada <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2238      	movs	r2, #56	; 0x38
 8002ace:	2100      	movs	r1, #0
 8002ad0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	0018      	movs	r0, r3
 8002ad6:	f7fe fc41 	bl	800135c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2239      	movs	r2, #57	; 0x39
 8002ade:	2102      	movs	r1, #2
 8002ae0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	3304      	adds	r3, #4
 8002aea:	0019      	movs	r1, r3
 8002aec:	0010      	movs	r0, r2
 8002aee:	f000 fa7f 	bl	8002ff0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	223e      	movs	r2, #62	; 0x3e
 8002af6:	2101      	movs	r1, #1
 8002af8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	223a      	movs	r2, #58	; 0x3a
 8002afe:	2101      	movs	r1, #1
 8002b00:	5499      	strb	r1, [r3, r2]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	223b      	movs	r2, #59	; 0x3b
 8002b06:	2101      	movs	r1, #1
 8002b08:	5499      	strb	r1, [r3, r2]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	223c      	movs	r2, #60	; 0x3c
 8002b0e:	2101      	movs	r1, #1
 8002b10:	5499      	strb	r1, [r3, r2]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	223d      	movs	r2, #61	; 0x3d
 8002b16:	2101      	movs	r1, #1
 8002b18:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2239      	movs	r2, #57	; 0x39
 8002b1e:	2101      	movs	r1, #1
 8002b20:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	0018      	movs	r0, r3
 8002b26:	46bd      	mov	sp, r7
 8002b28:	b002      	add	sp, #8
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2239      	movs	r2, #57	; 0x39
 8002b38:	5c9b      	ldrb	r3, [r3, r2]
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d001      	beq.n	8002b44 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e02e      	b.n	8002ba2 <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2239      	movs	r2, #57	; 0x39
 8002b48:	2102      	movs	r1, #2
 8002b4a:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	2380      	movs	r3, #128	; 0x80
 8002b52:	05db      	lsls	r3, r3, #23
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d009      	beq.n	8002b6c <HAL_TIM_Base_Start+0x40>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a13      	ldr	r2, [pc, #76]	; (8002bac <HAL_TIM_Base_Start+0x80>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d004      	beq.n	8002b6c <HAL_TIM_Base_Start+0x40>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a12      	ldr	r2, [pc, #72]	; (8002bb0 <HAL_TIM_Base_Start+0x84>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d111      	bne.n	8002b90 <HAL_TIM_Base_Start+0x64>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	2207      	movs	r2, #7
 8002b74:	4013      	ands	r3, r2
 8002b76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2b06      	cmp	r3, #6
 8002b7c:	d010      	beq.n	8002ba0 <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2101      	movs	r1, #1
 8002b8a:	430a      	orrs	r2, r1
 8002b8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b8e:	e007      	b.n	8002ba0 <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	2101      	movs	r1, #1
 8002b9c:	430a      	orrs	r2, r1
 8002b9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	0018      	movs	r0, r3
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	b004      	add	sp, #16
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	46c0      	nop			; (mov r8, r8)
 8002bac:	40010800 	.word	0x40010800
 8002bb0:	40011400 	.word	0x40011400

08002bb4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2239      	movs	r2, #57	; 0x39
 8002bc0:	5c9b      	ldrb	r3, [r3, r2]
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d001      	beq.n	8002bcc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e036      	b.n	8002c3a <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2239      	movs	r2, #57	; 0x39
 8002bd0:	2102      	movs	r1, #2
 8002bd2:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	68da      	ldr	r2, [r3, #12]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2101      	movs	r1, #1
 8002be0:	430a      	orrs	r2, r1
 8002be2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	2380      	movs	r3, #128	; 0x80
 8002bea:	05db      	lsls	r3, r3, #23
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d009      	beq.n	8002c04 <HAL_TIM_Base_Start_IT+0x50>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a13      	ldr	r2, [pc, #76]	; (8002c44 <HAL_TIM_Base_Start_IT+0x90>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d004      	beq.n	8002c04 <HAL_TIM_Base_Start_IT+0x50>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a12      	ldr	r2, [pc, #72]	; (8002c48 <HAL_TIM_Base_Start_IT+0x94>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d111      	bne.n	8002c28 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	2207      	movs	r2, #7
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2b06      	cmp	r3, #6
 8002c14:	d010      	beq.n	8002c38 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2101      	movs	r1, #1
 8002c22:	430a      	orrs	r2, r1
 8002c24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c26:	e007      	b.n	8002c38 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2101      	movs	r1, #1
 8002c34:	430a      	orrs	r2, r1
 8002c36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	0018      	movs	r0, r3
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	b004      	add	sp, #16
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	46c0      	nop			; (mov r8, r8)
 8002c44:	40010800 	.word	0x40010800
 8002c48:	40011400 	.word	0x40011400

08002c4c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	691b      	ldr	r3, [r3, #16]
 8002c5a:	2202      	movs	r2, #2
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d124      	bne.n	8002cac <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	2202      	movs	r2, #2
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	2b02      	cmp	r3, #2
 8002c6e:	d11d      	bne.n	8002cac <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2203      	movs	r2, #3
 8002c76:	4252      	negs	r2, r2
 8002c78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	699b      	ldr	r3, [r3, #24]
 8002c86:	2203      	movs	r2, #3
 8002c88:	4013      	ands	r3, r2
 8002c8a:	d004      	beq.n	8002c96 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	0018      	movs	r0, r3
 8002c90:	f000 f996 	bl	8002fc0 <HAL_TIM_IC_CaptureCallback>
 8002c94:	e007      	b.n	8002ca6 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	0018      	movs	r0, r3
 8002c9a:	f000 f989 	bl	8002fb0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	0018      	movs	r0, r3
 8002ca2:	f000 f995 	bl	8002fd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	691b      	ldr	r3, [r3, #16]
 8002cb2:	2204      	movs	r2, #4
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	2b04      	cmp	r3, #4
 8002cb8:	d125      	bne.n	8002d06 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	2204      	movs	r2, #4
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	2b04      	cmp	r3, #4
 8002cc6:	d11e      	bne.n	8002d06 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	2205      	movs	r2, #5
 8002cce:	4252      	negs	r2, r2
 8002cd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2202      	movs	r2, #2
 8002cd6:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	699a      	ldr	r2, [r3, #24]
 8002cde:	23c0      	movs	r3, #192	; 0xc0
 8002ce0:	009b      	lsls	r3, r3, #2
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	d004      	beq.n	8002cf0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	0018      	movs	r0, r3
 8002cea:	f000 f969 	bl	8002fc0 <HAL_TIM_IC_CaptureCallback>
 8002cee:	e007      	b.n	8002d00 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	0018      	movs	r0, r3
 8002cf4:	f000 f95c 	bl	8002fb0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	0018      	movs	r0, r3
 8002cfc:	f000 f968 	bl	8002fd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2200      	movs	r2, #0
 8002d04:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	691b      	ldr	r3, [r3, #16]
 8002d0c:	2208      	movs	r2, #8
 8002d0e:	4013      	ands	r3, r2
 8002d10:	2b08      	cmp	r3, #8
 8002d12:	d124      	bne.n	8002d5e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	2208      	movs	r2, #8
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	2b08      	cmp	r3, #8
 8002d20:	d11d      	bne.n	8002d5e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2209      	movs	r2, #9
 8002d28:	4252      	negs	r2, r2
 8002d2a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2204      	movs	r2, #4
 8002d30:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	69db      	ldr	r3, [r3, #28]
 8002d38:	2203      	movs	r2, #3
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	d004      	beq.n	8002d48 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	0018      	movs	r0, r3
 8002d42:	f000 f93d 	bl	8002fc0 <HAL_TIM_IC_CaptureCallback>
 8002d46:	e007      	b.n	8002d58 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	0018      	movs	r0, r3
 8002d4c:	f000 f930 	bl	8002fb0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	0018      	movs	r0, r3
 8002d54:	f000 f93c 	bl	8002fd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	691b      	ldr	r3, [r3, #16]
 8002d64:	2210      	movs	r2, #16
 8002d66:	4013      	ands	r3, r2
 8002d68:	2b10      	cmp	r3, #16
 8002d6a:	d125      	bne.n	8002db8 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	2210      	movs	r2, #16
 8002d74:	4013      	ands	r3, r2
 8002d76:	2b10      	cmp	r3, #16
 8002d78:	d11e      	bne.n	8002db8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2211      	movs	r2, #17
 8002d80:	4252      	negs	r2, r2
 8002d82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2208      	movs	r2, #8
 8002d88:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	69da      	ldr	r2, [r3, #28]
 8002d90:	23c0      	movs	r3, #192	; 0xc0
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	4013      	ands	r3, r2
 8002d96:	d004      	beq.n	8002da2 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	0018      	movs	r0, r3
 8002d9c:	f000 f910 	bl	8002fc0 <HAL_TIM_IC_CaptureCallback>
 8002da0:	e007      	b.n	8002db2 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	0018      	movs	r0, r3
 8002da6:	f000 f903 	bl	8002fb0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	0018      	movs	r0, r3
 8002dae:	f000 f90f 	bl	8002fd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	691b      	ldr	r3, [r3, #16]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d10f      	bne.n	8002de6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	2201      	movs	r2, #1
 8002dce:	4013      	ands	r3, r2
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d108      	bne.n	8002de6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2202      	movs	r2, #2
 8002dda:	4252      	negs	r2, r2
 8002ddc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	0018      	movs	r0, r3
 8002de2:	f7fe fa27 	bl	8001234 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	691b      	ldr	r3, [r3, #16]
 8002dec:	2240      	movs	r2, #64	; 0x40
 8002dee:	4013      	ands	r3, r2
 8002df0:	2b40      	cmp	r3, #64	; 0x40
 8002df2:	d10f      	bne.n	8002e14 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	2240      	movs	r2, #64	; 0x40
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	2b40      	cmp	r3, #64	; 0x40
 8002e00:	d108      	bne.n	8002e14 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2241      	movs	r2, #65	; 0x41
 8002e08:	4252      	negs	r2, r2
 8002e0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	0018      	movs	r0, r3
 8002e10:	f000 f8e6 	bl	8002fe0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e14:	46c0      	nop			; (mov r8, r8)
 8002e16:	46bd      	mov	sp, r7
 8002e18:	b002      	add	sp, #8
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2238      	movs	r2, #56	; 0x38
 8002e2a:	5c9b      	ldrb	r3, [r3, r2]
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d101      	bne.n	8002e34 <HAL_TIM_ConfigClockSource+0x18>
 8002e30:	2302      	movs	r3, #2
 8002e32:	e0b7      	b.n	8002fa4 <HAL_TIM_ConfigClockSource+0x188>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2238      	movs	r2, #56	; 0x38
 8002e38:	2101      	movs	r1, #1
 8002e3a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2239      	movs	r2, #57	; 0x39
 8002e40:	2102      	movs	r1, #2
 8002e42:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2277      	movs	r2, #119	; 0x77
 8002e50:	4393      	bics	r3, r2
 8002e52:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	4a55      	ldr	r2, [pc, #340]	; (8002fac <HAL_TIM_ConfigClockSource+0x190>)
 8002e58:	4013      	ands	r3, r2
 8002e5a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	68fa      	ldr	r2, [r7, #12]
 8002e62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2280      	movs	r2, #128	; 0x80
 8002e6a:	0192      	lsls	r2, r2, #6
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d040      	beq.n	8002ef2 <HAL_TIM_ConfigClockSource+0xd6>
 8002e70:	2280      	movs	r2, #128	; 0x80
 8002e72:	0192      	lsls	r2, r2, #6
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d900      	bls.n	8002e7a <HAL_TIM_ConfigClockSource+0x5e>
 8002e78:	e088      	b.n	8002f8c <HAL_TIM_ConfigClockSource+0x170>
 8002e7a:	2280      	movs	r2, #128	; 0x80
 8002e7c:	0152      	lsls	r2, r2, #5
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d100      	bne.n	8002e84 <HAL_TIM_ConfigClockSource+0x68>
 8002e82:	e085      	b.n	8002f90 <HAL_TIM_ConfigClockSource+0x174>
 8002e84:	2280      	movs	r2, #128	; 0x80
 8002e86:	0152      	lsls	r2, r2, #5
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d900      	bls.n	8002e8e <HAL_TIM_ConfigClockSource+0x72>
 8002e8c:	e07e      	b.n	8002f8c <HAL_TIM_ConfigClockSource+0x170>
 8002e8e:	2b70      	cmp	r3, #112	; 0x70
 8002e90:	d018      	beq.n	8002ec4 <HAL_TIM_ConfigClockSource+0xa8>
 8002e92:	d900      	bls.n	8002e96 <HAL_TIM_ConfigClockSource+0x7a>
 8002e94:	e07a      	b.n	8002f8c <HAL_TIM_ConfigClockSource+0x170>
 8002e96:	2b60      	cmp	r3, #96	; 0x60
 8002e98:	d04f      	beq.n	8002f3a <HAL_TIM_ConfigClockSource+0x11e>
 8002e9a:	d900      	bls.n	8002e9e <HAL_TIM_ConfigClockSource+0x82>
 8002e9c:	e076      	b.n	8002f8c <HAL_TIM_ConfigClockSource+0x170>
 8002e9e:	2b50      	cmp	r3, #80	; 0x50
 8002ea0:	d03b      	beq.n	8002f1a <HAL_TIM_ConfigClockSource+0xfe>
 8002ea2:	d900      	bls.n	8002ea6 <HAL_TIM_ConfigClockSource+0x8a>
 8002ea4:	e072      	b.n	8002f8c <HAL_TIM_ConfigClockSource+0x170>
 8002ea6:	2b40      	cmp	r3, #64	; 0x40
 8002ea8:	d057      	beq.n	8002f5a <HAL_TIM_ConfigClockSource+0x13e>
 8002eaa:	d900      	bls.n	8002eae <HAL_TIM_ConfigClockSource+0x92>
 8002eac:	e06e      	b.n	8002f8c <HAL_TIM_ConfigClockSource+0x170>
 8002eae:	2b30      	cmp	r3, #48	; 0x30
 8002eb0:	d063      	beq.n	8002f7a <HAL_TIM_ConfigClockSource+0x15e>
 8002eb2:	d86b      	bhi.n	8002f8c <HAL_TIM_ConfigClockSource+0x170>
 8002eb4:	2b20      	cmp	r3, #32
 8002eb6:	d060      	beq.n	8002f7a <HAL_TIM_ConfigClockSource+0x15e>
 8002eb8:	d868      	bhi.n	8002f8c <HAL_TIM_ConfigClockSource+0x170>
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d05d      	beq.n	8002f7a <HAL_TIM_ConfigClockSource+0x15e>
 8002ebe:	2b10      	cmp	r3, #16
 8002ec0:	d05b      	beq.n	8002f7a <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002ec2:	e063      	b.n	8002f8c <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6818      	ldr	r0, [r3, #0]
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	6899      	ldr	r1, [r3, #8]
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685a      	ldr	r2, [r3, #4]
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	68db      	ldr	r3, [r3, #12]
 8002ed4:	f000 f95a 	bl	800318c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2277      	movs	r2, #119	; 0x77
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	68fa      	ldr	r2, [r7, #12]
 8002eee:	609a      	str	r2, [r3, #8]
      break;
 8002ef0:	e04f      	b.n	8002f92 <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6818      	ldr	r0, [r3, #0]
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	6899      	ldr	r1, [r3, #8]
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	685a      	ldr	r2, [r3, #4]
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	f000 f943 	bl	800318c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	689a      	ldr	r2, [r3, #8]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2180      	movs	r1, #128	; 0x80
 8002f12:	01c9      	lsls	r1, r1, #7
 8002f14:	430a      	orrs	r2, r1
 8002f16:	609a      	str	r2, [r3, #8]
      break;
 8002f18:	e03b      	b.n	8002f92 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6818      	ldr	r0, [r3, #0]
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	6859      	ldr	r1, [r3, #4]
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	001a      	movs	r2, r3
 8002f28:	f000 f8b6 	bl	8003098 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2150      	movs	r1, #80	; 0x50
 8002f32:	0018      	movs	r0, r3
 8002f34:	f000 f910 	bl	8003158 <TIM_ITRx_SetConfig>
      break;
 8002f38:	e02b      	b.n	8002f92 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6818      	ldr	r0, [r3, #0]
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	6859      	ldr	r1, [r3, #4]
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	68db      	ldr	r3, [r3, #12]
 8002f46:	001a      	movs	r2, r3
 8002f48:	f000 f8d4 	bl	80030f4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2160      	movs	r1, #96	; 0x60
 8002f52:	0018      	movs	r0, r3
 8002f54:	f000 f900 	bl	8003158 <TIM_ITRx_SetConfig>
      break;
 8002f58:	e01b      	b.n	8002f92 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6818      	ldr	r0, [r3, #0]
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	6859      	ldr	r1, [r3, #4]
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	68db      	ldr	r3, [r3, #12]
 8002f66:	001a      	movs	r2, r3
 8002f68:	f000 f896 	bl	8003098 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2140      	movs	r1, #64	; 0x40
 8002f72:	0018      	movs	r0, r3
 8002f74:	f000 f8f0 	bl	8003158 <TIM_ITRx_SetConfig>
      break;
 8002f78:	e00b      	b.n	8002f92 <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	0019      	movs	r1, r3
 8002f84:	0010      	movs	r0, r2
 8002f86:	f000 f8e7 	bl	8003158 <TIM_ITRx_SetConfig>
        break;
 8002f8a:	e002      	b.n	8002f92 <HAL_TIM_ConfigClockSource+0x176>
      break;
 8002f8c:	46c0      	nop			; (mov r8, r8)
 8002f8e:	e000      	b.n	8002f92 <HAL_TIM_ConfigClockSource+0x176>
      break;
 8002f90:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2239      	movs	r2, #57	; 0x39
 8002f96:	2101      	movs	r1, #1
 8002f98:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2238      	movs	r2, #56	; 0x38
 8002f9e:	2100      	movs	r1, #0
 8002fa0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002fa2:	2300      	movs	r3, #0
}
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	b004      	add	sp, #16
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	ffff00ff 	.word	0xffff00ff

08002fb0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002fb8:	46c0      	nop			; (mov r8, r8)
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	b002      	add	sp, #8
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b082      	sub	sp, #8
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002fc8:	46c0      	nop			; (mov r8, r8)
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	b002      	add	sp, #8
 8002fce:	bd80      	pop	{r7, pc}

08002fd0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002fd8:	46c0      	nop			; (mov r8, r8)
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	b002      	add	sp, #8
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002fe8:	46c0      	nop			; (mov r8, r8)
 8002fea:	46bd      	mov	sp, r7
 8002fec:	b002      	add	sp, #8
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	2380      	movs	r3, #128	; 0x80
 8003004:	05db      	lsls	r3, r3, #23
 8003006:	429a      	cmp	r2, r3
 8003008:	d007      	beq.n	800301a <TIM_Base_SetConfig+0x2a>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4a1f      	ldr	r2, [pc, #124]	; (800308c <TIM_Base_SetConfig+0x9c>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d003      	beq.n	800301a <TIM_Base_SetConfig+0x2a>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4a1e      	ldr	r2, [pc, #120]	; (8003090 <TIM_Base_SetConfig+0xa0>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d108      	bne.n	800302c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2270      	movs	r2, #112	; 0x70
 800301e:	4393      	bics	r3, r2
 8003020:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	68fa      	ldr	r2, [r7, #12]
 8003028:	4313      	orrs	r3, r2
 800302a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	2380      	movs	r3, #128	; 0x80
 8003030:	05db      	lsls	r3, r3, #23
 8003032:	429a      	cmp	r2, r3
 8003034:	d007      	beq.n	8003046 <TIM_Base_SetConfig+0x56>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a14      	ldr	r2, [pc, #80]	; (800308c <TIM_Base_SetConfig+0x9c>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d003      	beq.n	8003046 <TIM_Base_SetConfig+0x56>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a13      	ldr	r2, [pc, #76]	; (8003090 <TIM_Base_SetConfig+0xa0>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d108      	bne.n	8003058 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	4a12      	ldr	r2, [pc, #72]	; (8003094 <TIM_Base_SetConfig+0xa4>)
 800304a:	4013      	ands	r3, r2
 800304c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	68db      	ldr	r3, [r3, #12]
 8003052:	68fa      	ldr	r2, [r7, #12]
 8003054:	4313      	orrs	r3, r2
 8003056:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2280      	movs	r2, #128	; 0x80
 800305c:	4393      	bics	r3, r2
 800305e:	001a      	movs	r2, r3
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	691b      	ldr	r3, [r3, #16]
 8003064:	4313      	orrs	r3, r2
 8003066:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	68fa      	ldr	r2, [r7, #12]
 800306c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	689a      	ldr	r2, [r3, #8]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2201      	movs	r2, #1
 8003082:	615a      	str	r2, [r3, #20]
}
 8003084:	46c0      	nop			; (mov r8, r8)
 8003086:	46bd      	mov	sp, r7
 8003088:	b004      	add	sp, #16
 800308a:	bd80      	pop	{r7, pc}
 800308c:	40010800 	.word	0x40010800
 8003090:	40011400 	.word	0x40011400
 8003094:	fffffcff 	.word	0xfffffcff

08003098 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b086      	sub	sp, #24
 800309c:	af00      	add	r7, sp, #0
 800309e:	60f8      	str	r0, [r7, #12]
 80030a0:	60b9      	str	r1, [r7, #8]
 80030a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	6a1b      	ldr	r3, [r3, #32]
 80030a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	6a1b      	ldr	r3, [r3, #32]
 80030ae:	2201      	movs	r2, #1
 80030b0:	4393      	bics	r3, r2
 80030b2:	001a      	movs	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	699b      	ldr	r3, [r3, #24]
 80030bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	22f0      	movs	r2, #240	; 0xf0
 80030c2:	4393      	bics	r3, r2
 80030c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	011b      	lsls	r3, r3, #4
 80030ca:	693a      	ldr	r2, [r7, #16]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	220a      	movs	r2, #10
 80030d4:	4393      	bics	r3, r2
 80030d6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80030d8:	697a      	ldr	r2, [r7, #20]
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	4313      	orrs	r3, r2
 80030de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	693a      	ldr	r2, [r7, #16]
 80030e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	697a      	ldr	r2, [r7, #20]
 80030ea:	621a      	str	r2, [r3, #32]
}
 80030ec:	46c0      	nop			; (mov r8, r8)
 80030ee:	46bd      	mov	sp, r7
 80030f0:	b006      	add	sp, #24
 80030f2:	bd80      	pop	{r7, pc}

080030f4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b086      	sub	sp, #24
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	60b9      	str	r1, [r7, #8]
 80030fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6a1b      	ldr	r3, [r3, #32]
 8003104:	2210      	movs	r2, #16
 8003106:	4393      	bics	r3, r2
 8003108:	001a      	movs	r2, r3
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6a1b      	ldr	r3, [r3, #32]
 8003118:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	4a0d      	ldr	r2, [pc, #52]	; (8003154 <TIM_TI2_ConfigInputStage+0x60>)
 800311e:	4013      	ands	r3, r2
 8003120:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	031b      	lsls	r3, r3, #12
 8003126:	697a      	ldr	r2, [r7, #20]
 8003128:	4313      	orrs	r3, r2
 800312a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	22a0      	movs	r2, #160	; 0xa0
 8003130:	4393      	bics	r3, r2
 8003132:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	011b      	lsls	r3, r3, #4
 8003138:	693a      	ldr	r2, [r7, #16]
 800313a:	4313      	orrs	r3, r2
 800313c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	697a      	ldr	r2, [r7, #20]
 8003142:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	693a      	ldr	r2, [r7, #16]
 8003148:	621a      	str	r2, [r3, #32]
}
 800314a:	46c0      	nop			; (mov r8, r8)
 800314c:	46bd      	mov	sp, r7
 800314e:	b006      	add	sp, #24
 8003150:	bd80      	pop	{r7, pc}
 8003152:	46c0      	nop			; (mov r8, r8)
 8003154:	ffff0fff 	.word	0xffff0fff

08003158 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2270      	movs	r2, #112	; 0x70
 800316c:	4393      	bics	r3, r2
 800316e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003170:	683a      	ldr	r2, [r7, #0]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	4313      	orrs	r3, r2
 8003176:	2207      	movs	r2, #7
 8003178:	4313      	orrs	r3, r2
 800317a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	68fa      	ldr	r2, [r7, #12]
 8003180:	609a      	str	r2, [r3, #8]
}
 8003182:	46c0      	nop			; (mov r8, r8)
 8003184:	46bd      	mov	sp, r7
 8003186:	b004      	add	sp, #16
 8003188:	bd80      	pop	{r7, pc}
	...

0800318c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b086      	sub	sp, #24
 8003190:	af00      	add	r7, sp, #0
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	60b9      	str	r1, [r7, #8]
 8003196:	607a      	str	r2, [r7, #4]
 8003198:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	4a09      	ldr	r2, [pc, #36]	; (80031c8 <TIM_ETR_SetConfig+0x3c>)
 80031a4:	4013      	ands	r3, r2
 80031a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	021a      	lsls	r2, r3, #8
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	431a      	orrs	r2, r3
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	697a      	ldr	r2, [r7, #20]
 80031b6:	4313      	orrs	r3, r2
 80031b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	697a      	ldr	r2, [r7, #20]
 80031be:	609a      	str	r2, [r3, #8]
}
 80031c0:	46c0      	nop			; (mov r8, r8)
 80031c2:	46bd      	mov	sp, r7
 80031c4:	b006      	add	sp, #24
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	ffff00ff 	.word	0xffff00ff

080031cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2238      	movs	r2, #56	; 0x38
 80031da:	5c9b      	ldrb	r3, [r3, r2]
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d101      	bne.n	80031e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80031e0:	2302      	movs	r3, #2
 80031e2:	e042      	b.n	800326a <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2238      	movs	r2, #56	; 0x38
 80031e8:	2101      	movs	r1, #1
 80031ea:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2239      	movs	r2, #57	; 0x39
 80031f0:	2102      	movs	r1, #2
 80031f2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2270      	movs	r2, #112	; 0x70
 8003208:	4393      	bics	r3, r2
 800320a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	68fa      	ldr	r2, [r7, #12]
 8003212:	4313      	orrs	r3, r2
 8003214:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	68fa      	ldr	r2, [r7, #12]
 800321c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	2380      	movs	r3, #128	; 0x80
 8003224:	05db      	lsls	r3, r3, #23
 8003226:	429a      	cmp	r2, r3
 8003228:	d009      	beq.n	800323e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a11      	ldr	r2, [pc, #68]	; (8003274 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d004      	beq.n	800323e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a0f      	ldr	r2, [pc, #60]	; (8003278 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d10c      	bne.n	8003258 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	2280      	movs	r2, #128	; 0x80
 8003242:	4393      	bics	r3, r2
 8003244:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	68ba      	ldr	r2, [r7, #8]
 800324c:	4313      	orrs	r3, r2
 800324e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	68ba      	ldr	r2, [r7, #8]
 8003256:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2239      	movs	r2, #57	; 0x39
 800325c:	2101      	movs	r1, #1
 800325e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2238      	movs	r2, #56	; 0x38
 8003264:	2100      	movs	r1, #0
 8003266:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003268:	2300      	movs	r3, #0
}
 800326a:	0018      	movs	r0, r3
 800326c:	46bd      	mov	sp, r7
 800326e:	b004      	add	sp, #16
 8003270:	bd80      	pop	{r7, pc}
 8003272:	46c0      	nop			; (mov r8, r8)
 8003274:	40010800 	.word	0x40010800
 8003278:	40011400 	.word	0x40011400

0800327c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d101      	bne.n	800328e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e044      	b.n	8003318 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003292:	2b00      	cmp	r3, #0
 8003294:	d107      	bne.n	80032a6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2274      	movs	r2, #116	; 0x74
 800329a:	2100      	movs	r1, #0
 800329c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	0018      	movs	r0, r3
 80032a2:	f7fe f8c3 	bl	800142c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2224      	movs	r2, #36	; 0x24
 80032aa:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2101      	movs	r1, #1
 80032b8:	438a      	bics	r2, r1
 80032ba:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	0018      	movs	r0, r3
 80032c0:	f000 f8d8 	bl	8003474 <UART_SetConfig>
 80032c4:	0003      	movs	r3, r0
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d101      	bne.n	80032ce <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e024      	b.n	8003318 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d003      	beq.n	80032de <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	0018      	movs	r0, r3
 80032da:	f000 fb2d 	bl	8003938 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	685a      	ldr	r2, [r3, #4]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	490d      	ldr	r1, [pc, #52]	; (8003320 <HAL_UART_Init+0xa4>)
 80032ea:	400a      	ands	r2, r1
 80032ec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	689a      	ldr	r2, [r3, #8]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	212a      	movs	r1, #42	; 0x2a
 80032fa:	438a      	bics	r2, r1
 80032fc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2101      	movs	r1, #1
 800330a:	430a      	orrs	r2, r1
 800330c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	0018      	movs	r0, r3
 8003312:	f000 fbc5 	bl	8003aa0 <UART_CheckIdleState>
 8003316:	0003      	movs	r3, r0
}
 8003318:	0018      	movs	r0, r3
 800331a:	46bd      	mov	sp, r7
 800331c:	b002      	add	sp, #8
 800331e:	bd80      	pop	{r7, pc}
 8003320:	ffffb7ff 	.word	0xffffb7ff

08003324 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b08a      	sub	sp, #40	; 0x28
 8003328:	af02      	add	r7, sp, #8
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	60b9      	str	r1, [r7, #8]
 800332e:	603b      	str	r3, [r7, #0]
 8003330:	1dbb      	adds	r3, r7, #6
 8003332:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003338:	2b20      	cmp	r3, #32
 800333a:	d000      	beq.n	800333e <HAL_UART_Transmit+0x1a>
 800333c:	e095      	b.n	800346a <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d003      	beq.n	800334c <HAL_UART_Transmit+0x28>
 8003344:	1dbb      	adds	r3, r7, #6
 8003346:	881b      	ldrh	r3, [r3, #0]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d101      	bne.n	8003350 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e08d      	b.n	800346c <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	689a      	ldr	r2, [r3, #8]
 8003354:	2380      	movs	r3, #128	; 0x80
 8003356:	015b      	lsls	r3, r3, #5
 8003358:	429a      	cmp	r2, r3
 800335a:	d109      	bne.n	8003370 <HAL_UART_Transmit+0x4c>
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	691b      	ldr	r3, [r3, #16]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d105      	bne.n	8003370 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	2201      	movs	r2, #1
 8003368:	4013      	ands	r3, r2
 800336a:	d001      	beq.n	8003370 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e07d      	b.n	800346c <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2274      	movs	r2, #116	; 0x74
 8003374:	5c9b      	ldrb	r3, [r3, r2]
 8003376:	2b01      	cmp	r3, #1
 8003378:	d101      	bne.n	800337e <HAL_UART_Transmit+0x5a>
 800337a:	2302      	movs	r3, #2
 800337c:	e076      	b.n	800346c <HAL_UART_Transmit+0x148>
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2274      	movs	r2, #116	; 0x74
 8003382:	2101      	movs	r1, #1
 8003384:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2280      	movs	r2, #128	; 0x80
 800338a:	2100      	movs	r1, #0
 800338c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2221      	movs	r2, #33	; 0x21
 8003392:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003394:	f7fe f9e4 	bl	8001760 <HAL_GetTick>
 8003398:	0003      	movs	r3, r0
 800339a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	1dba      	adds	r2, r7, #6
 80033a0:	2150      	movs	r1, #80	; 0x50
 80033a2:	8812      	ldrh	r2, [r2, #0]
 80033a4:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	1dba      	adds	r2, r7, #6
 80033aa:	2152      	movs	r1, #82	; 0x52
 80033ac:	8812      	ldrh	r2, [r2, #0]
 80033ae:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	689a      	ldr	r2, [r3, #8]
 80033b4:	2380      	movs	r3, #128	; 0x80
 80033b6:	015b      	lsls	r3, r3, #5
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d108      	bne.n	80033ce <HAL_UART_Transmit+0xaa>
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	691b      	ldr	r3, [r3, #16]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d104      	bne.n	80033ce <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80033c4:	2300      	movs	r3, #0
 80033c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	61bb      	str	r3, [r7, #24]
 80033cc:	e003      	b.n	80033d6 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80033d2:	2300      	movs	r3, #0
 80033d4:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2274      	movs	r2, #116	; 0x74
 80033da:	2100      	movs	r1, #0
 80033dc:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 80033de:	e02c      	b.n	800343a <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033e0:	697a      	ldr	r2, [r7, #20]
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	9300      	str	r3, [sp, #0]
 80033e8:	0013      	movs	r3, r2
 80033ea:	2200      	movs	r2, #0
 80033ec:	2180      	movs	r1, #128	; 0x80
 80033ee:	f000 fb9f 	bl	8003b30 <UART_WaitOnFlagUntilTimeout>
 80033f2:	1e03      	subs	r3, r0, #0
 80033f4:	d001      	beq.n	80033fa <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e038      	b.n	800346c <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d10b      	bne.n	8003418 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	881b      	ldrh	r3, [r3, #0]
 8003404:	001a      	movs	r2, r3
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	05d2      	lsls	r2, r2, #23
 800340c:	0dd2      	lsrs	r2, r2, #23
 800340e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	3302      	adds	r3, #2
 8003414:	61bb      	str	r3, [r7, #24]
 8003416:	e007      	b.n	8003428 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	781a      	ldrb	r2, [r3, #0]
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	3301      	adds	r3, #1
 8003426:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2252      	movs	r2, #82	; 0x52
 800342c:	5a9b      	ldrh	r3, [r3, r2]
 800342e:	b29b      	uxth	r3, r3
 8003430:	3b01      	subs	r3, #1
 8003432:	b299      	uxth	r1, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2252      	movs	r2, #82	; 0x52
 8003438:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2252      	movs	r2, #82	; 0x52
 800343e:	5a9b      	ldrh	r3, [r3, r2]
 8003440:	b29b      	uxth	r3, r3
 8003442:	2b00      	cmp	r3, #0
 8003444:	d1cc      	bne.n	80033e0 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003446:	697a      	ldr	r2, [r7, #20]
 8003448:	68f8      	ldr	r0, [r7, #12]
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	9300      	str	r3, [sp, #0]
 800344e:	0013      	movs	r3, r2
 8003450:	2200      	movs	r2, #0
 8003452:	2140      	movs	r1, #64	; 0x40
 8003454:	f000 fb6c 	bl	8003b30 <UART_WaitOnFlagUntilTimeout>
 8003458:	1e03      	subs	r3, r0, #0
 800345a:	d001      	beq.n	8003460 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	e005      	b.n	800346c <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2220      	movs	r2, #32
 8003464:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003466:	2300      	movs	r3, #0
 8003468:	e000      	b.n	800346c <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 800346a:	2302      	movs	r3, #2
  }
}
 800346c:	0018      	movs	r0, r3
 800346e:	46bd      	mov	sp, r7
 8003470:	b008      	add	sp, #32
 8003472:	bd80      	pop	{r7, pc}

08003474 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003474:	b5b0      	push	{r4, r5, r7, lr}
 8003476:	b08e      	sub	sp, #56	; 0x38
 8003478:	af00      	add	r7, sp, #0
 800347a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800347c:	231a      	movs	r3, #26
 800347e:	2218      	movs	r2, #24
 8003480:	4694      	mov	ip, r2
 8003482:	44bc      	add	ip, r7
 8003484:	4463      	add	r3, ip
 8003486:	2200      	movs	r2, #0
 8003488:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800348a:	69fb      	ldr	r3, [r7, #28]
 800348c:	689a      	ldr	r2, [r3, #8]
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	691b      	ldr	r3, [r3, #16]
 8003492:	431a      	orrs	r2, r3
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	695b      	ldr	r3, [r3, #20]
 8003498:	431a      	orrs	r2, r3
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	69db      	ldr	r3, [r3, #28]
 800349e:	4313      	orrs	r3, r2
 80034a0:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80034a2:	69fb      	ldr	r3, [r7, #28]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4abc      	ldr	r2, [pc, #752]	; (800379c <UART_SetConfig+0x328>)
 80034aa:	4013      	ands	r3, r2
 80034ac:	0019      	movs	r1, r3
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80034b4:	430a      	orrs	r2, r1
 80034b6:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034b8:	69fb      	ldr	r3, [r7, #28]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	4ab8      	ldr	r2, [pc, #736]	; (80037a0 <UART_SetConfig+0x32c>)
 80034c0:	4013      	ands	r3, r2
 80034c2:	0019      	movs	r1, r3
 80034c4:	69fb      	ldr	r3, [r7, #28]
 80034c6:	68da      	ldr	r2, [r3, #12]
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	430a      	orrs	r2, r1
 80034ce:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	699b      	ldr	r3, [r3, #24]
 80034d4:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4ab2      	ldr	r2, [pc, #712]	; (80037a4 <UART_SetConfig+0x330>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d004      	beq.n	80034ea <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	6a1b      	ldr	r3, [r3, #32]
 80034e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80034e6:	4313      	orrs	r3, r2
 80034e8:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	4aad      	ldr	r2, [pc, #692]	; (80037a8 <UART_SetConfig+0x334>)
 80034f2:	4013      	ands	r3, r2
 80034f4:	0019      	movs	r1, r3
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80034fc:	430a      	orrs	r2, r1
 80034fe:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4aa9      	ldr	r2, [pc, #676]	; (80037ac <UART_SetConfig+0x338>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d136      	bne.n	8003578 <UART_SetConfig+0x104>
 800350a:	4ba9      	ldr	r3, [pc, #676]	; (80037b0 <UART_SetConfig+0x33c>)
 800350c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800350e:	220c      	movs	r2, #12
 8003510:	4013      	ands	r3, r2
 8003512:	2b0c      	cmp	r3, #12
 8003514:	d020      	beq.n	8003558 <UART_SetConfig+0xe4>
 8003516:	d827      	bhi.n	8003568 <UART_SetConfig+0xf4>
 8003518:	2b08      	cmp	r3, #8
 800351a:	d00d      	beq.n	8003538 <UART_SetConfig+0xc4>
 800351c:	d824      	bhi.n	8003568 <UART_SetConfig+0xf4>
 800351e:	2b00      	cmp	r3, #0
 8003520:	d002      	beq.n	8003528 <UART_SetConfig+0xb4>
 8003522:	2b04      	cmp	r3, #4
 8003524:	d010      	beq.n	8003548 <UART_SetConfig+0xd4>
 8003526:	e01f      	b.n	8003568 <UART_SetConfig+0xf4>
 8003528:	231b      	movs	r3, #27
 800352a:	2218      	movs	r2, #24
 800352c:	4694      	mov	ip, r2
 800352e:	44bc      	add	ip, r7
 8003530:	4463      	add	r3, ip
 8003532:	2200      	movs	r2, #0
 8003534:	701a      	strb	r2, [r3, #0]
 8003536:	e06f      	b.n	8003618 <UART_SetConfig+0x1a4>
 8003538:	231b      	movs	r3, #27
 800353a:	2218      	movs	r2, #24
 800353c:	4694      	mov	ip, r2
 800353e:	44bc      	add	ip, r7
 8003540:	4463      	add	r3, ip
 8003542:	2202      	movs	r2, #2
 8003544:	701a      	strb	r2, [r3, #0]
 8003546:	e067      	b.n	8003618 <UART_SetConfig+0x1a4>
 8003548:	231b      	movs	r3, #27
 800354a:	2218      	movs	r2, #24
 800354c:	4694      	mov	ip, r2
 800354e:	44bc      	add	ip, r7
 8003550:	4463      	add	r3, ip
 8003552:	2204      	movs	r2, #4
 8003554:	701a      	strb	r2, [r3, #0]
 8003556:	e05f      	b.n	8003618 <UART_SetConfig+0x1a4>
 8003558:	231b      	movs	r3, #27
 800355a:	2218      	movs	r2, #24
 800355c:	4694      	mov	ip, r2
 800355e:	44bc      	add	ip, r7
 8003560:	4463      	add	r3, ip
 8003562:	2208      	movs	r2, #8
 8003564:	701a      	strb	r2, [r3, #0]
 8003566:	e057      	b.n	8003618 <UART_SetConfig+0x1a4>
 8003568:	231b      	movs	r3, #27
 800356a:	2218      	movs	r2, #24
 800356c:	4694      	mov	ip, r2
 800356e:	44bc      	add	ip, r7
 8003570:	4463      	add	r3, ip
 8003572:	2210      	movs	r2, #16
 8003574:	701a      	strb	r2, [r3, #0]
 8003576:	e04f      	b.n	8003618 <UART_SetConfig+0x1a4>
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a89      	ldr	r2, [pc, #548]	; (80037a4 <UART_SetConfig+0x330>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d143      	bne.n	800360a <UART_SetConfig+0x196>
 8003582:	4b8b      	ldr	r3, [pc, #556]	; (80037b0 <UART_SetConfig+0x33c>)
 8003584:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003586:	23c0      	movs	r3, #192	; 0xc0
 8003588:	011b      	lsls	r3, r3, #4
 800358a:	4013      	ands	r3, r2
 800358c:	22c0      	movs	r2, #192	; 0xc0
 800358e:	0112      	lsls	r2, r2, #4
 8003590:	4293      	cmp	r3, r2
 8003592:	d02a      	beq.n	80035ea <UART_SetConfig+0x176>
 8003594:	22c0      	movs	r2, #192	; 0xc0
 8003596:	0112      	lsls	r2, r2, #4
 8003598:	4293      	cmp	r3, r2
 800359a:	d82e      	bhi.n	80035fa <UART_SetConfig+0x186>
 800359c:	2280      	movs	r2, #128	; 0x80
 800359e:	0112      	lsls	r2, r2, #4
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d012      	beq.n	80035ca <UART_SetConfig+0x156>
 80035a4:	2280      	movs	r2, #128	; 0x80
 80035a6:	0112      	lsls	r2, r2, #4
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d826      	bhi.n	80035fa <UART_SetConfig+0x186>
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d004      	beq.n	80035ba <UART_SetConfig+0x146>
 80035b0:	2280      	movs	r2, #128	; 0x80
 80035b2:	00d2      	lsls	r2, r2, #3
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d010      	beq.n	80035da <UART_SetConfig+0x166>
 80035b8:	e01f      	b.n	80035fa <UART_SetConfig+0x186>
 80035ba:	231b      	movs	r3, #27
 80035bc:	2218      	movs	r2, #24
 80035be:	4694      	mov	ip, r2
 80035c0:	44bc      	add	ip, r7
 80035c2:	4463      	add	r3, ip
 80035c4:	2200      	movs	r2, #0
 80035c6:	701a      	strb	r2, [r3, #0]
 80035c8:	e026      	b.n	8003618 <UART_SetConfig+0x1a4>
 80035ca:	231b      	movs	r3, #27
 80035cc:	2218      	movs	r2, #24
 80035ce:	4694      	mov	ip, r2
 80035d0:	44bc      	add	ip, r7
 80035d2:	4463      	add	r3, ip
 80035d4:	2202      	movs	r2, #2
 80035d6:	701a      	strb	r2, [r3, #0]
 80035d8:	e01e      	b.n	8003618 <UART_SetConfig+0x1a4>
 80035da:	231b      	movs	r3, #27
 80035dc:	2218      	movs	r2, #24
 80035de:	4694      	mov	ip, r2
 80035e0:	44bc      	add	ip, r7
 80035e2:	4463      	add	r3, ip
 80035e4:	2204      	movs	r2, #4
 80035e6:	701a      	strb	r2, [r3, #0]
 80035e8:	e016      	b.n	8003618 <UART_SetConfig+0x1a4>
 80035ea:	231b      	movs	r3, #27
 80035ec:	2218      	movs	r2, #24
 80035ee:	4694      	mov	ip, r2
 80035f0:	44bc      	add	ip, r7
 80035f2:	4463      	add	r3, ip
 80035f4:	2208      	movs	r2, #8
 80035f6:	701a      	strb	r2, [r3, #0]
 80035f8:	e00e      	b.n	8003618 <UART_SetConfig+0x1a4>
 80035fa:	231b      	movs	r3, #27
 80035fc:	2218      	movs	r2, #24
 80035fe:	4694      	mov	ip, r2
 8003600:	44bc      	add	ip, r7
 8003602:	4463      	add	r3, ip
 8003604:	2210      	movs	r2, #16
 8003606:	701a      	strb	r2, [r3, #0]
 8003608:	e006      	b.n	8003618 <UART_SetConfig+0x1a4>
 800360a:	231b      	movs	r3, #27
 800360c:	2218      	movs	r2, #24
 800360e:	4694      	mov	ip, r2
 8003610:	44bc      	add	ip, r7
 8003612:	4463      	add	r3, ip
 8003614:	2210      	movs	r2, #16
 8003616:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a61      	ldr	r2, [pc, #388]	; (80037a4 <UART_SetConfig+0x330>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d000      	beq.n	8003624 <UART_SetConfig+0x1b0>
 8003622:	e088      	b.n	8003736 <UART_SetConfig+0x2c2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003624:	231b      	movs	r3, #27
 8003626:	2218      	movs	r2, #24
 8003628:	4694      	mov	ip, r2
 800362a:	44bc      	add	ip, r7
 800362c:	4463      	add	r3, ip
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	2b08      	cmp	r3, #8
 8003632:	d01d      	beq.n	8003670 <UART_SetConfig+0x1fc>
 8003634:	dc20      	bgt.n	8003678 <UART_SetConfig+0x204>
 8003636:	2b04      	cmp	r3, #4
 8003638:	d015      	beq.n	8003666 <UART_SetConfig+0x1f2>
 800363a:	dc1d      	bgt.n	8003678 <UART_SetConfig+0x204>
 800363c:	2b00      	cmp	r3, #0
 800363e:	d002      	beq.n	8003646 <UART_SetConfig+0x1d2>
 8003640:	2b02      	cmp	r3, #2
 8003642:	d005      	beq.n	8003650 <UART_SetConfig+0x1dc>
 8003644:	e018      	b.n	8003678 <UART_SetConfig+0x204>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003646:	f7ff f8df 	bl	8002808 <HAL_RCC_GetPCLK1Freq>
 800364a:	0003      	movs	r3, r0
 800364c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800364e:	e01d      	b.n	800368c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003650:	4b57      	ldr	r3, [pc, #348]	; (80037b0 <UART_SetConfig+0x33c>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	2210      	movs	r2, #16
 8003656:	4013      	ands	r3, r2
 8003658:	d002      	beq.n	8003660 <UART_SetConfig+0x1ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800365a:	4b56      	ldr	r3, [pc, #344]	; (80037b4 <UART_SetConfig+0x340>)
 800365c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800365e:	e015      	b.n	800368c <UART_SetConfig+0x218>
          pclk = (uint32_t) HSI_VALUE;
 8003660:	4b55      	ldr	r3, [pc, #340]	; (80037b8 <UART_SetConfig+0x344>)
 8003662:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003664:	e012      	b.n	800368c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003666:	f7ff f81f 	bl	80026a8 <HAL_RCC_GetSysClockFreq>
 800366a:	0003      	movs	r3, r0
 800366c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800366e:	e00d      	b.n	800368c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003670:	2380      	movs	r3, #128	; 0x80
 8003672:	021b      	lsls	r3, r3, #8
 8003674:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003676:	e009      	b.n	800368c <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 8003678:	2300      	movs	r3, #0
 800367a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800367c:	231a      	movs	r3, #26
 800367e:	2218      	movs	r2, #24
 8003680:	4694      	mov	ip, r2
 8003682:	44bc      	add	ip, r7
 8003684:	4463      	add	r3, ip
 8003686:	2201      	movs	r2, #1
 8003688:	701a      	strb	r2, [r3, #0]
        break;
 800368a:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800368c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800368e:	2b00      	cmp	r3, #0
 8003690:	d100      	bne.n	8003694 <UART_SetConfig+0x220>
 8003692:	e139      	b.n	8003908 <UART_SetConfig+0x494>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003694:	69fb      	ldr	r3, [r7, #28]
 8003696:	685a      	ldr	r2, [r3, #4]
 8003698:	0013      	movs	r3, r2
 800369a:	005b      	lsls	r3, r3, #1
 800369c:	189b      	adds	r3, r3, r2
 800369e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d305      	bcc.n	80036b0 <UART_SetConfig+0x23c>
          (pclk > (4096U * huart->Init.BaudRate)))
 80036a4:	69fb      	ldr	r3, [r7, #28]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80036aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d907      	bls.n	80036c0 <UART_SetConfig+0x24c>
      {
        ret = HAL_ERROR;
 80036b0:	231a      	movs	r3, #26
 80036b2:	2218      	movs	r2, #24
 80036b4:	4694      	mov	ip, r2
 80036b6:	44bc      	add	ip, r7
 80036b8:	4463      	add	r3, ip
 80036ba:	2201      	movs	r2, #1
 80036bc:	701a      	strb	r2, [r3, #0]
 80036be:	e123      	b.n	8003908 <UART_SetConfig+0x494>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80036c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036c2:	613b      	str	r3, [r7, #16]
 80036c4:	2300      	movs	r3, #0
 80036c6:	617b      	str	r3, [r7, #20]
 80036c8:	6939      	ldr	r1, [r7, #16]
 80036ca:	697a      	ldr	r2, [r7, #20]
 80036cc:	000b      	movs	r3, r1
 80036ce:	0e1b      	lsrs	r3, r3, #24
 80036d0:	0010      	movs	r0, r2
 80036d2:	0205      	lsls	r5, r0, #8
 80036d4:	431d      	orrs	r5, r3
 80036d6:	000b      	movs	r3, r1
 80036d8:	021c      	lsls	r4, r3, #8
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	085b      	lsrs	r3, r3, #1
 80036e0:	60bb      	str	r3, [r7, #8]
 80036e2:	2300      	movs	r3, #0
 80036e4:	60fb      	str	r3, [r7, #12]
 80036e6:	68b8      	ldr	r0, [r7, #8]
 80036e8:	68f9      	ldr	r1, [r7, #12]
 80036ea:	1900      	adds	r0, r0, r4
 80036ec:	4169      	adcs	r1, r5
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	603b      	str	r3, [r7, #0]
 80036f4:	2300      	movs	r3, #0
 80036f6:	607b      	str	r3, [r7, #4]
 80036f8:	683a      	ldr	r2, [r7, #0]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f7fc fda2 	bl	8000244 <__aeabi_uldivmod>
 8003700:	0002      	movs	r2, r0
 8003702:	000b      	movs	r3, r1
 8003704:	0013      	movs	r3, r2
 8003706:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003708:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800370a:	23c0      	movs	r3, #192	; 0xc0
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	429a      	cmp	r2, r3
 8003710:	d309      	bcc.n	8003726 <UART_SetConfig+0x2b2>
 8003712:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003714:	2380      	movs	r3, #128	; 0x80
 8003716:	035b      	lsls	r3, r3, #13
 8003718:	429a      	cmp	r2, r3
 800371a:	d204      	bcs.n	8003726 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003722:	60da      	str	r2, [r3, #12]
 8003724:	e0f0      	b.n	8003908 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8003726:	231a      	movs	r3, #26
 8003728:	2218      	movs	r2, #24
 800372a:	4694      	mov	ip, r2
 800372c:	44bc      	add	ip, r7
 800372e:	4463      	add	r3, ip
 8003730:	2201      	movs	r2, #1
 8003732:	701a      	strb	r2, [r3, #0]
 8003734:	e0e8      	b.n	8003908 <UART_SetConfig+0x494>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003736:	69fb      	ldr	r3, [r7, #28]
 8003738:	69da      	ldr	r2, [r3, #28]
 800373a:	2380      	movs	r3, #128	; 0x80
 800373c:	021b      	lsls	r3, r3, #8
 800373e:	429a      	cmp	r2, r3
 8003740:	d000      	beq.n	8003744 <UART_SetConfig+0x2d0>
 8003742:	e087      	b.n	8003854 <UART_SetConfig+0x3e0>
  {
    switch (clocksource)
 8003744:	231b      	movs	r3, #27
 8003746:	2218      	movs	r2, #24
 8003748:	4694      	mov	ip, r2
 800374a:	44bc      	add	ip, r7
 800374c:	4463      	add	r3, ip
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	2b08      	cmp	r3, #8
 8003752:	d835      	bhi.n	80037c0 <UART_SetConfig+0x34c>
 8003754:	009a      	lsls	r2, r3, #2
 8003756:	4b19      	ldr	r3, [pc, #100]	; (80037bc <UART_SetConfig+0x348>)
 8003758:	18d3      	adds	r3, r2, r3
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800375e:	f7ff f853 	bl	8002808 <HAL_RCC_GetPCLK1Freq>
 8003762:	0003      	movs	r3, r0
 8003764:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003766:	e035      	b.n	80037d4 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003768:	f7ff f864 	bl	8002834 <HAL_RCC_GetPCLK2Freq>
 800376c:	0003      	movs	r3, r0
 800376e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003770:	e030      	b.n	80037d4 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003772:	4b0f      	ldr	r3, [pc, #60]	; (80037b0 <UART_SetConfig+0x33c>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2210      	movs	r2, #16
 8003778:	4013      	ands	r3, r2
 800377a:	d002      	beq.n	8003782 <UART_SetConfig+0x30e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800377c:	4b0d      	ldr	r3, [pc, #52]	; (80037b4 <UART_SetConfig+0x340>)
 800377e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003780:	e028      	b.n	80037d4 <UART_SetConfig+0x360>
          pclk = (uint32_t) HSI_VALUE;
 8003782:	4b0d      	ldr	r3, [pc, #52]	; (80037b8 <UART_SetConfig+0x344>)
 8003784:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003786:	e025      	b.n	80037d4 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003788:	f7fe ff8e 	bl	80026a8 <HAL_RCC_GetSysClockFreq>
 800378c:	0003      	movs	r3, r0
 800378e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003790:	e020      	b.n	80037d4 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003792:	2380      	movs	r3, #128	; 0x80
 8003794:	021b      	lsls	r3, r3, #8
 8003796:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003798:	e01c      	b.n	80037d4 <UART_SetConfig+0x360>
 800379a:	46c0      	nop			; (mov r8, r8)
 800379c:	efff69f3 	.word	0xefff69f3
 80037a0:	ffffcfff 	.word	0xffffcfff
 80037a4:	40004800 	.word	0x40004800
 80037a8:	fffff4ff 	.word	0xfffff4ff
 80037ac:	40004400 	.word	0x40004400
 80037b0:	40021000 	.word	0x40021000
 80037b4:	003d0900 	.word	0x003d0900
 80037b8:	00f42400 	.word	0x00f42400
 80037bc:	080046f0 	.word	0x080046f0
      default:
        pclk = 0U;
 80037c0:	2300      	movs	r3, #0
 80037c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80037c4:	231a      	movs	r3, #26
 80037c6:	2218      	movs	r2, #24
 80037c8:	4694      	mov	ip, r2
 80037ca:	44bc      	add	ip, r7
 80037cc:	4463      	add	r3, ip
 80037ce:	2201      	movs	r2, #1
 80037d0:	701a      	strb	r2, [r3, #0]
        break;
 80037d2:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80037d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d100      	bne.n	80037dc <UART_SetConfig+0x368>
 80037da:	e095      	b.n	8003908 <UART_SetConfig+0x494>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80037dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037de:	005a      	lsls	r2, r3, #1
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	085b      	lsrs	r3, r3, #1
 80037e6:	18d2      	adds	r2, r2, r3
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	0019      	movs	r1, r3
 80037ee:	0010      	movs	r0, r2
 80037f0:	f7fc fc9c 	bl	800012c <__udivsi3>
 80037f4:	0003      	movs	r3, r0
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037fc:	2b0f      	cmp	r3, #15
 80037fe:	d921      	bls.n	8003844 <UART_SetConfig+0x3d0>
 8003800:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003802:	2380      	movs	r3, #128	; 0x80
 8003804:	025b      	lsls	r3, r3, #9
 8003806:	429a      	cmp	r2, r3
 8003808:	d21c      	bcs.n	8003844 <UART_SetConfig+0x3d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800380a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800380c:	b29a      	uxth	r2, r3
 800380e:	200e      	movs	r0, #14
 8003810:	2418      	movs	r4, #24
 8003812:	193b      	adds	r3, r7, r4
 8003814:	181b      	adds	r3, r3, r0
 8003816:	210f      	movs	r1, #15
 8003818:	438a      	bics	r2, r1
 800381a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800381c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800381e:	085b      	lsrs	r3, r3, #1
 8003820:	b29b      	uxth	r3, r3
 8003822:	2207      	movs	r2, #7
 8003824:	4013      	ands	r3, r2
 8003826:	b299      	uxth	r1, r3
 8003828:	193b      	adds	r3, r7, r4
 800382a:	181b      	adds	r3, r3, r0
 800382c:	193a      	adds	r2, r7, r4
 800382e:	1812      	adds	r2, r2, r0
 8003830:	8812      	ldrh	r2, [r2, #0]
 8003832:	430a      	orrs	r2, r1
 8003834:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003836:	69fb      	ldr	r3, [r7, #28]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	193a      	adds	r2, r7, r4
 800383c:	1812      	adds	r2, r2, r0
 800383e:	8812      	ldrh	r2, [r2, #0]
 8003840:	60da      	str	r2, [r3, #12]
 8003842:	e061      	b.n	8003908 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8003844:	231a      	movs	r3, #26
 8003846:	2218      	movs	r2, #24
 8003848:	4694      	mov	ip, r2
 800384a:	44bc      	add	ip, r7
 800384c:	4463      	add	r3, ip
 800384e:	2201      	movs	r2, #1
 8003850:	701a      	strb	r2, [r3, #0]
 8003852:	e059      	b.n	8003908 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003854:	231b      	movs	r3, #27
 8003856:	2218      	movs	r2, #24
 8003858:	4694      	mov	ip, r2
 800385a:	44bc      	add	ip, r7
 800385c:	4463      	add	r3, ip
 800385e:	781b      	ldrb	r3, [r3, #0]
 8003860:	2b08      	cmp	r3, #8
 8003862:	d822      	bhi.n	80038aa <UART_SetConfig+0x436>
 8003864:	009a      	lsls	r2, r3, #2
 8003866:	4b30      	ldr	r3, [pc, #192]	; (8003928 <UART_SetConfig+0x4b4>)
 8003868:	18d3      	adds	r3, r2, r3
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800386e:	f7fe ffcb 	bl	8002808 <HAL_RCC_GetPCLK1Freq>
 8003872:	0003      	movs	r3, r0
 8003874:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003876:	e022      	b.n	80038be <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003878:	f7fe ffdc 	bl	8002834 <HAL_RCC_GetPCLK2Freq>
 800387c:	0003      	movs	r3, r0
 800387e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003880:	e01d      	b.n	80038be <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003882:	4b2a      	ldr	r3, [pc, #168]	; (800392c <UART_SetConfig+0x4b8>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	2210      	movs	r2, #16
 8003888:	4013      	ands	r3, r2
 800388a:	d002      	beq.n	8003892 <UART_SetConfig+0x41e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800388c:	4b28      	ldr	r3, [pc, #160]	; (8003930 <UART_SetConfig+0x4bc>)
 800388e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003890:	e015      	b.n	80038be <UART_SetConfig+0x44a>
          pclk = (uint32_t) HSI_VALUE;
 8003892:	4b28      	ldr	r3, [pc, #160]	; (8003934 <UART_SetConfig+0x4c0>)
 8003894:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003896:	e012      	b.n	80038be <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003898:	f7fe ff06 	bl	80026a8 <HAL_RCC_GetSysClockFreq>
 800389c:	0003      	movs	r3, r0
 800389e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80038a0:	e00d      	b.n	80038be <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038a2:	2380      	movs	r3, #128	; 0x80
 80038a4:	021b      	lsls	r3, r3, #8
 80038a6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80038a8:	e009      	b.n	80038be <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80038aa:	2300      	movs	r3, #0
 80038ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80038ae:	231a      	movs	r3, #26
 80038b0:	2218      	movs	r2, #24
 80038b2:	4694      	mov	ip, r2
 80038b4:	44bc      	add	ip, r7
 80038b6:	4463      	add	r3, ip
 80038b8:	2201      	movs	r2, #1
 80038ba:	701a      	strb	r2, [r3, #0]
        break;
 80038bc:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80038be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d021      	beq.n	8003908 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	085a      	lsrs	r2, r3, #1
 80038ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038cc:	18d2      	adds	r2, r2, r3
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	0019      	movs	r1, r3
 80038d4:	0010      	movs	r0, r2
 80038d6:	f7fc fc29 	bl	800012c <__udivsi3>
 80038da:	0003      	movs	r3, r0
 80038dc:	b29b      	uxth	r3, r3
 80038de:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038e2:	2b0f      	cmp	r3, #15
 80038e4:	d909      	bls.n	80038fa <UART_SetConfig+0x486>
 80038e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038e8:	2380      	movs	r3, #128	; 0x80
 80038ea:	025b      	lsls	r3, r3, #9
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d204      	bcs.n	80038fa <UART_SetConfig+0x486>
      {
        huart->Instance->BRR = usartdiv;
 80038f0:	69fb      	ldr	r3, [r7, #28]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038f6:	60da      	str	r2, [r3, #12]
 80038f8:	e006      	b.n	8003908 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80038fa:	231a      	movs	r3, #26
 80038fc:	2218      	movs	r2, #24
 80038fe:	4694      	mov	ip, r2
 8003900:	44bc      	add	ip, r7
 8003902:	4463      	add	r3, ip
 8003904:	2201      	movs	r2, #1
 8003906:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	2200      	movs	r2, #0
 800390c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	2200      	movs	r2, #0
 8003912:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003914:	231a      	movs	r3, #26
 8003916:	2218      	movs	r2, #24
 8003918:	4694      	mov	ip, r2
 800391a:	44bc      	add	ip, r7
 800391c:	4463      	add	r3, ip
 800391e:	781b      	ldrb	r3, [r3, #0]
}
 8003920:	0018      	movs	r0, r3
 8003922:	46bd      	mov	sp, r7
 8003924:	b00e      	add	sp, #56	; 0x38
 8003926:	bdb0      	pop	{r4, r5, r7, pc}
 8003928:	08004714 	.word	0x08004714
 800392c:	40021000 	.word	0x40021000
 8003930:	003d0900 	.word	0x003d0900
 8003934:	00f42400 	.word	0x00f42400

08003938 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003944:	2201      	movs	r2, #1
 8003946:	4013      	ands	r3, r2
 8003948:	d00b      	beq.n	8003962 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	4a4a      	ldr	r2, [pc, #296]	; (8003a7c <UART_AdvFeatureConfig+0x144>)
 8003952:	4013      	ands	r3, r2
 8003954:	0019      	movs	r1, r3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	430a      	orrs	r2, r1
 8003960:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003966:	2202      	movs	r2, #2
 8003968:	4013      	ands	r3, r2
 800396a:	d00b      	beq.n	8003984 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	4a43      	ldr	r2, [pc, #268]	; (8003a80 <UART_AdvFeatureConfig+0x148>)
 8003974:	4013      	ands	r3, r2
 8003976:	0019      	movs	r1, r3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	430a      	orrs	r2, r1
 8003982:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003988:	2204      	movs	r2, #4
 800398a:	4013      	ands	r3, r2
 800398c:	d00b      	beq.n	80039a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	4a3b      	ldr	r2, [pc, #236]	; (8003a84 <UART_AdvFeatureConfig+0x14c>)
 8003996:	4013      	ands	r3, r2
 8003998:	0019      	movs	r1, r3
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	430a      	orrs	r2, r1
 80039a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039aa:	2208      	movs	r2, #8
 80039ac:	4013      	ands	r3, r2
 80039ae:	d00b      	beq.n	80039c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	4a34      	ldr	r2, [pc, #208]	; (8003a88 <UART_AdvFeatureConfig+0x150>)
 80039b8:	4013      	ands	r3, r2
 80039ba:	0019      	movs	r1, r3
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	430a      	orrs	r2, r1
 80039c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039cc:	2210      	movs	r2, #16
 80039ce:	4013      	ands	r3, r2
 80039d0:	d00b      	beq.n	80039ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	4a2c      	ldr	r2, [pc, #176]	; (8003a8c <UART_AdvFeatureConfig+0x154>)
 80039da:	4013      	ands	r3, r2
 80039dc:	0019      	movs	r1, r3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	430a      	orrs	r2, r1
 80039e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ee:	2220      	movs	r2, #32
 80039f0:	4013      	ands	r3, r2
 80039f2:	d00b      	beq.n	8003a0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	4a25      	ldr	r2, [pc, #148]	; (8003a90 <UART_AdvFeatureConfig+0x158>)
 80039fc:	4013      	ands	r3, r2
 80039fe:	0019      	movs	r1, r3
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	430a      	orrs	r2, r1
 8003a0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a10:	2240      	movs	r2, #64	; 0x40
 8003a12:	4013      	ands	r3, r2
 8003a14:	d01d      	beq.n	8003a52 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	4a1d      	ldr	r2, [pc, #116]	; (8003a94 <UART_AdvFeatureConfig+0x15c>)
 8003a1e:	4013      	ands	r3, r2
 8003a20:	0019      	movs	r1, r3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a32:	2380      	movs	r3, #128	; 0x80
 8003a34:	035b      	lsls	r3, r3, #13
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d10b      	bne.n	8003a52 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	4a15      	ldr	r2, [pc, #84]	; (8003a98 <UART_AdvFeatureConfig+0x160>)
 8003a42:	4013      	ands	r3, r2
 8003a44:	0019      	movs	r1, r3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	430a      	orrs	r2, r1
 8003a50:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a56:	2280      	movs	r2, #128	; 0x80
 8003a58:	4013      	ands	r3, r2
 8003a5a:	d00b      	beq.n	8003a74 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	4a0e      	ldr	r2, [pc, #56]	; (8003a9c <UART_AdvFeatureConfig+0x164>)
 8003a64:	4013      	ands	r3, r2
 8003a66:	0019      	movs	r1, r3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	430a      	orrs	r2, r1
 8003a72:	605a      	str	r2, [r3, #4]
  }
}
 8003a74:	46c0      	nop			; (mov r8, r8)
 8003a76:	46bd      	mov	sp, r7
 8003a78:	b002      	add	sp, #8
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	fffdffff 	.word	0xfffdffff
 8003a80:	fffeffff 	.word	0xfffeffff
 8003a84:	fffbffff 	.word	0xfffbffff
 8003a88:	ffff7fff 	.word	0xffff7fff
 8003a8c:	ffffefff 	.word	0xffffefff
 8003a90:	ffffdfff 	.word	0xffffdfff
 8003a94:	ffefffff 	.word	0xffefffff
 8003a98:	ff9fffff 	.word	0xff9fffff
 8003a9c:	fff7ffff 	.word	0xfff7ffff

08003aa0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b086      	sub	sp, #24
 8003aa4:	af02      	add	r7, sp, #8
 8003aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2280      	movs	r2, #128	; 0x80
 8003aac:	2100      	movs	r1, #0
 8003aae:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ab0:	f7fd fe56 	bl	8001760 <HAL_GetTick>
 8003ab4:	0003      	movs	r3, r0
 8003ab6:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2208      	movs	r2, #8
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	2b08      	cmp	r3, #8
 8003ac4:	d10c      	bne.n	8003ae0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2280      	movs	r2, #128	; 0x80
 8003aca:	0391      	lsls	r1, r2, #14
 8003acc:	6878      	ldr	r0, [r7, #4]
 8003ace:	4a17      	ldr	r2, [pc, #92]	; (8003b2c <UART_CheckIdleState+0x8c>)
 8003ad0:	9200      	str	r2, [sp, #0]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f000 f82c 	bl	8003b30 <UART_WaitOnFlagUntilTimeout>
 8003ad8:	1e03      	subs	r3, r0, #0
 8003ada:	d001      	beq.n	8003ae0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003adc:	2303      	movs	r3, #3
 8003ade:	e021      	b.n	8003b24 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	2204      	movs	r2, #4
 8003ae8:	4013      	ands	r3, r2
 8003aea:	2b04      	cmp	r3, #4
 8003aec:	d10c      	bne.n	8003b08 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2280      	movs	r2, #128	; 0x80
 8003af2:	03d1      	lsls	r1, r2, #15
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	4a0d      	ldr	r2, [pc, #52]	; (8003b2c <UART_CheckIdleState+0x8c>)
 8003af8:	9200      	str	r2, [sp, #0]
 8003afa:	2200      	movs	r2, #0
 8003afc:	f000 f818 	bl	8003b30 <UART_WaitOnFlagUntilTimeout>
 8003b00:	1e03      	subs	r3, r0, #0
 8003b02:	d001      	beq.n	8003b08 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e00d      	b.n	8003b24 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2220      	movs	r2, #32
 8003b0c:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2220      	movs	r2, #32
 8003b12:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2274      	movs	r2, #116	; 0x74
 8003b1e:	2100      	movs	r1, #0
 8003b20:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b22:	2300      	movs	r3, #0
}
 8003b24:	0018      	movs	r0, r3
 8003b26:	46bd      	mov	sp, r7
 8003b28:	b004      	add	sp, #16
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	01ffffff 	.word	0x01ffffff

08003b30 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b084      	sub	sp, #16
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	60f8      	str	r0, [r7, #12]
 8003b38:	60b9      	str	r1, [r7, #8]
 8003b3a:	603b      	str	r3, [r7, #0]
 8003b3c:	1dfb      	adds	r3, r7, #7
 8003b3e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b40:	e05e      	b.n	8003c00 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b42:	69bb      	ldr	r3, [r7, #24]
 8003b44:	3301      	adds	r3, #1
 8003b46:	d05b      	beq.n	8003c00 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b48:	f7fd fe0a 	bl	8001760 <HAL_GetTick>
 8003b4c:	0002      	movs	r2, r0
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	69ba      	ldr	r2, [r7, #24]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d302      	bcc.n	8003b5e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003b58:	69bb      	ldr	r3, [r7, #24]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d11b      	bne.n	8003b96 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	492f      	ldr	r1, [pc, #188]	; (8003c28 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003b6a:	400a      	ands	r2, r1
 8003b6c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	689a      	ldr	r2, [r3, #8]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2101      	movs	r1, #1
 8003b7a:	438a      	bics	r2, r1
 8003b7c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2220      	movs	r2, #32
 8003b82:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2220      	movs	r2, #32
 8003b88:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2274      	movs	r2, #116	; 0x74
 8003b8e:	2100      	movs	r1, #0
 8003b90:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e044      	b.n	8003c20 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2204      	movs	r2, #4
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	d02e      	beq.n	8003c00 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	69da      	ldr	r2, [r3, #28]
 8003ba8:	2380      	movs	r3, #128	; 0x80
 8003baa:	011b      	lsls	r3, r3, #4
 8003bac:	401a      	ands	r2, r3
 8003bae:	2380      	movs	r3, #128	; 0x80
 8003bb0:	011b      	lsls	r3, r3, #4
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d124      	bne.n	8003c00 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2280      	movs	r2, #128	; 0x80
 8003bbc:	0112      	lsls	r2, r2, #4
 8003bbe:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4917      	ldr	r1, [pc, #92]	; (8003c28 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003bcc:	400a      	ands	r2, r1
 8003bce:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	689a      	ldr	r2, [r3, #8]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2101      	movs	r1, #1
 8003bdc:	438a      	bics	r2, r1
 8003bde:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2220      	movs	r2, #32
 8003be4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2220      	movs	r2, #32
 8003bea:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2280      	movs	r2, #128	; 0x80
 8003bf0:	2120      	movs	r1, #32
 8003bf2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2274      	movs	r2, #116	; 0x74
 8003bf8:	2100      	movs	r1, #0
 8003bfa:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003bfc:	2303      	movs	r3, #3
 8003bfe:	e00f      	b.n	8003c20 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	69db      	ldr	r3, [r3, #28]
 8003c06:	68ba      	ldr	r2, [r7, #8]
 8003c08:	4013      	ands	r3, r2
 8003c0a:	68ba      	ldr	r2, [r7, #8]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	425a      	negs	r2, r3
 8003c10:	4153      	adcs	r3, r2
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	001a      	movs	r2, r3
 8003c16:	1dfb      	adds	r3, r7, #7
 8003c18:	781b      	ldrb	r3, [r3, #0]
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d091      	beq.n	8003b42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c1e:	2300      	movs	r3, #0
}
 8003c20:	0018      	movs	r0, r3
 8003c22:	46bd      	mov	sp, r7
 8003c24:	b004      	add	sp, #16
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	fffffe5f 	.word	0xfffffe5f

08003c2c <__errno>:
 8003c2c:	4b01      	ldr	r3, [pc, #4]	; (8003c34 <__errno+0x8>)
 8003c2e:	6818      	ldr	r0, [r3, #0]
 8003c30:	4770      	bx	lr
 8003c32:	46c0      	nop			; (mov r8, r8)
 8003c34:	2000000c 	.word	0x2000000c

08003c38 <__libc_init_array>:
 8003c38:	b570      	push	{r4, r5, r6, lr}
 8003c3a:	2600      	movs	r6, #0
 8003c3c:	4d0c      	ldr	r5, [pc, #48]	; (8003c70 <__libc_init_array+0x38>)
 8003c3e:	4c0d      	ldr	r4, [pc, #52]	; (8003c74 <__libc_init_array+0x3c>)
 8003c40:	1b64      	subs	r4, r4, r5
 8003c42:	10a4      	asrs	r4, r4, #2
 8003c44:	42a6      	cmp	r6, r4
 8003c46:	d109      	bne.n	8003c5c <__libc_init_array+0x24>
 8003c48:	2600      	movs	r6, #0
 8003c4a:	f000 fc49 	bl	80044e0 <_init>
 8003c4e:	4d0a      	ldr	r5, [pc, #40]	; (8003c78 <__libc_init_array+0x40>)
 8003c50:	4c0a      	ldr	r4, [pc, #40]	; (8003c7c <__libc_init_array+0x44>)
 8003c52:	1b64      	subs	r4, r4, r5
 8003c54:	10a4      	asrs	r4, r4, #2
 8003c56:	42a6      	cmp	r6, r4
 8003c58:	d105      	bne.n	8003c66 <__libc_init_array+0x2e>
 8003c5a:	bd70      	pop	{r4, r5, r6, pc}
 8003c5c:	00b3      	lsls	r3, r6, #2
 8003c5e:	58eb      	ldr	r3, [r5, r3]
 8003c60:	4798      	blx	r3
 8003c62:	3601      	adds	r6, #1
 8003c64:	e7ee      	b.n	8003c44 <__libc_init_array+0xc>
 8003c66:	00b3      	lsls	r3, r6, #2
 8003c68:	58eb      	ldr	r3, [r5, r3]
 8003c6a:	4798      	blx	r3
 8003c6c:	3601      	adds	r6, #1
 8003c6e:	e7f2      	b.n	8003c56 <__libc_init_array+0x1e>
 8003c70:	08004774 	.word	0x08004774
 8003c74:	08004774 	.word	0x08004774
 8003c78:	08004774 	.word	0x08004774
 8003c7c:	08004778 	.word	0x08004778

08003c80 <memset>:
 8003c80:	0003      	movs	r3, r0
 8003c82:	1882      	adds	r2, r0, r2
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d100      	bne.n	8003c8a <memset+0xa>
 8003c88:	4770      	bx	lr
 8003c8a:	7019      	strb	r1, [r3, #0]
 8003c8c:	3301      	adds	r3, #1
 8003c8e:	e7f9      	b.n	8003c84 <memset+0x4>

08003c90 <_vsiprintf_r>:
 8003c90:	b500      	push	{lr}
 8003c92:	b09b      	sub	sp, #108	; 0x6c
 8003c94:	9100      	str	r1, [sp, #0]
 8003c96:	9104      	str	r1, [sp, #16]
 8003c98:	4906      	ldr	r1, [pc, #24]	; (8003cb4 <_vsiprintf_r+0x24>)
 8003c9a:	9105      	str	r1, [sp, #20]
 8003c9c:	9102      	str	r1, [sp, #8]
 8003c9e:	4906      	ldr	r1, [pc, #24]	; (8003cb8 <_vsiprintf_r+0x28>)
 8003ca0:	9103      	str	r1, [sp, #12]
 8003ca2:	4669      	mov	r1, sp
 8003ca4:	f000 f878 	bl	8003d98 <_svfiprintf_r>
 8003ca8:	2300      	movs	r3, #0
 8003caa:	9a00      	ldr	r2, [sp, #0]
 8003cac:	7013      	strb	r3, [r2, #0]
 8003cae:	b01b      	add	sp, #108	; 0x6c
 8003cb0:	bd00      	pop	{pc}
 8003cb2:	46c0      	nop			; (mov r8, r8)
 8003cb4:	7fffffff 	.word	0x7fffffff
 8003cb8:	ffff0208 	.word	0xffff0208

08003cbc <vsiprintf>:
 8003cbc:	b510      	push	{r4, lr}
 8003cbe:	0013      	movs	r3, r2
 8003cc0:	000a      	movs	r2, r1
 8003cc2:	0001      	movs	r1, r0
 8003cc4:	4802      	ldr	r0, [pc, #8]	; (8003cd0 <vsiprintf+0x14>)
 8003cc6:	6800      	ldr	r0, [r0, #0]
 8003cc8:	f7ff ffe2 	bl	8003c90 <_vsiprintf_r>
 8003ccc:	bd10      	pop	{r4, pc}
 8003cce:	46c0      	nop			; (mov r8, r8)
 8003cd0:	2000000c 	.word	0x2000000c

08003cd4 <__ssputs_r>:
 8003cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cd6:	688e      	ldr	r6, [r1, #8]
 8003cd8:	b085      	sub	sp, #20
 8003cda:	0007      	movs	r7, r0
 8003cdc:	000c      	movs	r4, r1
 8003cde:	9203      	str	r2, [sp, #12]
 8003ce0:	9301      	str	r3, [sp, #4]
 8003ce2:	429e      	cmp	r6, r3
 8003ce4:	d83c      	bhi.n	8003d60 <__ssputs_r+0x8c>
 8003ce6:	2390      	movs	r3, #144	; 0x90
 8003ce8:	898a      	ldrh	r2, [r1, #12]
 8003cea:	00db      	lsls	r3, r3, #3
 8003cec:	421a      	tst	r2, r3
 8003cee:	d034      	beq.n	8003d5a <__ssputs_r+0x86>
 8003cf0:	2503      	movs	r5, #3
 8003cf2:	6909      	ldr	r1, [r1, #16]
 8003cf4:	6823      	ldr	r3, [r4, #0]
 8003cf6:	1a5b      	subs	r3, r3, r1
 8003cf8:	9302      	str	r3, [sp, #8]
 8003cfa:	6963      	ldr	r3, [r4, #20]
 8003cfc:	9802      	ldr	r0, [sp, #8]
 8003cfe:	435d      	muls	r5, r3
 8003d00:	0feb      	lsrs	r3, r5, #31
 8003d02:	195d      	adds	r5, r3, r5
 8003d04:	9b01      	ldr	r3, [sp, #4]
 8003d06:	106d      	asrs	r5, r5, #1
 8003d08:	3301      	adds	r3, #1
 8003d0a:	181b      	adds	r3, r3, r0
 8003d0c:	42ab      	cmp	r3, r5
 8003d0e:	d900      	bls.n	8003d12 <__ssputs_r+0x3e>
 8003d10:	001d      	movs	r5, r3
 8003d12:	0553      	lsls	r3, r2, #21
 8003d14:	d532      	bpl.n	8003d7c <__ssputs_r+0xa8>
 8003d16:	0029      	movs	r1, r5
 8003d18:	0038      	movs	r0, r7
 8003d1a:	f000 fb31 	bl	8004380 <_malloc_r>
 8003d1e:	1e06      	subs	r6, r0, #0
 8003d20:	d109      	bne.n	8003d36 <__ssputs_r+0x62>
 8003d22:	230c      	movs	r3, #12
 8003d24:	603b      	str	r3, [r7, #0]
 8003d26:	2340      	movs	r3, #64	; 0x40
 8003d28:	2001      	movs	r0, #1
 8003d2a:	89a2      	ldrh	r2, [r4, #12]
 8003d2c:	4240      	negs	r0, r0
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	81a3      	strh	r3, [r4, #12]
 8003d32:	b005      	add	sp, #20
 8003d34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d36:	9a02      	ldr	r2, [sp, #8]
 8003d38:	6921      	ldr	r1, [r4, #16]
 8003d3a:	f000 faba 	bl	80042b2 <memcpy>
 8003d3e:	89a3      	ldrh	r3, [r4, #12]
 8003d40:	4a14      	ldr	r2, [pc, #80]	; (8003d94 <__ssputs_r+0xc0>)
 8003d42:	401a      	ands	r2, r3
 8003d44:	2380      	movs	r3, #128	; 0x80
 8003d46:	4313      	orrs	r3, r2
 8003d48:	81a3      	strh	r3, [r4, #12]
 8003d4a:	9b02      	ldr	r3, [sp, #8]
 8003d4c:	6126      	str	r6, [r4, #16]
 8003d4e:	18f6      	adds	r6, r6, r3
 8003d50:	6026      	str	r6, [r4, #0]
 8003d52:	6165      	str	r5, [r4, #20]
 8003d54:	9e01      	ldr	r6, [sp, #4]
 8003d56:	1aed      	subs	r5, r5, r3
 8003d58:	60a5      	str	r5, [r4, #8]
 8003d5a:	9b01      	ldr	r3, [sp, #4]
 8003d5c:	429e      	cmp	r6, r3
 8003d5e:	d900      	bls.n	8003d62 <__ssputs_r+0x8e>
 8003d60:	9e01      	ldr	r6, [sp, #4]
 8003d62:	0032      	movs	r2, r6
 8003d64:	9903      	ldr	r1, [sp, #12]
 8003d66:	6820      	ldr	r0, [r4, #0]
 8003d68:	f000 faac 	bl	80042c4 <memmove>
 8003d6c:	68a3      	ldr	r3, [r4, #8]
 8003d6e:	2000      	movs	r0, #0
 8003d70:	1b9b      	subs	r3, r3, r6
 8003d72:	60a3      	str	r3, [r4, #8]
 8003d74:	6823      	ldr	r3, [r4, #0]
 8003d76:	199e      	adds	r6, r3, r6
 8003d78:	6026      	str	r6, [r4, #0]
 8003d7a:	e7da      	b.n	8003d32 <__ssputs_r+0x5e>
 8003d7c:	002a      	movs	r2, r5
 8003d7e:	0038      	movs	r0, r7
 8003d80:	f000 fb5c 	bl	800443c <_realloc_r>
 8003d84:	1e06      	subs	r6, r0, #0
 8003d86:	d1e0      	bne.n	8003d4a <__ssputs_r+0x76>
 8003d88:	0038      	movs	r0, r7
 8003d8a:	6921      	ldr	r1, [r4, #16]
 8003d8c:	f000 faae 	bl	80042ec <_free_r>
 8003d90:	e7c7      	b.n	8003d22 <__ssputs_r+0x4e>
 8003d92:	46c0      	nop			; (mov r8, r8)
 8003d94:	fffffb7f 	.word	0xfffffb7f

08003d98 <_svfiprintf_r>:
 8003d98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d9a:	b0a1      	sub	sp, #132	; 0x84
 8003d9c:	9003      	str	r0, [sp, #12]
 8003d9e:	001d      	movs	r5, r3
 8003da0:	898b      	ldrh	r3, [r1, #12]
 8003da2:	000f      	movs	r7, r1
 8003da4:	0016      	movs	r6, r2
 8003da6:	061b      	lsls	r3, r3, #24
 8003da8:	d511      	bpl.n	8003dce <_svfiprintf_r+0x36>
 8003daa:	690b      	ldr	r3, [r1, #16]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d10e      	bne.n	8003dce <_svfiprintf_r+0x36>
 8003db0:	2140      	movs	r1, #64	; 0x40
 8003db2:	f000 fae5 	bl	8004380 <_malloc_r>
 8003db6:	6038      	str	r0, [r7, #0]
 8003db8:	6138      	str	r0, [r7, #16]
 8003dba:	2800      	cmp	r0, #0
 8003dbc:	d105      	bne.n	8003dca <_svfiprintf_r+0x32>
 8003dbe:	230c      	movs	r3, #12
 8003dc0:	9a03      	ldr	r2, [sp, #12]
 8003dc2:	3801      	subs	r0, #1
 8003dc4:	6013      	str	r3, [r2, #0]
 8003dc6:	b021      	add	sp, #132	; 0x84
 8003dc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dca:	2340      	movs	r3, #64	; 0x40
 8003dcc:	617b      	str	r3, [r7, #20]
 8003dce:	2300      	movs	r3, #0
 8003dd0:	ac08      	add	r4, sp, #32
 8003dd2:	6163      	str	r3, [r4, #20]
 8003dd4:	3320      	adds	r3, #32
 8003dd6:	7663      	strb	r3, [r4, #25]
 8003dd8:	3310      	adds	r3, #16
 8003dda:	76a3      	strb	r3, [r4, #26]
 8003ddc:	9507      	str	r5, [sp, #28]
 8003dde:	0035      	movs	r5, r6
 8003de0:	782b      	ldrb	r3, [r5, #0]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d001      	beq.n	8003dea <_svfiprintf_r+0x52>
 8003de6:	2b25      	cmp	r3, #37	; 0x25
 8003de8:	d147      	bne.n	8003e7a <_svfiprintf_r+0xe2>
 8003dea:	1bab      	subs	r3, r5, r6
 8003dec:	9305      	str	r3, [sp, #20]
 8003dee:	42b5      	cmp	r5, r6
 8003df0:	d00c      	beq.n	8003e0c <_svfiprintf_r+0x74>
 8003df2:	0032      	movs	r2, r6
 8003df4:	0039      	movs	r1, r7
 8003df6:	9803      	ldr	r0, [sp, #12]
 8003df8:	f7ff ff6c 	bl	8003cd4 <__ssputs_r>
 8003dfc:	1c43      	adds	r3, r0, #1
 8003dfe:	d100      	bne.n	8003e02 <_svfiprintf_r+0x6a>
 8003e00:	e0ae      	b.n	8003f60 <_svfiprintf_r+0x1c8>
 8003e02:	6962      	ldr	r2, [r4, #20]
 8003e04:	9b05      	ldr	r3, [sp, #20]
 8003e06:	4694      	mov	ip, r2
 8003e08:	4463      	add	r3, ip
 8003e0a:	6163      	str	r3, [r4, #20]
 8003e0c:	782b      	ldrb	r3, [r5, #0]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d100      	bne.n	8003e14 <_svfiprintf_r+0x7c>
 8003e12:	e0a5      	b.n	8003f60 <_svfiprintf_r+0x1c8>
 8003e14:	2201      	movs	r2, #1
 8003e16:	2300      	movs	r3, #0
 8003e18:	4252      	negs	r2, r2
 8003e1a:	6062      	str	r2, [r4, #4]
 8003e1c:	a904      	add	r1, sp, #16
 8003e1e:	3254      	adds	r2, #84	; 0x54
 8003e20:	1852      	adds	r2, r2, r1
 8003e22:	1c6e      	adds	r6, r5, #1
 8003e24:	6023      	str	r3, [r4, #0]
 8003e26:	60e3      	str	r3, [r4, #12]
 8003e28:	60a3      	str	r3, [r4, #8]
 8003e2a:	7013      	strb	r3, [r2, #0]
 8003e2c:	65a3      	str	r3, [r4, #88]	; 0x58
 8003e2e:	2205      	movs	r2, #5
 8003e30:	7831      	ldrb	r1, [r6, #0]
 8003e32:	4854      	ldr	r0, [pc, #336]	; (8003f84 <_svfiprintf_r+0x1ec>)
 8003e34:	f000 fa32 	bl	800429c <memchr>
 8003e38:	1c75      	adds	r5, r6, #1
 8003e3a:	2800      	cmp	r0, #0
 8003e3c:	d11f      	bne.n	8003e7e <_svfiprintf_r+0xe6>
 8003e3e:	6822      	ldr	r2, [r4, #0]
 8003e40:	06d3      	lsls	r3, r2, #27
 8003e42:	d504      	bpl.n	8003e4e <_svfiprintf_r+0xb6>
 8003e44:	2353      	movs	r3, #83	; 0x53
 8003e46:	a904      	add	r1, sp, #16
 8003e48:	185b      	adds	r3, r3, r1
 8003e4a:	2120      	movs	r1, #32
 8003e4c:	7019      	strb	r1, [r3, #0]
 8003e4e:	0713      	lsls	r3, r2, #28
 8003e50:	d504      	bpl.n	8003e5c <_svfiprintf_r+0xc4>
 8003e52:	2353      	movs	r3, #83	; 0x53
 8003e54:	a904      	add	r1, sp, #16
 8003e56:	185b      	adds	r3, r3, r1
 8003e58:	212b      	movs	r1, #43	; 0x2b
 8003e5a:	7019      	strb	r1, [r3, #0]
 8003e5c:	7833      	ldrb	r3, [r6, #0]
 8003e5e:	2b2a      	cmp	r3, #42	; 0x2a
 8003e60:	d016      	beq.n	8003e90 <_svfiprintf_r+0xf8>
 8003e62:	0035      	movs	r5, r6
 8003e64:	2100      	movs	r1, #0
 8003e66:	200a      	movs	r0, #10
 8003e68:	68e3      	ldr	r3, [r4, #12]
 8003e6a:	782a      	ldrb	r2, [r5, #0]
 8003e6c:	1c6e      	adds	r6, r5, #1
 8003e6e:	3a30      	subs	r2, #48	; 0x30
 8003e70:	2a09      	cmp	r2, #9
 8003e72:	d94e      	bls.n	8003f12 <_svfiprintf_r+0x17a>
 8003e74:	2900      	cmp	r1, #0
 8003e76:	d111      	bne.n	8003e9c <_svfiprintf_r+0x104>
 8003e78:	e017      	b.n	8003eaa <_svfiprintf_r+0x112>
 8003e7a:	3501      	adds	r5, #1
 8003e7c:	e7b0      	b.n	8003de0 <_svfiprintf_r+0x48>
 8003e7e:	4b41      	ldr	r3, [pc, #260]	; (8003f84 <_svfiprintf_r+0x1ec>)
 8003e80:	6822      	ldr	r2, [r4, #0]
 8003e82:	1ac0      	subs	r0, r0, r3
 8003e84:	2301      	movs	r3, #1
 8003e86:	4083      	lsls	r3, r0
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	002e      	movs	r6, r5
 8003e8c:	6023      	str	r3, [r4, #0]
 8003e8e:	e7ce      	b.n	8003e2e <_svfiprintf_r+0x96>
 8003e90:	9b07      	ldr	r3, [sp, #28]
 8003e92:	1d19      	adds	r1, r3, #4
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	9107      	str	r1, [sp, #28]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	db01      	blt.n	8003ea0 <_svfiprintf_r+0x108>
 8003e9c:	930b      	str	r3, [sp, #44]	; 0x2c
 8003e9e:	e004      	b.n	8003eaa <_svfiprintf_r+0x112>
 8003ea0:	425b      	negs	r3, r3
 8003ea2:	60e3      	str	r3, [r4, #12]
 8003ea4:	2302      	movs	r3, #2
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	6023      	str	r3, [r4, #0]
 8003eaa:	782b      	ldrb	r3, [r5, #0]
 8003eac:	2b2e      	cmp	r3, #46	; 0x2e
 8003eae:	d10a      	bne.n	8003ec6 <_svfiprintf_r+0x12e>
 8003eb0:	786b      	ldrb	r3, [r5, #1]
 8003eb2:	2b2a      	cmp	r3, #42	; 0x2a
 8003eb4:	d135      	bne.n	8003f22 <_svfiprintf_r+0x18a>
 8003eb6:	9b07      	ldr	r3, [sp, #28]
 8003eb8:	3502      	adds	r5, #2
 8003eba:	1d1a      	adds	r2, r3, #4
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	9207      	str	r2, [sp, #28]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	db2b      	blt.n	8003f1c <_svfiprintf_r+0x184>
 8003ec4:	9309      	str	r3, [sp, #36]	; 0x24
 8003ec6:	4e30      	ldr	r6, [pc, #192]	; (8003f88 <_svfiprintf_r+0x1f0>)
 8003ec8:	2203      	movs	r2, #3
 8003eca:	0030      	movs	r0, r6
 8003ecc:	7829      	ldrb	r1, [r5, #0]
 8003ece:	f000 f9e5 	bl	800429c <memchr>
 8003ed2:	2800      	cmp	r0, #0
 8003ed4:	d006      	beq.n	8003ee4 <_svfiprintf_r+0x14c>
 8003ed6:	2340      	movs	r3, #64	; 0x40
 8003ed8:	1b80      	subs	r0, r0, r6
 8003eda:	4083      	lsls	r3, r0
 8003edc:	6822      	ldr	r2, [r4, #0]
 8003ede:	3501      	adds	r5, #1
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	6023      	str	r3, [r4, #0]
 8003ee4:	7829      	ldrb	r1, [r5, #0]
 8003ee6:	2206      	movs	r2, #6
 8003ee8:	4828      	ldr	r0, [pc, #160]	; (8003f8c <_svfiprintf_r+0x1f4>)
 8003eea:	1c6e      	adds	r6, r5, #1
 8003eec:	7621      	strb	r1, [r4, #24]
 8003eee:	f000 f9d5 	bl	800429c <memchr>
 8003ef2:	2800      	cmp	r0, #0
 8003ef4:	d03c      	beq.n	8003f70 <_svfiprintf_r+0x1d8>
 8003ef6:	4b26      	ldr	r3, [pc, #152]	; (8003f90 <_svfiprintf_r+0x1f8>)
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d125      	bne.n	8003f48 <_svfiprintf_r+0x1b0>
 8003efc:	2207      	movs	r2, #7
 8003efe:	9b07      	ldr	r3, [sp, #28]
 8003f00:	3307      	adds	r3, #7
 8003f02:	4393      	bics	r3, r2
 8003f04:	3308      	adds	r3, #8
 8003f06:	9307      	str	r3, [sp, #28]
 8003f08:	6963      	ldr	r3, [r4, #20]
 8003f0a:	9a04      	ldr	r2, [sp, #16]
 8003f0c:	189b      	adds	r3, r3, r2
 8003f0e:	6163      	str	r3, [r4, #20]
 8003f10:	e765      	b.n	8003dde <_svfiprintf_r+0x46>
 8003f12:	4343      	muls	r3, r0
 8003f14:	0035      	movs	r5, r6
 8003f16:	2101      	movs	r1, #1
 8003f18:	189b      	adds	r3, r3, r2
 8003f1a:	e7a6      	b.n	8003e6a <_svfiprintf_r+0xd2>
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	425b      	negs	r3, r3
 8003f20:	e7d0      	b.n	8003ec4 <_svfiprintf_r+0x12c>
 8003f22:	2300      	movs	r3, #0
 8003f24:	200a      	movs	r0, #10
 8003f26:	001a      	movs	r2, r3
 8003f28:	3501      	adds	r5, #1
 8003f2a:	6063      	str	r3, [r4, #4]
 8003f2c:	7829      	ldrb	r1, [r5, #0]
 8003f2e:	1c6e      	adds	r6, r5, #1
 8003f30:	3930      	subs	r1, #48	; 0x30
 8003f32:	2909      	cmp	r1, #9
 8003f34:	d903      	bls.n	8003f3e <_svfiprintf_r+0x1a6>
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d0c5      	beq.n	8003ec6 <_svfiprintf_r+0x12e>
 8003f3a:	9209      	str	r2, [sp, #36]	; 0x24
 8003f3c:	e7c3      	b.n	8003ec6 <_svfiprintf_r+0x12e>
 8003f3e:	4342      	muls	r2, r0
 8003f40:	0035      	movs	r5, r6
 8003f42:	2301      	movs	r3, #1
 8003f44:	1852      	adds	r2, r2, r1
 8003f46:	e7f1      	b.n	8003f2c <_svfiprintf_r+0x194>
 8003f48:	ab07      	add	r3, sp, #28
 8003f4a:	9300      	str	r3, [sp, #0]
 8003f4c:	003a      	movs	r2, r7
 8003f4e:	0021      	movs	r1, r4
 8003f50:	4b10      	ldr	r3, [pc, #64]	; (8003f94 <_svfiprintf_r+0x1fc>)
 8003f52:	9803      	ldr	r0, [sp, #12]
 8003f54:	e000      	b.n	8003f58 <_svfiprintf_r+0x1c0>
 8003f56:	bf00      	nop
 8003f58:	9004      	str	r0, [sp, #16]
 8003f5a:	9b04      	ldr	r3, [sp, #16]
 8003f5c:	3301      	adds	r3, #1
 8003f5e:	d1d3      	bne.n	8003f08 <_svfiprintf_r+0x170>
 8003f60:	89bb      	ldrh	r3, [r7, #12]
 8003f62:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003f64:	065b      	lsls	r3, r3, #25
 8003f66:	d400      	bmi.n	8003f6a <_svfiprintf_r+0x1d2>
 8003f68:	e72d      	b.n	8003dc6 <_svfiprintf_r+0x2e>
 8003f6a:	2001      	movs	r0, #1
 8003f6c:	4240      	negs	r0, r0
 8003f6e:	e72a      	b.n	8003dc6 <_svfiprintf_r+0x2e>
 8003f70:	ab07      	add	r3, sp, #28
 8003f72:	9300      	str	r3, [sp, #0]
 8003f74:	003a      	movs	r2, r7
 8003f76:	0021      	movs	r1, r4
 8003f78:	4b06      	ldr	r3, [pc, #24]	; (8003f94 <_svfiprintf_r+0x1fc>)
 8003f7a:	9803      	ldr	r0, [sp, #12]
 8003f7c:	f000 f87c 	bl	8004078 <_printf_i>
 8003f80:	e7ea      	b.n	8003f58 <_svfiprintf_r+0x1c0>
 8003f82:	46c0      	nop			; (mov r8, r8)
 8003f84:	08004738 	.word	0x08004738
 8003f88:	0800473e 	.word	0x0800473e
 8003f8c:	08004742 	.word	0x08004742
 8003f90:	00000000 	.word	0x00000000
 8003f94:	08003cd5 	.word	0x08003cd5

08003f98 <_printf_common>:
 8003f98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f9a:	0015      	movs	r5, r2
 8003f9c:	9301      	str	r3, [sp, #4]
 8003f9e:	688a      	ldr	r2, [r1, #8]
 8003fa0:	690b      	ldr	r3, [r1, #16]
 8003fa2:	000c      	movs	r4, r1
 8003fa4:	9000      	str	r0, [sp, #0]
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	da00      	bge.n	8003fac <_printf_common+0x14>
 8003faa:	0013      	movs	r3, r2
 8003fac:	0022      	movs	r2, r4
 8003fae:	602b      	str	r3, [r5, #0]
 8003fb0:	3243      	adds	r2, #67	; 0x43
 8003fb2:	7812      	ldrb	r2, [r2, #0]
 8003fb4:	2a00      	cmp	r2, #0
 8003fb6:	d001      	beq.n	8003fbc <_printf_common+0x24>
 8003fb8:	3301      	adds	r3, #1
 8003fba:	602b      	str	r3, [r5, #0]
 8003fbc:	6823      	ldr	r3, [r4, #0]
 8003fbe:	069b      	lsls	r3, r3, #26
 8003fc0:	d502      	bpl.n	8003fc8 <_printf_common+0x30>
 8003fc2:	682b      	ldr	r3, [r5, #0]
 8003fc4:	3302      	adds	r3, #2
 8003fc6:	602b      	str	r3, [r5, #0]
 8003fc8:	6822      	ldr	r2, [r4, #0]
 8003fca:	2306      	movs	r3, #6
 8003fcc:	0017      	movs	r7, r2
 8003fce:	401f      	ands	r7, r3
 8003fd0:	421a      	tst	r2, r3
 8003fd2:	d027      	beq.n	8004024 <_printf_common+0x8c>
 8003fd4:	0023      	movs	r3, r4
 8003fd6:	3343      	adds	r3, #67	; 0x43
 8003fd8:	781b      	ldrb	r3, [r3, #0]
 8003fda:	1e5a      	subs	r2, r3, #1
 8003fdc:	4193      	sbcs	r3, r2
 8003fde:	6822      	ldr	r2, [r4, #0]
 8003fe0:	0692      	lsls	r2, r2, #26
 8003fe2:	d430      	bmi.n	8004046 <_printf_common+0xae>
 8003fe4:	0022      	movs	r2, r4
 8003fe6:	9901      	ldr	r1, [sp, #4]
 8003fe8:	9800      	ldr	r0, [sp, #0]
 8003fea:	9e08      	ldr	r6, [sp, #32]
 8003fec:	3243      	adds	r2, #67	; 0x43
 8003fee:	47b0      	blx	r6
 8003ff0:	1c43      	adds	r3, r0, #1
 8003ff2:	d025      	beq.n	8004040 <_printf_common+0xa8>
 8003ff4:	2306      	movs	r3, #6
 8003ff6:	6820      	ldr	r0, [r4, #0]
 8003ff8:	682a      	ldr	r2, [r5, #0]
 8003ffa:	68e1      	ldr	r1, [r4, #12]
 8003ffc:	2500      	movs	r5, #0
 8003ffe:	4003      	ands	r3, r0
 8004000:	2b04      	cmp	r3, #4
 8004002:	d103      	bne.n	800400c <_printf_common+0x74>
 8004004:	1a8d      	subs	r5, r1, r2
 8004006:	43eb      	mvns	r3, r5
 8004008:	17db      	asrs	r3, r3, #31
 800400a:	401d      	ands	r5, r3
 800400c:	68a3      	ldr	r3, [r4, #8]
 800400e:	6922      	ldr	r2, [r4, #16]
 8004010:	4293      	cmp	r3, r2
 8004012:	dd01      	ble.n	8004018 <_printf_common+0x80>
 8004014:	1a9b      	subs	r3, r3, r2
 8004016:	18ed      	adds	r5, r5, r3
 8004018:	2700      	movs	r7, #0
 800401a:	42bd      	cmp	r5, r7
 800401c:	d120      	bne.n	8004060 <_printf_common+0xc8>
 800401e:	2000      	movs	r0, #0
 8004020:	e010      	b.n	8004044 <_printf_common+0xac>
 8004022:	3701      	adds	r7, #1
 8004024:	68e3      	ldr	r3, [r4, #12]
 8004026:	682a      	ldr	r2, [r5, #0]
 8004028:	1a9b      	subs	r3, r3, r2
 800402a:	42bb      	cmp	r3, r7
 800402c:	ddd2      	ble.n	8003fd4 <_printf_common+0x3c>
 800402e:	0022      	movs	r2, r4
 8004030:	2301      	movs	r3, #1
 8004032:	9901      	ldr	r1, [sp, #4]
 8004034:	9800      	ldr	r0, [sp, #0]
 8004036:	9e08      	ldr	r6, [sp, #32]
 8004038:	3219      	adds	r2, #25
 800403a:	47b0      	blx	r6
 800403c:	1c43      	adds	r3, r0, #1
 800403e:	d1f0      	bne.n	8004022 <_printf_common+0x8a>
 8004040:	2001      	movs	r0, #1
 8004042:	4240      	negs	r0, r0
 8004044:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004046:	2030      	movs	r0, #48	; 0x30
 8004048:	18e1      	adds	r1, r4, r3
 800404a:	3143      	adds	r1, #67	; 0x43
 800404c:	7008      	strb	r0, [r1, #0]
 800404e:	0021      	movs	r1, r4
 8004050:	1c5a      	adds	r2, r3, #1
 8004052:	3145      	adds	r1, #69	; 0x45
 8004054:	7809      	ldrb	r1, [r1, #0]
 8004056:	18a2      	adds	r2, r4, r2
 8004058:	3243      	adds	r2, #67	; 0x43
 800405a:	3302      	adds	r3, #2
 800405c:	7011      	strb	r1, [r2, #0]
 800405e:	e7c1      	b.n	8003fe4 <_printf_common+0x4c>
 8004060:	0022      	movs	r2, r4
 8004062:	2301      	movs	r3, #1
 8004064:	9901      	ldr	r1, [sp, #4]
 8004066:	9800      	ldr	r0, [sp, #0]
 8004068:	9e08      	ldr	r6, [sp, #32]
 800406a:	321a      	adds	r2, #26
 800406c:	47b0      	blx	r6
 800406e:	1c43      	adds	r3, r0, #1
 8004070:	d0e6      	beq.n	8004040 <_printf_common+0xa8>
 8004072:	3701      	adds	r7, #1
 8004074:	e7d1      	b.n	800401a <_printf_common+0x82>
	...

08004078 <_printf_i>:
 8004078:	b5f0      	push	{r4, r5, r6, r7, lr}
 800407a:	b08b      	sub	sp, #44	; 0x2c
 800407c:	9206      	str	r2, [sp, #24]
 800407e:	000a      	movs	r2, r1
 8004080:	3243      	adds	r2, #67	; 0x43
 8004082:	9307      	str	r3, [sp, #28]
 8004084:	9005      	str	r0, [sp, #20]
 8004086:	9204      	str	r2, [sp, #16]
 8004088:	7e0a      	ldrb	r2, [r1, #24]
 800408a:	000c      	movs	r4, r1
 800408c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800408e:	2a78      	cmp	r2, #120	; 0x78
 8004090:	d806      	bhi.n	80040a0 <_printf_i+0x28>
 8004092:	2a62      	cmp	r2, #98	; 0x62
 8004094:	d808      	bhi.n	80040a8 <_printf_i+0x30>
 8004096:	2a00      	cmp	r2, #0
 8004098:	d100      	bne.n	800409c <_printf_i+0x24>
 800409a:	e0c0      	b.n	800421e <_printf_i+0x1a6>
 800409c:	2a58      	cmp	r2, #88	; 0x58
 800409e:	d052      	beq.n	8004146 <_printf_i+0xce>
 80040a0:	0026      	movs	r6, r4
 80040a2:	3642      	adds	r6, #66	; 0x42
 80040a4:	7032      	strb	r2, [r6, #0]
 80040a6:	e022      	b.n	80040ee <_printf_i+0x76>
 80040a8:	0010      	movs	r0, r2
 80040aa:	3863      	subs	r0, #99	; 0x63
 80040ac:	2815      	cmp	r0, #21
 80040ae:	d8f7      	bhi.n	80040a0 <_printf_i+0x28>
 80040b0:	f7fc f832 	bl	8000118 <__gnu_thumb1_case_shi>
 80040b4:	001f0016 	.word	0x001f0016
 80040b8:	fff6fff6 	.word	0xfff6fff6
 80040bc:	fff6fff6 	.word	0xfff6fff6
 80040c0:	fff6001f 	.word	0xfff6001f
 80040c4:	fff6fff6 	.word	0xfff6fff6
 80040c8:	00a8fff6 	.word	0x00a8fff6
 80040cc:	009a0036 	.word	0x009a0036
 80040d0:	fff6fff6 	.word	0xfff6fff6
 80040d4:	fff600b9 	.word	0xfff600b9
 80040d8:	fff60036 	.word	0xfff60036
 80040dc:	009efff6 	.word	0x009efff6
 80040e0:	0026      	movs	r6, r4
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	3642      	adds	r6, #66	; 0x42
 80040e6:	1d11      	adds	r1, r2, #4
 80040e8:	6019      	str	r1, [r3, #0]
 80040ea:	6813      	ldr	r3, [r2, #0]
 80040ec:	7033      	strb	r3, [r6, #0]
 80040ee:	2301      	movs	r3, #1
 80040f0:	e0a7      	b.n	8004242 <_printf_i+0x1ca>
 80040f2:	6808      	ldr	r0, [r1, #0]
 80040f4:	6819      	ldr	r1, [r3, #0]
 80040f6:	1d0a      	adds	r2, r1, #4
 80040f8:	0605      	lsls	r5, r0, #24
 80040fa:	d50b      	bpl.n	8004114 <_printf_i+0x9c>
 80040fc:	680d      	ldr	r5, [r1, #0]
 80040fe:	601a      	str	r2, [r3, #0]
 8004100:	2d00      	cmp	r5, #0
 8004102:	da03      	bge.n	800410c <_printf_i+0x94>
 8004104:	232d      	movs	r3, #45	; 0x2d
 8004106:	9a04      	ldr	r2, [sp, #16]
 8004108:	426d      	negs	r5, r5
 800410a:	7013      	strb	r3, [r2, #0]
 800410c:	4b61      	ldr	r3, [pc, #388]	; (8004294 <_printf_i+0x21c>)
 800410e:	270a      	movs	r7, #10
 8004110:	9303      	str	r3, [sp, #12]
 8004112:	e032      	b.n	800417a <_printf_i+0x102>
 8004114:	680d      	ldr	r5, [r1, #0]
 8004116:	601a      	str	r2, [r3, #0]
 8004118:	0641      	lsls	r1, r0, #25
 800411a:	d5f1      	bpl.n	8004100 <_printf_i+0x88>
 800411c:	b22d      	sxth	r5, r5
 800411e:	e7ef      	b.n	8004100 <_printf_i+0x88>
 8004120:	680d      	ldr	r5, [r1, #0]
 8004122:	6819      	ldr	r1, [r3, #0]
 8004124:	1d08      	adds	r0, r1, #4
 8004126:	6018      	str	r0, [r3, #0]
 8004128:	062e      	lsls	r6, r5, #24
 800412a:	d501      	bpl.n	8004130 <_printf_i+0xb8>
 800412c:	680d      	ldr	r5, [r1, #0]
 800412e:	e003      	b.n	8004138 <_printf_i+0xc0>
 8004130:	066d      	lsls	r5, r5, #25
 8004132:	d5fb      	bpl.n	800412c <_printf_i+0xb4>
 8004134:	680d      	ldr	r5, [r1, #0]
 8004136:	b2ad      	uxth	r5, r5
 8004138:	4b56      	ldr	r3, [pc, #344]	; (8004294 <_printf_i+0x21c>)
 800413a:	270a      	movs	r7, #10
 800413c:	9303      	str	r3, [sp, #12]
 800413e:	2a6f      	cmp	r2, #111	; 0x6f
 8004140:	d117      	bne.n	8004172 <_printf_i+0xfa>
 8004142:	2708      	movs	r7, #8
 8004144:	e015      	b.n	8004172 <_printf_i+0xfa>
 8004146:	3145      	adds	r1, #69	; 0x45
 8004148:	700a      	strb	r2, [r1, #0]
 800414a:	4a52      	ldr	r2, [pc, #328]	; (8004294 <_printf_i+0x21c>)
 800414c:	9203      	str	r2, [sp, #12]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	6821      	ldr	r1, [r4, #0]
 8004152:	ca20      	ldmia	r2!, {r5}
 8004154:	601a      	str	r2, [r3, #0]
 8004156:	0608      	lsls	r0, r1, #24
 8004158:	d550      	bpl.n	80041fc <_printf_i+0x184>
 800415a:	07cb      	lsls	r3, r1, #31
 800415c:	d502      	bpl.n	8004164 <_printf_i+0xec>
 800415e:	2320      	movs	r3, #32
 8004160:	4319      	orrs	r1, r3
 8004162:	6021      	str	r1, [r4, #0]
 8004164:	2710      	movs	r7, #16
 8004166:	2d00      	cmp	r5, #0
 8004168:	d103      	bne.n	8004172 <_printf_i+0xfa>
 800416a:	2320      	movs	r3, #32
 800416c:	6822      	ldr	r2, [r4, #0]
 800416e:	439a      	bics	r2, r3
 8004170:	6022      	str	r2, [r4, #0]
 8004172:	0023      	movs	r3, r4
 8004174:	2200      	movs	r2, #0
 8004176:	3343      	adds	r3, #67	; 0x43
 8004178:	701a      	strb	r2, [r3, #0]
 800417a:	6863      	ldr	r3, [r4, #4]
 800417c:	60a3      	str	r3, [r4, #8]
 800417e:	2b00      	cmp	r3, #0
 8004180:	db03      	blt.n	800418a <_printf_i+0x112>
 8004182:	2204      	movs	r2, #4
 8004184:	6821      	ldr	r1, [r4, #0]
 8004186:	4391      	bics	r1, r2
 8004188:	6021      	str	r1, [r4, #0]
 800418a:	2d00      	cmp	r5, #0
 800418c:	d102      	bne.n	8004194 <_printf_i+0x11c>
 800418e:	9e04      	ldr	r6, [sp, #16]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d00c      	beq.n	80041ae <_printf_i+0x136>
 8004194:	9e04      	ldr	r6, [sp, #16]
 8004196:	0028      	movs	r0, r5
 8004198:	0039      	movs	r1, r7
 800419a:	f7fc f84d 	bl	8000238 <__aeabi_uidivmod>
 800419e:	9b03      	ldr	r3, [sp, #12]
 80041a0:	3e01      	subs	r6, #1
 80041a2:	5c5b      	ldrb	r3, [r3, r1]
 80041a4:	7033      	strb	r3, [r6, #0]
 80041a6:	002b      	movs	r3, r5
 80041a8:	0005      	movs	r5, r0
 80041aa:	429f      	cmp	r7, r3
 80041ac:	d9f3      	bls.n	8004196 <_printf_i+0x11e>
 80041ae:	2f08      	cmp	r7, #8
 80041b0:	d109      	bne.n	80041c6 <_printf_i+0x14e>
 80041b2:	6823      	ldr	r3, [r4, #0]
 80041b4:	07db      	lsls	r3, r3, #31
 80041b6:	d506      	bpl.n	80041c6 <_printf_i+0x14e>
 80041b8:	6863      	ldr	r3, [r4, #4]
 80041ba:	6922      	ldr	r2, [r4, #16]
 80041bc:	4293      	cmp	r3, r2
 80041be:	dc02      	bgt.n	80041c6 <_printf_i+0x14e>
 80041c0:	2330      	movs	r3, #48	; 0x30
 80041c2:	3e01      	subs	r6, #1
 80041c4:	7033      	strb	r3, [r6, #0]
 80041c6:	9b04      	ldr	r3, [sp, #16]
 80041c8:	1b9b      	subs	r3, r3, r6
 80041ca:	6123      	str	r3, [r4, #16]
 80041cc:	9b07      	ldr	r3, [sp, #28]
 80041ce:	0021      	movs	r1, r4
 80041d0:	9300      	str	r3, [sp, #0]
 80041d2:	9805      	ldr	r0, [sp, #20]
 80041d4:	9b06      	ldr	r3, [sp, #24]
 80041d6:	aa09      	add	r2, sp, #36	; 0x24
 80041d8:	f7ff fede 	bl	8003f98 <_printf_common>
 80041dc:	1c43      	adds	r3, r0, #1
 80041de:	d135      	bne.n	800424c <_printf_i+0x1d4>
 80041e0:	2001      	movs	r0, #1
 80041e2:	4240      	negs	r0, r0
 80041e4:	b00b      	add	sp, #44	; 0x2c
 80041e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041e8:	2220      	movs	r2, #32
 80041ea:	6809      	ldr	r1, [r1, #0]
 80041ec:	430a      	orrs	r2, r1
 80041ee:	6022      	str	r2, [r4, #0]
 80041f0:	0022      	movs	r2, r4
 80041f2:	2178      	movs	r1, #120	; 0x78
 80041f4:	3245      	adds	r2, #69	; 0x45
 80041f6:	7011      	strb	r1, [r2, #0]
 80041f8:	4a27      	ldr	r2, [pc, #156]	; (8004298 <_printf_i+0x220>)
 80041fa:	e7a7      	b.n	800414c <_printf_i+0xd4>
 80041fc:	0648      	lsls	r0, r1, #25
 80041fe:	d5ac      	bpl.n	800415a <_printf_i+0xe2>
 8004200:	b2ad      	uxth	r5, r5
 8004202:	e7aa      	b.n	800415a <_printf_i+0xe2>
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	680d      	ldr	r5, [r1, #0]
 8004208:	1d10      	adds	r0, r2, #4
 800420a:	6949      	ldr	r1, [r1, #20]
 800420c:	6018      	str	r0, [r3, #0]
 800420e:	6813      	ldr	r3, [r2, #0]
 8004210:	062e      	lsls	r6, r5, #24
 8004212:	d501      	bpl.n	8004218 <_printf_i+0x1a0>
 8004214:	6019      	str	r1, [r3, #0]
 8004216:	e002      	b.n	800421e <_printf_i+0x1a6>
 8004218:	066d      	lsls	r5, r5, #25
 800421a:	d5fb      	bpl.n	8004214 <_printf_i+0x19c>
 800421c:	8019      	strh	r1, [r3, #0]
 800421e:	2300      	movs	r3, #0
 8004220:	9e04      	ldr	r6, [sp, #16]
 8004222:	6123      	str	r3, [r4, #16]
 8004224:	e7d2      	b.n	80041cc <_printf_i+0x154>
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	1d11      	adds	r1, r2, #4
 800422a:	6019      	str	r1, [r3, #0]
 800422c:	6816      	ldr	r6, [r2, #0]
 800422e:	2100      	movs	r1, #0
 8004230:	0030      	movs	r0, r6
 8004232:	6862      	ldr	r2, [r4, #4]
 8004234:	f000 f832 	bl	800429c <memchr>
 8004238:	2800      	cmp	r0, #0
 800423a:	d001      	beq.n	8004240 <_printf_i+0x1c8>
 800423c:	1b80      	subs	r0, r0, r6
 800423e:	6060      	str	r0, [r4, #4]
 8004240:	6863      	ldr	r3, [r4, #4]
 8004242:	6123      	str	r3, [r4, #16]
 8004244:	2300      	movs	r3, #0
 8004246:	9a04      	ldr	r2, [sp, #16]
 8004248:	7013      	strb	r3, [r2, #0]
 800424a:	e7bf      	b.n	80041cc <_printf_i+0x154>
 800424c:	6923      	ldr	r3, [r4, #16]
 800424e:	0032      	movs	r2, r6
 8004250:	9906      	ldr	r1, [sp, #24]
 8004252:	9805      	ldr	r0, [sp, #20]
 8004254:	9d07      	ldr	r5, [sp, #28]
 8004256:	47a8      	blx	r5
 8004258:	1c43      	adds	r3, r0, #1
 800425a:	d0c1      	beq.n	80041e0 <_printf_i+0x168>
 800425c:	6823      	ldr	r3, [r4, #0]
 800425e:	079b      	lsls	r3, r3, #30
 8004260:	d415      	bmi.n	800428e <_printf_i+0x216>
 8004262:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004264:	68e0      	ldr	r0, [r4, #12]
 8004266:	4298      	cmp	r0, r3
 8004268:	dabc      	bge.n	80041e4 <_printf_i+0x16c>
 800426a:	0018      	movs	r0, r3
 800426c:	e7ba      	b.n	80041e4 <_printf_i+0x16c>
 800426e:	0022      	movs	r2, r4
 8004270:	2301      	movs	r3, #1
 8004272:	9906      	ldr	r1, [sp, #24]
 8004274:	9805      	ldr	r0, [sp, #20]
 8004276:	9e07      	ldr	r6, [sp, #28]
 8004278:	3219      	adds	r2, #25
 800427a:	47b0      	blx	r6
 800427c:	1c43      	adds	r3, r0, #1
 800427e:	d0af      	beq.n	80041e0 <_printf_i+0x168>
 8004280:	3501      	adds	r5, #1
 8004282:	68e3      	ldr	r3, [r4, #12]
 8004284:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004286:	1a9b      	subs	r3, r3, r2
 8004288:	42ab      	cmp	r3, r5
 800428a:	dcf0      	bgt.n	800426e <_printf_i+0x1f6>
 800428c:	e7e9      	b.n	8004262 <_printf_i+0x1ea>
 800428e:	2500      	movs	r5, #0
 8004290:	e7f7      	b.n	8004282 <_printf_i+0x20a>
 8004292:	46c0      	nop			; (mov r8, r8)
 8004294:	08004749 	.word	0x08004749
 8004298:	0800475a 	.word	0x0800475a

0800429c <memchr>:
 800429c:	b2c9      	uxtb	r1, r1
 800429e:	1882      	adds	r2, r0, r2
 80042a0:	4290      	cmp	r0, r2
 80042a2:	d101      	bne.n	80042a8 <memchr+0xc>
 80042a4:	2000      	movs	r0, #0
 80042a6:	4770      	bx	lr
 80042a8:	7803      	ldrb	r3, [r0, #0]
 80042aa:	428b      	cmp	r3, r1
 80042ac:	d0fb      	beq.n	80042a6 <memchr+0xa>
 80042ae:	3001      	adds	r0, #1
 80042b0:	e7f6      	b.n	80042a0 <memchr+0x4>

080042b2 <memcpy>:
 80042b2:	2300      	movs	r3, #0
 80042b4:	b510      	push	{r4, lr}
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d100      	bne.n	80042bc <memcpy+0xa>
 80042ba:	bd10      	pop	{r4, pc}
 80042bc:	5ccc      	ldrb	r4, [r1, r3]
 80042be:	54c4      	strb	r4, [r0, r3]
 80042c0:	3301      	adds	r3, #1
 80042c2:	e7f8      	b.n	80042b6 <memcpy+0x4>

080042c4 <memmove>:
 80042c4:	b510      	push	{r4, lr}
 80042c6:	4288      	cmp	r0, r1
 80042c8:	d902      	bls.n	80042d0 <memmove+0xc>
 80042ca:	188b      	adds	r3, r1, r2
 80042cc:	4298      	cmp	r0, r3
 80042ce:	d303      	bcc.n	80042d8 <memmove+0x14>
 80042d0:	2300      	movs	r3, #0
 80042d2:	e007      	b.n	80042e4 <memmove+0x20>
 80042d4:	5c8b      	ldrb	r3, [r1, r2]
 80042d6:	5483      	strb	r3, [r0, r2]
 80042d8:	3a01      	subs	r2, #1
 80042da:	d2fb      	bcs.n	80042d4 <memmove+0x10>
 80042dc:	bd10      	pop	{r4, pc}
 80042de:	5ccc      	ldrb	r4, [r1, r3]
 80042e0:	54c4      	strb	r4, [r0, r3]
 80042e2:	3301      	adds	r3, #1
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d1fa      	bne.n	80042de <memmove+0x1a>
 80042e8:	e7f8      	b.n	80042dc <memmove+0x18>
	...

080042ec <_free_r>:
 80042ec:	b570      	push	{r4, r5, r6, lr}
 80042ee:	0005      	movs	r5, r0
 80042f0:	2900      	cmp	r1, #0
 80042f2:	d010      	beq.n	8004316 <_free_r+0x2a>
 80042f4:	1f0c      	subs	r4, r1, #4
 80042f6:	6823      	ldr	r3, [r4, #0]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	da00      	bge.n	80042fe <_free_r+0x12>
 80042fc:	18e4      	adds	r4, r4, r3
 80042fe:	0028      	movs	r0, r5
 8004300:	f000 f8d4 	bl	80044ac <__malloc_lock>
 8004304:	4a1d      	ldr	r2, [pc, #116]	; (800437c <_free_r+0x90>)
 8004306:	6813      	ldr	r3, [r2, #0]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d105      	bne.n	8004318 <_free_r+0x2c>
 800430c:	6063      	str	r3, [r4, #4]
 800430e:	6014      	str	r4, [r2, #0]
 8004310:	0028      	movs	r0, r5
 8004312:	f000 f8d3 	bl	80044bc <__malloc_unlock>
 8004316:	bd70      	pop	{r4, r5, r6, pc}
 8004318:	42a3      	cmp	r3, r4
 800431a:	d908      	bls.n	800432e <_free_r+0x42>
 800431c:	6821      	ldr	r1, [r4, #0]
 800431e:	1860      	adds	r0, r4, r1
 8004320:	4283      	cmp	r3, r0
 8004322:	d1f3      	bne.n	800430c <_free_r+0x20>
 8004324:	6818      	ldr	r0, [r3, #0]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	1841      	adds	r1, r0, r1
 800432a:	6021      	str	r1, [r4, #0]
 800432c:	e7ee      	b.n	800430c <_free_r+0x20>
 800432e:	001a      	movs	r2, r3
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d001      	beq.n	800433a <_free_r+0x4e>
 8004336:	42a3      	cmp	r3, r4
 8004338:	d9f9      	bls.n	800432e <_free_r+0x42>
 800433a:	6811      	ldr	r1, [r2, #0]
 800433c:	1850      	adds	r0, r2, r1
 800433e:	42a0      	cmp	r0, r4
 8004340:	d10b      	bne.n	800435a <_free_r+0x6e>
 8004342:	6820      	ldr	r0, [r4, #0]
 8004344:	1809      	adds	r1, r1, r0
 8004346:	1850      	adds	r0, r2, r1
 8004348:	6011      	str	r1, [r2, #0]
 800434a:	4283      	cmp	r3, r0
 800434c:	d1e0      	bne.n	8004310 <_free_r+0x24>
 800434e:	6818      	ldr	r0, [r3, #0]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	1841      	adds	r1, r0, r1
 8004354:	6011      	str	r1, [r2, #0]
 8004356:	6053      	str	r3, [r2, #4]
 8004358:	e7da      	b.n	8004310 <_free_r+0x24>
 800435a:	42a0      	cmp	r0, r4
 800435c:	d902      	bls.n	8004364 <_free_r+0x78>
 800435e:	230c      	movs	r3, #12
 8004360:	602b      	str	r3, [r5, #0]
 8004362:	e7d5      	b.n	8004310 <_free_r+0x24>
 8004364:	6821      	ldr	r1, [r4, #0]
 8004366:	1860      	adds	r0, r4, r1
 8004368:	4283      	cmp	r3, r0
 800436a:	d103      	bne.n	8004374 <_free_r+0x88>
 800436c:	6818      	ldr	r0, [r3, #0]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	1841      	adds	r1, r0, r1
 8004372:	6021      	str	r1, [r4, #0]
 8004374:	6063      	str	r3, [r4, #4]
 8004376:	6054      	str	r4, [r2, #4]
 8004378:	e7ca      	b.n	8004310 <_free_r+0x24>
 800437a:	46c0      	nop			; (mov r8, r8)
 800437c:	20000098 	.word	0x20000098

08004380 <_malloc_r>:
 8004380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004382:	2303      	movs	r3, #3
 8004384:	1ccd      	adds	r5, r1, #3
 8004386:	439d      	bics	r5, r3
 8004388:	3508      	adds	r5, #8
 800438a:	0006      	movs	r6, r0
 800438c:	2d0c      	cmp	r5, #12
 800438e:	d21f      	bcs.n	80043d0 <_malloc_r+0x50>
 8004390:	250c      	movs	r5, #12
 8004392:	42a9      	cmp	r1, r5
 8004394:	d81e      	bhi.n	80043d4 <_malloc_r+0x54>
 8004396:	0030      	movs	r0, r6
 8004398:	f000 f888 	bl	80044ac <__malloc_lock>
 800439c:	4925      	ldr	r1, [pc, #148]	; (8004434 <_malloc_r+0xb4>)
 800439e:	680a      	ldr	r2, [r1, #0]
 80043a0:	0014      	movs	r4, r2
 80043a2:	2c00      	cmp	r4, #0
 80043a4:	d11a      	bne.n	80043dc <_malloc_r+0x5c>
 80043a6:	4f24      	ldr	r7, [pc, #144]	; (8004438 <_malloc_r+0xb8>)
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d104      	bne.n	80043b8 <_malloc_r+0x38>
 80043ae:	0021      	movs	r1, r4
 80043b0:	0030      	movs	r0, r6
 80043b2:	f000 f869 	bl	8004488 <_sbrk_r>
 80043b6:	6038      	str	r0, [r7, #0]
 80043b8:	0029      	movs	r1, r5
 80043ba:	0030      	movs	r0, r6
 80043bc:	f000 f864 	bl	8004488 <_sbrk_r>
 80043c0:	1c43      	adds	r3, r0, #1
 80043c2:	d12b      	bne.n	800441c <_malloc_r+0x9c>
 80043c4:	230c      	movs	r3, #12
 80043c6:	0030      	movs	r0, r6
 80043c8:	6033      	str	r3, [r6, #0]
 80043ca:	f000 f877 	bl	80044bc <__malloc_unlock>
 80043ce:	e003      	b.n	80043d8 <_malloc_r+0x58>
 80043d0:	2d00      	cmp	r5, #0
 80043d2:	dade      	bge.n	8004392 <_malloc_r+0x12>
 80043d4:	230c      	movs	r3, #12
 80043d6:	6033      	str	r3, [r6, #0]
 80043d8:	2000      	movs	r0, #0
 80043da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043dc:	6823      	ldr	r3, [r4, #0]
 80043de:	1b5b      	subs	r3, r3, r5
 80043e0:	d419      	bmi.n	8004416 <_malloc_r+0x96>
 80043e2:	2b0b      	cmp	r3, #11
 80043e4:	d903      	bls.n	80043ee <_malloc_r+0x6e>
 80043e6:	6023      	str	r3, [r4, #0]
 80043e8:	18e4      	adds	r4, r4, r3
 80043ea:	6025      	str	r5, [r4, #0]
 80043ec:	e003      	b.n	80043f6 <_malloc_r+0x76>
 80043ee:	6863      	ldr	r3, [r4, #4]
 80043f0:	42a2      	cmp	r2, r4
 80043f2:	d10e      	bne.n	8004412 <_malloc_r+0x92>
 80043f4:	600b      	str	r3, [r1, #0]
 80043f6:	0030      	movs	r0, r6
 80043f8:	f000 f860 	bl	80044bc <__malloc_unlock>
 80043fc:	0020      	movs	r0, r4
 80043fe:	2207      	movs	r2, #7
 8004400:	300b      	adds	r0, #11
 8004402:	1d23      	adds	r3, r4, #4
 8004404:	4390      	bics	r0, r2
 8004406:	1ac2      	subs	r2, r0, r3
 8004408:	4298      	cmp	r0, r3
 800440a:	d0e6      	beq.n	80043da <_malloc_r+0x5a>
 800440c:	1a1b      	subs	r3, r3, r0
 800440e:	50a3      	str	r3, [r4, r2]
 8004410:	e7e3      	b.n	80043da <_malloc_r+0x5a>
 8004412:	6053      	str	r3, [r2, #4]
 8004414:	e7ef      	b.n	80043f6 <_malloc_r+0x76>
 8004416:	0022      	movs	r2, r4
 8004418:	6864      	ldr	r4, [r4, #4]
 800441a:	e7c2      	b.n	80043a2 <_malloc_r+0x22>
 800441c:	2303      	movs	r3, #3
 800441e:	1cc4      	adds	r4, r0, #3
 8004420:	439c      	bics	r4, r3
 8004422:	42a0      	cmp	r0, r4
 8004424:	d0e1      	beq.n	80043ea <_malloc_r+0x6a>
 8004426:	1a21      	subs	r1, r4, r0
 8004428:	0030      	movs	r0, r6
 800442a:	f000 f82d 	bl	8004488 <_sbrk_r>
 800442e:	1c43      	adds	r3, r0, #1
 8004430:	d1db      	bne.n	80043ea <_malloc_r+0x6a>
 8004432:	e7c7      	b.n	80043c4 <_malloc_r+0x44>
 8004434:	20000098 	.word	0x20000098
 8004438:	2000009c 	.word	0x2000009c

0800443c <_realloc_r>:
 800443c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800443e:	0007      	movs	r7, r0
 8004440:	000d      	movs	r5, r1
 8004442:	0016      	movs	r6, r2
 8004444:	2900      	cmp	r1, #0
 8004446:	d105      	bne.n	8004454 <_realloc_r+0x18>
 8004448:	0011      	movs	r1, r2
 800444a:	f7ff ff99 	bl	8004380 <_malloc_r>
 800444e:	0004      	movs	r4, r0
 8004450:	0020      	movs	r0, r4
 8004452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004454:	2a00      	cmp	r2, #0
 8004456:	d103      	bne.n	8004460 <_realloc_r+0x24>
 8004458:	f7ff ff48 	bl	80042ec <_free_r>
 800445c:	0034      	movs	r4, r6
 800445e:	e7f7      	b.n	8004450 <_realloc_r+0x14>
 8004460:	f000 f834 	bl	80044cc <_malloc_usable_size_r>
 8004464:	002c      	movs	r4, r5
 8004466:	42b0      	cmp	r0, r6
 8004468:	d2f2      	bcs.n	8004450 <_realloc_r+0x14>
 800446a:	0031      	movs	r1, r6
 800446c:	0038      	movs	r0, r7
 800446e:	f7ff ff87 	bl	8004380 <_malloc_r>
 8004472:	1e04      	subs	r4, r0, #0
 8004474:	d0ec      	beq.n	8004450 <_realloc_r+0x14>
 8004476:	0029      	movs	r1, r5
 8004478:	0032      	movs	r2, r6
 800447a:	f7ff ff1a 	bl	80042b2 <memcpy>
 800447e:	0029      	movs	r1, r5
 8004480:	0038      	movs	r0, r7
 8004482:	f7ff ff33 	bl	80042ec <_free_r>
 8004486:	e7e3      	b.n	8004450 <_realloc_r+0x14>

08004488 <_sbrk_r>:
 8004488:	2300      	movs	r3, #0
 800448a:	b570      	push	{r4, r5, r6, lr}
 800448c:	4d06      	ldr	r5, [pc, #24]	; (80044a8 <_sbrk_r+0x20>)
 800448e:	0004      	movs	r4, r0
 8004490:	0008      	movs	r0, r1
 8004492:	602b      	str	r3, [r5, #0]
 8004494:	f7fd f826 	bl	80014e4 <_sbrk>
 8004498:	1c43      	adds	r3, r0, #1
 800449a:	d103      	bne.n	80044a4 <_sbrk_r+0x1c>
 800449c:	682b      	ldr	r3, [r5, #0]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d000      	beq.n	80044a4 <_sbrk_r+0x1c>
 80044a2:	6023      	str	r3, [r4, #0]
 80044a4:	bd70      	pop	{r4, r5, r6, pc}
 80044a6:	46c0      	nop			; (mov r8, r8)
 80044a8:	200001a8 	.word	0x200001a8

080044ac <__malloc_lock>:
 80044ac:	b510      	push	{r4, lr}
 80044ae:	4802      	ldr	r0, [pc, #8]	; (80044b8 <__malloc_lock+0xc>)
 80044b0:	f000 f814 	bl	80044dc <__retarget_lock_acquire_recursive>
 80044b4:	bd10      	pop	{r4, pc}
 80044b6:	46c0      	nop			; (mov r8, r8)
 80044b8:	200001b0 	.word	0x200001b0

080044bc <__malloc_unlock>:
 80044bc:	b510      	push	{r4, lr}
 80044be:	4802      	ldr	r0, [pc, #8]	; (80044c8 <__malloc_unlock+0xc>)
 80044c0:	f000 f80d 	bl	80044de <__retarget_lock_release_recursive>
 80044c4:	bd10      	pop	{r4, pc}
 80044c6:	46c0      	nop			; (mov r8, r8)
 80044c8:	200001b0 	.word	0x200001b0

080044cc <_malloc_usable_size_r>:
 80044cc:	1f0b      	subs	r3, r1, #4
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	1f18      	subs	r0, r3, #4
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	da01      	bge.n	80044da <_malloc_usable_size_r+0xe>
 80044d6:	580b      	ldr	r3, [r1, r0]
 80044d8:	18c0      	adds	r0, r0, r3
 80044da:	4770      	bx	lr

080044dc <__retarget_lock_acquire_recursive>:
 80044dc:	4770      	bx	lr

080044de <__retarget_lock_release_recursive>:
 80044de:	4770      	bx	lr

080044e0 <_init>:
 80044e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044e2:	46c0      	nop			; (mov r8, r8)
 80044e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044e6:	bc08      	pop	{r3}
 80044e8:	469e      	mov	lr, r3
 80044ea:	4770      	bx	lr

080044ec <_fini>:
 80044ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044ee:	46c0      	nop			; (mov r8, r8)
 80044f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044f2:	bc08      	pop	{r3}
 80044f4:	469e      	mov	lr, r3
 80044f6:	4770      	bx	lr
