Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Wed Apr 16 14:53:10 2025
| Host         : Romits-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file topmodule_timing_summary_routed.rpt -pb topmodule_timing_summary_routed.pb -rpx topmodule_timing_summary_routed.rpx -warn_on_violation
| Design       : topmodule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
DPIR-1     Warning           Asynchronous driver check    213         
SYNTH-9    Warning           Small multiplier             132         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9934)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (30636)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9934)
---------------------------
 There are 210 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 9724 register/latch pins with no clock driven by root clock pin: slow_clk/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (30636)
----------------------------------------------------
 There are 30636 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                30647          inf        0.000                      0                30647           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         30647 Endpoints
Min Delay         30647 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dct_inst/dct_process/mult2/k_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            dct_inst/dct_process/mult2/accum_reg[6][7][23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.882ns  (logic 5.530ns (19.833%)  route 22.352ns (80.167%))
  Logic Levels:           17  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDCE                         0.000     0.000 r  dct_inst/dct_process/mult2/k_reg[1]_rep__0/C
    SLICE_X24Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dct_inst/dct_process/mult2/k_reg[1]_rep__0/Q
                         net (fo=117, routed)         5.646     6.102    dct_inst/dct_process/mult2/k_reg[1]_rep__0_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.226 r  dct_inst/dct_process/mult2/accum[6][0][23]_i_173/O
                         net (fo=1, routed)           0.000     6.226    dct_inst/dct_process/mult2/accum[6][0][23]_i_173_n_0
    SLICE_X51Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     6.443 r  dct_inst/dct_process/mult2/accum_reg[6][0][23]_i_87/O
                         net (fo=251, routed)        10.944    17.387    dct_inst/dct_process/mult2/accum_reg[6][0][23]_i_87_n_0
    SLICE_X27Y148        LUT6 (Prop_lut6_I3_O)        0.299    17.686 r  dct_inst/dct_process/mult2/accum[6][7][19]_i_49/O
                         net (fo=2, routed)           1.023    18.709    dct_inst/dct_process/mult2/accum[6][7][19]_i_49_n_0
    SLICE_X28Y146        LUT6 (Prop_lut6_I0_O)        0.124    18.833 r  dct_inst/dct_process/mult2/accum[6][7][19]_i_53/O
                         net (fo=1, routed)           0.000    18.833    dct_inst/dct_process/mult2/accum[6][7][19]_i_53_n_0
    SLICE_X28Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.234 r  dct_inst/dct_process/mult2/accum_reg[6][7][19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.234    dct_inst/dct_process/mult2/accum_reg[6][7][19]_i_34_n_0
    SLICE_X28Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.348 r  dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_77/CO[3]
                         net (fo=1, routed)           0.000    19.348    dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_77_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.570 r  dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_73/O[0]
                         net (fo=2, routed)           1.022    20.592    dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_73_n_7
    SLICE_X27Y145        LUT3 (Prop_lut3_I1_O)        0.327    20.919 r  dct_inst/dct_process/mult2/accum[6][7][23]_i_47/O
                         net (fo=2, routed)           1.121    22.040    dct_inst/dct_process/mult2/accum[6][7][23]_i_47_n_0
    SLICE_X27Y145        LUT4 (Prop_lut4_I3_O)        0.326    22.366 r  dct_inst/dct_process/mult2/accum[6][7][23]_i_51/O
                         net (fo=1, routed)           0.000    22.366    dct_inst/dct_process/mult2/accum[6][7][23]_i_51_n_0
    SLICE_X27Y145        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.946 r  dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_18/O[2]
                         net (fo=2, routed)           0.949    23.895    dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_18_n_5
    SLICE_X29Y144        LUT3 (Prop_lut3_I0_O)        0.332    24.227 r  dct_inst/dct_process/mult2/accum[6][7][19]_i_7/O
                         net (fo=2, routed)           0.693    24.919    dct_inst/dct_process/mult2/accum[6][7][19]_i_7_n_0
    SLICE_X29Y144        LUT4 (Prop_lut4_I3_O)        0.327    25.246 r  dct_inst/dct_process/mult2/accum[6][7][19]_i_11/O
                         net (fo=1, routed)           0.000    25.246    dct_inst/dct_process/mult2/accum[6][7][19]_i_11_n_0
    SLICE_X29Y144        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.647 r  dct_inst/dct_process/mult2/accum_reg[6][7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.647    dct_inst/dct_process/mult2/accum_reg[6][7][19]_i_6_n_0
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.981 r  dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_6/O[1]
                         net (fo=1, routed)           0.955    26.936    dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_6_n_6
    SLICE_X30Y145        LUT2 (Prop_lut2_I1_O)        0.303    27.239 r  dct_inst/dct_process/mult2/accum[6][7][23]_i_4/O
                         net (fo=1, routed)           0.000    27.239    dct_inst/dct_process/mult2/accum[6][7][23]_i_4_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    27.882 r  dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_1/O[3]
                         net (fo=1, routed)           0.000    27.882    dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_1_n_4
    SLICE_X30Y145        FDCE                                         r  dct_inst/dct_process/mult2/accum_reg[6][7][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dct_inst/dct_process/mult2/k_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            dct_inst/dct_process/mult2/accum_reg[6][7][22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.817ns  (logic 5.465ns (19.646%)  route 22.352ns (80.354%))
  Logic Levels:           17  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDCE                         0.000     0.000 r  dct_inst/dct_process/mult2/k_reg[1]_rep__0/C
    SLICE_X24Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dct_inst/dct_process/mult2/k_reg[1]_rep__0/Q
                         net (fo=117, routed)         5.646     6.102    dct_inst/dct_process/mult2/k_reg[1]_rep__0_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.226 r  dct_inst/dct_process/mult2/accum[6][0][23]_i_173/O
                         net (fo=1, routed)           0.000     6.226    dct_inst/dct_process/mult2/accum[6][0][23]_i_173_n_0
    SLICE_X51Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     6.443 r  dct_inst/dct_process/mult2/accum_reg[6][0][23]_i_87/O
                         net (fo=251, routed)        10.944    17.387    dct_inst/dct_process/mult2/accum_reg[6][0][23]_i_87_n_0
    SLICE_X27Y148        LUT6 (Prop_lut6_I3_O)        0.299    17.686 r  dct_inst/dct_process/mult2/accum[6][7][19]_i_49/O
                         net (fo=2, routed)           1.023    18.709    dct_inst/dct_process/mult2/accum[6][7][19]_i_49_n_0
    SLICE_X28Y146        LUT6 (Prop_lut6_I0_O)        0.124    18.833 r  dct_inst/dct_process/mult2/accum[6][7][19]_i_53/O
                         net (fo=1, routed)           0.000    18.833    dct_inst/dct_process/mult2/accum[6][7][19]_i_53_n_0
    SLICE_X28Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.234 r  dct_inst/dct_process/mult2/accum_reg[6][7][19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.234    dct_inst/dct_process/mult2/accum_reg[6][7][19]_i_34_n_0
    SLICE_X28Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.348 r  dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_77/CO[3]
                         net (fo=1, routed)           0.000    19.348    dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_77_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.570 r  dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_73/O[0]
                         net (fo=2, routed)           1.022    20.592    dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_73_n_7
    SLICE_X27Y145        LUT3 (Prop_lut3_I1_O)        0.327    20.919 r  dct_inst/dct_process/mult2/accum[6][7][23]_i_47/O
                         net (fo=2, routed)           1.121    22.040    dct_inst/dct_process/mult2/accum[6][7][23]_i_47_n_0
    SLICE_X27Y145        LUT4 (Prop_lut4_I3_O)        0.326    22.366 r  dct_inst/dct_process/mult2/accum[6][7][23]_i_51/O
                         net (fo=1, routed)           0.000    22.366    dct_inst/dct_process/mult2/accum[6][7][23]_i_51_n_0
    SLICE_X27Y145        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.946 r  dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_18/O[2]
                         net (fo=2, routed)           0.949    23.895    dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_18_n_5
    SLICE_X29Y144        LUT3 (Prop_lut3_I0_O)        0.332    24.227 r  dct_inst/dct_process/mult2/accum[6][7][19]_i_7/O
                         net (fo=2, routed)           0.693    24.919    dct_inst/dct_process/mult2/accum[6][7][19]_i_7_n_0
    SLICE_X29Y144        LUT4 (Prop_lut4_I3_O)        0.327    25.246 r  dct_inst/dct_process/mult2/accum[6][7][19]_i_11/O
                         net (fo=1, routed)           0.000    25.246    dct_inst/dct_process/mult2/accum[6][7][19]_i_11_n_0
    SLICE_X29Y144        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.647 r  dct_inst/dct_process/mult2/accum_reg[6][7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.647    dct_inst/dct_process/mult2/accum_reg[6][7][19]_i_6_n_0
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.981 r  dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_6/O[1]
                         net (fo=1, routed)           0.955    26.936    dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_6_n_6
    SLICE_X30Y145        LUT2 (Prop_lut2_I1_O)        0.303    27.239 r  dct_inst/dct_process/mult2/accum[6][7][23]_i_4/O
                         net (fo=1, routed)           0.000    27.239    dct_inst/dct_process/mult2/accum[6][7][23]_i_4_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.817 r  dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_1/O[2]
                         net (fo=1, routed)           0.000    27.817    dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_1_n_5
    SLICE_X30Y145        FDCE                                         r  dct_inst/dct_process/mult2/accum_reg[6][7][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dct_inst/dct_process/mult2/k_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            dct_inst/dct_process/mult2/accum_reg[5][0][23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.564ns  (logic 5.433ns (19.711%)  route 22.131ns (80.289%))
  Logic Levels:           15  (CARRY4=6 FDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDCE                         0.000     0.000 r  dct_inst/dct_process/mult2/k_reg[1]_rep__0/C
    SLICE_X24Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dct_inst/dct_process/mult2/k_reg[1]_rep__0/Q
                         net (fo=117, routed)         4.997     5.453    dct_inst/dct_process/mult2/k_reg[1]_rep__0_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.577 f  dct_inst/dct_process/mult2/accum[5][0][23]_i_134/O
                         net (fo=1, routed)           0.000     5.577    dct_inst/dct_process/mult2/accum[5][0][23]_i_134_n_0
    SLICE_X52Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     5.786 f  dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_77/O
                         net (fo=211, routed)        11.373    17.160    dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_77_n_0
    SLICE_X43Y141        LUT2 (Prop_lut2_I0_O)        0.325    17.485 r  dct_inst/dct_process/mult2/accum[5][0][23]_i_197/O
                         net (fo=1, routed)           1.203    18.688    dct_inst/dct_process/mult2/accum[5][0][23]_i_197_n_0
    SLICE_X53Y139        LUT6 (Prop_lut6_I3_O)        0.326    19.014 r  dct_inst/dct_process/mult2/accum[5][0][23]_i_161/O
                         net (fo=1, routed)           0.000    19.014    dct_inst/dct_process/mult2/accum[5][0][23]_i_161_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.412 r  dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.412    dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_85_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.634 r  dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_73/O[0]
                         net (fo=2, routed)           0.970    20.604    dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_73_n_7
    SLICE_X49Y141        LUT3 (Prop_lut3_I1_O)        0.327    20.931 r  dct_inst/dct_process/mult2/accum[5][0][23]_i_47/O
                         net (fo=2, routed)           0.853    21.784    dct_inst/dct_process/mult2/accum[5][0][23]_i_47_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    22.523 r  dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_18/O[2]
                         net (fo=2, routed)           1.077    23.600    dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_18_n_5
    SLICE_X38Y140        LUT3 (Prop_lut3_I0_O)        0.331    23.931 r  dct_inst/dct_process/mult2/accum[5][0][19]_i_7/O
                         net (fo=2, routed)           0.708    24.639    dct_inst/dct_process/mult2/accum[5][0][19]_i_7_n_0
    SLICE_X38Y140        LUT4 (Prop_lut4_I3_O)        0.331    24.970 r  dct_inst/dct_process/mult2/accum[5][0][19]_i_11/O
                         net (fo=1, routed)           0.000    24.970    dct_inst/dct_process/mult2/accum[5][0][19]_i_11_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.346 r  dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.346    dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_6_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.669 r  dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_6/O[1]
                         net (fo=1, routed)           0.949    26.618    dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_6_n_6
    SLICE_X40Y140        LUT2 (Prop_lut2_I1_O)        0.306    26.924 r  dct_inst/dct_process/mult2/accum[5][0][23]_i_4/O
                         net (fo=1, routed)           0.000    26.924    dct_inst/dct_process/mult2/accum[5][0][23]_i_4_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.564 r  dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_1/O[3]
                         net (fo=1, routed)           0.000    27.564    dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_1_n_4
    SLICE_X40Y140        FDCE                                         r  dct_inst/dct_process/mult2/accum_reg[5][0][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dct_inst/dct_process/mult2/k_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            dct_inst/dct_process/mult2/accum_reg[5][0][21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.506ns  (logic 5.629ns (20.465%)  route 21.877ns (79.535%))
  Logic Levels:           16  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=3 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDCE                         0.000     0.000 r  dct_inst/dct_process/mult2/k_reg[1]_rep__0/C
    SLICE_X24Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dct_inst/dct_process/mult2/k_reg[1]_rep__0/Q
                         net (fo=117, routed)         4.997     5.453    dct_inst/dct_process/mult2/k_reg[1]_rep__0_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.577 r  dct_inst/dct_process/mult2/accum[5][0][23]_i_134/O
                         net (fo=1, routed)           0.000     5.577    dct_inst/dct_process/mult2/accum[5][0][23]_i_134_n_0
    SLICE_X52Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     5.786 r  dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_77/O
                         net (fo=211, routed)        12.273    18.059    dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_77_n_0
    SLICE_X39Y135        LUT4 (Prop_lut4_I1_O)        0.297    18.356 r  dct_inst/dct_process/mult2/accum[5][0][19]_i_63/O
                         net (fo=1, routed)           0.000    18.356    dct_inst/dct_process/mult2/accum[5][0][19]_i_63_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.936 r  dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_35/O[2]
                         net (fo=2, routed)           1.042    19.978    dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_35_n_5
    SLICE_X49Y139        LUT3 (Prop_lut3_I2_O)        0.331    20.309 r  dct_inst/dct_process/mult2/accum[5][0][15]_i_18/O
                         net (fo=2, routed)           0.690    20.999    dct_inst/dct_process/mult2/accum[5][0][15]_i_18_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.327    21.326 r  dct_inst/dct_process/mult2/accum[5][0][15]_i_22/O
                         net (fo=1, routed)           0.000    21.326    dct_inst/dct_process/mult2/accum[5][0][15]_i_22_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.727 r  dct_inst/dct_process/mult2/accum_reg[5][0][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.727    dct_inst/dct_process/mult2/accum_reg[5][0][15]_i_15_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.061 r  dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_15/O[1]
                         net (fo=2, routed)           1.218    23.279    dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_15_n_6
    SLICE_X38Y139        LUT3 (Prop_lut3_I0_O)        0.329    23.608 r  dct_inst/dct_process/mult2/accum[5][0][15]_i_8/O
                         net (fo=2, routed)           0.859    24.467    dct_inst/dct_process/mult2/accum[5][0][15]_i_8_n_0
    SLICE_X38Y139        LUT4 (Prop_lut4_I3_O)        0.348    24.815 r  dct_inst/dct_process/mult2/accum[5][0][15]_i_12/O
                         net (fo=1, routed)           0.000    24.815    dct_inst/dct_process/mult2/accum[5][0][15]_i_12_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.195 r  dct_inst/dct_process/mult2/accum_reg[5][0][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.195    dct_inst/dct_process/mult2/accum_reg[5][0][15]_i_6_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.518 r  dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_6/O[1]
                         net (fo=1, routed)           0.797    26.316    dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_6_n_6
    SLICE_X40Y139        LUT2 (Prop_lut2_I1_O)        0.306    26.622 r  dct_inst/dct_process/mult2/accum[5][0][19]_i_4/O
                         net (fo=1, routed)           0.000    26.622    dct_inst/dct_process/mult2/accum[5][0][19]_i_4_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.172 r  dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.172    dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_1_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.506 r  dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_1/O[1]
                         net (fo=1, routed)           0.000    27.506    dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_1_n_6
    SLICE_X40Y140        FDCE                                         r  dct_inst/dct_process/mult2/accum_reg[5][0][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dct_inst/dct_process/mult2/k_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            dct_inst/dct_process/mult2/accum_reg[5][0][22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.504ns  (logic 5.373ns (19.535%)  route 22.131ns (80.465%))
  Logic Levels:           15  (CARRY4=6 FDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDCE                         0.000     0.000 r  dct_inst/dct_process/mult2/k_reg[1]_rep__0/C
    SLICE_X24Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dct_inst/dct_process/mult2/k_reg[1]_rep__0/Q
                         net (fo=117, routed)         4.997     5.453    dct_inst/dct_process/mult2/k_reg[1]_rep__0_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.577 f  dct_inst/dct_process/mult2/accum[5][0][23]_i_134/O
                         net (fo=1, routed)           0.000     5.577    dct_inst/dct_process/mult2/accum[5][0][23]_i_134_n_0
    SLICE_X52Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     5.786 f  dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_77/O
                         net (fo=211, routed)        11.373    17.160    dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_77_n_0
    SLICE_X43Y141        LUT2 (Prop_lut2_I0_O)        0.325    17.485 r  dct_inst/dct_process/mult2/accum[5][0][23]_i_197/O
                         net (fo=1, routed)           1.203    18.688    dct_inst/dct_process/mult2/accum[5][0][23]_i_197_n_0
    SLICE_X53Y139        LUT6 (Prop_lut6_I3_O)        0.326    19.014 r  dct_inst/dct_process/mult2/accum[5][0][23]_i_161/O
                         net (fo=1, routed)           0.000    19.014    dct_inst/dct_process/mult2/accum[5][0][23]_i_161_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.412 r  dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.412    dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_85_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.634 r  dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_73/O[0]
                         net (fo=2, routed)           0.970    20.604    dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_73_n_7
    SLICE_X49Y141        LUT3 (Prop_lut3_I1_O)        0.327    20.931 r  dct_inst/dct_process/mult2/accum[5][0][23]_i_47/O
                         net (fo=2, routed)           0.853    21.784    dct_inst/dct_process/mult2/accum[5][0][23]_i_47_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    22.523 r  dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_18/O[2]
                         net (fo=2, routed)           1.077    23.600    dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_18_n_5
    SLICE_X38Y140        LUT3 (Prop_lut3_I0_O)        0.331    23.931 r  dct_inst/dct_process/mult2/accum[5][0][19]_i_7/O
                         net (fo=2, routed)           0.708    24.639    dct_inst/dct_process/mult2/accum[5][0][19]_i_7_n_0
    SLICE_X38Y140        LUT4 (Prop_lut4_I3_O)        0.331    24.970 r  dct_inst/dct_process/mult2/accum[5][0][19]_i_11/O
                         net (fo=1, routed)           0.000    24.970    dct_inst/dct_process/mult2/accum[5][0][19]_i_11_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.346 r  dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.346    dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_6_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.669 r  dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_6/O[1]
                         net (fo=1, routed)           0.949    26.618    dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_6_n_6
    SLICE_X40Y140        LUT2 (Prop_lut2_I1_O)        0.306    26.924 r  dct_inst/dct_process/mult2/accum[5][0][23]_i_4/O
                         net (fo=1, routed)           0.000    26.924    dct_inst/dct_process/mult2/accum[5][0][23]_i_4_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.504 r  dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_1/O[2]
                         net (fo=1, routed)           0.000    27.504    dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_1_n_5
    SLICE_X40Y140        FDCE                                         r  dct_inst/dct_process/mult2/accum_reg[5][0][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dct_inst/dct_process/mult2/k_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            dct_inst/dct_process/mult2/accum_reg[6][7][21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.478ns  (logic 5.102ns (18.567%)  route 22.376ns (81.433%))
  Logic Levels:           17  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDCE                         0.000     0.000 r  dct_inst/dct_process/mult2/k_reg[1]_rep__0/C
    SLICE_X24Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dct_inst/dct_process/mult2/k_reg[1]_rep__0/Q
                         net (fo=117, routed)         5.646     6.102    dct_inst/dct_process/mult2/k_reg[1]_rep__0_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.226 r  dct_inst/dct_process/mult2/accum[6][0][23]_i_173/O
                         net (fo=1, routed)           0.000     6.226    dct_inst/dct_process/mult2/accum[6][0][23]_i_173_n_0
    SLICE_X51Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     6.443 r  dct_inst/dct_process/mult2/accum_reg[6][0][23]_i_87/O
                         net (fo=251, routed)        10.944    17.387    dct_inst/dct_process/mult2/accum_reg[6][0][23]_i_87_n_0
    SLICE_X27Y148        LUT6 (Prop_lut6_I3_O)        0.299    17.686 r  dct_inst/dct_process/mult2/accum[6][7][19]_i_49/O
                         net (fo=2, routed)           1.023    18.709    dct_inst/dct_process/mult2/accum[6][7][19]_i_49_n_0
    SLICE_X28Y146        LUT6 (Prop_lut6_I0_O)        0.124    18.833 r  dct_inst/dct_process/mult2/accum[6][7][19]_i_53/O
                         net (fo=1, routed)           0.000    18.833    dct_inst/dct_process/mult2/accum[6][7][19]_i_53_n_0
    SLICE_X28Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.234 r  dct_inst/dct_process/mult2/accum_reg[6][7][19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.234    dct_inst/dct_process/mult2/accum_reg[6][7][19]_i_34_n_0
    SLICE_X28Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.348 r  dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_77/CO[3]
                         net (fo=1, routed)           0.000    19.348    dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_77_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.570 r  dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_73/O[0]
                         net (fo=2, routed)           1.022    20.592    dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_73_n_7
    SLICE_X27Y145        LUT3 (Prop_lut3_I1_O)        0.327    20.919 r  dct_inst/dct_process/mult2/accum[6][7][23]_i_47/O
                         net (fo=2, routed)           1.121    22.040    dct_inst/dct_process/mult2/accum[6][7][23]_i_47_n_0
    SLICE_X27Y145        LUT4 (Prop_lut4_I3_O)        0.326    22.366 r  dct_inst/dct_process/mult2/accum[6][7][23]_i_51/O
                         net (fo=1, routed)           0.000    22.366    dct_inst/dct_process/mult2/accum[6][7][23]_i_51_n_0
    SLICE_X27Y145        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.946 r  dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_18/O[2]
                         net (fo=2, routed)           0.949    23.895    dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_18_n_5
    SLICE_X29Y144        LUT3 (Prop_lut3_I0_O)        0.332    24.227 r  dct_inst/dct_process/mult2/accum[6][7][19]_i_7/O
                         net (fo=2, routed)           0.693    24.919    dct_inst/dct_process/mult2/accum[6][7][19]_i_7_n_0
    SLICE_X29Y144        LUT4 (Prop_lut4_I3_O)        0.327    25.246 r  dct_inst/dct_process/mult2/accum[6][7][19]_i_11/O
                         net (fo=1, routed)           0.000    25.246    dct_inst/dct_process/mult2/accum[6][7][19]_i_11_n_0
    SLICE_X29Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    25.494 r  dct_inst/dct_process/mult2/accum_reg[6][7][19]_i_6/O[3]
                         net (fo=1, routed)           0.979    26.473    dct_inst/dct_process/mult2/accum_reg[6][7][19]_i_6_n_4
    SLICE_X30Y144        LUT2 (Prop_lut2_I1_O)        0.306    26.779 r  dct_inst/dct_process/mult2/accum[6][7][19]_i_2/O
                         net (fo=1, routed)           0.000    26.779    dct_inst/dct_process/mult2/accum[6][7][19]_i_2_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.155 r  dct_inst/dct_process/mult2/accum_reg[6][7][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.155    dct_inst/dct_process/mult2/accum_reg[6][7][19]_i_1_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.478 r  dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_1/O[1]
                         net (fo=1, routed)           0.000    27.478    dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_1_n_6
    SLICE_X30Y145        FDCE                                         r  dct_inst/dct_process/mult2/accum_reg[6][7][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dct_inst/dct_process/mult2/k_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            dct_inst/dct_process/mult2/accum_reg[5][0][20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.395ns  (logic 5.518ns (20.143%)  route 21.877ns (79.857%))
  Logic Levels:           16  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=3 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDCE                         0.000     0.000 r  dct_inst/dct_process/mult2/k_reg[1]_rep__0/C
    SLICE_X24Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dct_inst/dct_process/mult2/k_reg[1]_rep__0/Q
                         net (fo=117, routed)         4.997     5.453    dct_inst/dct_process/mult2/k_reg[1]_rep__0_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.577 r  dct_inst/dct_process/mult2/accum[5][0][23]_i_134/O
                         net (fo=1, routed)           0.000     5.577    dct_inst/dct_process/mult2/accum[5][0][23]_i_134_n_0
    SLICE_X52Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     5.786 r  dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_77/O
                         net (fo=211, routed)        12.273    18.059    dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_77_n_0
    SLICE_X39Y135        LUT4 (Prop_lut4_I1_O)        0.297    18.356 r  dct_inst/dct_process/mult2/accum[5][0][19]_i_63/O
                         net (fo=1, routed)           0.000    18.356    dct_inst/dct_process/mult2/accum[5][0][19]_i_63_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.936 r  dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_35/O[2]
                         net (fo=2, routed)           1.042    19.978    dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_35_n_5
    SLICE_X49Y139        LUT3 (Prop_lut3_I2_O)        0.331    20.309 r  dct_inst/dct_process/mult2/accum[5][0][15]_i_18/O
                         net (fo=2, routed)           0.690    20.999    dct_inst/dct_process/mult2/accum[5][0][15]_i_18_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.327    21.326 r  dct_inst/dct_process/mult2/accum[5][0][15]_i_22/O
                         net (fo=1, routed)           0.000    21.326    dct_inst/dct_process/mult2/accum[5][0][15]_i_22_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.727 r  dct_inst/dct_process/mult2/accum_reg[5][0][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.727    dct_inst/dct_process/mult2/accum_reg[5][0][15]_i_15_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.061 r  dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_15/O[1]
                         net (fo=2, routed)           1.218    23.279    dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_15_n_6
    SLICE_X38Y139        LUT3 (Prop_lut3_I0_O)        0.329    23.608 r  dct_inst/dct_process/mult2/accum[5][0][15]_i_8/O
                         net (fo=2, routed)           0.859    24.467    dct_inst/dct_process/mult2/accum[5][0][15]_i_8_n_0
    SLICE_X38Y139        LUT4 (Prop_lut4_I3_O)        0.348    24.815 r  dct_inst/dct_process/mult2/accum[5][0][15]_i_12/O
                         net (fo=1, routed)           0.000    24.815    dct_inst/dct_process/mult2/accum[5][0][15]_i_12_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.195 r  dct_inst/dct_process/mult2/accum_reg[5][0][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.195    dct_inst/dct_process/mult2/accum_reg[5][0][15]_i_6_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.518 r  dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_6/O[1]
                         net (fo=1, routed)           0.797    26.316    dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_6_n_6
    SLICE_X40Y139        LUT2 (Prop_lut2_I1_O)        0.306    26.622 r  dct_inst/dct_process/mult2/accum[5][0][19]_i_4/O
                         net (fo=1, routed)           0.000    26.622    dct_inst/dct_process/mult2/accum[5][0][19]_i_4_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.172 r  dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.172    dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_1_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.395 r  dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_1/O[0]
                         net (fo=1, routed)           0.000    27.395    dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_1_n_7
    SLICE_X40Y140        FDCE                                         r  dct_inst/dct_process/mult2/accum_reg[5][0][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dct_inst/dct_process/mult2/k_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            dct_inst/dct_process/mult2/accum_reg[6][7][20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.374ns  (logic 4.998ns (18.258%)  route 22.376ns (81.742%))
  Logic Levels:           17  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDCE                         0.000     0.000 r  dct_inst/dct_process/mult2/k_reg[1]_rep__0/C
    SLICE_X24Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dct_inst/dct_process/mult2/k_reg[1]_rep__0/Q
                         net (fo=117, routed)         5.646     6.102    dct_inst/dct_process/mult2/k_reg[1]_rep__0_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.226 r  dct_inst/dct_process/mult2/accum[6][0][23]_i_173/O
                         net (fo=1, routed)           0.000     6.226    dct_inst/dct_process/mult2/accum[6][0][23]_i_173_n_0
    SLICE_X51Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     6.443 r  dct_inst/dct_process/mult2/accum_reg[6][0][23]_i_87/O
                         net (fo=251, routed)        10.944    17.387    dct_inst/dct_process/mult2/accum_reg[6][0][23]_i_87_n_0
    SLICE_X27Y148        LUT6 (Prop_lut6_I3_O)        0.299    17.686 r  dct_inst/dct_process/mult2/accum[6][7][19]_i_49/O
                         net (fo=2, routed)           1.023    18.709    dct_inst/dct_process/mult2/accum[6][7][19]_i_49_n_0
    SLICE_X28Y146        LUT6 (Prop_lut6_I0_O)        0.124    18.833 r  dct_inst/dct_process/mult2/accum[6][7][19]_i_53/O
                         net (fo=1, routed)           0.000    18.833    dct_inst/dct_process/mult2/accum[6][7][19]_i_53_n_0
    SLICE_X28Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.234 r  dct_inst/dct_process/mult2/accum_reg[6][7][19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.234    dct_inst/dct_process/mult2/accum_reg[6][7][19]_i_34_n_0
    SLICE_X28Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.348 r  dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_77/CO[3]
                         net (fo=1, routed)           0.000    19.348    dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_77_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.570 r  dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_73/O[0]
                         net (fo=2, routed)           1.022    20.592    dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_73_n_7
    SLICE_X27Y145        LUT3 (Prop_lut3_I1_O)        0.327    20.919 r  dct_inst/dct_process/mult2/accum[6][7][23]_i_47/O
                         net (fo=2, routed)           1.121    22.040    dct_inst/dct_process/mult2/accum[6][7][23]_i_47_n_0
    SLICE_X27Y145        LUT4 (Prop_lut4_I3_O)        0.326    22.366 r  dct_inst/dct_process/mult2/accum[6][7][23]_i_51/O
                         net (fo=1, routed)           0.000    22.366    dct_inst/dct_process/mult2/accum[6][7][23]_i_51_n_0
    SLICE_X27Y145        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.946 r  dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_18/O[2]
                         net (fo=2, routed)           0.949    23.895    dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_18_n_5
    SLICE_X29Y144        LUT3 (Prop_lut3_I0_O)        0.332    24.227 r  dct_inst/dct_process/mult2/accum[6][7][19]_i_7/O
                         net (fo=2, routed)           0.693    24.919    dct_inst/dct_process/mult2/accum[6][7][19]_i_7_n_0
    SLICE_X29Y144        LUT4 (Prop_lut4_I3_O)        0.327    25.246 r  dct_inst/dct_process/mult2/accum[6][7][19]_i_11/O
                         net (fo=1, routed)           0.000    25.246    dct_inst/dct_process/mult2/accum[6][7][19]_i_11_n_0
    SLICE_X29Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    25.494 r  dct_inst/dct_process/mult2/accum_reg[6][7][19]_i_6/O[3]
                         net (fo=1, routed)           0.979    26.473    dct_inst/dct_process/mult2/accum_reg[6][7][19]_i_6_n_4
    SLICE_X30Y144        LUT2 (Prop_lut2_I1_O)        0.306    26.779 r  dct_inst/dct_process/mult2/accum[6][7][19]_i_2/O
                         net (fo=1, routed)           0.000    26.779    dct_inst/dct_process/mult2/accum[6][7][19]_i_2_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.155 r  dct_inst/dct_process/mult2/accum_reg[6][7][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.155    dct_inst/dct_process/mult2/accum_reg[6][7][19]_i_1_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.374 r  dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_1/O[0]
                         net (fo=1, routed)           0.000    27.374    dct_inst/dct_process/mult2/accum_reg[6][7][23]_i_1_n_7
    SLICE_X30Y145        FDCE                                         r  dct_inst/dct_process/mult2/accum_reg[6][7][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dct_inst/dct_process/mult2/k_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            dct_inst/dct_process/mult2/accum_reg[5][0][19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.262ns  (logic 5.385ns (19.753%)  route 21.877ns (80.247%))
  Logic Levels:           15  (CARRY4=6 FDCE=1 LUT2=1 LUT3=2 LUT4=3 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDCE                         0.000     0.000 r  dct_inst/dct_process/mult2/k_reg[1]_rep__0/C
    SLICE_X24Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dct_inst/dct_process/mult2/k_reg[1]_rep__0/Q
                         net (fo=117, routed)         4.997     5.453    dct_inst/dct_process/mult2/k_reg[1]_rep__0_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.577 r  dct_inst/dct_process/mult2/accum[5][0][23]_i_134/O
                         net (fo=1, routed)           0.000     5.577    dct_inst/dct_process/mult2/accum[5][0][23]_i_134_n_0
    SLICE_X52Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     5.786 r  dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_77/O
                         net (fo=211, routed)        12.273    18.059    dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_77_n_0
    SLICE_X39Y135        LUT4 (Prop_lut4_I1_O)        0.297    18.356 r  dct_inst/dct_process/mult2/accum[5][0][19]_i_63/O
                         net (fo=1, routed)           0.000    18.356    dct_inst/dct_process/mult2/accum[5][0][19]_i_63_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.936 r  dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_35/O[2]
                         net (fo=2, routed)           1.042    19.978    dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_35_n_5
    SLICE_X49Y139        LUT3 (Prop_lut3_I2_O)        0.331    20.309 r  dct_inst/dct_process/mult2/accum[5][0][15]_i_18/O
                         net (fo=2, routed)           0.690    20.999    dct_inst/dct_process/mult2/accum[5][0][15]_i_18_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.327    21.326 r  dct_inst/dct_process/mult2/accum[5][0][15]_i_22/O
                         net (fo=1, routed)           0.000    21.326    dct_inst/dct_process/mult2/accum[5][0][15]_i_22_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.727 r  dct_inst/dct_process/mult2/accum_reg[5][0][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.727    dct_inst/dct_process/mult2/accum_reg[5][0][15]_i_15_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.061 r  dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_15/O[1]
                         net (fo=2, routed)           1.218    23.279    dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_15_n_6
    SLICE_X38Y139        LUT3 (Prop_lut3_I0_O)        0.329    23.608 r  dct_inst/dct_process/mult2/accum[5][0][15]_i_8/O
                         net (fo=2, routed)           0.859    24.467    dct_inst/dct_process/mult2/accum[5][0][15]_i_8_n_0
    SLICE_X38Y139        LUT4 (Prop_lut4_I3_O)        0.348    24.815 r  dct_inst/dct_process/mult2/accum[5][0][15]_i_12/O
                         net (fo=1, routed)           0.000    24.815    dct_inst/dct_process/mult2/accum[5][0][15]_i_12_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.195 r  dct_inst/dct_process/mult2/accum_reg[5][0][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.195    dct_inst/dct_process/mult2/accum_reg[5][0][15]_i_6_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.518 r  dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_6/O[1]
                         net (fo=1, routed)           0.797    26.316    dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_6_n_6
    SLICE_X40Y139        LUT2 (Prop_lut2_I1_O)        0.306    26.622 r  dct_inst/dct_process/mult2/accum[5][0][19]_i_4/O
                         net (fo=1, routed)           0.000    26.622    dct_inst/dct_process/mult2/accum[5][0][19]_i_4_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.262 r  dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_1/O[3]
                         net (fo=1, routed)           0.000    27.262    dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_1_n_4
    SLICE_X40Y139        FDCE                                         r  dct_inst/dct_process/mult2/accum_reg[5][0][19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dct_inst/dct_process/mult2/k_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            dct_inst/dct_process/mult2/accum_reg[5][0][18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.202ns  (logic 5.325ns (19.576%)  route 21.877ns (80.424%))
  Logic Levels:           15  (CARRY4=6 FDCE=1 LUT2=1 LUT3=2 LUT4=3 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDCE                         0.000     0.000 r  dct_inst/dct_process/mult2/k_reg[1]_rep__0/C
    SLICE_X24Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dct_inst/dct_process/mult2/k_reg[1]_rep__0/Q
                         net (fo=117, routed)         4.997     5.453    dct_inst/dct_process/mult2/k_reg[1]_rep__0_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.577 r  dct_inst/dct_process/mult2/accum[5][0][23]_i_134/O
                         net (fo=1, routed)           0.000     5.577    dct_inst/dct_process/mult2/accum[5][0][23]_i_134_n_0
    SLICE_X52Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     5.786 r  dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_77/O
                         net (fo=211, routed)        12.273    18.059    dct_inst/dct_process/mult2/accum_reg[5][0][23]_i_77_n_0
    SLICE_X39Y135        LUT4 (Prop_lut4_I1_O)        0.297    18.356 r  dct_inst/dct_process/mult2/accum[5][0][19]_i_63/O
                         net (fo=1, routed)           0.000    18.356    dct_inst/dct_process/mult2/accum[5][0][19]_i_63_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.936 r  dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_35/O[2]
                         net (fo=2, routed)           1.042    19.978    dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_35_n_5
    SLICE_X49Y139        LUT3 (Prop_lut3_I2_O)        0.331    20.309 r  dct_inst/dct_process/mult2/accum[5][0][15]_i_18/O
                         net (fo=2, routed)           0.690    20.999    dct_inst/dct_process/mult2/accum[5][0][15]_i_18_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.327    21.326 r  dct_inst/dct_process/mult2/accum[5][0][15]_i_22/O
                         net (fo=1, routed)           0.000    21.326    dct_inst/dct_process/mult2/accum[5][0][15]_i_22_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.727 r  dct_inst/dct_process/mult2/accum_reg[5][0][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.727    dct_inst/dct_process/mult2/accum_reg[5][0][15]_i_15_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.061 r  dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_15/O[1]
                         net (fo=2, routed)           1.218    23.279    dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_15_n_6
    SLICE_X38Y139        LUT3 (Prop_lut3_I0_O)        0.329    23.608 r  dct_inst/dct_process/mult2/accum[5][0][15]_i_8/O
                         net (fo=2, routed)           0.859    24.467    dct_inst/dct_process/mult2/accum[5][0][15]_i_8_n_0
    SLICE_X38Y139        LUT4 (Prop_lut4_I3_O)        0.348    24.815 r  dct_inst/dct_process/mult2/accum[5][0][15]_i_12/O
                         net (fo=1, routed)           0.000    24.815    dct_inst/dct_process/mult2/accum[5][0][15]_i_12_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.195 r  dct_inst/dct_process/mult2/accum_reg[5][0][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.195    dct_inst/dct_process/mult2/accum_reg[5][0][15]_i_6_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.518 r  dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_6/O[1]
                         net (fo=1, routed)           0.797    26.316    dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_6_n_6
    SLICE_X40Y139        LUT2 (Prop_lut2_I1_O)        0.306    26.622 r  dct_inst/dct_process/mult2/accum[5][0][19]_i_4/O
                         net (fo=1, routed)           0.000    26.622    dct_inst/dct_process/mult2/accum[5][0][19]_i_4_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.202 r  dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_1/O[2]
                         net (fo=1, routed)           0.000    27.202    dct_inst/dct_process/mult2/accum_reg[5][0][19]_i_1_n_5
    SLICE_X40Y139        FDCE                                         r  dct_inst/dct_process/mult2/accum_reg[5][0][18]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dct_inst/dct_process/mult2/C_reg[411]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dct_inst/dct_process/block_out_reg[411]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE                         0.000     0.000 r  dct_inst/dct_process/mult2/C_reg[411]/C
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dct_inst/dct_process/mult2/C_reg[411]/Q
                         net (fo=1, routed)           0.059     0.187    dct_inst/dct_process/final_result[411]
    SLICE_X10Y102        FDRE                                         r  dct_inst/dct_process/block_out_reg[411]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dct_inst/dct_process/mult1/C_reg[581]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dct_inst/dct_process/inter_result_reg[581]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE                         0.000     0.000 r  dct_inst/dct_process/mult1/C_reg[581]/C
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dct_inst/dct_process/mult1/C_reg[581]/Q
                         net (fo=1, routed)           0.059     0.187    dct_inst/dct_process/mat_out[581]
    SLICE_X14Y51         FDRE                                         r  dct_inst/dct_process/inter_result_reg[581]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dct_inst/dct_process/mult1/C_reg[957]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dct_inst/dct_process/inter_result_reg[957]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE                         0.000     0.000 r  dct_inst/dct_process/mult1/C_reg[957]/C
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dct_inst/dct_process/mult1/C_reg[957]/Q
                         net (fo=1, routed)           0.059     0.187    dct_inst/dct_process/mat_out[957]
    SLICE_X10Y75         FDRE                                         r  dct_inst/dct_process/inter_result_reg[957]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dct_inst/dct_process/block_out_reg[374]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dct_inst/dct_block_out_reg[374]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE                         0.000     0.000 r  dct_inst/dct_process/block_out_reg[374]/C
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dct_inst/dct_process/block_out_reg[374]/Q
                         net (fo=1, routed)           0.059     0.187    dct_inst/dct_result[374]
    SLICE_X2Y115         FDRE                                         r  dct_inst/dct_block_out_reg[374]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dct_inst/dct_process/block_out_reg[375]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dct_inst/dct_block_out_reg[375]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE                         0.000     0.000 r  dct_inst/dct_process/block_out_reg[375]/C
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dct_inst/dct_process/block_out_reg[375]/Q
                         net (fo=1, routed)           0.059     0.187    dct_inst/dct_result[375]
    SLICE_X6Y120         FDRE                                         r  dct_inst/dct_block_out_reg[375]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dct_inst/dct_process/block_out_reg[462]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dct_inst/dct_block_out_reg[462]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE                         0.000     0.000 r  dct_inst/dct_process/block_out_reg[462]/C
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dct_inst/dct_process/block_out_reg[462]/Q
                         net (fo=1, routed)           0.059     0.187    dct_inst/dct_result[462]
    SLICE_X4Y104         FDRE                                         r  dct_inst/dct_block_out_reg[462]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dct_inst/dct_process/block_out_reg[483]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dct_inst/dct_block_out_reg[483]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE                         0.000     0.000 r  dct_inst/dct_process/block_out_reg[483]/C
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dct_inst/dct_process/block_out_reg[483]/Q
                         net (fo=1, routed)           0.059     0.187    dct_inst/dct_result[483]
    SLICE_X0Y107         FDRE                                         r  dct_inst/dct_block_out_reg[483]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dct_inst/dct_process/inter_result_reg[627]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dct_inst/dct_process/mult2/matA_reg[4][7][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE                         0.000     0.000 r  dct_inst/dct_process/inter_result_reg[627]/C
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dct_inst/dct_process/inter_result_reg[627]/Q
                         net (fo=1, routed)           0.059     0.187    dct_inst/dct_process/mult2/Q[627]
    SLICE_X10Y63         FDRE                                         r  dct_inst/dct_process/mult2/matA_reg[4][7][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dct_inst/dct_process/inter_result_reg[378]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dct_inst/dct_process/mult2/matA_reg[2][7][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE                         0.000     0.000 r  dct_inst/dct_process/inter_result_reg[378]/C
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dct_inst/dct_process/inter_result_reg[378]/Q
                         net (fo=1, routed)           0.059     0.187    dct_inst/dct_process/mult2/Q[378]
    SLICE_X34Y95         FDRE                                         r  dct_inst/dct_process/mult2/matA_reg[2][7][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dct_inst/dct_process/mult1/C_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dct_inst/dct_process/inter_result_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.540%)  route 0.062ns (32.460%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y104        FDRE                         0.000     0.000 r  dct_inst/dct_process/mult1/C_reg[8]/C
    SLICE_X26Y104        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dct_inst/dct_process/mult1/C_reg[8]/Q
                         net (fo=1, routed)           0.062     0.190    dct_inst/dct_process/mat_out[8]
    SLICE_X27Y104        FDRE                                         r  dct_inst/dct_process/inter_result_reg[8]/D
  -------------------------------------------------------------------    -------------------





