// Seed: 605545802
module module_0;
  module_2 modCall_1 ();
  assign module_1.id_4 = 0;
endmodule
module automatic module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  always id_1 <= 1'b0;
  uwire id_4;
  logic [7:0][""] id_5;
  nand primCall (id_1, id_3, id_4, id_5, id_6);
  assign id_3 = id_4 & 1;
  id_6(
      .id_0(1'b0), .id_1(id_2.id_2), .id_2(id_5), .id_3(1'b0)
  );
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_2, id_3;
  tri0 id_4 = id_4;
  initial id_4 = 1;
  wire id_5 = id_3;
endmodule
