NDFramePage.OnPageTitleLoaded("File18:uvm_reg_item.svh","uvm_reg_item.svh");NDSummary.OnSummaryLoaded("File18:uvm_reg_item.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"],["Sections","Section"],["Variables","Variable"]],[[560,0,3,"Generic Register Operation Descriptors","Generic_Register_Operation_Descriptors"],[561,0,0,"uvm_reg_item","uvm_reg_item"],[562,0,2,"Variables","uvm_reg_item.Variables"],[563,0,4,"element_kind","uvm_reg_item.element_kind"],[564,0,4,"element","uvm_reg_item.element"],[565,0,4,"kind","uvm_reg_item.kind"],[566,0,4,"value","uvm_reg_item.value"],[567,0,4,"offset","uvm_reg_item.offset"],[568,0,4,"status","uvm_reg_item.status"],[569,0,4,"local_map","uvm_reg_item.local_map"],[570,0,4,"map","uvm_reg_item.map"],[571,0,4,"path","uvm_reg_item.path"],[572,0,4,"parent","uvm_reg_item.parent"],[573,0,4,"prior","uvm_reg_item.prior"],[574,0,4,"extension","uvm_reg_item.extension"],[575,0,4,"bd_kind","uvm_reg_item.bd_kind"],[576,0,4,"fname","uvm_reg_item.fname"],[577,0,4,"lineno","uvm_reg_item.lineno"],[578,0,2,"Functions","uvm_reg_item.Functions"],[579,0,1,"new","uvm_reg_item.new"],[580,0,1,"convert2string","uvm_reg_item.convert2string"],[581,0,1,"do_copy","uvm_reg_item.do_copy"],[582,0,0,"uvm_reg_bus_op","uvm_reg_bus_op"],[583,0,2,"Variables","uvm_reg_bus_op.Variables"],[584,0,4,"kind","uvm_reg_bus_op.kind"],[585,0,4,"addr","uvm_reg_bus_op.addr"],[586,0,4,"data","uvm_reg_bus_op.data"],[587,0,4,"n_bits","uvm_reg_bus_op.n_bits"],[588,0,4,"byte_en","uvm_reg_bus_op.byte_en"],[589,0,4,"status","uvm_reg_bus_op.status"]]);