#ident "$Id: config.h$"

#ifndef SMART_CONFIG_H
#define SMART_CONFIG_H

/* Serial baudrate */
#define	SERIAL_SPEED_RATE	(0x00000008)	//115200

/* Boot delay */
#define	BOOT_DELAY			3	//3second

/* Arch number */
#define	ARCH_NUMBER			241	//EMPOS

/* Memory map */
#define	BOOTLOADER_ROM_BASE		0x00000000
#define	BOOTLOADER_RAM_BASE		(0xA4000000 - 0x300000)	//
#define	BOOTLOADER_LENGTH		(0xc000)	//(50*1024)	//50K byte	//
#define	BOOTLOADER_RAM_RUNNING	(0xA4000000 - 0x300000 + 0x100000)	//
#define	STACK_POINTER			(0xA4000000 - 0x300000 + 0x200000)	//

#define 	SMC_BASE_ADDRESS	0x4000300      //(pri = 4000300, sec = 8000300)
#define	CONFIG_ROM_BASE			(0x80000)

#define	KERNEL_RAM_BASE			0xa00c0000
#define	KERNEL_ROM_BASE			0x000c0000
#define	KERNEL_LENGTH			(1*1024*1024) + 0x10000 //1.1 M byte

#define	RAMDISK_RAM_BASE		0xa0600000
#define	RAMDISK_ROM_BASE		0x00200000
#define	RAMDISK_LENGTH			(6*1024*1024) //7M byte

#define	USR_RAM_BASE		0xa1600000
#define	USR_ROM_BASE		0x00900000
#define	USR_LENGTH			(0x2000000 - USR_ROM_BASE) //23M byte

/* Memory Resigster Values */
#define	MDCNFG_VALUE		0x00001ACB
#define	MDREFR_VALUE		0x000BC018
#define	MSC0_VALUE			0x7ff42bf0
#define	MSC1_VALUE			0x7ff17ff4
#define	MSC2_VALUE			0x7FFC7FF4
#define	MECR_VALUE			0x00000001
#define	SXCNFG_VALUE		0x00000000

#define	MCMEM0_VALUE		0x00010504
#define	MCMEM1_VALUE		0x00010504
#define	MCATT0_VALUE		0x00010504
#define	MCATT1_VALUE		0x00010504
#define	MCIO0_VALUE			0x00004715
#define	MCIO1_VALUE			0x00004715
#define	MDMRS_VALUE			0x00000000

#define	FLYCNFG_VALUE		0x01FE01FE


/* GPIO Resigster Values  */
#define	GPDR0_VALUE		0xCBC39300	// 0xC2C39300
#define	GPDR1_VALUE		0xFCFFAB83	// 0xFCFFAB82
#define	GPDR2_VALUE		0x0001FFFF
#define	GPSR0_VALUE		0x08408030	// 0x00408030
#define	GPSR1_VALUE		0x00BFA882
#define	GPSR2_VALUE		0x0001C000
#define	GPCR0_VALUE		0xC1031100	// 0xC0031100
#define	GPCR1_VALUE		0xFC400301	// 0xFC400300
#define	GPCR2_VALUE		0x00003FFF
#define	GRER0_VALUE		0x0F800003
#define	GRER1_VALUE		0x00000000
#define	GRER2_VALUE		0x0020000C
#define	GFER0_VALUE		0x00000020
#define	GFER1_VALUE		0x00000000
#define	GFER2_VALUE		0x00000001
#define	GAFR0L_VALUE	0x80000000
#define	GAFR0U_VALUE	0xA5000010
#define	GAFR1L_VALUE	0x99908018 /* for PGS 60008018 -> 99908018 */
#define	GAFR1U_VALUE	0xAAA5AAAA
#define	GAFR2L_VALUE	0xAAA0000A
#define	GAFR2U_VALUE	0x00000002


/* FFUART Register initial values (115200 bps, 8N1) */
#define	FFIER_VALUE		0x00000057
#define	FFFCR_VALUE		0x00000041
#define	FFLCR_VALUE_SETUP	0x00000083
#define	FFLCR_VALUE_USAGE	0x00000003
#define	FFMCR_VALUE		0x00000000
#define	FFSPR_VALUE		0x00000000
#define	FFISR_VALUE		0x00000000
#define	FFDLL_VALUE		0x00000000
#define	FFDLH_VALUE		0x00000010


#define	CCCR_VALUE		0x00000241 //0x00000145
#define	CKEN_VALUE		0x000118CC
#define	OSCC_VALUE		0x00000020
#define	CLK_TO_10MS		36864       // 3.686400 Mhz

#endif
