Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu May 14 01:41:10 2020
| Host         : Manjaro-Envy running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file motorcc_cl_control_sets_placed.rpt
| Design       : motorcc_cl
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              31 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-------------------------------+------------------+------------------+----------------+
|                Clock Signal               |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------------------+-------------------------------+------------------+------------------+----------------+
|  quadrature_decoder/up_inferred__3/i__n_0 |                               |                  |                1 |              2 |
|  clk_IBUF_BUFG                            | quadrature_decoder/E[0]       | reset_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG                            | up_down_ctr/d1_reg[3]_i_1_n_0 | reset_IBUF       |                2 |              4 |
|  clk_IBUF_BUFG                            | up_down_ctr/d2_reg[3]_i_1_n_0 | reset_IBUF       |                2 |              4 |
|  clk_IBUF_BUFG                            | up_down_ctr/d3_reg[3]_i_1_n_0 | reset_IBUF       |                4 |              4 |
|  clk_IBUF_BUFG                            |                               | reset_IBUF       |               10 |             31 |
+-------------------------------------------+-------------------------------+------------------+------------------+----------------+


