/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire [7:0] _008_;
  reg [5:0] _009_;
  wire [7:0] _010_;
  wire [4:0] _011_;
  reg [5:0] _012_;
  reg [38:0] _013_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [13:0] celloutsig_0_34z;
  wire [8:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [4:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [16:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [38:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [5:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire [2:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire [27:0] celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire [5:0] celloutsig_0_67z;
  wire [7:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire [2:0] celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_86z;
  wire celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire celloutsig_0_98z;
  wire celloutsig_0_99z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[32] | in_data[65]) & (in_data[72] | in_data[93]));
  assign celloutsig_0_24z = ~((celloutsig_0_14z | celloutsig_0_19z) & (celloutsig_0_6z | celloutsig_0_23z));
  assign celloutsig_0_28z = ~((celloutsig_0_9z | celloutsig_0_24z) & (celloutsig_0_27z | celloutsig_0_17z));
  assign celloutsig_0_29z = ~((celloutsig_0_23z | celloutsig_0_13z[0]) & (celloutsig_0_14z | celloutsig_0_6z));
  assign celloutsig_0_32z = ~((celloutsig_0_12z | _000_) & (celloutsig_0_20z | celloutsig_0_14z));
  assign celloutsig_0_37z = ~((celloutsig_0_8z | celloutsig_0_10z) & (celloutsig_0_33z | celloutsig_0_2z));
  assign celloutsig_0_42z = ~((_001_ | celloutsig_0_39z[0]) & (celloutsig_0_2z | celloutsig_0_35z[5]));
  assign celloutsig_0_45z = ~((celloutsig_0_31z | celloutsig_0_16z) & (celloutsig_0_4z[11] | celloutsig_0_17z));
  assign celloutsig_0_53z = ~((celloutsig_0_20z | celloutsig_0_48z[3]) & (celloutsig_0_8z | celloutsig_0_28z));
  assign celloutsig_0_55z = ~((celloutsig_0_17z | celloutsig_0_51z[37]) & (_002_ | celloutsig_0_45z));
  assign celloutsig_0_62z = ~((celloutsig_0_7z | celloutsig_0_27z) & (celloutsig_0_2z | celloutsig_0_33z));
  assign celloutsig_0_71z = ~((celloutsig_0_37z | celloutsig_0_56z) & (celloutsig_0_54z[4] | celloutsig_0_14z));
  assign celloutsig_0_72z = ~((celloutsig_0_71z | celloutsig_0_33z) & (celloutsig_0_23z | celloutsig_0_46z));
  assign celloutsig_0_7z = ~((_003_ | celloutsig_0_1z) & (celloutsig_0_4z[0] | in_data[31]));
  assign celloutsig_0_86z = ~((celloutsig_0_6z | celloutsig_0_0z) & (celloutsig_0_23z | celloutsig_0_67z[0]));
  assign celloutsig_0_8z = ~((_004_ | _004_) & (celloutsig_0_4z[4] | celloutsig_0_7z));
  assign celloutsig_0_98z = ~((celloutsig_0_68z[4] | celloutsig_0_77z[2]) & (celloutsig_0_87z | celloutsig_0_13z[9]));
  assign celloutsig_1_1z = ~((in_data[125] | celloutsig_1_0z[2]) & (in_data[166] | celloutsig_1_0z[3]));
  assign celloutsig_0_9z = ~((celloutsig_0_6z | in_data[2]) & (celloutsig_0_4z[8] | _004_));
  assign celloutsig_1_2z = ~((in_data[137] | celloutsig_1_1z) & (in_data[163] | celloutsig_1_0z[2]));
  assign celloutsig_1_11z = ~((celloutsig_1_5z | celloutsig_1_3z[2]) & (celloutsig_1_10z[0] | celloutsig_1_10z[2]));
  assign celloutsig_0_10z = ~((celloutsig_0_9z | in_data[18]) & (in_data[43] | _005_));
  assign celloutsig_1_18z = ~((celloutsig_1_0z[3] | celloutsig_1_11z) & (celloutsig_1_17z[9] | celloutsig_1_3z[9]));
  assign celloutsig_0_14z = ~((celloutsig_0_1z | in_data[34]) & (celloutsig_0_4z[3] | _006_));
  assign celloutsig_0_15z = ~((in_data[94] | celloutsig_0_8z) & (celloutsig_0_14z | celloutsig_0_4z[11]));
  assign celloutsig_0_16z = ~((celloutsig_0_0z | _007_) & (celloutsig_0_2z | celloutsig_0_8z));
  assign celloutsig_0_17z = ~((celloutsig_0_7z | celloutsig_0_16z) & (celloutsig_0_2z | celloutsig_0_13z[9]));
  assign celloutsig_0_18z = ~((celloutsig_0_2z | celloutsig_0_4z[14]) & (celloutsig_0_11z | celloutsig_0_11z));
  assign celloutsig_0_2z = ~((in_data[4] | celloutsig_0_0z) & (celloutsig_0_0z | celloutsig_0_1z));
  assign celloutsig_0_20z = ~((celloutsig_0_7z | celloutsig_0_18z) & (celloutsig_0_19z | celloutsig_0_0z));
  assign celloutsig_0_21z = ~((celloutsig_0_4z[14] | celloutsig_0_8z) & (celloutsig_0_10z | celloutsig_0_2z));
  assign celloutsig_0_23z = ~((celloutsig_0_13z[0] | celloutsig_0_12z) & (celloutsig_0_1z | celloutsig_0_19z));
  reg [7:0] _046_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _046_ <= 8'h00;
    else _046_ <= { in_data[14:8], celloutsig_0_20z };
  assign { _008_[7:5], _001_, _008_[3:0] } = _046_;
  reg [7:0] _047_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _047_ <= 8'h00;
    else _047_ <= { in_data[54:49], celloutsig_0_0z, celloutsig_0_0z };
  assign { _010_[7], _002_, _010_[5], _000_, _010_[3:1], _003_ } = _047_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _009_ <= 6'h00;
    else _009_ <= { celloutsig_0_13z[7:4], celloutsig_0_1z, celloutsig_0_10z };
  reg [4:0] _049_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _049_ <= 5'h00;
    else _049_ <= { _010_[5], _000_, _010_[3:1] };
  assign { _011_[4], _007_, _005_, _006_, _004_ } = _049_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _012_ <= 6'h00;
    else _012_ <= { celloutsig_0_63z, celloutsig_0_41z };
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _013_ <= 39'h0000000000;
    else _013_ <= { in_data[189:156], celloutsig_1_0z };
  assign celloutsig_0_26z = celloutsig_0_0z ? { _010_[7], _002_, _010_[5], _000_, _010_[3], celloutsig_0_12z } : { celloutsig_0_6z, _011_[4], _007_, _005_, _006_, _004_ };
  assign celloutsig_0_34z = celloutsig_0_14z ? { in_data[45:34], celloutsig_0_0z, celloutsig_0_31z } : { celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_13z };
  assign celloutsig_0_35z = celloutsig_0_33z ? { in_data[22], celloutsig_0_26z, celloutsig_0_14z, celloutsig_0_10z } : { celloutsig_0_4z[15:12], _011_[4], _007_, _005_, _006_, _004_ };
  assign celloutsig_0_38z = celloutsig_0_32z ? celloutsig_0_34z[3:1] : { celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_22z };
  assign celloutsig_0_39z = celloutsig_0_18z ? in_data[9:3] : { celloutsig_0_2z, _011_[4], _007_, _005_, _006_, _004_, celloutsig_0_28z };
  assign celloutsig_0_41z = celloutsig_0_4z[12] ? { _011_[4], _007_, _005_, _006_, _004_ } : { celloutsig_0_13z[4:1], celloutsig_0_36z };
  assign celloutsig_0_4z = _000_ ? in_data[54:38] : { in_data[39:32], celloutsig_0_0z, _010_[7], _002_, _010_[5], 1'h0, _010_[3:1], _003_ };
  assign celloutsig_0_48z = celloutsig_0_10z ? { celloutsig_0_13z[3], celloutsig_0_22z, celloutsig_0_33z, celloutsig_0_47z, celloutsig_0_16z } : celloutsig_0_4z[6:2];
  assign celloutsig_0_51z = celloutsig_0_37z ? { celloutsig_0_46z, celloutsig_0_7z, _009_, celloutsig_0_38z, celloutsig_0_48z, celloutsig_0_6z, _009_, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_48z, celloutsig_0_35z } : { celloutsig_0_48z[3:1], celloutsig_0_42z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_48z, celloutsig_0_22z, _010_[7], _002_, _010_[5], _000_, _010_[3:1], _003_, celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_49z, celloutsig_0_47z, celloutsig_0_17z };
  assign celloutsig_0_54z = _011_[4] ? { celloutsig_0_39z[5:1], celloutsig_0_17z } : { _009_[4:0], celloutsig_0_20z };
  assign celloutsig_0_61z = celloutsig_0_1z ? { celloutsig_0_37z, celloutsig_0_57z, celloutsig_0_22z } : { celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_65z = celloutsig_0_22z ? { celloutsig_0_51z[19:3], celloutsig_0_49z, celloutsig_0_35z, celloutsig_0_52z } : in_data[55:28];
  assign celloutsig_0_67z = celloutsig_0_20z ? { celloutsig_0_4z[4:2], celloutsig_0_49z, celloutsig_0_15z, celloutsig_0_16z } : { celloutsig_0_39z[1], celloutsig_0_37z, celloutsig_0_8z, celloutsig_0_55z, celloutsig_0_1z, celloutsig_0_59z };
  assign celloutsig_0_68z = celloutsig_0_23z ? { celloutsig_0_41z, celloutsig_0_61z } : { celloutsig_0_34z[12:7], celloutsig_0_66z, celloutsig_0_17z };
  assign celloutsig_0_77z = celloutsig_0_67z[5] ? { celloutsig_0_26z[1], celloutsig_0_22z, celloutsig_0_46z } : { celloutsig_0_53z, celloutsig_0_50z, celloutsig_0_33z };
  assign celloutsig_1_0z = in_data[111] ? in_data[108:104] : in_data[183:179];
  assign celloutsig_1_3z = in_data[161] ? { in_data[165:162], 1'h1, in_data[160:157], celloutsig_1_2z, celloutsig_1_1z } : in_data[172:162];
  assign celloutsig_1_6z[1:0] = celloutsig_1_5z ? { celloutsig_1_2z, 1'h1 } : celloutsig_1_3z[8:7];
  assign celloutsig_1_10z = celloutsig_1_7z ? { in_data[165:163], celloutsig_1_9z } : _013_[26:23];
  assign celloutsig_1_14z = celloutsig_1_10z[1] ? celloutsig_1_3z[6:3] : { celloutsig_1_10z[2], 1'h0, celloutsig_1_10z[0], celloutsig_1_9z };
  assign celloutsig_1_17z = celloutsig_1_3z[1] ? { celloutsig_1_13z, celloutsig_1_3z[9], celloutsig_1_6z[1:0], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_14z } : { celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_3z[9], celloutsig_1_6z[1:0], celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_0_13z = celloutsig_0_1z ? { in_data[9:0], celloutsig_0_0z, celloutsig_0_11z } : in_data[94:83];
  assign celloutsig_0_25z = ^ { celloutsig_0_1z, _010_[7], _002_, _010_[5], _000_, _010_[3:1], _003_, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_27z = ^ { celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_22z };
  assign celloutsig_0_31z = ^ { celloutsig_0_2z, _011_[4], _007_, _005_, _006_, _004_, celloutsig_0_18z, celloutsig_0_25z };
  assign celloutsig_0_33z = ^ { celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_19z };
  assign celloutsig_0_36z = ^ { celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_27z };
  assign celloutsig_0_46z = ^ { celloutsig_0_17z, _011_[4], _007_, _005_, _006_, _004_, celloutsig_0_24z };
  assign celloutsig_0_47z = ^ { celloutsig_0_4z[14:11], celloutsig_0_9z };
  assign celloutsig_0_49z = ^ { celloutsig_0_34z[7:4], celloutsig_0_21z, celloutsig_0_16z };
  assign celloutsig_0_50z = ^ { _010_[3:1], celloutsig_0_15z };
  assign celloutsig_0_52z = ^ { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_42z };
  assign celloutsig_0_56z = ^ { celloutsig_0_48z[2], celloutsig_0_1z, celloutsig_0_50z };
  assign celloutsig_0_57z = ^ { _009_[5:2], celloutsig_0_21z };
  assign celloutsig_0_59z = ^ { _008_[7:5], _001_, _008_[3:0], celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_32z, celloutsig_0_45z, celloutsig_0_16z };
  assign celloutsig_0_63z = ^ { celloutsig_0_51z[12:7], celloutsig_0_31z };
  assign celloutsig_0_66z = ^ { celloutsig_0_13z[11:9], celloutsig_0_21z };
  assign celloutsig_0_6z = ^ in_data[93:78];
  assign celloutsig_0_87z = ^ { celloutsig_0_65z[14:3], celloutsig_0_72z, celloutsig_0_62z, celloutsig_0_66z, celloutsig_0_50z };
  assign celloutsig_0_99z = ^ { _012_[5:4], celloutsig_0_72z, celloutsig_0_86z };
  assign celloutsig_1_5z = ^ { in_data[124:111], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_7z = ^ { in_data[185:180], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_8z = ^ { in_data[107:103], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_9z = ^ _013_[29:19];
  assign celloutsig_1_12z = ^ { celloutsig_1_10z[0], celloutsig_1_10z };
  assign celloutsig_1_13z = ^ { celloutsig_1_3z[9], celloutsig_1_6z[1:0] };
  assign celloutsig_1_19z = ^ celloutsig_1_17z[7:2];
  assign celloutsig_0_11z = ^ in_data[88:84];
  assign celloutsig_0_12z = ^ { _003_, celloutsig_0_0z, celloutsig_0_0z, _010_[7], _002_, _010_[5], _000_, _010_[3:1], _003_ };
  assign celloutsig_0_1z = ^ in_data[47:43];
  assign celloutsig_0_19z = ^ { in_data[81:80], celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_22z = ^ { in_data[81:69], celloutsig_0_17z, _011_[4], _007_, _005_, _006_, _004_, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_8z };
  assign _008_[4] = _001_;
  assign { _010_[6], _010_[4], _010_[0] } = { _002_, _000_, _003_ };
  assign _011_[3:0] = { _007_, _005_, _006_, _004_ };
  assign celloutsig_1_6z[2] = celloutsig_1_3z[9];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_98z, celloutsig_0_99z };
endmodule
