<!DOCTYPE html>
<html lang="zh" dir="ltr">
<head><script src="/livereload.js?mindelay=10&amp;v=2&amp;port=1313&amp;path=livereload" data-no-instant defer></script>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="description" content="
  实验2 同步 FIFO 设计
  #


  实验内容
  #

完成同步 FIFO（First-In-First-Out 数据缓存器）的设计，包括 Verilog 代码和测试文件验证。

  1. FIFO 介绍
  #

FIFO 是一种先进先出的数据缓存器，与普通存储器的区别在于：

没有外部读写地址线，操作简单。
只能顺序读写，不能随机访问。


  1.1 FIFO 的应用场景
  #


数据缓冲：

当数据写入速率过快或写入不连续时，FIFO 用于暂存数据，使后续处理流程平滑。


时钟域隔离（主要是异步 FIFO）：

用于跨时钟域数据传输，避免设计和约束复杂度。
例如：AD 端与 PCI 总线之间数据传输。AD 采样速率为 16 位 100KSPS（1.6Mbps），而 PCI 总线速度为 33MHz，32 位宽。


不同数据宽度的接口适配：

例如：单片机（8 位）与 DSP（16 位）之间的数据传输。




  1.2 同步 FIFO
  #

同步 FIFO 是指读时钟和写时钟为同一个时钟源。在时钟沿到来时，可同时进行读写操作。

  同步 FIFO 结构
  #

同步 FIFO 的核心是双口 RAM和读写控制逻辑。
                    &#43;------------------&#43;
      i_w_en -----&gt; |                  |          o_buf_full
      i_data -----&gt; |     FIFO 内核    | -------------------&gt;
                    |    (双口 RAM)    |
                    |                  |       o_buf_empty
      i_r_en -----&gt; |                  | -------------------&gt;
                    &#43;------------------&#43;
                          ^     ^
                          |     |
                       写指针   读指针

  1.3 双口 RAM
  #

双口 RAM（Dual-Port RAM）是一种支持两个独立端口的存储器，可以同时进行读操作和写操作。在同步 FIFO 设计中，双口 RAM 主要用于实现高效的数据存储和访问，其主要作用包括：">
<meta name="theme-color" media="(prefers-color-scheme: light)" content="#ffffff">
<meta name="theme-color" media="(prefers-color-scheme: dark)" content="#343a40">
<meta name="color-scheme" content="light dark"><meta property="og:url" content="http://localhost:1313/docs/%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1/vcs%E4%B8%8Everdi/%E5%AE%9E%E9%AA%8C/lab02/">
  <meta property="og:site_name" content="XMU EDA教程">
  <meta property="og:title" content="XMU EDA教程">
  <meta property="og:description" content="实验2 同步 FIFO 设计#实验内容#完成同步 FIFO（First-In-First-Out 数据缓存器）的设计，包括 Verilog 代码和测试文件验证。
1. FIFO 介绍#FIFO 是一种先进先出的数据缓存器，与普通存储器的区别在于：
没有外部读写地址线，操作简单。 只能顺序读写，不能随机访问。 1.1 FIFO 的应用场景#数据缓冲： 当数据写入速率过快或写入不连续时，FIFO 用于暂存数据，使后续处理流程平滑。 时钟域隔离（主要是异步 FIFO）： 用于跨时钟域数据传输，避免设计和约束复杂度。 例如：AD 端与 PCI 总线之间数据传输。AD 采样速率为 16 位 100KSPS（1.6Mbps），而 PCI 总线速度为 33MHz，32 位宽。 不同数据宽度的接口适配： 例如：单片机（8 位）与 DSP（16 位）之间的数据传输。 1.2 同步 FIFO#同步 FIFO 是指读时钟和写时钟为同一个时钟源。在时钟沿到来时，可同时进行读写操作。
同步 FIFO 结构#同步 FIFO 的核心是双口 RAM和读写控制逻辑。
&#43;------------------&#43;i_w_en -----&gt; | | o_buf_fulli_data -----&gt; | FIFO 内核 | -------------------&gt;| (双口 RAM) || | o_buf_emptyi_r_en -----&gt; | | -------------------&gt;&#43;------------------&#43;^ ^| |写指针 读指针 1.3 双口 RAM#双口 RAM（Dual-Port RAM）是一种支持两个独立端口的存储器，可以同时进行读操作和写操作。在同步 FIFO 设计中，双口 RAM 主要用于实现高效的数据存储和访问，其主要作用包括：">
  <meta property="og:locale" content="zh">
  <meta property="og:type" content="website">
<title>Lab02 | XMU EDA教程</title>
<link rel="icon" href="/favicon.png" >
<link rel="manifest" href="/manifest.json">
<link rel="canonical" href="http://localhost:1313/docs/%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1/vcs%E4%B8%8Everdi/%E5%AE%9E%E9%AA%8C/lab02/">
<link rel="stylesheet" href="/book.min.6c8b9d2a1fc95075ed7da46ca81060b39add8fff6741ac51259f768929281e2c.css" integrity="sha256-bIudKh/JUHXtfaRsqBBgs5rdj/9nQaxRJZ92iSkoHiw=" crossorigin="anonymous">
  <script defer src="/fuse.min.js"></script>
  <script defer src="/en.search.min.c6f662b45195e55479e8c3dfddade74f4726ebd079210583925628c2a2a2a913.js" integrity="sha256-xvZitFGV5VR56MPf3a3nT0cm69B5IQWDklYowqKiqRM=" crossorigin="anonymous"></script>
<link rel="alternate" type="application/rss+xml" href="http://localhost:1313/docs/%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1/vcs%E4%B8%8Everdi/%E5%AE%9E%E9%AA%8C/lab02/index.xml" title="XMU EDA教程" />
<!--
Made with Book Theme
https://github.com/alex-shpak/hugo-book
-->
  
</head>
<body dir="ltr">
  <input type="checkbox" class="hidden toggle" id="menu-control" />
  <input type="checkbox" class="hidden toggle" id="toc-control" />
  <main class="container flex">
    <aside class="book-menu">
      <div class="book-menu-content">
        
  <nav>
<h2 class="book-brand">
  <a class="flex align-center" href="/"><span>XMU EDA教程</span>
  </a>
</h2>


<div class="book-search hidden">
  <input type="text" id="book-search-input" placeholder="Search" aria-label="Search" maxlength="64" data-hotkeys="s/" />
  <div class="book-search-spinner hidden"></div>
  <ul id="book-search-results"></ul>
</div>
<script>document.querySelector(".book-search").classList.remove("hidden")</script>















  
  <ul>
    
      
        <li class="book-section-flat" >
          
  
  

  
    <a href="/docs/%E4%BB%8B%E7%BB%8D/" class="">介绍</a>
  

          
  <ul>
    
  </ul>

        </li>
      
    
      
        <li class="book-section-flat" >
          
  
  

  
    <a href="/docs/%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1/" class="">前端设计</a>
  

          
  <ul>
    
      
        <li>
          
  
  

  
    <input type="checkbox" id="section-ff0ad6e9724d030785a4407217b340a0" class="toggle" checked />
    <label for="section-ff0ad6e9724d030785a4407217b340a0" class="flex justify-between">
      <a role="button" class="">Vcs与 Verdi</a>
    </label>
  

          
  <ul>
    
      
        <li>
          
  
  

  
    <a href="/docs/%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1/vcs%E4%B8%8Everdi/%E8%AE%B2%E4%B9%89/" class="">讲义</a>
  

          
  <ul>
    
  </ul>

        </li>
      
    
      
        <li>
          
  
  

  
    <span>实验</span>
  

          
  <ul>
    
      
        <li>
          
  
  

  
    <a href="/docs/%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1/vcs%E4%B8%8Everdi/%E5%AE%9E%E9%AA%8C/lab01/" class="">Lab01</a>
  

          
  <ul>
    
  </ul>

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="/docs/%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1/vcs%E4%B8%8Everdi/%E5%AE%9E%E9%AA%8C/lab02/" class="active">Lab02</a>
  

          
  <ul>
    
  </ul>

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="/docs/%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1/vcs%E4%B8%8Everdi/%E5%AE%9E%E9%AA%8C/lab03/" class="">Lab03</a>
  

          
  <ul>
    
  </ul>

        </li>
      
    
  </ul>

        </li>
      
    
  </ul>

        </li>
      
    
      
        <li>
          
  
  

  
    <input type="checkbox" id="section-e8eb526aad02643db08729d6f431ccb1" class="toggle"  />
    <label for="section-e8eb526aad02643db08729d6f431ccb1" class="flex justify-between">
      <a role="button" class="">Dc综合</a>
    </label>
  

          
  <ul>
    
      
        <li>
          
  
  

  
    <a href="/docs/%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1/dc%E7%BB%BC%E5%90%88/%E8%AE%B2%E4%B9%89/" class="">讲义</a>
  

          
  <ul>
    
  </ul>

        </li>
      
    
      
        <li>
          
  
  

  
    <span>实验</span>
  

          
  <ul>
    
      
        <li>
          
  
  

  
    <a href="/docs/%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1/dc%E7%BB%BC%E5%90%88/%E5%AE%9E%E9%AA%8C/lab01/" class="">Lab01</a>
  

          
  <ul>
    
  </ul>

        </li>
      
    
  </ul>

        </li>
      
    
  </ul>

        </li>
      
    
      
        <li>
          
  
  

  
    <input type="checkbox" id="section-57702c5447efe143a25e8ad1f85d729f" class="toggle"  />
    <label for="section-57702c5447efe143a25e8ad1f85d729f" class="flex justify-between">
      <a role="button" class="">Fm形式验证</a>
    </label>
  

          
  <ul>
    
      
        <li>
          
  
  

  
    <a href="/docs/%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1/fm%E5%BD%A2%E5%BC%8F%E9%AA%8C%E8%AF%81/%E8%AE%B2%E4%B9%89/" class="">讲义</a>
  

          
  <ul>
    
  </ul>

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="/docs/%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1/fm%E5%BD%A2%E5%BC%8F%E9%AA%8C%E8%AF%81/%E5%AE%9E%E9%AA%8C/" class="">实验</a>
  

          
  <ul>
    
  </ul>

        </li>
      
    
  </ul>

        </li>
      
    
      
        <li>
          
  
  

  
    <input type="checkbox" id="section-061d8922e06026b095b9dd44bb5ed364" class="toggle"  />
    <label for="section-061d8922e06026b095b9dd44bb5ed364" class="flex justify-between">
      <a role="button" class="">Pt静态时序分析</a>
    </label>
  

          
  <ul>
    
      
        <li>
          
  
  

  
    <a href="/docs/%E5%89%8D%E7%AB%AF%E8%AE%BE%E8%AE%A1/pt%E9%9D%99%E6%80%81%E6%97%B6%E5%BA%8F%E5%88%86%E6%9E%90/%E8%AE%B2%E4%B9%89/" class="">讲义</a>
  

          
  <ul>
    
  </ul>

        </li>
      
    
  </ul>

        </li>
      
    
  </ul>

        </li>
      
    
      
        <li class="book-section-flat" >
          
  
  

  
    <a href="/docs/%E5%90%8E%E7%AB%AF%E8%AE%BE%E8%AE%A1/" class="">后端设计</a>
  

          
  <ul>
    
      
        <li>
          
  
  

  
    <input type="checkbox" id="section-4385aa749b2f1fd40666f51bf054c854" class="toggle"  />
    <label for="section-4385aa749b2f1fd40666f51bf054c854" class="flex justify-between">
      <a role="button" class="">Innovus</a>
    </label>
  

          
  <ul>
    
  </ul>

        </li>
      
    
      
        <li>
          
  
  

  
    <input type="checkbox" id="section-6507b1174359122fa8e9511b4bf79971" class="toggle"  />
    <label for="section-6507b1174359122fa8e9511b4bf79971" class="flex justify-between">
      <a role="button" class="">Drc与 Lvs</a>
    </label>
  

          
  <ul>
    
  </ul>

        </li>
      
    
      
        <li>
          
  
  

  
    <input type="checkbox" id="section-7a2e00483f353b029b52dc2a85e91d66" class="toggle"  />
    <label for="section-7a2e00483f353b029b52dc2a85e91d66" class="flex justify-between">
      <a role="button" class="">Voltus</a>
    </label>
  

          
  <ul>
    
  </ul>

        </li>
      
    
  </ul>

        </li>
      
    
      
        <li class="book-section-flat" >
          
  
  

  
    <span>Shortcodes</span>
  

          
  <ul>
    
      
        <li>
          
  
  

  
    <a href="/docs/shortcodes/buttons/" class="">Buttons</a>
  

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="/docs/shortcodes/columns/" class="">Columns</a>
  

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="/docs/shortcodes/details/" class="">Details</a>
  

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="/docs/shortcodes/hints/" class="">Hints</a>
  

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="/docs/shortcodes/mermaid/" class="">Mermaid</a>
  

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="/docs/shortcodes/tabs/" class="">Tabs</a>
  

        </li>
      
    
      
        <li>
          
  
  

  
    <a href="/docs/shortcodes/katex/" class="">KaTeX</a>
  

        </li>
      
    
  </ul>

        </li>
      
    
  </ul>










  
<ul>
  
  <li>
    <a href="/posts/"  >
        Blog
      </a>
  </li>
  
</ul>






</nav>




  <script>(function(){var e=document.querySelector("aside .book-menu-content");addEventListener("beforeunload",function(){localStorage.setItem("menu.scrollTop",e.scrollTop)}),e.scrollTop=localStorage.getItem("menu.scrollTop")})()</script>


 
      </div>
    </aside>

    <div class="book-page">
      <header class="book-header">
        
  <div class="flex align-center justify-between">
  <label for="menu-control">
    <img src="/svg/menu.svg" class="book-icon" alt="Menu" />
  </label>

  <h3>Lab02</h3>

  <label for="toc-control">
    
  </label>
</div>


  
 
      </header>

      
      
  <article class="markdown book-article"><h1 id="实验2-同步-fifo-设计">
  实验2 同步 FIFO 设计
  <a class="anchor" href="#%e5%ae%9e%e9%aa%8c2-%e5%90%8c%e6%ad%a5-fifo-%e8%ae%be%e8%ae%a1">#</a>
</h1>
<h2 id="实验内容">
  实验内容
  <a class="anchor" href="#%e5%ae%9e%e9%aa%8c%e5%86%85%e5%ae%b9">#</a>
</h2>
<p>完成同步 FIFO（First-In-First-Out 数据缓存器）的设计，包括 Verilog 代码和测试文件验证。</p>
<h2 id="1-fifo-介绍">
  1. FIFO 介绍
  <a class="anchor" href="#1-fifo-%e4%bb%8b%e7%bb%8d">#</a>
</h2>
<p>FIFO 是一种<strong>先进先出</strong>的数据缓存器，与普通存储器的区别在于：</p>
<ul>
<li>没有外部读写地址线，操作简单。</li>
<li>只能<strong>顺序读写</strong>，不能随机访问。</li>
</ul>
<h3 id="11-fifo-的应用场景">
  1.1 FIFO 的应用场景
  <a class="anchor" href="#11-fifo-%e7%9a%84%e5%ba%94%e7%94%a8%e5%9c%ba%e6%99%af">#</a>
</h3>
<ol>
<li><strong>数据缓冲</strong>：
<ul>
<li>当数据写入速率过快或写入不连续时，FIFO 用于暂存数据，使后续处理流程平滑。</li>
</ul>
</li>
<li><strong>时钟域隔离</strong>（主要是异步 FIFO）：
<ul>
<li>用于跨时钟域数据传输，避免设计和约束复杂度。</li>
<li>例如：AD 端与 PCI 总线之间数据传输。AD 采样速率为 16 位 100KSPS（1.6Mbps），而 PCI 总线速度为 33MHz，32 位宽。</li>
</ul>
</li>
<li><strong>不同数据宽度的接口适配</strong>：
<ul>
<li>例如：单片机（8 位）与 DSP（16 位）之间的数据传输。</li>
</ul>
</li>
</ol>
<h3 id="12-同步-fifo">
  1.2 同步 FIFO
  <a class="anchor" href="#12-%e5%90%8c%e6%ad%a5-fifo">#</a>
</h3>
<p>同步 FIFO 是指<strong>读时钟</strong>和<strong>写时钟</strong>为同一个时钟源。在时钟沿到来时，可同时进行读写操作。</p>
<h4 id="同步-fifo-结构">
  同步 FIFO 结构
  <a class="anchor" href="#%e5%90%8c%e6%ad%a5-fifo-%e7%bb%93%e6%9e%84">#</a>
</h4>
<p>同步 FIFO 的核心是<strong>双口 RAM</strong>和<strong>读写控制逻辑</strong>。</p>
<pre tabindex="0"><code>                    +------------------+
      i_w_en -----&gt; |                  |          o_buf_full
      i_data -----&gt; |     FIFO 内核    | -------------------&gt;
                    |    (双口 RAM)    |
                    |                  |       o_buf_empty
      i_r_en -----&gt; |                  | -------------------&gt;
                    +------------------+
                          ^     ^
                          |     |
                       写指针   读指针
</code></pre><h3 id="13-双口-ram">
  1.3 双口 RAM
  <a class="anchor" href="#13-%e5%8f%8c%e5%8f%a3-ram">#</a>
</h3>
<p>双口 RAM（Dual-Port RAM）是一种支持两个独立端口的存储器，可以同时进行读操作和写操作。在同步 FIFO 设计中，双口 RAM 主要用于实现高效的数据存储和访问，其主要作用包括：</p>
<ul>
<li>同时读写：读和写操作可以在同一个时钟周期内独立进行，互不干扰。写指针控制写入数据，读指针控制读取数据。</li>
<li>避免冲突：双口 RAM 提供了两个独立的地址端口（一个用于写入、一个用于读取），因此能够避免传统单端口 RAM 只能分时读写的问题。
高效的数据缓存：FIFO 中的数据通过写指针依次写入双口 RAM，通过读指针顺序读出，确保数据先进先出（FIFO）的特性。
双端RAM的代码：</li>
</ul>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> ram_dual(RST, CLK_R, CLK_W, RD_EN, WRT_EN, ADDR_R, ADDR_W, DATA_WRT, DATA_RD);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">parameter</span>   DATA_WIDTH <span style="color:#f92672">=</span> <span style="color:#ae81ff">8</span>;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">parameter</span>   RAM_DEEP   <span style="color:#f92672">=</span> <span style="color:#ae81ff">128</span>;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">parameter</span>   ADDR_WIDTH <span style="color:#f92672">=</span> <span style="color:#ae81ff">7</span>;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">input</span>		CLK_R;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">input</span>		CLK_W;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">input</span>		RST;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">input</span>		RD_EN;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">input</span>		WRT_EN;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">input</span>	[ADDR_WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]    ADDR_R;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">input</span>	[ADDR_WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]    ADDR_W;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">input</span>	[DATA_WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]    DATA_WRT;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">output</span>	[DATA_WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]    DATA_RD;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">reg</span>	[DATA_WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]    DATA_RD;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">reg</span>	[DATA_WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]    MEM	[<span style="color:#ae81ff">0</span><span style="color:#f92672">:</span>RAM_DEEP<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span>];
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#75715e">// reg	[ADDR_WIDTH:0]    i;
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">// always @(posedge CLK_W or posedge RST) begin
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">//     if (RST) begin
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">// 	for(i=0; i&lt;RAM_DEEP; i=i+1) begin
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">// 	    MEM[i] &lt;= 0;
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">// 	    // #0.001;
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">// 	    // $display(&#34;iteration is %d&#34;, i);
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">// 	end
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">//     end
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">//     else if (WRT_EN)
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">// 	MEM[ADDR_W] &lt;= DATA_WRT;
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">// end
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">generate</span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">genvar</span> i;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">for</span> (i<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; i<span style="color:#f92672">&lt;</span>RAM_DEEP; i<span style="color:#f92672">=</span>i<span style="color:#f92672">+</span><span style="color:#ae81ff">1</span>)
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">begin</span><span style="color:#f92672">:</span> MEM_GEN
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">always</span> @(<span style="color:#66d9ef">posedge</span> CLK_W <span style="color:#66d9ef">or</span> <span style="color:#66d9ef">posedge</span> RST) <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">if</span> (RST)
</span></span><span style="display:flex;"><span>	    MEM[i] <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (WRT_EN)
</span></span><span style="display:flex;"><span>	    MEM[i] <span style="color:#f92672">&lt;=</span> (ADDR_W <span style="color:#f92672">==</span> i) <span style="color:#f92672">?</span> DATA_WRT <span style="color:#f92672">:</span> MEM[i];
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endgenerate</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">always</span> @(<span style="color:#66d9ef">posedge</span> CLK_R <span style="color:#66d9ef">or</span> <span style="color:#66d9ef">posedge</span> RST) <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">if</span> (RST)
</span></span><span style="display:flex;"><span>	DATA_RD <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (RD_EN)
</span></span><span style="display:flex;"><span>	DATA_RD <span style="color:#f92672">&lt;=</span> MEM[ADDR_R];
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><h3 id="14-fifo-参数与信号定义">
  1.4 FIFO 参数与信号定义
  <a class="anchor" href="#14-fifo-%e5%8f%82%e6%95%b0%e4%b8%8e%e4%bf%a1%e5%8f%b7%e5%ae%9a%e4%b9%89">#</a>
</h3>
<table>
  <thead>
      <tr>
          <th>信号</th>
          <th>说明</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td><strong>clk</strong></td>
          <td>系统时钟</td>
      </tr>
      <tr>
          <td><strong>rstn</strong></td>
          <td>系统复位信号（低电平有效）</td>
      </tr>
      <tr>
          <td><strong>wr_en</strong></td>
          <td>写使能信号，控制数据写入</td>
      </tr>
      <tr>
          <td><strong>wr_data</strong></td>
          <td>写入数据</td>
      </tr>
      <tr>
          <td><strong>fifo_full</strong></td>
          <td>FIFO 满标志位，表示 FIFO 已满</td>
      </tr>
      <tr>
          <td><strong>rd_en</strong></td>
          <td>读使能信号，控制数据读出</td>
      </tr>
      <tr>
          <td><strong>rd_data</strong></td>
          <td>读出数据</td>
      </tr>
      <tr>
          <td><strong>fifo_empty</strong></td>
          <td>FIFO 空标志位，表示 FIFO 为空</td>
      </tr>
      <tr>
          <td><strong>读指针</strong></td>
          <td>指向下一个要读出的地址</td>
      </tr>
      <tr>
          <td><strong>写指针</strong></td>
          <td>指向下一个要写入的地址</td>
      </tr>
  </tbody>
</table>
<h3 id="15-fifo-设计原则">
  1.5 FIFO 设计原则
  <a class="anchor" href="#15-fifo-%e8%ae%be%e8%ae%a1%e5%8e%9f%e5%88%99">#</a>
</h3>
<ol>
<li><strong>写入溢出（Overflow）</strong>：
<ul>
<li>禁止在 FIFO 满时继续写入数据。</li>
</ul>
</li>
<li><strong>读取溢出（Underflow）</strong>：
<ul>
<li>禁止在 FIFO 为空时继续读取数据。</li>
</ul>
</li>
<li><strong>指针管理</strong>：
<ul>
<li>FIFO 初始化时，读指针和写指针均指向地址 0。</li>
<li>每写入一个数据，写指针自动加 1；每读出一个数据，读指针自动加 1。</li>
<li>通过比较读、写指针状态，判断 FIFO 的<strong>空</strong>和<strong>满</strong>状态。</li>
</ul>
</li>
</ol>
<hr>
<h2 id="2-同步-fifo-基本接口定义">
  2. 同步 FIFO 基本接口定义
  <a class="anchor" href="#2-%e5%90%8c%e6%ad%a5-fifo-%e5%9f%ba%e6%9c%ac%e6%8e%a5%e5%8f%a3%e5%ae%9a%e4%b9%89">#</a>
</h2>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> sync_fifo#(<span style="color:#66d9ef">parameter</span> BUF_SIZE<span style="color:#f92672">=</span><span style="color:#960050;background-color:#1e0010">？</span>, BUF_WIDTH<span style="color:#f92672">=</span><span style="color:#960050;background-color:#1e0010">？</span>) (
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">input</span>                      i_clk,       <span style="color:#75715e">// 系统时钟
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">input</span>                      i_rst,       <span style="color:#75715e">// 复位信号
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">input</span>                      i_w_en,      <span style="color:#75715e">// 写使能信号
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">input</span>                      i_r_en,      <span style="color:#75715e">// 读使能信号
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">input</span>      [BUF_WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] i_data,      <span style="color:#75715e">// 写入数据
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">output</span> <span style="color:#66d9ef">reg</span> [BUF_WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] o_data,      <span style="color:#75715e">// 读出数据
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">output</span>                     o_buf_empty, <span style="color:#75715e">// FIFO 空标志位
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">output</span>                     o_buf_full   <span style="color:#75715e">// FIFO 满标志位
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">// 在此添加设计逻辑
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><hr>
<h2 id="3-设计实现要求">
  3. 设计实现要求
  <a class="anchor" href="#3-%e8%ae%be%e8%ae%a1%e5%ae%9e%e7%8e%b0%e8%a6%81%e6%b1%82">#</a>
</h2>
<ol>
<li>完成 <code>sync_fifo</code> 模块的 Verilog 代码设计，宽度为8，深度为8。</li>
<li>确保以下功能：
<ul>
<li>写入数据时，写指针自动更新。</li>
<li>读取数据时，读指针自动更新。</li>
<li>判断 FIFO 的空（<code>o_buf_empty</code>）和满（<code>o_buf_full</code>）状态。</li>
</ul>
</li>
<li>编写<strong>测试文件</strong>（Testbench）验证设计。</li>
<li>最终检查：使用给定的 TB 文件验证设计的正确性。</li>
</ol>
<hr>
<h2 id="4-验证测试">
  4. 验证测试
  <a class="anchor" href="#4-%e9%aa%8c%e8%af%81%e6%b5%8b%e8%af%95">#</a>
</h2>
<p>给出测试文件的基本框架，可以使用以下 TB 文件来验证设计逻辑。</p>
<h3 id="示例-testbench">
  示例 Testbench
  <a class="anchor" href="#%e7%a4%ba%e4%be%8b-testbench">#</a>
</h3>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> tb_sync_fifo;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">reg</span>         clk;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">reg</span>         rst;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">reg</span>         wr_en;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">reg</span>         rd_en;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">reg</span>  [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]  wr_data;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]  rd_data;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span>        fifo_empty;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span>        fifo_full;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">// 实例化同步 FIFO 模块
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    sync_fifo uut (
</span></span><span style="display:flex;"><span>        .i_clk       (clk),
</span></span><span style="display:flex;"><span>        .i_rst       (rst),
</span></span><span style="display:flex;"><span>        .i_w_en      (wr_en),
</span></span><span style="display:flex;"><span>        .i_r_en      (rd_en),
</span></span><span style="display:flex;"><span>        .i_data      (wr_data),
</span></span><span style="display:flex;"><span>        .o_data      (rd_data),
</span></span><span style="display:flex;"><span>        .o_buf_empty (fifo_empty),
</span></span><span style="display:flex;"><span>        .o_buf_full  (fifo_full)
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">// 时钟生成
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">always</span> #<span style="color:#ae81ff">5</span> clk <span style="color:#f92672">=</span> <span style="color:#f92672">~</span>clk;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>        <span style="color:#75715e">// 初始化
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>        clk <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>        rst <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>        wr_en <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>        rd_en <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>        wr_data <span style="color:#f92672">=</span> <span style="color:#ae81ff">8&#39;h00</span>;
</span></span><span style="display:flex;"><span>        
</span></span><span style="display:flex;"><span>        #<span style="color:#ae81ff">10</span> rst <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>; <span style="color:#75715e">// 释放复位
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>
</span></span><span style="display:flex;"><span>        <span style="color:#75715e">// 测试写入操作
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>        <span style="color:#66d9ef">repeat</span> (<span style="color:#ae81ff">10</span>) <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>            @(<span style="color:#66d9ef">posedge</span> clk);
</span></span><span style="display:flex;"><span>            wr_en <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>            wr_data <span style="color:#f92672">=</span> wr_data <span style="color:#f92672">+</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>        wr_en <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>        <span style="color:#75715e">// 测试读取操作
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>        <span style="color:#66d9ef">repeat</span> (<span style="color:#ae81ff">10</span>) <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>            @(<span style="color:#66d9ef">posedge</span> clk);
</span></span><span style="display:flex;"><span>            rd_en <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>        rd_en <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>        #<span style="color:#ae81ff">20</span> $finish;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><hr>
<h2 id="5-任务总结">
  5. 任务总结
  <a class="anchor" href="#5-%e4%bb%bb%e5%8a%a1%e6%80%bb%e7%bb%93">#</a>
</h2>
<ol>
<li>完成同步 FIFO 设计的基本逻辑。</li>
<li>实现了空、满状态的判断。</li>
<li>使用测试文件验证设计是否符合要求。</li>
</ol>
</article>
 
      

      <footer class="book-footer">
        
  <div class="flex flex-wrap justify-between">





</div>



  <script>(function(){function e(e){const t=window.getSelection(),n=document.createRange();n.selectNodeContents(e),t.removeAllRanges(),t.addRange(n)}document.querySelectorAll("pre code").forEach(t=>{t.addEventListener("click",function(){if(window.getSelection().toString())return;e(t.parentElement),navigator.clipboard&&navigator.clipboard.writeText(t.parentElement.textContent)})})})()</script>


 
        
      </footer>

      
  
  <div class="book-comments">

</div>
  
 

      <label for="menu-control" class="hidden book-menu-overlay"></label>
    </div>

    
  </main>

  
</body>
</html>












