// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * IIO Analog Devices, Inc. AD5592R Driver
 *
 * Copyright (C) 2022 Analog Devices, Inc.
 */

#include <linux/bitfield.h>
#include <linux/iio/iio.h>
#include <linux/module.h>
#include <linux/spi/spi.h>
#include <asm/unaligned.h>

#define ADI_AD5592R_REG_READBACK        0x7
#define   ADI_AD5592R_MASK_RB_EN        BIT(6)
#define   ADI_AD5592R_MASK_REG_RB       GENMASK(5, 2)


#define ADI_AD5592R_ADDR_MASK GENMASK(14, 11)
#define ADI_AD5592R_VAL_MASK GENMASK(10, 0)

static struct adi_ad5592r_state {
	struct spi_device *spi;
};
/*
ARM Architecture - Little Endian
Reset Ctrl register
adi_ad5592r_write_ctr(st, 0xF,0x5AC);
0x7DAC
OxAC7D
*/

static int adi_ad5592r_write_ctrl(struct adi_ad5592r_state *st, 
                                u8 reg, 
                                u16 val)
{
	u16 msg = 0;
	__be16 tx;

	//msg |= (u16)(reg << 11) & ADI_AD5592R_ADDR_MASK; //FIELD_PREP
	//msg |= val & ADI_AD5592R_VAL_MASK;
	msg |= FIELD_PREP(ADI_AD5592R_ADDR_MASK, reg);
	msg |= FIELD_PREP(ADI_AD5592R_VAL_MASK, val);

	put_unaligned_be16(msg, &tx);

	return spi_write(st->spi, &msg, sizeof(msg));
}

//define NOP write
static int adi_ad5592r_nop(struct adi_ad5592r_state *st, __be16 *rx)
{
        struct spi_transfer xfer = {
                .tx_buf = 0,
                .rx_buf = rx,
                .len = 2,
        };

        return spi_sync_transfer(st->spi, &xfer, 1); //how many messeges xfer will be transmitted
}
static int adi_ad5592r_read_ctrl(struct adi_ad5592r_state *st, 
                                u8 reg, 
                                u16 *val)
{
        u16 msg;
        __be16 tx;
        __be16 rx;
        int ret;

        msg |= FIELD_PREP(ADI_AD5592R_ADDR_MASK, ADI_AD5592R_REG_READBACK);
        msg |= ADI_AD5592R_MASK_RB_EN;
        msg |= FIELD_PREP(ADI_AD5592R_MASK_REG_RB, reg);

        put_unaligned_be16(msg, &tx);

        ret = spi_write(st->spi, &msg, sizeof(msg));
        if(!ret)
        {
                dev_err(&st->spi->dev, "Fail to read ctrl reg at SPI write");
                return ret;
        }

        ret = adi_ad5592r_nop(st, &rx);

        if(!ret)
        {
                dev_err(&st->spi->dev, "Fail to read ctrl reg at nop");
                return ret;
        }

        *val = get_unaligned_be16(&rx);

        return 0;

}

int ad5592r_read_raw(struct iio_dev *indio_dev,
		     struct iio_chan_spec const *chan, int *val, int *val2,
		     long mask)
{
	switch (mask) {
	case IIO_CHAN_INFO_RAW:
		switch (chan->channel) {
			//in order to read ADC channel 0 we have to write to the ADC sequence register + 2xNOP
			// 0(D15) 0010(seq addr) 0(reserved) 0(rep) 0(temp) 00000001 (channel 0 bit set)
		case 0:
			*val = 0;
			break;
		case 1:
			*val = 1;
			break;
		case 2:
			*val = 2;
			break;
		case 3:
			*val = 3;
			break;
		}
		return IIO_VAL_INT;
	}
	return -EINVAL;
}
int ad5592r_write_raw(struct iio_dev *indio_dev,
		      struct iio_chan_spec const *chan, int val, int val2,
		      long mask)
{
	return 0;
}

static const struct iio_info ad5592r_info = {
	.read_raw = &ad5592r_read_raw,
	.write_raw = &ad5592r_write_raw,
};

static const struct iio_chan_spec ad5592r_channels[] = {
	{
		.type = IIO_VOLTAGE,
		.output = 0,
		.channel = 0,
		.indexed = 1,
		.info_mask_separate =
			BIT(IIO_CHAN_INFO_RAW) | BIT(IIO_CHAN_INFO_ENABLE),
		.info_mask_shared_by_all = BIT(IIO_CHAN_INFO_HARDWAREGAIN),
	},
	{
		.type = IIO_VOLTAGE,
		.output = 0,
		.channel = 1,
		.indexed = 1,
		.info_mask_separate =
			BIT(IIO_CHAN_INFO_RAW) | BIT(IIO_CHAN_INFO_ENABLE),
		.info_mask_shared_by_all = BIT(IIO_CHAN_INFO_HARDWAREGAIN),
	},
	{
		.type = IIO_VOLTAGE,
		.output = 0,
		.channel = 2,
		.indexed = 1,
		.info_mask_separate =
			BIT(IIO_CHAN_INFO_RAW) | BIT(IIO_CHAN_INFO_ENABLE),
		.info_mask_shared_by_all = BIT(IIO_CHAN_INFO_HARDWAREGAIN),
	},
	{
		.type = IIO_VOLTAGE,
		.output = 0,
		.channel = 3,
		.indexed = 1,
		.info_mask_separate =
			BIT(IIO_CHAN_INFO_RAW) | BIT(IIO_CHAN_INFO_ENABLE),
		.info_mask_shared_by_all = BIT(IIO_CHAN_INFO_HARDWAREGAIN),
	},
};

static int ad5592r_probe(struct spi_device *spi)
{
	struct iio_dev *indio_dev;
	struct adi_ad5592r_state *st;

	indio_dev = devm_iio_device_alloc(&spi->dev, sizeof(*st));

	if (!indio_dev)
		return -ENOMEM;

	st = iio_priv(indio_dev);

	indio_dev->name = "iio-ad5592r";
	indio_dev->info = &ad5592r_info;
	indio_dev->channels = ad5592r_channels;
	indio_dev->num_channels = ARRAY_SIZE(ad5592r_channels);

	st->spi = spi;

	dev_info(&spi->dev, "AD5592R Driver Probed!");

	return devm_iio_device_register(&spi->dev, indio_dev);
}

static struct spi_driver ad5592r_spi_driver = {
	.driver = {
		.name = "ad5592r_summer",
	},
	.probe=ad5592r_probe,
};

module_spi_driver(ad5592r_spi_driver);

MODULE_AUTHOR("Cusco Ana-Maria <anamaria_cusco@yahoo.com>");
MODULE_DESCRIPTION("Summer Practice AD5592R ADC Driver");
MODULE_LICENSE("GPL v2");