

================================================================
== Vivado HLS Report for 'PE_borderAB'
================================================================
* Date:           Sat Jan  1 23:23:53 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 1.458 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    41330|    41330| 0.165 ms | 0.165 ms |  41330|  41330|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- COL_ROW_L  |    41328|    41328|         2|          1|          1|  41328|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       91|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      108|    -|
|Register             |        -|      -|       35|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       35|      199|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln101_fu_125_p2               |     +    |      0|  0|  16|          16|           1|
    |add_ln102_fu_181_p2               |     +    |      0|  0|   7|           7|           1|
    |add_ln104_fu_155_p2               |     +    |      0|  0|   3|           2|           1|
    |and_ln102_fu_149_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln101_fu_119_p2              |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln102_fu_131_p2              |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln104_1_fu_175_p2            |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln104_fu_143_p2              |   icmp   |      0|  0|   8|           2|           2|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln104_fu_161_p2                |    or    |      0|  0|   2|           1|           1|
    |i_fu_167_p3                       |  select  |      0|  0|   2|           1|           1|
    |select_ln102_fu_187_p3            |  select  |      0|  0|   7|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln102_fu_137_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  91|          63|          41|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  21|          4|    1|          4|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |ap_phi_mux_i1_0_phi_fu_112_p4  |   9|          2|    2|          4|
    |fifo_a_in_V_V_blk_n            |   9|          2|    1|          2|
    |fifo_b_in_V_V_blk_n            |   9|          2|    1|          2|
    |fifo_cout_V_V_blk_n            |   9|          2|    1|          2|
    |i1_0_reg_108                   |   9|          2|    2|          4|
    |indvar_flatten11_reg_86        |   9|          2|   16|         32|
    |indvar_flatten_reg_97          |   9|          2|    7|         14|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 108|         23|   33|         69|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i1_0_reg_108             |   2|   0|    2|          0|
    |i_reg_204                |   2|   0|    2|          0|
    |icmp_ln101_reg_195       |   1|   0|    1|          0|
    |icmp_ln104_1_reg_209     |   1|   0|    1|          0|
    |indvar_flatten11_reg_86  |  16|   0|   16|          0|
    |indvar_flatten_reg_97    |   7|   0|    7|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  35|   0|   35|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  PE_borderAB  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  PE_borderAB  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  PE_borderAB  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  PE_borderAB  | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |  PE_borderAB  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  PE_borderAB  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  PE_borderAB  | return value |
|fifo_a_in_V_V_dout     |  in |  384|   ap_fifo  | fifo_a_in_V_V |    pointer   |
|fifo_a_in_V_V_empty_n  |  in |    1|   ap_fifo  | fifo_a_in_V_V |    pointer   |
|fifo_a_in_V_V_read     | out |    1|   ap_fifo  | fifo_a_in_V_V |    pointer   |
|fifo_b_in_V_V_dout     |  in |  480|   ap_fifo  | fifo_b_in_V_V |    pointer   |
|fifo_b_in_V_V_empty_n  |  in |    1|   ap_fifo  | fifo_b_in_V_V |    pointer   |
|fifo_b_in_V_V_read     | out |    1|   ap_fifo  | fifo_b_in_V_V |    pointer   |
|fifo_cout_V_V_din      | out |    4|   ap_fifo  | fifo_cout_V_V |    pointer   |
|fifo_cout_V_V_full_n   |  in |    1|   ap_fifo  | fifo_cout_V_V |    pointer   |
|fifo_cout_V_V_write    | out |    1|   ap_fifo  | fifo_cout_V_V |    pointer   |
+-----------------------+-----+-----+------------+---------------+--------------+

