# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Sistema_ROM_M.srcs/sources_1/imports/new/FA.vhd" \
"../../../../Sistema_ROM_M.srcs/sources_1/imports/new/RCA_Nbit.vhd" \
"../../../../Sistema_ROM_M.srcs/sources_1/imports/new/ROM.vhd" \
"../../../../Sistema_ROM_M.srcs/sources_1/new/Sistema_ROM+M.vhd" \
"../../../../Sistema_ROM_M.srcs/sim_1/new/Sistema_ROM_M_tb.vhd" \

# Do not sort compile order
nosort
