//Copyright (C)2014-2021 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-Place file
//GOWIN Version: V1.9.8.01
//Part Number: GW2A-LV55PG484C8/I7
//Device: GW2A-55C
//Created Time: Thu Dec 07 16:28:34 2023

spi_analy_pkt/pkt_queue0/pub_sfifo0/pub_sdpram0/sdpram_inst/sdpb_inst_0 PLACE_BSRAM_R10[8]
spi_analy_pkt/pkt_queue0/pub_sfifo0/pub_sdpram0/sdpram_inst/sdpb_inst_1 PLACE_BSRAM_R10[7]
spi_analy_pkt/pkt_queue0/pub_sfifo0/pub_sdpram0/sdpram_inst/sdpx9b_inst_2 PLACE_BSRAM_R10[6]
lvds_top/lvds_tx_new/fifo_lvds_tx/fifo_inst/Equal.mem_Equal.mem_0_0_s PLACE_BSRAM_R10[16]
lvds_top/lvds_tx_new/fifo_lvds_tx/fifo_inst/Equal.mem_Equal.mem_0_1_s PLACE_BSRAM_R10[17]
lvds_top/lvds_tx_new/fifo_lvds_tx/fifo_inst/Equal.mem_Equal.mem_0_2_s PLACE_BSRAM_R10[18]
lvds_top/lvds_rx_new/cdc_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s PLACE_BSRAM_R10[12]
lvds_top/lvds_rx_new/rx_queue/pub_sfifo0/pub_sdpram0/sdpram_inst/sdpb_inst_0 PLACE_BSRAM_R10[15]
lvds_top/lvds_rx_new/rx_queue/pub_sfifo0/pub_sdpram0/sdpram_inst/sdpb_inst_1 PLACE_BSRAM_R10[14]
lvds_top/lvds_rx_new/rx_queue/pub_sfifo0/pub_sdpram0/sdpram_inst/sdpx9b_inst_2 PLACE_BSRAM_R10[13]
lvds_top/lvds_rx_new/rx_queue_b/pub_sfifo0/pub_sdpram0/sdpram_inst/sdpb_inst_0 PLACE_BSRAM_R10[11]
lvds_top/lvds_rx_new/rx_queue_b/pub_sfifo0/pub_sdpram0/sdpram_inst/sdpb_inst_1 PLACE_BSRAM_R10[9]
lvds_top/lvds_rx_new/rx_queue_b/pub_sfifo0/pub_sdpram0/sdpram_inst/sdpx9b_inst_2 PLACE_BSRAM_R10[10]
data_heartbeat/data_gen_queue/pub_sfifo0/pub_sdpram0/sdpram_inst/sdpb_inst_0 PLACE_BSRAM_R10[4]
data_heartbeat/data_gen_queue/pub_sfifo0/pub_sdpram0/sdpram_inst/sdpb_inst_1 PLACE_BSRAM_R10[2]
data_heartbeat/data_gen_queue/pub_sfifo0/pub_sdpram0/sdpram_inst/sdpx9b_inst_2 PLACE_BSRAM_R10[3]
analysis_tbyte_pkt/pkt_tbyte_queue/pub_sfifo0/pub_sdpram0/sdpram_inst/sdpb_inst_0 PLACE_BSRAM_R36[11]
analysis_tbyte_pkt/pkt_tbyte_queue/pub_sfifo0/pub_sdpram0/sdpram_inst/sdpb_inst_1 PLACE_BSRAM_R36[12]
analysis_tbyte_pkt/pkt_obyte_queue/pub_sfifo0/pub_sdpram0/sdpram_inst/sdpb_inst_0 PLACE_BSRAM_R36[13]
analysis_tbyte_pkt/pkt_obyte_queue/pub_sfifo0/pub_sdpram0/sdpram_inst/sdpb_inst_1 PLACE_BSRAM_R36[14]
u_ad5522/u_fifo_ad5522/fifo_sc_inst/mem_mem_0_0_s PLACE_BSRAM_R36[5]
u_ad7768_0/u_fifo_ad7768_0/fifo_sc_inst/mem_mem_0_0_s PLACE_BSRAM_R45[14]
u_ad7768_0/u_fifo_ad7768_0/fifo_sc_inst/mem_mem_0_1_s PLACE_BSRAM_R36[15]
u_ad7768_0/u_fifo_ad7768_0/fifo_sc_inst/mem_mem_0_2_s PLACE_BSRAM_R45[15]
u_ad7768_0/u_fifo_ad7768_1/fifo_sc_inst/mem_mem_0_0_s PLACE_BSRAM_R36[16]
u_ad7768_0/u_fifo_ad7768_1/fifo_sc_inst/mem_mem_0_1_s PLACE_BSRAM_R36[19]
u_ad7768_0/u_fifo_ad7768_1/fifo_sc_inst/mem_mem_0_2_s PLACE_BSRAM_R36[17]
u_ad7768_0/u_fifo_ad7768_2/fifo_sc_inst/mem_mem_0_0_s PLACE_BSRAM_R36[21]
u_ad7768_0/u_fifo_ad7768_2/fifo_sc_inst/mem_mem_0_1_s PLACE_BSRAM_R36[22]
u_ad7768_0/u_fifo_ad7768_2/fifo_sc_inst/mem_mem_0_2_s PLACE_BSRAM_R45[20]
u_ad7768_0/u_fifo_ad7768_3/fifo_sc_inst/mem_mem_0_0_s PLACE_BSRAM_R45[16]
u_ad7768_0/u_fifo_ad7768_3/fifo_sc_inst/mem_mem_0_1_s PLACE_BSRAM_R36[18]
u_ad7768_0/u_fifo_ad7768_3/fifo_sc_inst/mem_mem_0_2_s PLACE_BSRAM_R45[17]
ad4000_ctrl_0/fifo_logic2empub/fifo_inst/Equal.mem_Equal.mem_0_0_s PLACE_BSRAM_R54[28]
ad4000_ctrl_0/fifo_logic2empub/fifo_inst/Equal.mem_Equal.mem_0_1_s PLACE_BSRAM_R54[29]
ad4000_ctrl_0/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_0_s PLACE_BSRAM_R54[26]
ad4000_ctrl_0/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_1_s PLACE_BSRAM_R54[21]
ad4000_ctrl_0/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_2_s PLACE_BSRAM_R54[22]
ad4000_ctrl_0/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_3_s PLACE_BSRAM_R54[27]
ad4000_ctrl_0/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_4_s PLACE_BSRAM_R54[23]
ad4000_ctrl_0/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_5_s PLACE_BSRAM_R45[23]
ad4000_ctrl_0/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_6_s PLACE_BSRAM_R54[24]
ad4000_ctrl_0/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_7_s PLACE_BSRAM_R54[25]
ad4000_ctrl_0/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_8_s PLACE_BSRAM_R45[19]
ad4000_ctrl_0/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_9_s PLACE_BSRAM_R45[22]
ad4000_ctrl_0/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_10_s PLACE_BSRAM_R75[21]
ad4000_ctrl_0/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_11_s PLACE_BSRAM_R45[21]
ad4000_ctrl_0/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_12_s PLACE_BSRAM_R45[24]
ad4000_ctrl_0/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_13_s PLACE_BSRAM_R75[22]
ad4000_ctrl_1/fifo_logic2empub/fifo_inst/Equal.mem_Equal.mem_0_0_s PLACE_BSRAM_R75[9]
ad4000_ctrl_1/fifo_logic2empub/fifo_inst/Equal.mem_Equal.mem_0_1_s PLACE_BSRAM_R75[10]
ad4000_ctrl_1/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_0_s PLACE_BSRAM_R75[7]
ad4000_ctrl_1/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_1_s PLACE_BSRAM_R54[4]
ad4000_ctrl_1/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_2_s PLACE_BSRAM_R75[2]
ad4000_ctrl_1/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_3_s PLACE_BSRAM_R54[3]
ad4000_ctrl_1/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_4_s PLACE_BSRAM_R75[3]
ad4000_ctrl_1/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_5_s PLACE_BSRAM_R75[5]
ad4000_ctrl_1/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_6_s PLACE_BSRAM_R75[4]
ad4000_ctrl_1/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_7_s PLACE_BSRAM_R54[9]
ad4000_ctrl_1/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_8_s PLACE_BSRAM_R75[6]
ad4000_ctrl_1/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_9_s PLACE_BSRAM_R54[6]
ad4000_ctrl_1/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_10_s PLACE_BSRAM_R54[5]
ad4000_ctrl_1/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_11_s PLACE_BSRAM_R54[8]
ad4000_ctrl_1/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_12_s PLACE_BSRAM_R54[7]
ad4000_ctrl_1/fifo_logic2empua/fifo_inst/Equal.mem_Equal.mem_0_13_s PLACE_BSRAM_R75[8]
u_empu_lvds_inf/u_fifo_top_common/fifo_inst/Equal.mem_Equal.mem_0_0_s PLACE_BSRAM_R10[5]
u_empu_lvds_inf/u_fifo_lvds2empu/fifo_inst/Equal.mem_Equal.mem_0_0_s PLACE_BSRAM_R36[9]
u_empu_lvds_inf/u_fifo_lvds2empu/fifo_inst/Equal.mem_Equal.mem_0_1_s PLACE_BSRAM_R36[8]
u_empu_lvds_inf/u_fifo_lvds2empu/fifo_inst/Equal.mem_Equal.mem_0_2_s PLACE_BSRAM_R36[6]
u_empu_lvds_inf/u_fifo_lvds2empu/fifo_inst/Equal.mem_Equal.mem_0_3_s PLACE_BSRAM_R36[7]
u_SDRAM_arb/u_SDRAM_APB/u_fifo_top_32to16_wr_apb/fifo_inst/Small.mem_Small.mem_0_0_s PLACE_BSRAM_R36[10]
u_SDRAM_arb/u_SDRAM_APB/u_fifo_top_16to32_rd_apb/fifo_inst/Big.mem_Big.mem_0_0_s PLACE_BSRAM_R45[13]
U_SDRAM_controller_top_SIP/sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s PLACE_BSRAM_R36[3]
u_logic_send_1/u_firame_first/sdpb_inst_0 PLACE_BSRAM_R75[18]
u_logic_send_1/u_firame_last/sdpb_inst_0 PLACE_BSRAM_R75[17]
u_logic_send_1/u_clock_change_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s PLACE_BSRAM_R75[14]
u_logic_send_1/u_read_sdram_fifo/fifo_sc_inst/mem_mem_0_0_s PLACE_BSRAM_R75[15]
u_logic_send_1/u_read_sdram_fifo/fifo_sc_inst/mem_mem_0_1_s PLACE_BSRAM_R75[16]
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s PLACE_BSRAM_R54[20]
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s PLACE_BSRAM_R75[19]
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s PLACE_BSRAM_R75[20]
u_logic_send_data_8b_24b/pkt_queue0/pub_sfifo0/pub_sdpram0/sdpram_inst/sdpb_inst_0 PLACE_BSRAM_R10[0]
u_logic_send_data_8b_24b/pkt_queue0/pub_sfifo0/pub_sdpram0/sdpram_inst/sdpb_inst_1 PLACE_BSRAM_R36[1]
u_logic_send_data_8b_24b/pkt_queue0/pub_sfifo0/pub_sdpram0/sdpram_inst/sdpx9b_inst_2 PLACE_BSRAM_R10[1]
