--------------------
Cycle: 1

IF Unit:
	Waiting Instruction:
	Executing Instruction:
Pre-Issue Queue:
	Entry 0: [ADD R1, R0, R0]
	Entry 1: [ADDI R2, R0, #2]
	Entry 2: 
	Entry 3: 
Pre-ALU1 Queue: 
	Entry 0: 
	Entry 1: 
Pre-MEM Queue: 
Post-MEM Queue: 
Pre-ALU2 Queue: 
	Entry 0: 
	Entry 1: 
Post-ALU2 Queue: 
Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	
Data
300:	-1	-2	-3	1	2	4	-4	10	
332:	7	9	1	0	-1	1	-1	0	
--------------------
Cycle: 2

IF Unit:
	Waiting Instruction: [BEQ R1, R2, #28]
	Executing Instruction:
Pre-Issue Queue:
	Entry 0: [ADDI R2, R0, #2]
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre-ALU1 Queue: 
	Entry 0: 
	Entry 1: 
Pre-MEM Queue: 
Post-MEM Queue: 
Pre-ALU2 Queue: 
	Entry 0: [ADD R1, R0, R0]
	Entry 1: 
Post-ALU2 Queue: 
Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	
Data
300:	-1	-2	-3	1	2	4	-4	10	
332:	7	9	1	0	-1	1	-1	0	
--------------------
Cycle: 3

IF Unit:
	Waiting Instruction: [BEQ R1, R2, #28]
	Executing Instruction:
Pre-Issue Queue:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre-ALU1 Queue: 
	Entry 0: 
	Entry 1: 
Pre-MEM Queue: 
Post-MEM Queue: 
Pre-ALU2 Queue: 
	Entry 0: [ADDI R2, R0, #2]
	Entry 1: 
Post-ALU2 Queue: [ADD R1, R0, R0]
Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	
Data
300:	-1	-2	-3	1	2	4	-4	10	
332:	7	9	1	0	-1	1	-1	0	
--------------------
Cycle: 4

IF Unit:
	Waiting Instruction: [BEQ R1, R2, #28]
	Executing Instruction:
Pre-Issue Queue:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre-ALU1 Queue: 
	Entry 0: 
	Entry 1: 
Pre-MEM Queue: 
Post-MEM Queue: 
Pre-ALU2 Queue: 
	Entry 0: 
	Entry 1: 
Post-ALU2 Queue: [ADDI R2, R0, #2]
Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	
Data
300:	-1	-2	-3	1	2	4	-4	10	
332:	7	9	1	0	-1	1	-1	0	
--------------------
Cycle: 5

IF Unit:
	Waiting Instruction: [BEQ R1, R2, #28]
	Executing Instruction:
Pre-Issue Queue:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre-ALU1 Queue: 
	Entry 0: 
	Entry 1: 
Pre-MEM Queue: 
Post-MEM Queue: 
Pre-ALU2 Queue: 
	Entry 0: 
	Entry 1: 
Post-ALU2 Queue: 
Registers
R00:	0	0	2	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	
Data
300:	-1	-2	-3	1	2	4	-4	10	
332:	7	9	1	0	-1	1	-1	0	
--------------------
Cycle: 6

IF Unit:
	Waiting Instruction:
	Executing Instruction: [BEQ R1, R2, #28]
Pre-Issue Queue:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre-ALU1 Queue: 
	Entry 0: 
	Entry 1: 
Pre-MEM Queue: 
Post-MEM Queue: 
Pre-ALU2 Queue: 
	Entry 0: 
	Entry 1: 
Post-ALU2 Queue: 
Registers
R00:	0	0	2	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	
Data
300:	-1	-2	-3	1	2	4	-4	10	
332:	7	9	1	0	-1	1	-1	0	
--------------------
Cycle: 7

IF Unit:
	Waiting Instruction:
	Executing Instruction:
Pre-Issue Queue:
	Entry 0: [SLL R16, R1, #2]
	Entry 1: [LW R3, 300(R16)]
	Entry 2: 
	Entry 3: 
Pre-ALU1 Queue: 
	Entry 0: 
	Entry 1: 
Pre-MEM Queue: 
Post-MEM Queue: 
Pre-ALU2 Queue: 
	Entry 0: 
	Entry 1: 
Post-ALU2 Queue: 
Registers
R00:	0	0	2	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	
Data
300:	-1	-2	-3	1	2	4	-4	10	
332:	7	9	1	0	-1	1	-1	0	
--------------------
Cycle: 8

IF Unit:
	Waiting Instruction:
	Executing Instruction:
Pre-Issue Queue:
	Entry 0: [LW R3, 300(R16)]
	Entry 1: [LW R4, 320(R16)]
	Entry 2: [ADD R5, R3, R4]
	Entry 3: 
Pre-ALU1 Queue: 
	Entry 0: 
	Entry 1: 
Pre-MEM Queue: 
Post-MEM Queue: 
Pre-ALU2 Queue: 
	Entry 0: [SLL R16, R1, #2]
	Entry 1: 
Post-ALU2 Queue: 
Registers
R00:	0	0	2	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	
Data
300:	-1	-2	-3	1	2	4	-4	10	
332:	7	9	1	0	-1	1	-1	0	
--------------------
Cycle: 9

IF Unit:
	Waiting Instruction:
	Executing Instruction:
Pre-Issue Queue:
	Entry 0: [LW R3, 300(R16)]
	Entry 1: [LW R4, 320(R16)]
	Entry 2: [ADD R5, R3, R4]
	Entry 3: [SW R5, 340(R16)]
Pre-ALU1 Queue: 
	Entry 0: 
	Entry 1: 
Pre-MEM Queue: 
Post-MEM Queue: 
Pre-ALU2 Queue: 
	Entry 0: 
	Entry 1: 
Post-ALU2 Queue: [SLL R16, R1, #2]
Registers
R00:	0	0	2