INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sources_1/new/dfilter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dfilter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sources_1/new/mixer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sources_1/new/prescaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prescaler
WARNING: [VRFC 10-3676] redeclaration of ansi port 'prescaler_pulse' is not allowed [C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sources_1/new/prescaler.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'OEA' is not allowed [C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sources_1/new/top.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'OEB' is not allowed [C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sources_1/new/top.v:26]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'c1' is not allowed [C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sources_1/new/top.v:27]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ref_c1' is not allowed [C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sources_1/new/top.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'binarization_out' is not allowed [C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sources_1/new/top.v:29]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'c1_out' is not allowed [C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sources_1/new/top.v:31]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sources_1/new/top.v:32]
INFO: [VRFC 10-2458] undeclared symbol UARTDATA, assumed default net type wire [C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sources_1/new/top.v:35]
INFO: [VRFC 10-2458] undeclared symbol START, assumed default net type wire [C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sources_1/new/top.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
WARNING: [VRFC 10-3248] data object 'ref_c1' is already declared [C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sim_1/new/tb_top.v:29]
WARNING: [VRFC 10-3703] second declaration of 'ref_c1' ignored [C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sim_1/new/tb_top.v:29]
WARNING: [VRFC 10-3248] data object 'c1' is already declared [C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sim_1/new/tb_top.v:30]
WARNING: [VRFC 10-3703] second declaration of 'c1' ignored [C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sim_1/new/tb_top.v:30]
INFO: [VRFC 10-2458] undeclared symbol OEA, assumed default net type wire [C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sim_1/new/tb_top.v:34]
INFO: [VRFC 10-2458] undeclared symbol OEB, assumed default net type wire [C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sim_1/new/tb_top.v:35]
INFO: [VRFC 10-2458] undeclared symbol bina1rization_out, assumed default net type wire [C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sim_1/new/tb_top.v:39]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/mikik/B4_project_mix/B4_project_mix.srcs/sim_1/new/tb_top.v:40]
