Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Jan 23 17:32:09 2022
| Host         : DESKTOP-R9KAKAD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  16          
TIMING-20  Warning   Non-clocked latch              146         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7107)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (259)
5. checking no_input_delay (6)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (7107)
---------------------------
 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[0]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[10]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[11]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[12]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[13]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[14]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[15]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[16]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[17]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[18]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[19]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[1]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[20]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[21]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[22]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[23]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[24]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[25]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[26]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[27]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[28]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[29]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[2]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[30]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[31]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[3]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[4]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[5]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[6]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[7]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[8]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: led1_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[9]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: playerYint_reg[10]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: playerYint_reg[11]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: playerYint_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (259)
--------------------------------------------------
 There are 259 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.266        0.000                      0                  524        0.223        0.000                      0                  524        4.500        0.000                       0                   237  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.266        0.000                      0                  524        0.223        0.000                      0                  524        4.500        0.000                       0                   237  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 2.100ns (31.323%)  route 4.604ns (68.677%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  nexttargetXint_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  nexttargetXint_reg[9]/Q
                         net (fo=8, routed)           1.407     6.949    nexttargetXint_reg_n_0_[9]
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.073 r  nexttargetXint[31]_i_64/O
                         net (fo=1, routed)           0.000     7.073    nexttargetXint[31]_i_64_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.474 r  nexttargetXint_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.474    nexttargetXint_reg[31]_i_52_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  nexttargetXint_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.588    nexttargetXint_reg[31]_i_39_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  nexttargetXint_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.702    nexttargetXint_reg[31]_i_17_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.930 f  nexttargetXint_reg[31]_i_4/CO[2]
                         net (fo=40, routed)          1.446     9.377    nexttargetXint_reg[31]_i_4_n_1
    SLICE_X46Y32         LUT4 (Prop_lut4_I3_O)        0.335     9.712 r  nexttargetXint[31]_i_9/O
                         net (fo=29, routed)          1.751    11.463    nexttargetXint[31]_i_9_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I2_O)        0.328    11.791 r  nexttargetXint[20]_i_1/O
                         net (fo=1, routed)           0.000    11.791    nexttargetXint0_in[20]
    SLICE_X49Y38         FDRE                                         r  nexttargetXint_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  nexttargetXint_reg[20]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X49Y38         FDRE (Setup_fdre_C_D)        0.029    15.057    nexttargetXint_reg[20]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -11.791    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 2.100ns (31.266%)  route 4.617ns (68.734%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  nexttargetXint_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  nexttargetXint_reg[9]/Q
                         net (fo=8, routed)           1.407     6.949    nexttargetXint_reg_n_0_[9]
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.073 r  nexttargetXint[31]_i_64/O
                         net (fo=1, routed)           0.000     7.073    nexttargetXint[31]_i_64_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.474 r  nexttargetXint_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.474    nexttargetXint_reg[31]_i_52_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  nexttargetXint_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.588    nexttargetXint_reg[31]_i_39_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  nexttargetXint_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.702    nexttargetXint_reg[31]_i_17_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.930 f  nexttargetXint_reg[31]_i_4/CO[2]
                         net (fo=40, routed)          1.446     9.377    nexttargetXint_reg[31]_i_4_n_1
    SLICE_X46Y32         LUT4 (Prop_lut4_I3_O)        0.335     9.712 r  nexttargetXint[31]_i_9/O
                         net (fo=29, routed)          1.763    11.475    nexttargetXint[31]_i_9_n_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I2_O)        0.328    11.803 r  nexttargetXint[29]_i_1/O
                         net (fo=1, routed)           0.000    11.803    nexttargetXint0_in[29]
    SLICE_X46Y41         FDRE                                         r  nexttargetXint_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  nexttargetXint_reg[29]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X46Y41         FDRE (Setup_fdre_C_D)        0.081    15.094    nexttargetXint_reg[29]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  3.291    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.602ns  (logic 2.100ns (31.807%)  route 4.502ns (68.193%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  nexttargetXint_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  nexttargetXint_reg[9]/Q
                         net (fo=8, routed)           1.407     6.949    nexttargetXint_reg_n_0_[9]
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.073 r  nexttargetXint[31]_i_64/O
                         net (fo=1, routed)           0.000     7.073    nexttargetXint[31]_i_64_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.474 r  nexttargetXint_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.474    nexttargetXint_reg[31]_i_52_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  nexttargetXint_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.588    nexttargetXint_reg[31]_i_39_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  nexttargetXint_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.702    nexttargetXint_reg[31]_i_17_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.930 f  nexttargetXint_reg[31]_i_4/CO[2]
                         net (fo=40, routed)          1.446     9.377    nexttargetXint_reg[31]_i_4_n_1
    SLICE_X46Y32         LUT4 (Prop_lut4_I3_O)        0.335     9.712 r  nexttargetXint[31]_i_9/O
                         net (fo=29, routed)          1.649    11.361    nexttargetXint[31]_i_9_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.328    11.689 r  nexttargetXint[25]_i_1/O
                         net (fo=1, routed)           0.000    11.689    nexttargetXint0_in[25]
    SLICE_X43Y40         FDRE                                         r  nexttargetXint_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  nexttargetXint_reg[25]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)        0.029    15.040    nexttargetXint_reg[25]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 2.100ns (31.812%)  route 4.501ns (68.188%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  nexttargetXint_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  nexttargetXint_reg[9]/Q
                         net (fo=8, routed)           1.407     6.949    nexttargetXint_reg_n_0_[9]
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.073 r  nexttargetXint[31]_i_64/O
                         net (fo=1, routed)           0.000     7.073    nexttargetXint[31]_i_64_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.474 r  nexttargetXint_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.474    nexttargetXint_reg[31]_i_52_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  nexttargetXint_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.588    nexttargetXint_reg[31]_i_39_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  nexttargetXint_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.702    nexttargetXint_reg[31]_i_17_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.930 f  nexttargetXint_reg[31]_i_4/CO[2]
                         net (fo=40, routed)          1.446     9.377    nexttargetXint_reg[31]_i_4_n_1
    SLICE_X46Y32         LUT4 (Prop_lut4_I3_O)        0.335     9.712 r  nexttargetXint[31]_i_9/O
                         net (fo=29, routed)          1.648    11.360    nexttargetXint[31]_i_9_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.328    11.688 r  nexttargetXint[28]_i_1/O
                         net (fo=1, routed)           0.000    11.688    nexttargetXint0_in[28]
    SLICE_X43Y40         FDRE                                         r  nexttargetXint_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  nexttargetXint_reg[28]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)        0.031    15.042    nexttargetXint_reg[28]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 2.100ns (32.141%)  route 4.434ns (67.860%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  nexttargetXint_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  nexttargetXint_reg[9]/Q
                         net (fo=8, routed)           1.407     6.949    nexttargetXint_reg_n_0_[9]
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.073 r  nexttargetXint[31]_i_64/O
                         net (fo=1, routed)           0.000     7.073    nexttargetXint[31]_i_64_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.474 r  nexttargetXint_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.474    nexttargetXint_reg[31]_i_52_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  nexttargetXint_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.588    nexttargetXint_reg[31]_i_39_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  nexttargetXint_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.702    nexttargetXint_reg[31]_i_17_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.930 f  nexttargetXint_reg[31]_i_4/CO[2]
                         net (fo=40, routed)          1.446     9.377    nexttargetXint_reg[31]_i_4_n_1
    SLICE_X46Y32         LUT4 (Prop_lut4_I3_O)        0.335     9.712 r  nexttargetXint[31]_i_9/O
                         net (fo=29, routed)          1.580    11.292    nexttargetXint[31]_i_9_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I2_O)        0.328    11.620 r  nexttargetXint[26]_i_1/O
                         net (fo=1, routed)           0.000    11.620    nexttargetXint0_in[26]
    SLICE_X45Y40         FDRE                                         r  nexttargetXint_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  nexttargetXint_reg[26]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)        0.029    15.041    nexttargetXint_reg[26]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -11.620    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 2.100ns (32.150%)  route 4.432ns (67.850%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  nexttargetXint_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  nexttargetXint_reg[9]/Q
                         net (fo=8, routed)           1.407     6.949    nexttargetXint_reg_n_0_[9]
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.073 r  nexttargetXint[31]_i_64/O
                         net (fo=1, routed)           0.000     7.073    nexttargetXint[31]_i_64_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.474 r  nexttargetXint_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.474    nexttargetXint_reg[31]_i_52_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  nexttargetXint_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.588    nexttargetXint_reg[31]_i_39_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  nexttargetXint_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.702    nexttargetXint_reg[31]_i_17_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.930 f  nexttargetXint_reg[31]_i_4/CO[2]
                         net (fo=40, routed)          1.446     9.377    nexttargetXint_reg[31]_i_4_n_1
    SLICE_X46Y32         LUT4 (Prop_lut4_I3_O)        0.335     9.712 r  nexttargetXint[31]_i_9/O
                         net (fo=29, routed)          1.578    11.290    nexttargetXint[31]_i_9_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I2_O)        0.328    11.618 r  nexttargetXint[30]_i_1/O
                         net (fo=1, routed)           0.000    11.618    nexttargetXint0_in[30]
    SLICE_X45Y40         FDRE                                         r  nexttargetXint_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  nexttargetXint_reg[30]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)        0.031    15.043    nexttargetXint_reg[30]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -11.618    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.488ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 2.100ns (32.230%)  route 4.416ns (67.770%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  nexttargetXint_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  nexttargetXint_reg[9]/Q
                         net (fo=8, routed)           1.407     6.949    nexttargetXint_reg_n_0_[9]
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.073 r  nexttargetXint[31]_i_64/O
                         net (fo=1, routed)           0.000     7.073    nexttargetXint[31]_i_64_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.474 r  nexttargetXint_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.474    nexttargetXint_reg[31]_i_52_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  nexttargetXint_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.588    nexttargetXint_reg[31]_i_39_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  nexttargetXint_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.702    nexttargetXint_reg[31]_i_17_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.930 f  nexttargetXint_reg[31]_i_4/CO[2]
                         net (fo=40, routed)          1.446     9.377    nexttargetXint_reg[31]_i_4_n_1
    SLICE_X46Y32         LUT4 (Prop_lut4_I3_O)        0.335     9.712 r  nexttargetXint[31]_i_9/O
                         net (fo=29, routed)          1.562    11.274    nexttargetXint[31]_i_9_n_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I2_O)        0.328    11.602 r  nexttargetXint[24]_i_1/O
                         net (fo=1, routed)           0.000    11.602    nexttargetXint0_in[24]
    SLICE_X46Y41         FDRE                                         r  nexttargetXint_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  nexttargetXint_reg[24]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X46Y41         FDRE (Setup_fdre_C_D)        0.077    15.090    nexttargetXint_reg[24]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -11.602    
  -------------------------------------------------------------------
                         slack                                  3.488    

Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 2.100ns (33.306%)  route 4.205ns (66.694%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  nexttargetXint_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  nexttargetXint_reg[9]/Q
                         net (fo=8, routed)           1.407     6.949    nexttargetXint_reg_n_0_[9]
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.073 r  nexttargetXint[31]_i_64/O
                         net (fo=1, routed)           0.000     7.073    nexttargetXint[31]_i_64_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.474 r  nexttargetXint_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.474    nexttargetXint_reg[31]_i_52_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  nexttargetXint_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.588    nexttargetXint_reg[31]_i_39_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  nexttargetXint_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.702    nexttargetXint_reg[31]_i_17_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.930 f  nexttargetXint_reg[31]_i_4/CO[2]
                         net (fo=40, routed)          1.446     9.377    nexttargetXint_reg[31]_i_4_n_1
    SLICE_X46Y32         LUT4 (Prop_lut4_I3_O)        0.335     9.712 r  nexttargetXint[31]_i_9/O
                         net (fo=29, routed)          1.352    11.063    nexttargetXint[31]_i_9_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.328    11.391 r  nexttargetXint[14]_i_1/O
                         net (fo=1, routed)           0.000    11.391    nexttargetXint0_in[14]
    SLICE_X48Y37         FDRE                                         r  nexttargetXint_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  nexttargetXint_reg[14]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X48Y37         FDRE (Setup_fdre_C_D)        0.029    15.056    nexttargetXint_reg[14]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -11.391    
  -------------------------------------------------------------------
                         slack                                  3.664    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 2.100ns (33.325%)  route 4.202ns (66.675%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  nexttargetXint_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  nexttargetXint_reg[9]/Q
                         net (fo=8, routed)           1.407     6.949    nexttargetXint_reg_n_0_[9]
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.073 r  nexttargetXint[31]_i_64/O
                         net (fo=1, routed)           0.000     7.073    nexttargetXint[31]_i_64_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.474 r  nexttargetXint_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.474    nexttargetXint_reg[31]_i_52_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  nexttargetXint_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.588    nexttargetXint_reg[31]_i_39_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  nexttargetXint_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.702    nexttargetXint_reg[31]_i_17_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.930 f  nexttargetXint_reg[31]_i_4/CO[2]
                         net (fo=40, routed)          1.446     9.377    nexttargetXint_reg[31]_i_4_n_1
    SLICE_X46Y32         LUT4 (Prop_lut4_I3_O)        0.335     9.712 r  nexttargetXint[31]_i_9/O
                         net (fo=29, routed)          1.348    11.060    nexttargetXint[31]_i_9_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.328    11.388 r  nexttargetXint[15]_i_1/O
                         net (fo=1, routed)           0.000    11.388    nexttargetXint0_in[15]
    SLICE_X48Y36         FDRE                                         r  nexttargetXint_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  nexttargetXint_reg[15]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X48Y36         FDRE (Setup_fdre_C_D)        0.031    15.057    nexttargetXint_reg[15]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -11.388    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 2.100ns (34.000%)  route 4.077ns (66.000%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  nexttargetXint_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  nexttargetXint_reg[9]/Q
                         net (fo=8, routed)           1.407     6.949    nexttargetXint_reg_n_0_[9]
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.073 r  nexttargetXint[31]_i_64/O
                         net (fo=1, routed)           0.000     7.073    nexttargetXint[31]_i_64_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.474 r  nexttargetXint_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.474    nexttargetXint_reg[31]_i_52_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  nexttargetXint_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.588    nexttargetXint_reg[31]_i_39_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  nexttargetXint_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.702    nexttargetXint_reg[31]_i_17_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.930 f  nexttargetXint_reg[31]_i_4/CO[2]
                         net (fo=40, routed)          1.446     9.377    nexttargetXint_reg[31]_i_4_n_1
    SLICE_X46Y32         LUT4 (Prop_lut4_I3_O)        0.335     9.712 r  nexttargetXint[31]_i_9/O
                         net (fo=29, routed)          1.223    10.935    nexttargetXint[31]_i_9_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.328    11.263 r  nexttargetXint[5]_i_1/O
                         net (fo=1, routed)           0.000    11.263    nexttargetXint0_in[5]
    SLICE_X41Y35         FDRE                                         r  nexttargetXint_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  nexttargetXint_reg[5]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X41Y35         FDRE (Setup_fdre_C_D)        0.029    15.037    nexttargetXint_reg[5]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -11.263    
  -------------------------------------------------------------------
                         slack                                  3.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.018%)  route 0.181ns (48.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  counter_reg[4]/Q
                         net (fo=6, routed)           0.181     1.768    counter_reg[4]
    SLICE_X30Y41         LUT5 (Prop_lut5_I2_O)        0.048     1.816 r  counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.816    plusOp[7]
    SLICE_X30Y41         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.131     1.592    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.618%)  route 0.181ns (49.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  counter_reg[4]/Q
                         net (fo=6, routed)           0.181     1.768    counter_reg[4]
    SLICE_X30Y41         LUT4 (Prop_lut4_I1_O)        0.045     1.813 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.813    plusOp[6]
    SLICE_X30Y41         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.120     1.581    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  counter_reg[5]/Q
                         net (fo=5, routed)           0.149     1.758    counter_reg[5]
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.803    plusOp[5]
    SLICE_X30Y42         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.121     1.566    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 playerYint_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerYint_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  playerYint_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  playerYint_reg[3]/Q
                         net (fo=7, routed)           0.082     1.661    playerYint_reg_n_0_[3]
    SLICE_X32Y30         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.788 r  playerYint_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.788    playerYint_reg[4]_i_1_n_4
    SLICE_X32Y30         FDRE                                         r  playerYint_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  playerYint_reg[4]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    playerYint_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 playerYint_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerYint_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  playerYint_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  playerYint_reg[7]/Q
                         net (fo=7, routed)           0.082     1.662    playerYint_reg_n_0_[7]
    SLICE_X32Y31         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.789 r  playerYint_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.789    playerYint_reg[8]_i_1_n_4
    SLICE_X32Y31         FDRE                                         r  playerYint_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  playerYint_reg[8]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.105     1.544    playerYint_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 playerYint_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerYint_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  playerYint_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  playerYint_reg[11]/Q
                         net (fo=7, routed)           0.082     1.663    playerYint_reg_n_0_[11]
    SLICE_X32Y32         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.790 r  playerYint_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.790    playerYint_reg[12]_i_1_n_4
    SLICE_X32Y32         FDRE                                         r  playerYint_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  playerYint_reg[12]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    playerYint_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 debounceUp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerYint_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (31.001%)  route 0.414ns (68.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  debounceUp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  debounceUp_reg/Q
                         net (fo=5, routed)           0.414     1.994    debounceUp
    SLICE_X33Y30         LUT6 (Prop_lut6_I4_O)        0.045     2.039 r  playerYint[0]_i_1/O
                         net (fo=1, routed)           0.000     2.039    playerYint[0]_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  playerYint_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  playerYint_reg[0]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.091     1.791    playerYint_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 playerYint_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerYint_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  playerYint_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  playerYint_reg[9]/Q
                         net (fo=7, routed)           0.089     1.670    playerYint_reg_n_0_[9]
    SLICE_X32Y32         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.794 r  playerYint_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.794    playerYint_reg[12]_i_1_n_6
    SLICE_X32Y32         FDRE                                         r  playerYint_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  playerYint_reg[10]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    playerYint_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 playerYint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerYint_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  playerYint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  playerYint_reg[5]/Q
                         net (fo=7, routed)           0.089     1.669    playerYint_reg_n_0_[5]
    SLICE_X32Y31         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.793 r  playerYint_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.793    playerYint_reg[8]_i_1_n_6
    SLICE_X32Y31         FDRE                                         r  playerYint_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  playerYint_reg[6]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.105     1.544    playerYint_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mytimer/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mytimer/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.585     1.468    mytimer/CLK
    SLICE_X63Y21         FDCE                                         r  mytimer/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  mytimer/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.717    mytimer/refresh_counter_reg_n_0_[11]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  mytimer/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    mytimer/refresh_counter_reg[8]_i_1_n_4
    SLICE_X63Y21         FDCE                                         r  mytimer/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.854     1.981    mytimer/CLK
    SLICE_X63Y21         FDCE                                         r  mytimer/refresh_counter_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.105     1.573    mytimer/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y42   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y42   counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y42   counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y42   counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y42   counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y42   counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y41   counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y41   counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y34   debounceDwn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y42   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y42   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y42   counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y42   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y42   counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y42   counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y42   counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y42   counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42   counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42   counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y42   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y42   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y42   counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y42   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y42   counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y42   counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y42   counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y42   counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42   counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42   counter_reg[4]/C



