// Seed: 2742415725
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  inout id_7;
  input id_6;
  inout id_5;
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  logic id_8;
  type_16(
      1, id_7, id_5[1<<1]
  );
  logic id_9;
  logic id_10 = 1;
  assign id_4 = 1 ? id_10 : id_7;
  logic id_11 = 1 ? id_9 : id_6[1];
  logic id_12;
  logic id_13;
  logic id_14;
endmodule
