$date
	Thu Dec  2 01:00:30 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mips_cpu_bus_tb $end
$var wire 32 ! ram_0 [31:0] $end
$var wire 32 " ram_12 [31:0] $end
$var wire 32 # ram_16 [31:0] $end
$var wire 32 $ ram_4 [31:0] $end
$var wire 32 % ram_8 [31:0] $end
$var wire 32 & writedata [31:0] $end
$var wire 1 ' write $end
$var wire 10 ( shift_tmp [9:0] $end
$var wire 32 ) register_v0 [31:0] $end
$var wire 1 * read $end
$var wire 8 + ram_wordaddr [7:0] $end
$var wire 4 , byteenable [3:0] $end
$var wire 32 - address [31:0] $end
$var wire 1 . active $end
$var reg 1 / clk $end
$var reg 32 0 ram_write_data [31:0] $end
$var reg 32 1 readdata [31:0] $end
$var reg 1 2 reset $end
$var reg 1 3 waitrequest $end
$scope module dut $end
$var wire 1 / clk $end
$var wire 32 4 readdata [31:0] $end
$var wire 1 2 reset $end
$var wire 1 3 waitrequest $end
$var reg 1 . active $end
$var reg 32 5 address [31:0] $end
$var reg 4 6 byteenable [3:0] $end
$var reg 1 * read $end
$var reg 32 7 register_v0 [31:0] $end
$var reg 1 ' write $end
$var reg 32 8 writedata [31:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 9 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111 9
bx 8
bx 7
bx 6
bx 5
bx 4
x3
02
bx 1
bx 0
0/
x.
bx -
bx ,
bx +
x*
bx )
b0xxxxxxxx (
x'
bx &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#2
03
1/
#4
12
0/
#6
13
1/
#8
02
0/
#10
1/
#12
0/
#14
1/
#16
0/
#18
1/
#20
0/
#22
1/
#24
0/
#26
1/
#28
0/
#30
b1 +
b1 (
b10101010101110110000000000000000 0
b1100 ,
b1100 6
b10101010101110111100110011011101 &
b10101010101110111100110011011101 8
b100 -
b100 5
1'
0*
03
1/
#32
0/
#34
b10101010101110110000000000000000 $
13
1/
#36
0/
#38
1/
#40
0/
#42
b10101010101110111100110011011101 0
b11 ,
b11 6
b11111111111111111100110011011101 &
b11111111111111111100110011011101 8
03
1/
#44
0/
#46
b10101010101110111100110011011101 $
13
1/
#48
0/
#50
1/
#52
0/
#54
b11111111111111111100110011011101 0
b1111 ,
b1111 6
0'
1*
03
1/
#56
0/
#58
b10101010101110111100110011011101 1
b10101010101110111100110011011101 4
13
1/
#60
0/
#62
b0 +
b0 (
b1100110000000000 0
b10 ,
b10 6
b0 -
b0 5
1'
0*
03
1/
#64
0/
#66
b1100110000000000 !
13
1/
#68
0/
#70
03
1/
#72
0/
#74
13
1/
#76
0/
#78
1/
#80
0/
#82
03
1/
#84
0/
#86
13
1/
#88
0/
#90
03
1/
#92
0/
#94
1/
#96
0/
#98
1/
#100
0/
#102
1/
