// Seed: 1476001618
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout supply0 id_1;
  wor id_3 = 1'h0 - 1;
  assign id_1 = id_2 ^ 1'b0 == id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd60,
    parameter id_3 = 32'd42
) (
    _id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  output wire id_2;
  input wire _id_1;
  logic [-1 : id_3] id_4;
  logic [-1 : id_1] \id_5 ;
  uwire id_6, id_7 = 1;
  wire id_8;
  assign id_6 = !id_8 && id_6;
  module_0 modCall_1 (
      id_4,
      \id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
