INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:00:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 buffer16/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Destination:            buffer6/outs_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.700ns  (clk rise@11.700ns - clk rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 1.013ns (16.366%)  route 5.177ns (83.634%))
  Logic Levels:           11  (CARRY4=1 LUT3=4 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.183 - 11.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=853, unset)          0.508     0.508    buffer16/control/clk
    SLICE_X73Y123        FDRE                                         r  buffer16/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y123        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer16/control/fullReg_reg/Q
                         net (fo=55, routed)          0.918     1.642    buffer16/control/fullReg_reg_0
    SLICE_X76Y125        LUT3 (Prop_lut3_I1_O)        0.043     1.685 r  buffer16/control/r_loadAddr[3]_INST_0_i_1/O
                         net (fo=8, routed)           0.248     1.933    buffer16/control/dataReg_reg[5][3]
    SLICE_X76Y125        LUT6 (Prop_lut6_I5_O)        0.127     2.060 r  buffer16/control/result0_carry_i_8/O
                         net (fo=2, routed)           0.232     2.292    buffer16/control/result0_carry_i_8_n_0
    SLICE_X74Y125        LUT6 (Prop_lut6_I3_O)        0.043     2.335 r  buffer16/control/result0_carry_i_1__0/O
                         net (fo=1, routed)           0.347     2.682    cmpi1/DI[2]
    SLICE_X75Y125        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     2.873 r  cmpi1/result0_carry/CO[3]
                         net (fo=21, routed)          0.882     3.755    init0/control/CO[0]
    SLICE_X66Y126        LUT3 (Prop_lut3_I2_O)        0.043     3.798 r  init0/control/fullReg_i_2__9/O
                         net (fo=4, routed)           0.305     4.103    init0/control/fullReg_i_2__9_n_0
    SLICE_X65Y126        LUT6 (Prop_lut6_I5_O)        0.128     4.231 r  init0/control/Empty_i_2__0/O
                         net (fo=4, routed)           0.274     4.505    fork16/control/generateBlocks[1].regblock/transmitValue_reg_3
    SLICE_X66Y127        LUT3 (Prop_lut3_I2_O)        0.043     4.548 f  fork16/control/generateBlocks[1].regblock/transmitValue_i_2__15/O
                         net (fo=4, routed)           0.334     4.882    fork15/control/generateBlocks[1].regblock/transmitValue_reg_11
    SLICE_X68Y127        LUT6 (Prop_lut6_I1_O)        0.043     4.925 r  fork15/control/generateBlocks[1].regblock/transmitValue_i_3__8/O
                         net (fo=2, routed)           0.371     5.296    fork11/control/generateBlocks[1].regblock/fullReg_i_5
    SLICE_X72Y124        LUT6 (Prop_lut6_I1_O)        0.043     5.339 f  fork11/control/generateBlocks[1].regblock/transmitValue_i_4/O
                         net (fo=3, routed)           0.431     5.770    fork11/control/generateBlocks[4].regblock/transmitValue_reg_11
    SLICE_X64Y122        LUT6 (Prop_lut6_I3_O)        0.043     5.813 r  fork11/control/generateBlocks[4].regblock/fullReg_i_5/O
                         net (fo=9, routed)           0.530     6.343    fork11/control/generateBlocks[4].regblock/Empty_reg
    SLICE_X62Y118        LUT3 (Prop_lut3_I0_O)        0.050     6.393 r  fork11/control/generateBlocks[4].regblock/outs[5]_i_1/O
                         net (fo=6, routed)           0.305     6.698    buffer6/E[0]
    SLICE_X61Y119        FDRE                                         r  buffer6/outs_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.700    11.700 r  
                                                      0.000    11.700 r  clk (IN)
                         net (fo=853, unset)          0.483    12.183    buffer6/clk
    SLICE_X61Y119        FDRE                                         r  buffer6/outs_reg[5]/C
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.035    12.147    
    SLICE_X61Y119        FDRE (Setup_fdre_C_CE)      -0.278    11.869    buffer6/outs_reg[5]
  -------------------------------------------------------------------
                         required time                         11.869    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  5.171    




