Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Verilog/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d9012462617142fb88dfecb278aa0a92 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <rst_dragger> not found while processing module instance <rst_dragger0> [D:/ACM/System/Arch2018/riscv/sim/INST_EXPAN_sim/FPGA_test/cpu.v:39]
ERROR: [VRFC 10-2063] Module <IF> not found while processing module instance <IF0> [D:/ACM/System/Arch2018/riscv/sim/INST_EXPAN_sim/FPGA_test/cpu.v:55]
ERROR: [VRFC 10-2063] Module <IF_ID> not found while processing module instance <IF_ID0> [D:/ACM/System/Arch2018/riscv/sim/INST_EXPAN_sim/FPGA_test/cpu.v:76]
ERROR: [VRFC 10-2063] Module <ID> not found while processing module instance <ID0> [D:/ACM/System/Arch2018/riscv/sim/INST_EXPAN_sim/FPGA_test/cpu.v:119]
ERROR: [VRFC 10-2063] Module <ID_EX> not found while processing module instance <ID_EX0> [D:/ACM/System/Arch2018/riscv/sim/INST_EXPAN_sim/FPGA_test/cpu.v:172]
ERROR: [VRFC 10-2063] Module <EX> not found while processing module instance <EX0> [D:/ACM/System/Arch2018/riscv/sim/INST_EXPAN_sim/FPGA_test/cpu.v:223]
ERROR: [VRFC 10-2063] Module <EX_MEM> not found while processing module instance <EX_MEM0> [D:/ACM/System/Arch2018/riscv/sim/INST_EXPAN_sim/FPGA_test/cpu.v:258]
ERROR: [VRFC 10-2063] Module <MEM> not found while processing module instance <MEM0> [D:/ACM/System/Arch2018/riscv/sim/INST_EXPAN_sim/FPGA_test/cpu.v:297]
ERROR: [VRFC 10-2063] Module <MEM_WB> not found while processing module instance <MEM_WB0> [D:/ACM/System/Arch2018/riscv/sim/INST_EXPAN_sim/FPGA_test/cpu.v:325]
ERROR: [VRFC 10-2063] Module <REGFILE> not found while processing module instance <REGFILE0> [D:/ACM/System/Arch2018/riscv/sim/INST_EXPAN_sim/FPGA_test/cpu.v:356]
ERROR: [VRFC 10-2063] Module <RAM_ARBITRATOR> not found while processing module instance <RAM_ARBITRATOR0> [D:/ACM/System/Arch2018/riscv/sim/INST_EXPAN_sim/FPGA_test/cpu.v:391]
ERROR: [VRFC 10-2063] Module <STALLER> not found while processing module instance <STALLER0> [D:/ACM/System/Arch2018/riscv/sim/INST_EXPAN_sim/FPGA_test/cpu.v:416]
ERROR: [VRFC 10-2063] Module <hci> not found while processing module instance <hci0> [D:/ACM/System/Arch2018/riscv/src/riscv_top.v:108]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
