I 000051 55 1168          1685721422417 Behavioral
(_unit VHDL(binarycalculator 0 6(behavioral 0 15))
	(_version vef)
	(_time 1685721422418 2023.06.02 19:27:02)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 8e8d8c80d2d98f988edf9cd5d6888d888f88dd888d)
	(_ent
		(_time 1685721422415)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_port(_int add_result 0 0 9(_ent(_out))))
		(_port(_int sub_result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{8~downto~0}~13 0 16(_array -1((_dto i 8 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(2)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1168          1685721424378 Behavioral
(_unit VHDL(binarycalculator 0 6(behavioral 0 15))
	(_version vef)
	(_time 1685721424379 2023.06.02 19:27:04)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 3f3c353a60683e293f6e2d6467393c393e396c393c)
	(_ent
		(_time 1685721422414)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_port(_int add_result 0 0 9(_ent(_out))))
		(_port(_int sub_result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{8~downto~0}~13 0 16(_array -1((_dto i 8 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(2)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1168          1685721425285 Behavioral
(_unit VHDL(binarycalculator 0 6(behavioral 0 15))
	(_version vef)
	(_time 1685721425286 2023.06.02 19:27:05)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code c9ca999cc99ec8dfc998db9291cfcacfc8cf9acfca)
	(_ent
		(_time 1685721422414)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_port(_int add_result 0 0 9(_ent(_out))))
		(_port(_int sub_result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{8~downto~0}~13 0 16(_array -1((_dto i 8 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(2)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1674          1685721506537 TB_ARCHITECTURE
(_unit VHDL(binarycalculator_tb 0 5(tb_architecture 0 8))
	(_version vef)
	(_time 1685721506538 2023.06.02 19:28:26)
	(_source(\../src/TestBench/binarycalculator_TB.vhd\))
	(_parameters tan)
	(_code 2b24202f707c2a3d297f3970732d282d2a2d782d28)
	(_ent
		(_time 1685721506527)
	)
	(_comp
		(BinaryCalculator
			(_object
				(_port(_int a 0 0 12(_ent (_in))))
				(_port(_int b 0 0 13(_ent (_in))))
				(_port(_int add_result 0 0 14(_ent (_out))))
				(_port(_int sub_result 0 0 15(_ent (_out))))
				(_port(_int overflow -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp BinaryCalculator)
		(_port
			((a)(a))
			((b)(b))
			((add_result)(add_result))
			((sub_result)(sub_result))
			((overflow)(overflow))
		)
		(_use(_ent . BinaryCalculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 1 0 21(_arch(_uni))))
		(_sig(_int b 1 0 22(_arch(_uni))))
		(_sig(_int add_result 1 0 24(_arch(_uni))))
		(_sig(_int sub_result 1 0 25(_arch(_uni))))
		(_sig(_int overflow -1 0 26(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027)
		(33686018 33751555)
		(50463234 50463235)
		(1768186945 1852795252 1936020512 1631985780 1684368489)
		(33686018 50463490)
		(1952609619 1952670066 544108393 1953719636 1767982624 6579564)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000049 55 434 0 testbench_for_binarycalculator
(_configuration VHDL (testbench_for_binarycalculator 0 63 (binarycalculator_tb))
	(_version vef)
	(_time 1685721506550 2023.06.02 19:28:26)
	(_source(\../src/TestBench/binarycalculator_TB.vhd\))
	(_parameters tan)
	(_code 3b35363e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BinaryCalculator behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1674          1685721508047 TB_ARCHITECTURE
(_unit VHDL(binarycalculator_tb 0 5(tb_architecture 0 8))
	(_version vef)
	(_time 1685721508048 2023.06.02 19:28:28)
	(_source(\../src/TestBench/binarycalculator_TB.vhd\))
	(_parameters tan)
	(_code 17184310194016011543054c4f1114111611441114)
	(_ent
		(_time 1685721506526)
	)
	(_comp
		(BinaryCalculator
			(_object
				(_port(_int a 0 0 12(_ent (_in))))
				(_port(_int b 0 0 13(_ent (_in))))
				(_port(_int add_result 0 0 14(_ent (_out))))
				(_port(_int sub_result 0 0 15(_ent (_out))))
				(_port(_int overflow -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp BinaryCalculator)
		(_port
			((a)(a))
			((b)(b))
			((add_result)(add_result))
			((sub_result)(sub_result))
			((overflow)(overflow))
		)
		(_use(_ent . BinaryCalculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 1 0 21(_arch(_uni))))
		(_sig(_int b 1 0 22(_arch(_uni))))
		(_sig(_int add_result 1 0 24(_arch(_uni))))
		(_sig(_int sub_result 1 0 25(_arch(_uni))))
		(_sig(_int overflow -1 0 26(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027)
		(33686018 33751555)
		(50463234 50463235)
		(1768186945 1852795252 1936020512 1631985780 1684368489)
		(33686018 50463490)
		(1952609619 1952670066 544108393 1953719636 1767982624 6579564)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000049 55 434 0 testbench_for_binarycalculator
(_configuration VHDL (testbench_for_binarycalculator 0 63 (binarycalculator_tb))
	(_version vef)
	(_time 1685721508051 2023.06.02 19:28:28)
	(_source(\../src/TestBench/binarycalculator_TB.vhd\))
	(_parameters tan)
	(_code 17194510154140001316054d4311421114111f1241)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BinaryCalculator behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1168          1685721516580 Behavioral
(_unit VHDL(binarycalculator 0 6(behavioral 0 15))
	(_version vef)
	(_time 1685721516581 2023.06.02 19:28:36)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 6a3f686a323d6b7c6a3b7831326c696c6b6c396c69)
	(_ent
		(_time 1685721422414)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_port(_int add_result 0 0 9(_ent(_out))))
		(_port(_int sub_result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{8~downto~0}~13 0 16(_array -1((_dto i 8 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(2)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1674          1685721516623 TB_ARCHITECTURE
(_unit VHDL(binarycalculator_tb 0 5(tb_architecture 0 8))
	(_version vef)
	(_time 1685721516624 2023.06.02 19:28:36)
	(_source(\../src/TestBench/binarycalculator_TB.vhd\))
	(_parameters tan)
	(_code 99cc9b9699ce988f9bcd8bc2c19f9a9f989fca9f9a)
	(_ent
		(_time 1685721506526)
	)
	(_comp
		(BinaryCalculator
			(_object
				(_port(_int a 0 0 12(_ent (_in))))
				(_port(_int b 0 0 13(_ent (_in))))
				(_port(_int add_result 0 0 14(_ent (_out))))
				(_port(_int sub_result 0 0 15(_ent (_out))))
				(_port(_int overflow -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp BinaryCalculator)
		(_port
			((a)(a))
			((b)(b))
			((add_result)(add_result))
			((sub_result)(sub_result))
			((overflow)(overflow))
		)
		(_use(_ent . BinaryCalculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 1 0 21(_arch(_uni))))
		(_sig(_int b 1 0 22(_arch(_uni))))
		(_sig(_int add_result 1 0 24(_arch(_uni))))
		(_sig(_int sub_result 1 0 25(_arch(_uni))))
		(_sig(_int overflow -1 0 26(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027)
		(33686018 33751555)
		(50463234 50463235)
		(1768186945 1852795252 1936020512 1631985780 1684368489)
		(33686018 50463490)
		(1952609619 1952670066 544108393 1953719636 1767982624 6579564)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000049 55 434 0 testbench_for_binarycalculator
(_configuration VHDL (testbench_for_binarycalculator 0 63 (binarycalculator_tb))
	(_version vef)
	(_time 1685721516632 2023.06.02 19:28:36)
	(_source(\../src/TestBench/binarycalculator_TB.vhd\))
	(_parameters tan)
	(_code 99cd9d9695cfce8e9d988bc3cd9fcc9f9a9f919ccf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BinaryCalculator behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1581          1685721553370 TB_ARCHITECTURE
(_unit VHDL(binarycalculator_tb 0 5(tb_architecture 0 8))
	(_version vef)
	(_time 1685721553371 2023.06.02 19:29:13)
	(_source(\../src/TestBench/binarycalculator_TB.vhd\))
	(_parameters tan)
	(_code 181b1a1f194f190e1a170a43401e1b1e191e4b1e1b)
	(_ent
		(_time 1685721506526)
	)
	(_comp
		(BinaryCalculator
			(_object
				(_port(_int a 0 0 12(_ent (_in))))
				(_port(_int b 0 0 13(_ent (_in))))
				(_port(_int add_result 0 0 14(_ent (_out))))
				(_port(_int sub_result 0 0 15(_ent (_out))))
				(_port(_int overflow -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp BinaryCalculator)
		(_port
			((a)(a))
			((b)(b))
			((add_result)(add_result))
			((sub_result)(sub_result))
			((overflow)(overflow))
		)
		(_use(_ent . BinaryCalculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 1 0 21(_arch(_uni))))
		(_sig(_int b 1 0 22(_arch(_uni))))
		(_sig(_int add_result 1 0 24(_arch(_uni))))
		(_sig(_int sub_result 1 0 25(_arch(_uni))))
		(_sig(_int overflow -1 0 26(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027)
		(33686018 33751555)
		(50463234 50463235)
		(1768186945 1852795252 1936020512 1631985780 1684368489)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000049 55 434 0 testbench_for_binarycalculator
(_configuration VHDL (testbench_for_binarycalculator 0 59 (binarycalculator_tb))
	(_version vef)
	(_time 1685721553382 2023.06.02 19:29:13)
	(_source(\../src/TestBench/binarycalculator_TB.vhd\))
	(_parameters tan)
	(_code 27252323257170302326357d7321722124212f2271)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BinaryCalculator behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1168          1685721557712 Behavioral
(_unit VHDL(binarycalculator 0 6(behavioral 0 15))
	(_version vef)
	(_time 1685721557713 2023.06.02 19:29:17)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 0f0f0c0950580e190f5e1d5457090c090e095c090c)
	(_ent
		(_time 1685721422414)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_port(_int add_result 0 0 9(_ent(_out))))
		(_port(_int sub_result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{8~downto~0}~13 0 16(_array -1((_dto i 8 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(2)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1581          1685721557742 TB_ARCHITECTURE
(_unit VHDL(binarycalculator_tb 0 5(tb_architecture 0 8))
	(_version vef)
	(_time 1685721557743 2023.06.02 19:29:17)
	(_source(\../src/TestBench/binarycalculator_TB.vhd\))
	(_parameters tan)
	(_code 2f2f2c2b70782e392d203d7477292c292e297c292c)
	(_ent
		(_time 1685721506526)
	)
	(_comp
		(BinaryCalculator
			(_object
				(_port(_int a 0 0 12(_ent (_in))))
				(_port(_int b 0 0 13(_ent (_in))))
				(_port(_int add_result 0 0 14(_ent (_out))))
				(_port(_int sub_result 0 0 15(_ent (_out))))
				(_port(_int overflow -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp BinaryCalculator)
		(_port
			((a)(a))
			((b)(b))
			((add_result)(add_result))
			((sub_result)(sub_result))
			((overflow)(overflow))
		)
		(_use(_ent . BinaryCalculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 1 0 21(_arch(_uni))))
		(_sig(_int b 1 0 22(_arch(_uni))))
		(_sig(_int add_result 1 0 24(_arch(_uni))))
		(_sig(_int sub_result 1 0 25(_arch(_uni))))
		(_sig(_int overflow -1 0 26(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027)
		(33686018 33751555)
		(50463234 50463235)
		(1768186945 1852795252 1936020512 1631985780 1684368489)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000049 55 434 0 testbench_for_binarycalculator
(_configuration VHDL (testbench_for_binarycalculator 0 59 (binarycalculator_tb))
	(_version vef)
	(_time 1685721557746 2023.06.02 19:29:17)
	(_source(\../src/TestBench/binarycalculator_TB.vhd\))
	(_parameters tan)
	(_code 2f2e2a2b7c7978382b2e3d757b297a292c29272a79)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BinaryCalculator behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1168          1685721560967 Behavioral
(_unit VHDL(binarycalculator 0 6(behavioral 0 15))
	(_version vef)
	(_time 1685721560968 2023.06.02 19:29:20)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code c1c19794c996c0d7c190d39a99c7c2c7c0c792c7c2)
	(_ent
		(_time 1685721422414)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_port(_int add_result 0 0 9(_ent(_out))))
		(_port(_int sub_result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{8~downto~0}~13 0 16(_array -1((_dto i 8 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(2)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1581          1685721560989 TB_ARCHITECTURE
(_unit VHDL(binarycalculator_tb 0 5(tb_architecture 0 8))
	(_version vef)
	(_time 1685721560990 2023.06.02 19:29:20)
	(_source(\../src/TestBench/binarycalculator_TB.vhd\))
	(_parameters tan)
	(_code e1e1b7b2e9b6e0f7e3eef3bab9e7e2e7e0e7b2e7e2)
	(_ent
		(_time 1685721506526)
	)
	(_comp
		(BinaryCalculator
			(_object
				(_port(_int a 0 0 12(_ent (_in))))
				(_port(_int b 0 0 13(_ent (_in))))
				(_port(_int add_result 0 0 14(_ent (_out))))
				(_port(_int sub_result 0 0 15(_ent (_out))))
				(_port(_int overflow -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp BinaryCalculator)
		(_port
			((a)(a))
			((b)(b))
			((add_result)(add_result))
			((sub_result)(sub_result))
			((overflow)(overflow))
		)
		(_use(_ent . BinaryCalculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 1 0 21(_arch(_uni))))
		(_sig(_int b 1 0 22(_arch(_uni))))
		(_sig(_int add_result 1 0 24(_arch(_uni))))
		(_sig(_int sub_result 1 0 25(_arch(_uni))))
		(_sig(_int overflow -1 0 26(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027)
		(33686018 33751555)
		(50463234 50463235)
		(1768186945 1852795252 1936020512 1631985780 1684368489)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000049 55 434 0 testbench_for_binarycalculator
(_configuration VHDL (testbench_for_binarycalculator 0 59 (binarycalculator_tb))
	(_version vef)
	(_time 1685721560993 2023.06.02 19:29:20)
	(_source(\../src/TestBench/binarycalculator_TB.vhd\))
	(_parameters tan)
	(_code e1e0b1b2e5b7b6f6e5e0f3bbb5e7b4e7e2e7e9e4b7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BinaryCalculator behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1168          1685721564183 Behavioral
(_unit VHDL(binarycalculator 0 6(behavioral 0 15))
	(_version vef)
	(_time 1685721564184 2023.06.02 19:29:24)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 54550757590355425405460f0c5257525552075257)
	(_ent
		(_time 1685721422414)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_port(_int add_result 0 0 9(_ent(_out))))
		(_port(_int sub_result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{8~downto~0}~13 0 16(_array -1((_dto i 8 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(2)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1581          1685721564207 TB_ARCHITECTURE
(_unit VHDL(binarycalculator_tb 0 5(tb_architecture 0 8))
	(_version vef)
	(_time 1685721564208 2023.06.02 19:29:24)
	(_source(\../src/TestBench/binarycalculator_TB.vhd\))
	(_parameters tan)
	(_code 7372207279247265717c61282b7570757275207570)
	(_ent
		(_time 1685721506526)
	)
	(_comp
		(BinaryCalculator
			(_object
				(_port(_int a 0 0 12(_ent (_in))))
				(_port(_int b 0 0 13(_ent (_in))))
				(_port(_int add_result 0 0 14(_ent (_out))))
				(_port(_int sub_result 0 0 15(_ent (_out))))
				(_port(_int overflow -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp BinaryCalculator)
		(_port
			((a)(a))
			((b)(b))
			((add_result)(add_result))
			((sub_result)(sub_result))
			((overflow)(overflow))
		)
		(_use(_ent . BinaryCalculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 1 0 21(_arch(_uni))))
		(_sig(_int b 1 0 22(_arch(_uni))))
		(_sig(_int add_result 1 0 24(_arch(_uni))))
		(_sig(_int sub_result 1 0 25(_arch(_uni))))
		(_sig(_int overflow -1 0 26(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027)
		(33686018 33751555)
		(50463234 50463235)
		(1768186945 1852795252 1936020512 1631985780 1684368489)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000049 55 434 0 testbench_for_binarycalculator
(_configuration VHDL (testbench_for_binarycalculator 0 59 (binarycalculator_tb))
	(_version vef)
	(_time 1685721564211 2023.06.02 19:29:24)
	(_source(\../src/TestBench/binarycalculator_TB.vhd\))
	(_parameters tan)
	(_code 7373267275252464777261292775267570757b7625)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BinaryCalculator behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1168          1685721608771 Behavioral
(_unit VHDL(binarycalculator 0 6(behavioral 0 13))
	(_version vef)
	(_time 1685721608772 2023.06.02 19:30:08)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 86828c8889d1879086d494ddde8085808780d58085)
	(_ent
		(_time 1685721422414)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_port(_int add_result 0 0 9(_ent(_out))))
		(_port(_int sub_result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int temp 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(2)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
			(line__24(_arch 1 0 24(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000049 55 434 0 testbench_for_binarycalculator
(_configuration VHDL (testbench_for_binarycalculator 0 63 (binarycalculator_tb))
	(_version vef)
	(_time 1685721608821 2023.06.02 19:30:08)
	(_source(\../src/TestBench/binarycalculator_TB.vhd\))
	(_parameters tan)
	(_code b5b0b9e1b5e3e2a2b1b4a7efe1b3e0b3b6b3bdb0e3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BinaryCalculator behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1168          1685721615331 Behavioral
(_unit VHDL(binarycalculator 0 6(behavioral 0 13))
	(_version vef)
	(_time 1685721615332 2023.06.02 19:30:15)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 282a282c297f293e287a3a73702e2b2e292e7b2e2b)
	(_ent
		(_time 1685721422414)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_port(_int add_result 0 0 9(_ent(_out))))
		(_port(_int sub_result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int temp 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(2)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
			(line__24(_arch 1 0 24(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1168          1685721619136 Behavioral
(_unit VHDL(binarycalculator 0 6(behavioral 0 13))
	(_version vef)
	(_time 1685721619137 2023.06.02 19:30:19)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code fdfeffada0aafcebfdafefa6a5fbfefbfcfbaefbfe)
	(_ent
		(_time 1685721422414)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_port(_int add_result 0 0 9(_ent(_out))))
		(_port(_int sub_result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int temp 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
			(line__24(_arch 1 0 24(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000049 55 434 0 testbench_for_binarycalculator
(_configuration VHDL (testbench_for_binarycalculator 0 63 (binarycalculator_tb))
	(_version vef)
	(_time 1685721621870 2023.06.02 19:30:21)
	(_source(\../src/TestBench/binarycalculator_TB.vhd\))
	(_parameters tan)
	(_code acaefafbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BinaryCalculator behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1674          1685721635927 TB_ARCHITECTURE
(_unit VHDL(binarycalculator_tb 0 5(tb_architecture 0 8))
	(_version vef)
	(_time 1685721635928 2023.06.02 19:30:35)
	(_source(\../src/TestBench/binarycalculator_TB.vhd\))
	(_parameters tan)
	(_code 9a959a95c2cd9b8c98ce88c1c29c999c9b9cc99c99)
	(_ent
		(_time 1685721506526)
	)
	(_comp
		(BinaryCalculator
			(_object
				(_port(_int a 0 0 12(_ent (_in))))
				(_port(_int b 0 0 13(_ent (_in))))
				(_port(_int add_result 0 0 14(_ent (_out))))
				(_port(_int sub_result 0 0 15(_ent (_out))))
				(_port(_int overflow -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp BinaryCalculator)
		(_port
			((a)(a))
			((b)(b))
			((add_result)(add_result))
			((sub_result)(sub_result))
			((overflow)(overflow))
		)
		(_use(_ent . BinaryCalculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 1 0 21(_arch(_uni))))
		(_sig(_int b 1 0 22(_arch(_uni))))
		(_sig(_int add_result 1 0 24(_arch(_uni))))
		(_sig(_int sub_result 1 0 25(_arch(_uni))))
		(_sig(_int overflow -1 0 26(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027)
		(33686018 33751555)
		(50463234 50463235)
		(1768186945 1852795252 1936020512 1631985780 1684368489)
		(33686018 50463490)
		(1952609619 1952670066 544108393 1953719636 1767982624 6579564)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000049 55 434 0 testbench_for_binarycalculator
(_configuration VHDL (testbench_for_binarycalculator 0 63 (binarycalculator_tb))
	(_version vef)
	(_time 1685721635931 2023.06.02 19:30:35)
	(_source(\../src/TestBench/binarycalculator_TB.vhd\))
	(_parameters tan)
	(_code 9a949c95cecccd8d9e9b88c0ce9ccf9c999c929fcc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BinaryCalculator behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000033 55 408 1685721858398 q1
(_unit VHDL(q1 0 5)
	(_version vef)
	(_time 1685721858399 2023.06.02 19:34:18)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 9fce9995c8c9ca8c9ecc8ec0cf989e9c9e989e9c9e)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 8(_array -1((_dto i 7 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1168          1685721858421 Behavioral
(_unit VHDL(binarycalculator 0 6(behavioral 0 23))
	(_version vef)
	(_time 1685721858422 2023.06.02 19:34:18)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code beeebbeae2e9bfa8beecace5e6b8bdb8bfb8edb8bd)
	(_ent
		(_time 1685721422414)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_port(_int add_result 0 0 9(_ent(_out))))
		(_port(_int sub_result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_sig(_int temp 1 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(5)(2)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1168          1685721879090 Behavioral
(_unit VHDL(binarycalculator 0 6(behavioral 0 23))
	(_version vef)
	(_time 1685721879091 2023.06.02 19:34:39)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 6e6c646e32396f786e3c7c3536686d686f683d686d)
	(_ent
		(_time 1685721422414)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_port(_int add_result 0 0 9(_ent(_out))))
		(_port(_int sub_result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_sig(_int temp 1 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(5)(2)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1168          1685722005667 Behavioral
(_unit VHDL(binarycalculator 0 6(behavioral 0 13))
	(_version vef)
	(_time 1685722005668 2023.06.02 19:36:45)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code e0e5e4b3e9b7e1f6e0b2f2bbb8e6e3e6e1e6b3e6e3)
	(_ent
		(_time 1685721422414)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_port(_int add_result 0 0 9(_ent(_out))))
		(_port(_int sub_result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int temp 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(2)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
			(line__24(_arch 1 0 24(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000033 55 454 1685721858397 q1
(_unit VHDL(q1 0 5(q1 0 15))
	(_version vef)
	(_time 1685722014065 2023.06.02 19:36:54)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code b7b5b1e6b1e1e2a4b7b0a6e8e7b0b6b4b6b0b6b4b6)
	(_ent
		(_time 1685721858397)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 8(_array -1((_dto i 7 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1168          1685722014089 Behavioral
(_unit VHDL(binarycalculator 0 6(behavioral 0 27))
	(_version vef)
	(_time 1685722014090 2023.06.02 19:36:54)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code c6c5c393c991c7d0c694d49d9ec0c5c0c7c095c0c5)
	(_ent
		(_time 1685721422414)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_port(_int add_result 0 0 9(_ent(_out))))
		(_port(_int sub_result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{8~downto~0}~13 0 28(_array -1((_dto i 8 i 0)))))
		(_sig(_int temp 1 0 28(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(5)(2)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
			(line__38(_arch 1 0 38(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000056 55 1674          1685722014136 TB_ARCHITECTURE
(_unit VHDL(binarycalculator_tb 0 5(tb_architecture 0 8))
	(_version vef)
	(_time 1685722014137 2023.06.02 19:36:54)
	(_source(\../src/TestBench/binarycalculator_TB.vhd\))
	(_parameters tan)
	(_code f5f6f0a5f9a2f4e3f7a1e7aeadf3f6f3f4f3a6f3f6)
	(_ent
		(_time 1685721506526)
	)
	(_comp
		(BinaryCalculator
			(_object
				(_port(_int a 0 0 12(_ent (_in))))
				(_port(_int b 0 0 13(_ent (_in))))
				(_port(_int add_result 0 0 14(_ent (_out))))
				(_port(_int sub_result 0 0 15(_ent (_out))))
				(_port(_int overflow -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp BinaryCalculator)
		(_port
			((a)(a))
			((b)(b))
			((add_result)(add_result))
			((sub_result)(sub_result))
			((overflow)(overflow))
		)
		(_use(_ent . BinaryCalculator)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int a 1 0 21(_arch(_uni))))
		(_sig(_int b 1 0 22(_arch(_uni))))
		(_sig(_int add_result 1 0 24(_arch(_uni))))
		(_sig(_int sub_result 1 0 25(_arch(_uni))))
		(_sig(_int overflow -1 0 26(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027)
		(33686018 33751555)
		(50463234 50463235)
		(1768186945 1852795252 1936020512 1631985780 1684368489)
		(33686018 50463490)
		(1952609619 1952670066 544108393 1953719636 1767982624 6579564)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000049 55 434 0 testbench_for_binarycalculator
(_configuration VHDL (testbench_for_binarycalculator 0 63 (binarycalculator_tb))
	(_version vef)
	(_time 1685722014144 2023.06.02 19:36:54)
	(_source(\../src/TestBench/binarycalculator_TB.vhd\))
	(_parameters tan)
	(_code 05070903055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BinaryCalculator behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000033 55 454 1685721858397 q1
(_unit VHDL(q1 0 5(q1 0 15))
	(_version vef)
	(_time 1685722015610 2023.06.02 19:36:55)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code c2c09792c19497d1c2c5d39d92c5c3c1c3c5c3c1c3)
	(_ent
		(_time 1685721858397)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 8(_array -1((_dto i 7 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1168          1685722015613 Behavioral
(_unit VHDL(binarycalculator 0 6(behavioral 0 27))
	(_version vef)
	(_time 1685722015614 2023.06.02 19:36:55)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code c2c19497c995c3d4c290d0999ac4c1c4c3c491c4c1)
	(_ent
		(_time 1685721422414)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_port(_int add_result 0 0 9(_ent(_out))))
		(_port(_int sub_result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{8~downto~0}~13 0 28(_array -1((_dto i 8 i 0)))))
		(_sig(_int temp 1 0 28(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(5)(2)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
			(line__38(_arch 1 0 38(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1168          1685722025843 Behavioral
(_unit VHDL(binarycalculator 0 6(behavioral 0 13))
	(_version vef)
	(_time 1685722025844 2023.06.02 19:37:05)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code bcb2bbe8e6ebbdaabceeaee7e4babfbabdbaefbabf)
	(_ent
		(_time 1685721422414)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_port(_int add_result 0 0 9(_ent(_out))))
		(_port(_int sub_result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int temp 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(2)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
			(line__24(_arch 1 0 24(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 1168          1685722053176 Behavioral
(_unit VHDL(binarycalculator 0 6(behavioral 0 13))
	(_version vef)
	(_time 1685722053177 2023.06.02 19:37:33)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 7c2c7e7d262b7d6a7c2e6e27247a7f7a7d7a2f7a7f)
	(_ent
		(_time 1685721422414)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_port(_int add_result 0 0 9(_ent(_out))))
		(_port(_int sub_result 0 0 9(_ent(_out))))
		(_port(_int overflow -1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int temp 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
			(line__24(_arch 1 0 24(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1))(_read(5(8))(5(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685723985776 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685723985777 2023.06.02 20:09:45)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code b6e5e1e2b1e1eba0e7e1a5ecb1b0e2b1b6b0e0b0e3)
	(_ent
		(_time 1685723985771)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 20(_ent (_in))))
				(_port(_int B 7 0 20(_ent (_in))))
				(_port(_int Cin -1 0 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 22(_ent (_out))))
				(_port(_int Cout -1 0 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 39(_ent (_in))))
				(_port(_int EvenOnes -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 51(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 60(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 67(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((EvenOnes)(EvenOnes))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 44(_arch(_uni))))
		(_sig(_int Cout -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 47(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 3238          1685724031538 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724031539 2023.06.02 20:10:31)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 7b74297a282c266d2a7468217c7d2f7c7b7d2d7d2e)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 16(_ent (_in))))
				(_port(_int B 7 0 16(_ent (_in))))
				(_port(_int Cin -1 0 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 18(_ent (_out))))
				(_port(_int Cout -1 0 19(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 25(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 28(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 28(_ent (_in))))
				(_port(_int B 7 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 29(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 35(_ent (_in))))
				(_port(_int EvenOnes -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 47(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 56(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 63(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((EvenOnes)(EvenOnes))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 14(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 25(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 40(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 40(_arch(_uni))))
		(_sig(_int Cout -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 42(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 42(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 43(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 3238          1685724051459 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724051460 2023.06.02 20:10:51)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 4d1e1d4f181a105b1c4e5e174a4b194a4d4b1b4b18)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 16(_ent (_in))))
				(_port(_int B 7 0 16(_ent (_in))))
				(_port(_int Cin -1 0 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 18(_ent (_out))))
				(_port(_int Cout -1 0 19(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 24(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 26(_ent (_in))))
				(_port(_int B 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 27(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 27(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int EvenOnes -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 43(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 52(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 59(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((EvenOnes)(EvenOnes))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 14(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 24(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 36(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 36(_arch(_uni))))
		(_sig(_int Cout -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 38(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 38(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 39(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 3238          1685724077076 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724077077 2023.06.02 20:11:17)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 57550b5451000a410650440d505103505751015102)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 16(_ent (_in))))
				(_port(_int B 7 0 16(_ent (_in))))
				(_port(_int Cin -1 0 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 18(_ent (_out))))
				(_port(_int Cout -1 0 19(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 24(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 26(_ent (_in))))
				(_port(_int B 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 27(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 27(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int EvenOnes -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 43(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 51(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 57(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((EvenOnes)(EvenOnes))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 14(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 24(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 36(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 36(_arch(_uni))))
		(_sig(_int Cout -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 38(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 38(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 39(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 3238          1685724126038 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724126039 2023.06.02 20:12:06)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 9f99cc90c8c8c289cec88cc59899cb989f99c999ca)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 20(_ent (_in))))
				(_port(_int B 7 0 20(_ent (_in))))
				(_port(_int Cin -1 0 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 22(_ent (_out))))
				(_port(_int Cout -1 0 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 39(_ent (_in))))
				(_port(_int EvenOnes -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 51(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 60(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 67(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((EvenOnes)(EvenOnes))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 44(_arch(_uni))))
		(_sig(_int Cout -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 47(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 3238          1685724133161 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724133162 2023.06.02 20:12:13)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 74702375712329622573672e737220737472227221)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 16(_ent (_in))))
				(_port(_int B 7 0 16(_ent (_in))))
				(_port(_int Cin -1 0 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 18(_ent (_out))))
				(_port(_int Cout -1 0 19(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 24(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 26(_ent (_in))))
				(_port(_int B 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 27(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 27(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int EvenOnes -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 43(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 51(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 57(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((EvenOnes)(EvenOnes))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 14(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 24(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 36(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 36(_arch(_uni))))
		(_sig(_int Cout -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 38(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 38(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 39(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 3238          1685724135860 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724135861 2023.06.02 20:12:15)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 04000502015359125503175e030250030402520251)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 16(_ent (_in))))
				(_port(_int B 7 0 16(_ent (_in))))
				(_port(_int Cin -1 0 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 18(_ent (_out))))
				(_port(_int Cout -1 0 19(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 24(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 26(_ent (_in))))
				(_port(_int B 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 27(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 27(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int EvenOnes -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 43(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 51(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 57(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((EvenOnes)(EvenOnes))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 14(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 24(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 36(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 36(_arch(_uni))))
		(_sig(_int Cout -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 38(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 38(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 39(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 3238          1685724183906 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724183907 2023.06.02 20:13:03)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code b2e1efe6b1e5efa4e3e5a1e8b5b4e6b5b2b4e4b4e7)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 20(_ent (_in))))
				(_port(_int B 7 0 20(_ent (_in))))
				(_port(_int Cin -1 0 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 22(_ent (_out))))
				(_port(_int Cout -1 0 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 39(_ent (_in))))
				(_port(_int EvenOnes -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 51(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 60(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 67(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((EvenOnes)(EvenOnes))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 44(_arch(_uni))))
		(_sig(_int Cout -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 47(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 3238          1685724185875 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724185876 2023.06.02 20:13:05)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 6333366361343e7532347039646537646365356536)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 20(_ent (_in))))
				(_port(_int B 7 0 20(_ent (_in))))
				(_port(_int Cin -1 0 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 22(_ent (_out))))
				(_port(_int Cout -1 0 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 39(_ent (_in))))
				(_port(_int EvenOnes -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 51(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 60(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 67(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((EvenOnes)(EvenOnes))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 44(_arch(_uni))))
		(_sig(_int Cout -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 47(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 3238          1685724186925 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724186926 2023.06.02 20:13:06)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 7a2a2b7b2a2d276c2b2d69207d7c2e7d7a7c2c7c2f)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 20(_ent (_in))))
				(_port(_int B 7 0 20(_ent (_in))))
				(_port(_int Cin -1 0 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 22(_ent (_out))))
				(_port(_int Cout -1 0 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 39(_ent (_in))))
				(_port(_int EvenOnes -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 51(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 60(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 67(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((EvenOnes)(EvenOnes))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 44(_arch(_uni))))
		(_sig(_int Cout -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 47(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2107          1685724278790 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 0 16))
	(_version vef)
	(_time 1685724278791 2023.06.02 20:14:38)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 4d4e4b4f1b1a105a4b4e5c17184b494b484a4f4b18)
	(_ent
		(_time 1685724278786)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 0 19(_ent (_in))))
				(_port(_int B -1 0 19(_ent (_in))))
				(_port(_int Cin -1 0 19(_ent (_in))))
				(_port(_int Sum -1 0 20(_ent (_out))))
				(_port(_int Cout -1 0 20(_ent (_out))))
			)
		)
	)
	(_generate FA 0 27(_for 5 )
		(_inst FullAdd 0 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 0 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 0 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 0 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 2131          1685724335257 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724335258 2023.06.02 20:15:35)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code e2e7bfb1e2b5bff5e4e1f3b8b7e4e6e4e7e5e0e4b7)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685724361495 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724361496 2023.06.02 20:16:01)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code 5d525d5f0c0b0d4a5c5a4806085b5a5b585b085b58)
	(_ent
		(_time 1685724361492)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724381864 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724381865 2023.06.02 20:16:21)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code f4a7a2a4f8a3a5e2f6fab6aea0f3f2f2f1f2a1f2a2)
	(_ent
		(_time 1685724381856)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685724400014 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685724400015 2023.06.02 20:16:40)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code e0e5b1b3e1b7bdf6b1eff3bae7e6b4e7e0e6b6e6b5)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 3210          1685724407344 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724407345 2023.06.02 20:16:47)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 8083d68e81d7dd96d18793da8786d4878086d686d5)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 16(_ent (_in))))
				(_port(_int B 7 0 16(_ent (_in))))
				(_port(_int Cin -1 0 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 18(_ent (_out))))
				(_port(_int Cout -1 0 19(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 24(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 26(_ent (_in))))
				(_port(_int B 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 27(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 27(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int EvenOnes -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 43(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 51(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 57(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 14(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 24(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 36(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 36(_arch(_uni))))
		(_sig(_int Cout -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 38(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 38(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 39(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2131          1685724407371 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724407372 2023.06.02 20:16:47)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 9093c79f92c7cd87969381cac596949695979296c5)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685724407410 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724407411 2023.06.02 20:16:47)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code bebdeaebeee8eea9bfb9abe5ebb8b9b8bbb8ebb8bb)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724407447 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724407448 2023.06.02 20:16:47)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code dedddf8c83898fc8dcd09c848ad9d8d8dbd88bd888)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685724407472 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685724407473 2023.06.02 20:16:47)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code fdfeabada8aaa0ebacf2eea7fafba9fafdfbabfba8)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 3210          1685724408983 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724408984 2023.06.02 20:16:48)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code d9da858bd18e84cf88deca83dedf8dded9df8fdf8c)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 16(_ent (_in))))
				(_port(_int B 7 0 16(_ent (_in))))
				(_port(_int Cin -1 0 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 18(_ent (_out))))
				(_port(_int Cout -1 0 19(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 24(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 26(_ent (_in))))
				(_port(_int B 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 27(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 27(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int EvenOnes -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 43(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 51(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 57(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 14(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 24(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 36(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 36(_arch(_uni))))
		(_sig(_int Cout -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 38(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 38(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 39(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2131          1685724409000 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724409001 2023.06.02 20:16:48)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code f8fba5a8f2afa5effefbe9a2adfefcfefdfffafead)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685724409014 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724409015 2023.06.02 20:16:49)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code f8fba6a9f5aea8eff9ffeda3adfefffefdfeadfefd)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724409031 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724409032 2023.06.02 20:16:49)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 080b020e085f591e0a064a525c0f0e0e0d0e5d0e5e)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685724409046 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685724409047 2023.06.02 20:16:49)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code 17144a1011404a014618044d101143101711411142)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 3210          1685724412191 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724412192 2023.06.02 20:16:52)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 6c6c3d6c3e3b317a3d6b7f366b6a386b6c6a3a6a39)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 16(_ent (_in))))
				(_port(_int B 7 0 16(_ent (_in))))
				(_port(_int Cin -1 0 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 18(_ent (_out))))
				(_port(_int Cout -1 0 19(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 24(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 26(_ent (_in))))
				(_port(_int B 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 27(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 27(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int EvenOnes -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 43(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 51(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 57(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 14(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 24(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 36(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 36(_arch(_uni))))
		(_sig(_int Cout -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 38(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 38(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 39(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2131          1685724412206 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724412207 2023.06.02 20:16:52)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 7b7b2b7a2b2c266c7d786a212e7d7f7d7e7c797d2e)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685724412219 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724412220 2023.06.02 20:16:52)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code 8b8bd884dcdddb9c8a8c9ed0de8d8c8d8e8dde8d8e)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724412232 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724412233 2023.06.02 20:16:52)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 8b8b8d85d1dcda9d8985c9d1df8c8d8d8e8dde8ddd)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685724412244 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685724412245 2023.06.02 20:16:52)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code 9b9bca94c8ccc68dca9488c19c9dcf9c9b9dcd9dce)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 3210          1685724428798 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724428799 2023.06.02 20:17:08)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 4d1a1f4f181a105b1c4a5e174a4b194a4d4b1b4b18)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 16(_ent (_in))))
				(_port(_int B 7 0 16(_ent (_in))))
				(_port(_int Cin -1 0 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 18(_ent (_out))))
				(_port(_int Cout -1 0 19(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 24(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 26(_ent (_in))))
				(_port(_int B 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 27(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 27(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int EvenOnes -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 43(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 51(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 57(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 14(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 24(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 36(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 36(_arch(_uni))))
		(_sig(_int Cout -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 38(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 38(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 39(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2131          1685724428815 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724428816 2023.06.02 20:17:08)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 5d0a0e5e0b0a004a5b5e4c07085b595b585a5f5b08)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685724428827 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724428828 2023.06.02 20:17:08)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code 6c3b3c6d3a3a3c7b6d6b7937396a6b6a696a396a69)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724428841 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724428842 2023.06.02 20:17:08)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 6c3b696c373b3d7a6e622e36386b6a6a696a396a3a)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685724428853 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685724428854 2023.06.02 20:17:08)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code 7c2b2e7d2e2b216a2d736f267b7a287b7c7a2a7a29)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 3210          1685724429823 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724429824 2023.06.02 20:17:09)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 45124047411218531442561f424311424543134310)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 16(_ent (_in))))
				(_port(_int B 7 0 16(_ent (_in))))
				(_port(_int Cin -1 0 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 18(_ent (_out))))
				(_port(_int Cout -1 0 19(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 24(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 26(_ent (_in))))
				(_port(_int B 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 27(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 27(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int EvenOnes -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 43(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 51(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 57(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 14(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 24(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 36(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 36(_arch(_uni))))
		(_sig(_int Cout -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 38(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 38(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 39(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2131          1685724429841 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724429842 2023.06.02 20:17:09)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 54035057520309435257450e015250525153565201)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685724429856 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724429857 2023.06.02 20:17:09)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code 64336365653234736563713f316263626162316261)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724429872 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724429873 2023.06.02 20:17:09)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 7423267578232562767a362e207372727172217222)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685724429884 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685724429885 2023.06.02 20:17:09)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code 83d4868d81d4de95d28c90d98485d7848385d585d6)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 3210          1685724434358 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724434359 2023.06.02 20:17:14)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 085c0f0e015f551e590f1b520f0e5c0f080e5e0e5d)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 16(_ent (_in))))
				(_port(_int B 7 0 16(_ent (_in))))
				(_port(_int Cin -1 0 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 18(_ent (_out))))
				(_port(_int Cout -1 0 19(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 24(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 26(_ent (_in))))
				(_port(_int B 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 27(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 27(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int EvenOnes -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 43(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 51(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 57(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 14(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 24(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 36(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 36(_arch(_uni))))
		(_sig(_int Cout -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 38(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 38(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 39(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2131          1685724434373 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724434374 2023.06.02 20:17:14)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 085c0e0e025f551f0e0b19525d0e0c0e0d0f0a0e5d)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685724434389 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724434390 2023.06.02 20:17:14)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code 27732222257177302620327c722120212221722122)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724434404 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724434405 2023.06.02 20:17:14)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 27737723287076312529657d732021212221722171)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685724434417 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685724434418 2023.06.02 20:17:14)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code 3662313331616b206739256c313062313630603063)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 3210          1685724556032 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724556033 2023.06.02 20:19:16)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 4f401c4d181812591e485c1548491b484f4919491a)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 16(_ent (_in))))
				(_port(_int B 7 0 16(_ent (_in))))
				(_port(_int Cin -1 0 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 18(_ent (_out))))
				(_port(_int Cout -1 0 19(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 24(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 26(_ent (_in))))
				(_port(_int B 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 27(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 27(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int EvenOnes -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 43(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 51(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 57(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 14(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 24(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 36(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 36(_arch(_uni))))
		(_sig(_int Cout -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 38(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 38(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 39(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2131          1685724556055 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724556056 2023.06.02 20:19:16)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 5f500d5c0b080248595c4e050a595b595a585d590a)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685724556066 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724556067 2023.06.02 20:19:16)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code 6f603e6e3c393f786e687a343a6968696a693a696a)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724556088 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724556089 2023.06.02 20:19:16)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 7e717a7f23292f687c703c242a7978787b782b7828)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685724556109 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685724556110 2023.06.02 20:19:16)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code 9e91cd91cac9c388cf918dc49998ca999e98c898cb)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 892           1685724562705 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724562706 2023.06.02 20:19:22)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 5f0b5d5c01080e495d511d050b5859595a590a5909)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 892           1685724565891 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724565892 2023.06.02 20:19:25)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code d3878481d88482c5d1dd918987d4d5d5d6d586d585)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 892           1685724567012 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724567013 2023.06.02 20:19:27)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 287d292c287f793e2a266a727c2f2e2e2d2e7d2e7e)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 892           1685724568747 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724568748 2023.06.02 20:19:28)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code efbae4bcb1b8bef9ede1adb5bbe8e9e9eae9bae9b9)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 892           1685724573772 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724573773 2023.06.02 20:19:33)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 96c4c69998c1c7809498d4ccc29190909390c390c0)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 892           1685724577827 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724577828 2023.06.02 20:19:37)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 6536356568323473676b273f316263636063306333)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2131          1685724627556 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724627557 2023.06.02 20:20:27)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code abfcabfcfbfcf6bcada8baf1feadafadaeaca9adfe)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 2131          1685724629346 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724629347 2023.06.02 20:20:29)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code b0e4e0e4b2e7eda7b6b3a1eae5b6b4b6b5b7b2b6e5)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 2131          1685724666092 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724666093 2023.06.02 20:21:06)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 2e2c7e2a79797339282d3f747b282a282b292c287b)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 3210          1685724668837 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724668838 2023.06.02 20:21:08)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code eceeeebfbebbb1fabdebffb6ebeab8ebeceabaeab9)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 16(_ent (_in))))
				(_port(_int B 7 0 16(_ent (_in))))
				(_port(_int Cin -1 0 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 18(_ent (_out))))
				(_port(_int Cout -1 0 19(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 24(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 26(_ent (_in))))
				(_port(_int B 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 27(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 27(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int EvenOnes -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 43(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 51(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 57(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 14(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 24(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 36(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 36(_arch(_uni))))
		(_sig(_int Cout -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 38(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 38(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 39(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 3210          1685724673223 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724673224 2023.06.02 20:21:13)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 1313461411444e0542140049141547141315451546)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 16(_ent (_in))))
				(_port(_int B 7 0 16(_ent (_in))))
				(_port(_int Cin -1 0 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 18(_ent (_out))))
				(_port(_int Cout -1 0 19(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 24(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 26(_ent (_in))))
				(_port(_int B 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 27(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 27(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int EvenOnes -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 43(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 51(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 57(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 14(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 24(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 36(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 36(_arch(_uni))))
		(_sig(_int Cout -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 38(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 38(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 39(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 1013          1685724675837 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724675838 2023.06.02 20:21:15)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code 44444047451214534543511f114243424142114241)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724677933 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724677934 2023.06.02 20:21:17)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 7273727378252364707c3028267574747774277424)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2131          1685724683383 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724683384 2023.06.02 20:21:23)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code bfb1e2ebebe8e2a8b9bcaee5eab9bbb9bab8bdb9ea)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 3210          1685724743146 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724743147 2023.06.02 20:22:23)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code 35346330316268236432266f323361323533633360)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 16(_ent (_in))))
				(_port(_int B 7 0 16(_ent (_in))))
				(_port(_int Cin -1 0 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 18(_ent (_out))))
				(_port(_int Cout -1 0 19(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 24(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 26(_ent (_in))))
				(_port(_int B 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 27(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 27(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int EvenOnes -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 43(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 51(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 57(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 14(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 24(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 36(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 36(_arch(_uni))))
		(_sig(_int Cout -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 38(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 38(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 39(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2131          1685724743169 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724743170 2023.06.02 20:22:23)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 44451346421319534247551e114240424143464211)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685724743183 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724743184 2023.06.02 20:22:23)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code 54550056550204435553410f015253525152015251)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724743203 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724743204 2023.06.02 20:22:23)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 7372727278242265717d3129277475757675267525)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3210          1685724745127 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724745128 2023.06.02 20:22:25)
	(_source(\../src/q1.vhd\))
	(_parameters tan)
	(_code f5f4a8a5f1a2a8e3a4f2e6aff2f3a1f2f5f3a3f3a0)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 16(_ent (_in))))
				(_port(_int B 7 0 16(_ent (_in))))
				(_port(_int Cin -1 0 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 18(_ent (_out))))
				(_port(_int Cout -1 0 19(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 24(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 26(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 26(_ent (_in))))
				(_port(_int B 7 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 27(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 27(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int EvenOnes -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 43(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 51(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 57(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 14(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 24(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 36(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 36(_arch(_uni))))
		(_sig(_int Cout -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 38(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 38(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 39(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2131          1685724745142 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724745143 2023.06.02 20:22:25)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 05040103025258120306145f500301030002070350)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685724745154 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724745155 2023.06.02 20:22:25)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code 05040202055355120402105e500302030003500300)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724745166 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724745167 2023.06.02 20:22:25)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 1415461318434502161a564e401312121112411242)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685724860589 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685724860590 2023.06.02 20:24:20)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code f2f7f5a2f1a5afe4a3fde1a8f5f4a6f5f2f4a4f4a7)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2131          1685724860627 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724860628 2023.06.02 20:24:20)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 2124202522767c362722307b742725272426232774)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685724860663 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724860664 2023.06.02 20:24:20)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code 40454243451610574147551b154647464546154645)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724860700 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724860701 2023.06.02 20:24:20)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 6065376068373176626e223a346766666566356636)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685724861563 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685724861564 2023.06.02 20:24:21)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code cbc99f9e989c96dd9ac4d891cccd9fcccbcd9dcd9e)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2131          1685724861579 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724861580 2023.06.02 20:24:21)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code dad88f88898d87cddcd9cb808fdcdedcdfddd8dc8f)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685724861594 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724861595 2023.06.02 20:24:21)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code eae8bcb8bebcbafdebedffb1bfecedecefecbfecef)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724861608 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724861609 2023.06.02 20:24:21)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code eae8e9b9b3bdbbfce8e4a8b0beedececefecbfecbc)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685724862628 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685724862629 2023.06.02 20:24:22)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code f1f3a1a1f1a6ace7a0fee2abf6f7a5f6f1f7a7f7a4)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2131          1685724862646 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724862647 2023.06.02 20:24:22)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 0103510702565c160702105b540705070406030754)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685724862658 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724862659 2023.06.02 20:24:22)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code 10124316154640071117054b451617161516451615)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724862672 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724862673 2023.06.02 20:24:22)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 2022262428777136222e627a742726262526752676)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685724863524 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685724863525 2023.06.02 20:24:23)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code 6c6e306c3e3b317a3d637f366b6a386b6c6a3a6a39)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2131          1685724863542 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724863543 2023.06.02 20:24:23)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 7b79267a2b2c266c7d786a212e7d7f7d7e7c797d2e)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685724863555 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724863556 2023.06.02 20:24:23)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code 8b89d584dcdddb9c8a8c9ed0de8d8c8d8e8dde8d8e)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724863567 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724863568 2023.06.02 20:24:23)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 9b999094c1ccca8d9995d9c1cf9c9d9d9e9dce9dcd)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685724864469 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685724864470 2023.06.02 20:24:24)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code 2527222121727833742a367f222371222523732370)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2131          1685724864483 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724864484 2023.06.02 20:24:24)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 25272321227278322326347f702321232022272370)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685724864495 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724864496 2023.06.02 20:24:24)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code 35373031356365223432206e603332333033603330)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724864510 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724864511 2023.06.02 20:24:24)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 4446144648131552464a061e104342424142114212)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685724865741 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685724865742 2023.06.02 20:24:25)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code 1714421011404a014618044d101143101711411142)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2131          1685724865756 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724865757 2023.06.02 20:24:25)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 2625722222717b312025377c732022202321242073)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685724865769 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724865770 2023.06.02 20:24:25)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code 36356132356066213731236d633031303330633033)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724865783 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724865784 2023.06.02 20:24:25)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 4546474748121453474b071f114243434043104313)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685724871213 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685724871214 2023.06.02 20:24:31)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code 7373217271242e65227c6029747527747375257526)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2131          1685724874738 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724874739 2023.06.02 20:24:34)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 3f3e6e3a6b686228393c2e656a393b393a383d396a)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 3238          1685724926304 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685724926305 2023.06.02 20:25:26)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code a9aca9fea1fef4bff8a6baf3aeaffdaea9afffaffc)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2131          1685724926318 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724926319 2023.06.02 20:25:26)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code b9bcb8edb2eee4aebfbaa8e3ecbfbdbfbcbebbbfec)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_implicit)
				(_port
					((A)(A))
					((B)(B))
					((Cin)(Cin))
					((Sum)(Sum))
					((Cout)(Cout))
				)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685724926333 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724926334 2023.06.02 20:25:26)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code c8cdca9cc59e98dfc9cfdd939dcecfcecdce9dcecd)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724926351 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724926352 2023.06.02 20:25:26)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code d8dd8f8ad88f89cedad69a828cdfdededdde8dde8e)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 750           1685724926368 Behavioral
(_unit VHDL(fulladder 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724926369 2023.06.02 20:25:26)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code e8edbabae5bfeffebbbbf9b2bdeeeceeedefeaeeee)
	(_ent
		(_time 1685724926364)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685724928310 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685724928311 2023.06.02 20:25:28)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code 797b2878712e246f28766a237e7f2d7e797f2f7f2c)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2030          1685724928327 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724928328 2023.06.02 20:25:28)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 898bd98782ded49e8f8a98d3dc8f8d8f8c8e8b8fdc)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_ent . FullAdder)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685724928356 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724928357 2023.06.02 20:25:28)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code a8aafbfea5fef8bfa9afbdf3fdaeafaeadaefdaead)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724928385 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724928386 2023.06.02 20:25:28)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code c7c5c192c89096d1c5c9859d93c0c1c1c2c192c191)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 750           1685724928412 Behavioral
(_unit VHDL(fulladder 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724928413 2023.06.02 20:25:28)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code e6e4e5b4e5b1e1f0b5b5f7bcb3e0e2e0e3e1e4e0e0)
	(_ent
		(_time 1685724926363)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685724929662 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685724929663 2023.06.02 20:25:29)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code c8cacd9dc19f95de99c7db92cfce9ccfc8ce9ece9d)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2030          1685724929681 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724929682 2023.06.02 20:25:29)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code d8dadc8ad28f85cfdedbc9828ddedcdedddfdade8d)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_ent . FullAdder)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685724929697 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724929698 2023.06.02 20:25:29)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code e8eaefbae5beb8ffe9effdb3bdeeefeeedeebdeeed)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724929710 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724929711 2023.06.02 20:25:29)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code f7f5a5a7f8a0a6e1f5f9b5ada3f0f1f1f2f1a2f1a1)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 750           1685724929723 Behavioral
(_unit VHDL(fulladder 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724929724 2023.06.02 20:25:29)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 07055300055000115454165d520103010200050101)
	(_ent
		(_time 1685724926363)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685724934626 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685724934627 2023.06.02 20:25:34)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code 3132303431666c27603e226b363765363137673764)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2030          1685724934645 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685724934646 2023.06.02 20:25:34)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 4142414342161c564742501b144745474446434714)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_ent . FullAdder)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685724934659 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685724934660 2023.06.02 20:25:34)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code 50535352550600475157450b055657565556055655)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685724934673 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724934674 2023.06.02 20:25:34)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 6063366068373176626e223a346766666566356636)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 750           1685724934689 Behavioral
(_unit VHDL(fulladder 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685724934690 2023.06.02 20:25:34)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 70732370752777662323612a257674767577727676)
	(_ent
		(_time 1685724926363)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685725173765 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685725173766 2023.06.02 20:29:33)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code 5650065551010b400759450c515002515650005003)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2030          1685725173779 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685725173780 2023.06.02 20:29:33)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 5650075552010b415055470c035052505351545003)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_ent . FullAdder)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685725173792 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685725173793 2023.06.02 20:29:33)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code 65633764653335726462703e306362636063306360)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685725173805 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685725173806 2023.06.02 20:29:33)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 7573727478222463777b372f217273737073207323)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 750           1685725173819 Behavioral
(_unit VHDL(fulladder 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685725173820 2023.06.02 20:29:33)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 8583878a85d28293d6d694dfd08381838082878383)
	(_ent
		(_time 1685724926363)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685725174728 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685725174729 2023.06.02 20:29:34)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code 0f095309585852195e001c5508095b080f0959095a)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2030          1685725174745 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685725174746 2023.06.02 20:29:34)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 1f1942184b484208191c0e454a191b191a181d194a)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_ent . FullAdder)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685725174757 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685725174758 2023.06.02 20:29:34)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code 2e28702b7e787e392f293b757b2829282b287b282b)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685725174769 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685725174770 2023.06.02 20:29:34)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 3e38353b63696f283c307c646a3938383b386b3868)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 750           1685725174780 Behavioral
(_unit VHDL(fulladder 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685725174781 2023.06.02 20:29:34)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 3e38303a6e6939286d6d2f646b383a383b393c3838)
	(_ent
		(_time 1685724926363)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685725175696 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685725175697 2023.06.02 20:29:35)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code d8dede8ad18f85ce89d7cb82dfde8cdfd8de8ede8d)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2030          1685725175713 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685725175714 2023.06.02 20:29:35)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code e7e1e0b4e2b0baf0e1e4f6bdb2e1e3e1e2e0e5e1b2)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_ent . FullAdder)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685725175724 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685725175725 2023.06.02 20:29:35)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code f7f1f3a6f5a1a7e0f6f0e2aca2f1f0f1f2f1a2f1f2)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685725175740 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685725175741 2023.06.02 20:29:35)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 07015701085056110509455d530001010201520151)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 750           1685725175752 Behavioral
(_unit VHDL(fulladder 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685725175753 2023.06.02 20:29:35)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 16104310154111004545074c431012101311141010)
	(_ent
		(_time 1685724926363)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3238          1685725287958 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685725287959 2023.06.02 20:31:27)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code 6134376161363c77306e723b666735666167376734)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2030          1685725287979 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685725287980 2023.06.02 20:31:27)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 7124267072262c667772602b247775777476737724)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_ent . FullAdder)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1013          1685725287995 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685725287996 2023.06.02 20:31:27)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code 81d4d58e85d7d196808694dad48786878487d48784)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 892           1685725288015 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685725288016 2023.06.02 20:31:28)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code a0f5a1f7a8f7f1b6a2aee2faf4a7a6a6a5a6f5a6f6)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 750           1685725288032 Behavioral
(_unit VHDL(fulladder 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685725288033 2023.06.02 20:31:28)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code affaabf9fcf8a8b9fcfcbef5faa9aba9aaa8ada9a9)
	(_ent
		(_time 1685724926363)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 3238          1685725319855 Behavioral
(_unit VHDL(maincomponent 0 4(behavioral 1 14))
	(_version vef)
	(_time 1685725319856 2023.06.02 20:31:59)
	(_source(\../src/q1.vhd\(\../src/MainComponent.vhd\)))
	(_parameters tan)
	(_code f4f1f5a4f1a3a9e2a5fbe7aef3f2a0f3f4f2a2f2a1)
	(_ent
		(_time 1685723985770)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 1 20(_ent (_in))))
				(_port(_int B 7 1 20(_ent (_in))))
				(_port(_int Cin -1 1 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 1 22(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 1 22(_ent (_out))))
				(_port(_int Cout -1 1 23(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 1 29(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 1 32(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 1 32(_ent (_in))))
				(_port(_int B 7 1 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 33(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 1 33(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 1 39(_ent (_in))))
				(_port(_int EvenOnes -1 1 40(_ent (_out))))
			)
		)
	)
	(_inst Adder 1 50(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 1 59(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 1 66(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int C 1 0 10(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 1 17(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 1 29(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 1 44(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 1 44(_arch(_uni))))
		(_sig(_int Cout -1 1 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 1 46(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 1 46(_arch(_uni))))
		(_sig(_int EvenOnes -1 1 47(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
V 000051 55 2030          1685725319869 Behavioral
(_unit VHDL(nbitadder 0 4(behavioral 1 16))
	(_version vef)
	(_time 1685725319870 2023.06.02 20:31:59)
	(_source(\../src/q1.vhd\(\../src/NBitAdder.vhd\)))
	(_parameters tan)
	(_code 04010702025359130207155e510200020103060251)
	(_ent
		(_time 1685724278785)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 1 19(_ent (_in))))
				(_port(_int B -1 1 19(_ent (_in))))
				(_port(_int Cin -1 1 19(_ent (_in))))
				(_port(_int Sum -1 1 20(_ent (_out))))
				(_port(_int Cout -1 1 20(_ent (_out))))
			)
		)
	)
	(_generate FA 1 27(_for 5 )
		(_inst FullAdd 1 28(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_ent . FullAdder)
			)
		)
		(_object
			(_cnst(_int i 5 1 27(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int Cin -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 11(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 1 24(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 1 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 1 27(_scalar (_to i 0 c 7))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__37(_arch 1 1 37(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
V 000051 55 1013          1685725319882 Behavioral
(_unit VHDL(outputgenerator 0 4(behavioral 0 14))
	(_version vef)
	(_time 1685725319883 2023.06.02 20:31:59)
	(_source(\../src/OutputGenerator.vhd\))
	(_parameters tan)
	(_code 131613151545430412140648461514151615461516)
	(_ent
		(_time 1685724361491)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 6(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 10(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
V 000051 55 892           1685725319904 Behavioral
(_unit VHDL(checkevenones 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685725319905 2023.06.02 20:31:59)
	(_source(\../src/CheckEvenOnes.vhd\))
	(_parameters tan)
	(_code 2326762728747235212d6179772425252625762575)
	(_ent
		(_time 1685724381855)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int EvenOnes -1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 12(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 750           1685725319921 Behavioral
(_unit VHDL(fulladder 0 4(behavioral 0 11))
	(_version vef)
	(_time 1685725319922 2023.06.02 20:31:59)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 323762363565352461612368673436343735303434)
	(_ent
		(_time 1685724926363)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
