

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_3'
================================================================
* Date:           Tue Dec 17 15:43:24 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.380|        1.60|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  135345|  135345|  135345|  135345|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  135344|  135344|      8459|          -|          -|    16|    no    |
        | + Loop 1.1          |    8456|    8456|       604|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1      |     602|     602|        43|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1  |      40|      40|         5|          -|          -|     8|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    244|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|      14|      4|
|Multiplexer      |        -|      -|       -|    116|
|Register         |        -|      -|     263|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      1|     277|    364|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_15s_30_1_1_U60  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_3_b_s_U  |pointwise_conv2d_fix_3_SeparableConv2D_3_b_s  |        0|  14|   4|    16|   14|     1|          224|
    |SeparableConv2D_3_w_s_U  |pointwise_conv2d_fix_3_SeparableConv2D_3_w_s  |        1|   0|   0|   128|   15|     1|         1920|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                              |        1|  14|   4|   144|   29|     2|         2144|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |buffer_2_fu_379_p2   |     +    |      0|  0|  23|          16|          16|
    |in_d_1_fu_304_p2     |     +    |      0|  0|  13|           4|           1|
    |next_mul2_fu_194_p2  |     +    |      0|  0|  12|          12|           8|
    |next_mul_fu_314_p2   |     +    |      0|  0|  13|          11|           8|
    |out_d_2_fu_206_p2    |     +    |      0|  0|  15|           5|           1|
    |out_h_2_fu_238_p2    |     +    |      0|  0|  13|           4|           1|
    |out_w_2_fu_284_p2    |     +    |      0|  0|  13|           4|           1|
    |tmp1_fu_339_p2       |     +    |      0|  0|  15|           9|           9|
    |tmp_3_fu_347_p2      |     +    |      0|  0|  17|          13|          13|
    |tmp_5_fu_329_p2      |     +    |      0|  0|  12|          12|          12|
    |tmp_7_fu_334_p2      |     +    |      0|  0|  15|           7|           7|
    |tmp_fu_320_p2        |     +    |      0|  0|  13|          11|          11|
    |tmp_2_fu_268_p2      |     -    |      0|  0|  15|           9|           9|
    |exitcond1_fu_278_p2  |   icmp   |      0|  0|   9|           4|           3|
    |exitcond2_fu_232_p2  |   icmp   |      0|  0|   9|           4|           3|
    |exitcond3_fu_200_p2  |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_fu_298_p2   |   icmp   |      0|  0|  11|           4|           5|
    |buffer_1_fu_397_p3   |  select  |      0|  0|  15|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 244|         135|         115|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  53|         12|    1|         12|
    |buffer1_reg_158   |   9|          2|   16|         32|
    |in_d_reg_168      |   9|          2|    4|          8|
    |out_d_reg_114     |   9|          2|    5|         10|
    |out_h_reg_136     |   9|          2|    4|          8|
    |out_w_reg_147     |   9|          2|    4|          8|
    |phi_mul1_reg_125  |   9|          2|   12|         24|
    |phi_mul_reg_179   |   9|          2|   11|         22|
    +------------------+----+-----------+-----+-----------+
    |Total             | 116|         26|   57|        124|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_3_w_3_reg_541  |  15|   0|   15|          0|
    |ap_CS_fsm                      |  11|   0|   11|          0|
    |buffer1_reg_158                |  16|   0|   16|          0|
    |buffer_cast_reg_457            |  16|   0|   16|          0|
    |in_d_1_reg_501                 |   4|   0|    4|          0|
    |in_d_reg_168                   |   4|   0|    4|          0|
    |input_load_reg_536             |  16|   0|   16|          0|
    |next_mul2_reg_429              |  12|   0|   12|          0|
    |next_mul_reg_506               |  11|   0|   11|          0|
    |out_d_2_reg_437                |   5|   0|    5|          0|
    |out_d_reg_114                  |   5|   0|    5|          0|
    |out_h_2_reg_465                |   4|   0|    4|          0|
    |out_h_reg_136                  |   4|   0|    4|          0|
    |out_w_2_reg_483                |   4|   0|    4|          0|
    |out_w_reg_147                  |   4|   0|    4|          0|
    |phi_mul1_cast_reg_424          |  12|   0|   13|          1|
    |phi_mul1_reg_125               |  12|   0|   12|          0|
    |phi_mul_reg_179                |  11|   0|   11|          0|
    |tmp_10_reg_546                 |  30|   0|   30|          0|
    |tmp_11_reg_447                 |   4|   0|    4|          0|
    |tmp_1_reg_452                  |   4|   0|    7|          3|
    |tmp_22_cast_reg_475            |  11|   0|   12|          1|
    |tmp_23_cast4_reg_488           |   4|   0|    9|          5|
    |tmp_23_cast_reg_493            |   4|   0|   11|          7|
    |tmp_2_reg_470                  |   8|   0|    9|          1|
    |tmp_3_reg_521                  |  13|   0|   13|          0|
    |tmp_5_reg_511                  |  12|   0|   12|          0|
    |tmp_7_reg_516                  |   7|   0|    7|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 263|   0|  281|         18|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

