m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/cinnabon_fpga/simulation/modelsim
vadd
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1582494238
!i10b 1
!s100 zMEgJ@:dR:BWh_^]5JWVb2
IfVDA<ZzCMHo;CUU7cAg?M2
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 add_v_unit
S1
R0
w1582446307
8D:/cinnabon_fpga/cores/add/add.v
FD:/cinnabon_fpga/cores/add/add.v
L0 40
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1582494238.000000
!s107 D:/cinnabon_fpga/cores/add/add.v|
!s90 -reportprogress|300|D:/cinnabon_fpga/cores/add/add.v|
!i113 1
Z6 tSvlog 1 CvgOpt 0
vcinnabon_fpga_qsys
R1
R2
!i10b 1
!s100 blU>oQgddA7YXEO@SOFPQ2
I3f?7S4gjNQKYi<aNUz11o2
R3
!s105 cinnabon_fpga_qsys_v_unit
S1
R0
w1582473604
8D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/cinnabon_fpga_qsys.v
FD:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/cinnabon_fpga_qsys.v
L0 6
R4
r1
!s85 0
31
R5
!s107 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/cinnabon_fpga_qsys.v|
!s90 -reportprogress|300|D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/cinnabon_fpga_qsys.v|
!i113 1
R6
vcinnabon_fpga_tb
R1
!s110 1582494509
!i10b 1
!s100 kAlX@dVW>LI1EO4XlQGnJ2
I3zj:Z5a3_i6U=0`@B1OzW2
R3
!s105 cinnabon_fpga_tb_v_unit
S1
R0
w1582494487
8D:/cinnabon_fpga/sim/mentor/cinnabon_fpga_tb.v
FD:/cinnabon_fpga/sim/mentor/cinnabon_fpga_tb.v
L0 3
R4
r1
!s85 0
31
!s108 1582494509.000000
!s107 D:/cinnabon_fpga/sim/mentor/cinnabon_fpga_tb.v|
!s90 -reportprogress|300|D:/cinnabon_fpga/sim/mentor/cinnabon_fpga_tb.v|
!i113 1
R6
vnco
R1
Z7 !s110 1582494242
!i10b 1
!s100 <_em7<2L>CXC6Uj:_IlCi2
IN0Cj6RDL7JY2fdbIU^?aX1
R3
!s105 nco_v_unit
S1
R0
w1582443847
8D:/cinnabon_fpga/cores/nco/nco/simulation/nco.v
FD:/cinnabon_fpga/cores/nco/nco/simulation/nco.v
L0 6
R4
r1
!s85 0
31
Z8 !s108 1582494242.000000
!s107 D:/cinnabon_fpga/cores/nco/nco/simulation/nco.v|
!s90 -reportprogress|300|D:/cinnabon_fpga/cores/nco/nco/simulation/nco.v|
!i113 1
R6
vpll
R1
R7
!i10b 1
!s100 [S::YMi^n^BPl@d:76kVU2
I^Fdk9S[Te73`U1QFO;60c1
R3
!s105 pll_vo_unit
S1
R0
w1581805356
8D:/cinnabon_fpga/cores/pll/pll_sim/pll.vo
FD:/cinnabon_fpga/cores/pll/pll_sim/pll.vo
L0 32
R4
r1
!s85 0
31
R8
!s107 D:/cinnabon_fpga/cores/pll/pll_sim/pll.vo|
!s90 -reportprogress|300|D:/cinnabon_fpga/cores/pll/pll_sim/pll.vo|
!i113 1
R6
