Information: Updating design information... (UID-85)
Warning: Design 'topfft' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : topfft
Version: O-2018.06-SP2
Date   : Tue Oct 22 11:09:50 2019
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:             157.00
  Critical Path Length:          5.91
  Critical Path Slack:          -1.97
  Critical Path Clk Period:      4.00
  Total Negative Slack:       -516.94
  No. of Violating Paths:      485.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:             116234
  Buf/Inv Cell Count:           30876
  Buf Cell Count:               10038
  Inv Cell Count:               20838
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    108328
  Sequential Cell Count:         7906
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   328970.849246
  Noncombinational Area: 63074.857201
  Buf/Inv Area:          53945.564416
  Total Buffer Area:         23689.32
  Total Inverter Area:       30256.24
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            392045.706447
  Design Area:          392045.706447


  Design Rules
  -----------------------------------
  Total Number of Nets:        137832
  Nets With Violations:         15951
  Max Trans Violations:             0
  Max Cap Violations:           15951
  -----------------------------------


  Hostname: nina.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:              157.70
  Overall Compile Wall Clock Time:    50.86

  --------------------------------------------------------------------

  Design  WNS: 1.97  TNS: 516.94  Number of Violating Paths: 485


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
