# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTestbench/blinkTestbench.mdo}
# Loading project blinkTestbench
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 18:50:41 on Dec 12,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 18:50:41 on Dec 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 18:50:41 on Dec 12,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/bootROM/source" -work work C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v 
# -- Compiling module rom
# 
# Top level modules:
# 	rom
# End time: 18:50:42 on Dec 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 18:50:42 on Dec 12,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 18:50:42 on Dec 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 18:50:42 on Dec 12,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/RAM/source" -work work C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 18:50:42 on Dec 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 18:50:42 on Dec 12,2023
# vlog -reportprogress 300 -sv -mfcu "+incdir+C:/Users/Duncan/git/ForthCPU/interruptLogic/source" "+incdir+C:/Users/Duncan/git/ForthCPU/UART/source" "+incdir+C:/Users/Duncan/git/ForthCPU/RAM/source" "+incdir+C:/Users/Duncan/git/ForthCPU/bootROM/source" "+incdir+C:/Users/Duncan/git/ForthCPU/memoryMapper/source" "+incdir+C:/Users/Duncan/git/ForthCPU/mcuResources/source" "+incdir+C:/Users/Duncan/git/ForthCPU/registerSequencer/source" "+incdir+C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source" "+incdir+C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source" "+incdir+C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source" "+incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source" "+incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source" "+incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source" "+incdir+C:/Users/Duncan/git/ForthCPU/busController/source" "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" "+incdir+C:/Users/Duncan/git/ForthCPU/instructionLatch/source" "+incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source" "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" "+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source" "+incdir+C:/Users/Duncan/git/ForthCPU/impl1/source" "+incdir+C:/Users/Duncan/git/ForthCPU/impl1/test" "+incdir+C:/Users/Duncan/git/ForthCPU/branchLogic/source" "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v C:/Users/Duncan/git/ForthCPU/UART/source/UART.v C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v C:/Users/Duncan/git/ForthCPU/busController/source/busController.v C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v C:/Users/Duncan/git/ForthCPU/constants.v C:/Users/Duncan/git/ForthCPU/instructionTestSetup.v C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module interruptMaskRegister
# -- Compiling module UART_TX
# -- Compiling module UART_RX
# -- Compiling module UART
# -- Compiling module RAM
# -- Compiling module rom
# -- Compiling module memoryMapper
# -- Compiling module mcuResources
# -- Compiling module registerSequencer
# -- Compiling module opxMultiplexer
# -- Compiling module generalGroupDecoder
# -- Compiling module jumpGroupDecoder
# -- Compiling module loadStoreGroupDecoder
# -- Compiling module aluGroupDecoder
# -- Compiling module interruptStateMachine
# -- Compiling module programCounter
# -- Compiling module busSequencer
# -- Compiling module busController
# -- Compiling module registerFile
# -- Compiling module ccRegisters
# -- Compiling module aluBMux
# -- Compiling module aluAMux
# -- Compiling module alu
# -- Compiling module fullALU
# -- Compiling module instructionLatch
# -- Compiling module instructionPhaseDecoder
# -- Compiling module debugSequencer
# -- Compiling module debugDecoder
# -- Compiling module synchronizer
# -- Compiling module register
# -- Compiling module synchronizedCounter
# -- Compiling module requestGenerator
# -- Compiling module oneOfEightDecoder
# -- Compiling module debugPort
# -- Compiling module core
# -- Compiling module mcu
# -- Compiling module blinkTests
# -- Compiling module branchLogic
# -- Compiling module upCounter
# -- Compiling module transparentLatch
# -- Compiling module registers
# 
# Top level modules:
# 	blinkTests
# 	branchLogic
# 	upCounter
# 	transparentLatch
# End time: 18:50:43 on Dec 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo3l blinkTests 
# Start time: 18:50:43 on Dec 12,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.blinkTests
# Loading work.mcu
# Loading ovi_machxo3l.PUR
# Loading ovi_machxo3l.GSR
# Loading work.core
# Loading work.register
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.debugDecoder
# Loading work.debugSequencer
# Loading work.instructionPhaseDecoder
# Loading work.instructionLatch
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading ovi_machxo3l.DP8KC
# Loading ovi_machxo3l.VLO
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
# Loading work.mcuResources
# Loading work.memoryMapper
# Loading work.rom
# Loading ovi_machxo3l.VHI
# Loading work.RAM
# Loading ovi_machxo3l.FD1P3DX
# Loading ovi_machxo3l.MUX41
# Loading work.UART
# Loading work.UART_RX
# Loading work.UART_TX
# Loading work.interruptMaskRegister
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'Address'. The port definition is at: C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /blinkTests/mcuInst/mcuResourcesInst/RAMInst File: C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v Line: 101
# Loading ovi_machxo3l.UDFDL5E_UDP_X
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position end  sim:/blinkTests/mcuInst/mcuResourcesInst/memoryMapperInst/ADDR
add wave -position end  sim:/blinkTests/mcuInst/mcuResourcesInst/memoryMapperInst/CPU_DIN
add wave -position end  sim:/blinkTests/mcuInst/mcuResourcesInst/memoryMapperInst/RDN
add wave -position end  sim:/blinkTests/mcuInst/mcuResourcesInst/memoryMapperInst/WR0N
add wave -position end  sim:/blinkTests/mcuInst/mcuResourcesInst/memoryMapperInst/WR1N
add wave -position end  sim:/blinkTests/mcuInst/mcuResourcesInst/memoryMapperInst/WR_UART
add wave -position end  sim:/blinkTests/mcuInst/mcuResourcesInst/memoryMapperInst/RD_UART
add wave -position end  sim:/blinkTests/mcuInst/mcuResourcesInst/memoryMapperInst/ADDR_UART
restart; run 1ms
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'Address'. The port definition is at: C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /blinkTests/mcuInst/mcuResourcesInst/RAMInst File: C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v Line: 101
# Compile of interruptMaskRegister.v was successful.
# Compile of transmitter.v was successful.
# Compile of receiver.v was successful.
# Compile of UART.v was successful.
# Compile of memoryMapper.v was successful.
# Compile of mcuResources.v was successful.
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionLatch.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of debugSequencer.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of synchronizer.v was successful.
# Compile of register.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of core.v was successful.
# Compile of mcu.v was successful.
# Compile of blinkTest.v was successful.
# Compile of branchLogic.v was successful.
# Compile of upCounter.v was successful.
# Compile of transparentLatch.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of rom.v was successful.
# Compile of registers.v was successful.
# Compile of RAM.v was successful.
# 43 compiles, 0 failed with no errors.
restart; run 1ms
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.blinkTests
# Loading work.mcu
# Loading work.core
# Loading work.register
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.debugDecoder
# Loading work.debugSequencer
# Loading work.instructionPhaseDecoder
# Loading work.instructionLatch
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
# Loading work.mcuResources
# Loading work.memoryMapper
# Loading work.rom
# Loading work.RAM
# Loading work.UART
# Loading work.UART_RX
# Loading work.UART_TX
# Loading work.interruptMaskRegister
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'Address'. The port definition is at: C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /blinkTests/mcuInst/mcuResourcesInst/RAMInst File: C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v Line: 101
# [T=43450000] UART TX: H
# [T=149450000] UART TX: e
# [T=255450000] UART TX: l
# [T=361450000] UART TX: l
# [T=467450000] UART TX: o
# [T=573450000] UART TX: !
# [T=679450000] UART TX:  
# [T=785450000] UART TX: I
# [T=891450000] UART TX: '
# [T=997450000] UART TX: m
run 10ms
# [T=1103450000] UART TX:  
# [T=1209450000] UART TX: a
# [T=1315450000] UART TX: n
# [T=1421450000] UART TX:  
# [T=1527450000] UART TX: F
# [T=1633450000] UART TX: P
# [T=1739450000] UART TX: G
# [T=1845450000] UART TX: A
# [T=1951450000] UART TX:  
# [T=2057450000] UART TX: >
# [T=2163450000] UART TX: >
# [T=2269050000] UART TX: 
# Compile of interruptMaskRegister.v was successful.
# Compile of transmitter.v was successful.
# Compile of receiver.v was successful.
# Compile of UART.v was successful.
# Compile of memoryMapper.v was successful.
# Compile of mcuResources.v was successful.
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionLatch.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of debugSequencer.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of synchronizer.v was successful.
# Compile of register.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of core.v was successful.
# Compile of mcu.v was successful.
# Compile of blinkTest.v was successful.
# Compile of branchLogic.v was successful.
# Compile of upCounter.v was successful.
# Compile of transparentLatch.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of rom.v was successful.
# Compile of registers.v was successful.
# Compile of RAM.v was successful.
# 43 compiles, 0 failed with no errors.
restart; run 1ms
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.blinkTests
# Loading work.mcu
# Loading work.core
# Loading work.register
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.debugDecoder
# Loading work.debugSequencer
# Loading work.instructionPhaseDecoder
# Loading work.instructionLatch
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
# Loading work.mcuResources
# Loading work.memoryMapper
# Loading work.rom
# Loading work.RAM
# Loading work.UART
# Loading work.UART_RX
# Loading work.UART_TX
# Loading work.interruptMaskRegister
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'Address'. The port definition is at: C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /blinkTests/mcuInst/mcuResourcesInst/RAMInst File: C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v Line: 101
# Compile of interruptMaskRegister.v was successful.
# Compile of transmitter.v was successful.
# Compile of receiver.v was successful.
# Compile of UART.v was successful.
# Compile of memoryMapper.v was successful.
# Compile of mcuResources.v was successful.
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionLatch.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of debugSequencer.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of synchronizer.v was successful.
# Compile of register.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of core.v was successful.
# Compile of mcu.v was successful.
# Compile of blinkTest.v was successful.
# Compile of branchLogic.v was successful.
# Compile of upCounter.v was successful.
# Compile of transparentLatch.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of rom.v was successful.
# Compile of registers.v was successful.
# Compile of RAM.v was successful.
# 43 compiles, 0 failed with no errors.
restart; run 1ms
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.blinkTests
# Loading work.mcu
# Loading work.core
# Loading work.register
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.debugDecoder
# Loading work.debugSequencer
# Loading work.instructionPhaseDecoder
# Loading work.instructionLatch
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
# Loading work.mcuResources
# Loading work.memoryMapper
# Loading work.rom
# Loading work.RAM
# Loading work.UART
# Loading work.UART_RX
# Loading work.UART_TX
# Loading work.interruptMaskRegister
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'Address'. The port definition is at: C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /blinkTests/mcuInst/mcuResourcesInst/RAMInst File: C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v Line: 101
# [T= 14200000]
# [T= 14500000]
# [T= 14800000]
# [T= 15100000]
# [T= 15400000]
# Compile of interruptMaskRegister.v was successful.
# Compile of transmitter.v was successful.
# Compile of receiver.v was successful.
# Compile of UART.v was successful.
# Compile of memoryMapper.v was successful.
# Compile of mcuResources.v was successful.
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionLatch.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of debugSequencer.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of synchronizer.v was successful.
# Compile of register.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of core.v was successful.
# Compile of mcu.v was successful.
# Compile of blinkTest.v was successful.
# Compile of branchLogic.v was successful.
# Compile of upCounter.v was successful.
# Compile of transparentLatch.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of rom.v was successful.
# Compile of registers.v was successful.
# Compile of RAM.v was successful.
# 43 compiles, 0 failed with no errors.
restart; run 20us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.blinkTests
# Loading work.mcu
# Loading work.core
# Loading work.register
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.debugDecoder
# Loading work.debugSequencer
# Loading work.instructionPhaseDecoder
# Loading work.instructionLatch
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
# Loading work.mcuResources
# Loading work.memoryMapper
# Loading work.rom
# Loading work.RAM
# Loading work.UART
# Loading work.UART_RX
# Loading work.UART_TX
# Loading work.interruptMaskRegister
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'Address'. The port definition is at: C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /blinkTests/mcuInst/mcuResourcesInst/RAMInst File: C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v Line: 101
# [T= 14200000]
# [T= 15000000]
# [T= 15800000]
# [T= 16600000]
# [T= 17400000]
# Compile of interruptMaskRegister.v was successful.
# Compile of transmitter.v was successful.
# Compile of receiver.v was successful.
# Compile of UART.v was successful.
# Compile of memoryMapper.v was successful.
# Compile of mcuResources.v was successful.
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionLatch.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of debugSequencer.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of synchronizer.v was successful.
# Compile of register.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of core.v was successful.
# Compile of mcu.v was successful.
# Compile of blinkTest.v was successful.
# Compile of branchLogic.v was successful.
# Compile of upCounter.v was successful.
# Compile of transparentLatch.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of rom.v was successful.
# Compile of registers.v was successful.
# Compile of RAM.v was successful.
# 43 compiles, 0 failed with no errors.
restart; run 20us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.blinkTests
# Loading work.mcu
# Loading work.core
# Loading work.register
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.debugDecoder
# Loading work.debugSequencer
# Loading work.instructionPhaseDecoder
# Loading work.instructionLatch
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
# Loading work.mcuResources
# Loading work.memoryMapper
# Loading work.rom
# Loading work.RAM
# Loading work.UART
# Loading work.UART_RX
# Loading work.UART_TX
# Loading work.interruptMaskRegister
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'Address'. The port definition is at: C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /blinkTests/mcuInst/mcuResourcesInst/RAMInst File: C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v Line: 101
# [T= 14200000] STEP
# [T= 15400000] STEP
# [T= 16600000] STEP
# [T= 17800000] STEP
# [T= 19000000] STEP
# Compile of interruptMaskRegister.v was successful.
# Compile of transmitter.v was successful.
# Compile of receiver.v was successful.
# Compile of UART.v was successful.
# Compile of memoryMapper.v was successful.
# Compile of mcuResources.v was successful.
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionLatch.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of debugSequencer.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of synchronizer.v was successful.
# Compile of register.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of core.v was successful.
# Compile of mcu.v was successful.
# Compile of blinkTest.v was successful.
# Compile of branchLogic.v was successful.
# Compile of upCounter.v was successful.
# Compile of transparentLatch.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of rom.v was successful.
# Compile of registers.v was successful.
# Compile of RAM.v was successful.
# 43 compiles, 0 failed with no errors.
restart; run 20us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.blinkTests
# Loading work.mcu
# Loading work.core
# Loading work.register
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.debugDecoder
# Loading work.debugSequencer
# Loading work.instructionPhaseDecoder
# Loading work.instructionLatch
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
# Loading work.mcuResources
# Loading work.memoryMapper
# Loading work.rom
# Loading work.RAM
# Loading work.UART
# Loading work.UART_RX
# Loading work.UART_TX
# Loading work.interruptMaskRegister
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'Address'. The port definition is at: C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /blinkTests/mcuInst/mcuResourcesInst/RAMInst File: C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v Line: 101
# [T= 14200000] STOP
# [T= 15400000] STEP
# [T= 16600000] STEP
# [T= 17800000] STEP
# [T= 19000000] STEP
add wave -position 9  sim:/blinkTests/mcuInst/coreInst/debugger/DEBUG_LD_DATA_EN
add wave -position 10  sim:/blinkTests/mcuInst/coreInst/debugger/DEBUG_DATAX
add wave -position 11  sim:/blinkTests/mcuInst/coreInst/debugger/DEBUG_DIN_DIN
add wave -position 12  sim:/blinkTests/mcuInst/coreInst/debugger/DEBUG_REGB_DATA
add wave -position 13  sim:/blinkTests/mcuInst/coreInst/debugger/DEBUG_CC_DATA
restart;run 20us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'Address'. The port definition is at: C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /blinkTests/mcuInst/mcuResourcesInst/RAMInst File: C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v Line: 101
# [T= 14200000] STOP
# [T= 15400000] STEP
# [T= 16600000] STEP
# [T= 17800000] STEP
# [T= 19000000] STEP
add wave -position 12  sim:/blinkTests/mcuInst/coreInst/debugger/DEBUG_PC_A_NEXT
restart;run 20us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'Address'. The port definition is at: C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /blinkTests/mcuInst/mcuResourcesInst/RAMInst File: C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v Line: 101
# [T= 14200000] STOP
# [T= 15400000] STEP
# [T= 16600000] STEP
# [T= 17800000] STEP
# [T= 19000000] STEP
# Compile of interruptMaskRegister.v was successful.
# Compile of transmitter.v was successful.
# Compile of receiver.v was successful.
# Compile of UART.v was successful.
# Compile of memoryMapper.v was successful.
# Compile of mcuResources.v was successful.
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionLatch.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of debugSequencer.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of synchronizer.v was successful.
# Compile of register.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of core.v was successful.
# Compile of mcu.v was successful.
# Compile of blinkTest.v was successful.
# Compile of branchLogic.v was successful.
# Compile of upCounter.v was successful.
# Compile of transparentLatch.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of rom.v was successful.
# Compile of registers.v was successful.
# Compile of RAM.v was successful.
# 43 compiles, 0 failed with no errors.
restart;run 20us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.blinkTests
# Loading work.mcu
# Loading work.core
# Loading work.register
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.debugDecoder
# Loading work.debugSequencer
# Loading work.instructionPhaseDecoder
# Loading work.instructionLatch
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
# Loading work.mcuResources
# Loading work.memoryMapper
# Loading work.rom
# Loading work.RAM
# Loading work.UART
# Loading work.UART_RX
# Loading work.UART_TX
# Loading work.interruptMaskRegister
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'Address'. The port definition is at: C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /blinkTests/mcuInst/mcuResourcesInst/RAMInst File: C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v Line: 101
# [T= 14200000] STOP
# [T= 15400000] STEP
# [T= 16600000] READ PC
# [T= 19600000] STEP
# Compile of interruptMaskRegister.v was successful.
# Compile of transmitter.v was successful.
# Compile of receiver.v was successful.
# Compile of UART.v was successful.
# Compile of memoryMapper.v was successful.
# Compile of mcuResources.v was successful.
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionLatch.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of debugSequencer.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of synchronizer.v was successful.
# Compile of register.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of core.v was successful.
# Compile of mcu.v was successful.
# Compile of blinkTest.v was successful.
# Compile of branchLogic.v was successful.
# Compile of upCounter.v was successful.
# Compile of transparentLatch.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of rom.v was successful.
# Compile of registers.v was successful.
# Compile of RAM.v was successful.
# 43 compiles, 0 failed with no errors.
restart;run 20us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.blinkTests
# Loading work.mcu
# Loading work.core
# Loading work.register
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.debugDecoder
# Loading work.debugSequencer
# Loading work.instructionPhaseDecoder
# Loading work.instructionLatch
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
# Loading work.mcuResources
# Loading work.memoryMapper
# Loading work.rom
# Loading work.RAM
# Loading work.UART
# Loading work.UART_RX
# Loading work.UART_TX
# Loading work.interruptMaskRegister
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'Address'. The port definition is at: C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /blinkTests/mcuInst/mcuResourcesInst/RAMInst File: C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v Line: 101
# [T= 14200000] STOP
# [T= 15400000] STEP
# [T= 16600000] READ PC
# [T= 19000000] STEP
# Compile of interruptMaskRegister.v was successful.
# Compile of transmitter.v was successful.
# Compile of receiver.v was successful.
# Compile of UART.v was successful.
# Compile of memoryMapper.v was successful.
# Compile of mcuResources.v was successful.
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionLatch.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of debugSequencer.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of synchronizer.v was successful.
# Compile of register.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of core.v was successful.
# Compile of mcu.v was successful.
# Compile of blinkTest.v was successful.
# Compile of branchLogic.v was successful.
# Compile of upCounter.v was successful.
# Compile of transparentLatch.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of rom.v was successful.
# Compile of registers.v was successful.
# Compile of RAM.v was successful.
# 43 compiles, 0 failed with no errors.
restart;run 20us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.blinkTests
# Loading work.mcu
# Loading work.core
# Loading work.register
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.debugDecoder
# Loading work.debugSequencer
# Loading work.instructionPhaseDecoder
# Loading work.instructionLatch
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
# Loading work.mcuResources
# Loading work.memoryMapper
# Loading work.rom
# Loading work.RAM
# Loading work.UART
# Loading work.UART_RX
# Loading work.UART_TX
# Loading work.interruptMaskRegister
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'Address'. The port definition is at: C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /blinkTests/mcuInst/mcuResourcesInst/RAMInst File: C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v Line: 101
# [T=  2300000] WRITE
# [T=  4900000] WRITE
# [T=  6200000] WRITE
# [T=  7500000] WRITE
# [T=  8800000] WRITE
# [T= 10100000] READ
# [T= 10400000] READ
# [T= 10700000] READ
# [T= 11000000] READ
# [T= 11300000] READ
# [T= 11600000] READ
# [T= 14200000] STOP
# [T= 15400000] STEP
# [T= 16600000] READ PC
# [T= 16600000]   SET MODE
# [T= 17800000]   SET OP
# [T= 19000000] STEP
run 10us
# [T= 20200000] READ
# [T= 20500000] READ
# [T= 20800000] STEP
# [T= 22000000] READ PC
# [T= 22000000]   SET MODE
# [T= 23200000]   SET OP
# [T= 24400000] STEP
# [T= 25600000] READ
# [T= 25900000] READ
# [T= 26200000] STEP
# [T= 27400000] READ PC
# [T= 27400000]   SET MODE
# [T= 28600000]   SET OP
# [T= 29800000] STEP
# Compile of interruptMaskRegister.v was successful.
# Compile of transmitter.v was successful.
# Compile of receiver.v was successful.
# Compile of UART.v was successful.
# Compile of memoryMapper.v was successful.
# Compile of mcuResources.v was successful.
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionLatch.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of debugSequencer.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of synchronizer.v was successful.
# Compile of register.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of core.v was successful.
# Compile of mcu.v was successful.
# Compile of blinkTest.v was successful.
# Compile of branchLogic.v was successful.
# Compile of upCounter.v was successful.
# Compile of transparentLatch.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of rom.v was successful.
# Compile of registers.v was successful.
# Compile of RAM.v was successful.
# 43 compiles, 0 failed with no errors.
restart;run 30us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.blinkTests
# Loading work.mcu
# Loading work.core
# Loading work.register
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.debugDecoder
# Loading work.debugSequencer
# Loading work.instructionPhaseDecoder
# Loading work.instructionLatch
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
# Loading work.mcuResources
# Loading work.memoryMapper
# Loading work.rom
# Loading work.RAM
# Loading work.UART
# Loading work.UART_RX
# Loading work.UART_TX
# Loading work.interruptMaskRegister
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'Address'. The port definition is at: C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /blinkTests/mcuInst/mcuResourcesInst/RAMInst File: C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v Line: 101
# [T=  2300000] WRITE
# [T=  4900000] WRITE
# [T=  6200000] WRITE
# [T=  7500000] WRITE
# [T=  8800000] WRITE
# [T= 10100000] READ
# [T= 10400000] READ
# [T= 10700000] READ
# [T= 11000000] READ
# [T= 11300000] READ
# [T= 11600000] READ
# [T= 14200000] STOP
# [T= 15400000] STEP
# [T= 16600000] READ PC
# [T= 16600000]   SET MODE
# [T= 17800000]   SET OP
# [T= 19000000] STEP
# [T= 20200000] READ
# [T= 20500000] READ
# [T= 20800000] STEP
# [T= 22000000] READ PC
# [T= 22000000]   SET MODE
# [T= 23200000]   SET OP
# [T= 24400000] STEP
# [T= 25600000] READ
# [T= 25900000] READ
# [T= 26200000] STEP
# [T= 27400000] READ PC
# [T= 27400000]   SET MODE
# [T= 28600000]   SET OP
# [T= 29800000] STEP
# Compile of interruptMaskRegister.v was successful.
# Compile of transmitter.v was successful.
# Compile of receiver.v was successful.
# Compile of UART.v was successful.
# Compile of memoryMapper.v was successful.
# Compile of mcuResources.v was successful.
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionLatch.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of debugSequencer.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of synchronizer.v was successful.
# Compile of register.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of core.v was successful.
# Compile of mcu.v was successful.
# Compile of blinkTest.v was successful.
# Compile of branchLogic.v was successful.
# Compile of upCounter.v was successful.
# Compile of transparentLatch.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of rom.v was successful.
# Compile of registers.v was successful.
# Compile of RAM.v was successful.
# 43 compiles, 0 failed with no errors.
restart;run 30us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.blinkTests
# Loading work.mcu
# Loading work.core
# Loading work.register
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.debugDecoder
# Loading work.debugSequencer
# Loading work.instructionPhaseDecoder
# Loading work.instructionLatch
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
# Loading work.mcuResources
# Loading work.memoryMapper
# Loading work.rom
# Loading work.RAM
# Loading work.UART
# Loading work.UART_RX
# Loading work.UART_TX
# Loading work.interruptMaskRegister
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'Address'. The port definition is at: C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /blinkTests/mcuInst/mcuResourcesInst/RAMInst File: C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v Line: 101
# [T=  2300000] WRITE
# [T=  4900000] WRITE
# [T=  6200000] WRITE
# [T=  7500000] WRITE
# [T=  8800000] WRITE
# [T= 10100000] READ
# [T= 10400000] READ
# [T= 10700000] READ
# [T= 11000000] READ
# [T= 11300000] READ
# [T= 11600000] READ
# [T= 14200000] STOP
# [T= 15400000] STEP
# [T= 16600000] READ PC
# [T= 16600000]   SET MODE
# [T= 17800000]   SET OP
# [T= 19000000] STEP
# [T= 20200000] READ
# [T= 20500000] READ
# [T= 20800000] STEP
# [T= 22000000] READ PC
# [T= 22000000]   SET MODE
# [T= 23200000]   SET OP
# [T= 24400000] STEP
# [T= 25600000] READ
# [T= 25900000] READ
# [T= 26200000] STEP
# [T= 27400000] READ PC
# [T= 27400000]   SET MODE
# [T= 28600000]   SET OP
# [T= 29800000] STEP
# Compile of interruptMaskRegister.v was successful.
# Compile of transmitter.v was successful.
# Compile of receiver.v was successful.
# Compile of UART.v was successful.
# Compile of memoryMapper.v was successful.
# Compile of mcuResources.v was successful.
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionLatch.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of debugSequencer.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of synchronizer.v was successful.
# Compile of register.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of core.v was successful.
# Compile of mcu.v was successful.
# Compile of blinkTest.v was successful.
# Compile of branchLogic.v was successful.
# Compile of upCounter.v was successful.
# Compile of transparentLatch.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of rom.v was successful.
# Compile of registers.v was successful.
# Compile of RAM.v was successful.
# 43 compiles, 0 failed with no errors.
restart;run 30us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.blinkTests
# Loading work.mcu
# Loading work.core
# Loading work.register
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.debugDecoder
# Loading work.debugSequencer
# Loading work.instructionPhaseDecoder
# Loading work.instructionLatch
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
# Loading work.mcuResources
# Loading work.memoryMapper
# Loading work.rom
# Loading work.RAM
# Loading work.UART
# Loading work.UART_RX
# Loading work.UART_TX
# Loading work.interruptMaskRegister
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'Address'. The port definition is at: C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /blinkTests/mcuInst/mcuResourcesInst/RAMInst File: C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v Line: 101
# [T=  2300000] WRITE
# [T=  4900000] WRITE
# [T=  6200000] WRITE
# [T=  7500000] WRITE
# [T=  8800000] WRITE
# [T= 10100000] READ
# [T= 10400000] READ
# [T= 10700000] READ
# [T= 11000000] READ
# [T= 11300000] READ
# [T= 11600000] READ
# [T= 14200000] STOP
# [T= 15400000] STEP
# [T= 16600000] READ PC
# [T= 16600000]   SET MODE
# [T= 17800000]   SET OP
# [T= 19000000] STEP
# [T= 20200000] READ
# [T= 20500000] READ
# [T= 20800000] STEP
# [T= 22000000] READ PC
# [T= 22000000]   SET MODE
# [T= 23200000]   SET OP
# [T= 24400000] STEP
# [T= 25600000] READ
# [T= 25900000] READ
# [T= 26200000] STEP
# [T= 27400000] READ PC
# [T= 27400000]   SET MODE
# [T= 28600000]   SET OP
# [T= 29800000] STEP
# Compile of interruptMaskRegister.v was successful.
# Compile of transmitter.v was successful.
# Compile of receiver.v was successful.
# Compile of UART.v was successful.
# Compile of memoryMapper.v was successful.
# Compile of mcuResources.v was successful.
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionLatch.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of debugSequencer.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of synchronizer.v was successful.
# Compile of register.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of core.v was successful.
# Compile of mcu.v was successful.
# Compile of blinkTest.v was successful.
# Compile of branchLogic.v was successful.
# Compile of upCounter.v was successful.
# Compile of transparentLatch.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of rom.v was successful.
# Compile of registers.v was successful.
# Compile of RAM.v was successful.
# 43 compiles, 0 failed with no errors.
restart;run 30us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.blinkTests
# Loading work.mcu
# Loading work.core
# Loading work.register
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.debugDecoder
# Loading work.debugSequencer
# Loading work.instructionPhaseDecoder
# Loading work.instructionLatch
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
# Loading work.mcuResources
# Loading work.memoryMapper
# Loading work.rom
# Loading work.RAM
# Loading work.UART
# Loading work.UART_RX
# Loading work.UART_TX
# Loading work.interruptMaskRegister
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'Address'. The port definition is at: C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /blinkTests/mcuInst/mcuResourcesInst/RAMInst File: C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v Line: 101
# [T=  2300000] WRITE
# [T=  4900000] WRITE
# [T=  6200000] WRITE
# [T=  7500000] WRITE
# [T=  8800000] WRITE
# [T= 10100000] READ
# [T= 10400000] READ
# [T= 10700000] READ
# [T= 11000000] READ
# [T= 11300000] READ
# [T= 11600000] READ
# [T= 14200000] STOP
# [T= 15400000] STEP
# [T= 16600000] READ PC
# [T= 16600000]   SET MODE
# [T= 17800000]   SET OP
# [T= 19000000] STEP
# [T= 20200000] READ
# [T= 20500000] READ
# [T= 20800000] STEP
# [T= 22000000] READ PC
# [T= 22000000]   SET MODE
# [T= 23200000]   SET OP
# [T= 24400000] STEP
# [T= 25600000] READ
# [T= 25900000] READ
# [T= 26200000] STEP
# [T= 27400000] READ PC
# [T= 27400000]   SET MODE
# [T= 28600000]   SET OP
# [T= 29800000] STEP
