
ExternalLoader_401.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000384  20000004  20000004  00010004  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .init_array   00000004  20000388  20000388  00010388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .fini_array   00000004  2000038c  2000038c  0001038c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .data         00000060  20000390  20000390  00010390  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000034  200003f0  200003f0  000103f0  2**2
                  ALLOC
  5 .text         00002500  20000424  20000424  00010424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .Dev_info     000000c8  20002924  20002924  00022924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .rodata       00000134  200029ec  200029ec  000129ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .eh_frame     00000004  20002b20  20002b20  00012b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 ._user_heap_stack 00000600  20002b24  20002b24  00012b24  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000229ec  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000689d  00000000  00000000  00022a1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000010f4  00000000  00000000  000292b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000518  00000000  00000000  0002a3b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000468  00000000  00000000  0002a8c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00002207  00000000  00000000  0002ad30  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00001eae  00000000  00000000  0002cf37  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0002ede5  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000134c  00000000  00000000  0002ee64  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000024  00000000  00000000  000301b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000003f  00000000  00000000  000301d4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000424 <__do_global_dtors_aux>:
20000424:	b510      	push	{r4, lr}
20000426:	4c05      	ldr	r4, [pc, #20]	; (2000043c <__bss_end__+0x18>)
20000428:	7823      	ldrb	r3, [r4, #0]
2000042a:	b933      	cbnz	r3, 2000043a <__do_global_dtors_aux+0x16>
2000042c:	4b04      	ldr	r3, [pc, #16]	; (20000440 <__bss_end__+0x1c>)
2000042e:	b113      	cbz	r3, 20000436 <__do_global_dtors_aux+0x12>
20000430:	4804      	ldr	r0, [pc, #16]	; (20000444 <__bss_end__+0x20>)
20000432:	f3af 8000 	nop.w
20000436:	2301      	movs	r3, #1
20000438:	7023      	strb	r3, [r4, #0]
2000043a:	bd10      	pop	{r4, pc}
2000043c:	200003f0 	.word	0x200003f0
20000440:	00000000 	.word	0x00000000
20000444:	20002b20 	.word	0x20002b20

20000448 <frame_dummy>:
20000448:	b508      	push	{r3, lr}
2000044a:	4b03      	ldr	r3, [pc, #12]	; (20000458 <frame_dummy+0x10>)
2000044c:	b11b      	cbz	r3, 20000456 <frame_dummy+0xe>
2000044e:	4903      	ldr	r1, [pc, #12]	; (2000045c <frame_dummy+0x14>)
20000450:	4803      	ldr	r0, [pc, #12]	; (20000460 <frame_dummy+0x18>)
20000452:	f3af 8000 	nop.w
20000456:	bd08      	pop	{r3, pc}
20000458:	00000000 	.word	0x00000000
2000045c:	200003f4 	.word	0x200003f4
20000460:	20002b20 	.word	0x20002b20
20000464:	20000390 	.word	0x20000390
20000468:	20000390 	.word	0x20000390
2000046c:	200003f0 	.word	0x200003f0
20000470:	200003f0 	.word	0x200003f0
20000474:	20000424 	.word	0x20000424

20000478 <strlen>:
20000478:	4603      	mov	r3, r0
2000047a:	f813 2b01 	ldrb.w	r2, [r3], #1
2000047e:	2a00      	cmp	r2, #0
20000480:	d1fb      	bne.n	2000047a <strlen+0x2>
20000482:	1a18      	subs	r0, r3, r0
20000484:	3801      	subs	r0, #1
20000486:	4770      	bx	lr

20000488 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
20000488:	b480      	push	{r7}
2000048a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
2000048c:	4a05      	ldr	r2, [pc, #20]	; (200004a4 <LL_RCC_HSI_Enable+0x1c>)
2000048e:	4b05      	ldr	r3, [pc, #20]	; (200004a4 <LL_RCC_HSI_Enable+0x1c>)
20000490:	681b      	ldr	r3, [r3, #0]
20000492:	f043 0301 	orr.w	r3, r3, #1
20000496:	6013      	str	r3, [r2, #0]
}
20000498:	bf00      	nop
2000049a:	46bd      	mov	sp, r7
2000049c:	f85d 7b04 	ldr.w	r7, [sp], #4
200004a0:	4770      	bx	lr
200004a2:	bf00      	nop
200004a4:	40023800 	.word	0x40023800

200004a8 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
200004a8:	b480      	push	{r7}
200004aa:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
200004ac:	4b06      	ldr	r3, [pc, #24]	; (200004c8 <LL_RCC_HSI_IsReady+0x20>)
200004ae:	681b      	ldr	r3, [r3, #0]
200004b0:	f003 0302 	and.w	r3, r3, #2
200004b4:	2b02      	cmp	r3, #2
200004b6:	bf0c      	ite	eq
200004b8:	2301      	moveq	r3, #1
200004ba:	2300      	movne	r3, #0
200004bc:	b2db      	uxtb	r3, r3
}
200004be:	4618      	mov	r0, r3
200004c0:	46bd      	mov	sp, r7
200004c2:	f85d 7b04 	ldr.w	r7, [sp], #4
200004c6:	4770      	bx	lr
200004c8:	40023800 	.word	0x40023800

200004cc <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
200004cc:	b480      	push	{r7}
200004ce:	b083      	sub	sp, #12
200004d0:	af00      	add	r7, sp, #0
200004d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
200004d4:	4907      	ldr	r1, [pc, #28]	; (200004f4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
200004d6:	4b07      	ldr	r3, [pc, #28]	; (200004f4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
200004d8:	681b      	ldr	r3, [r3, #0]
200004da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
200004de:	687b      	ldr	r3, [r7, #4]
200004e0:	00db      	lsls	r3, r3, #3
200004e2:	4313      	orrs	r3, r2
200004e4:	600b      	str	r3, [r1, #0]
}
200004e6:	bf00      	nop
200004e8:	370c      	adds	r7, #12
200004ea:	46bd      	mov	sp, r7
200004ec:	f85d 7b04 	ldr.w	r7, [sp], #4
200004f0:	4770      	bx	lr
200004f2:	bf00      	nop
200004f4:	40023800 	.word	0x40023800

200004f8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
200004f8:	b480      	push	{r7}
200004fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
200004fc:	4b04      	ldr	r3, [pc, #16]	; (20000510 <LL_RCC_GetSysClkSource+0x18>)
200004fe:	689b      	ldr	r3, [r3, #8]
20000500:	f003 030c 	and.w	r3, r3, #12
}
20000504:	4618      	mov	r0, r3
20000506:	46bd      	mov	sp, r7
20000508:	f85d 7b04 	ldr.w	r7, [sp], #4
2000050c:	4770      	bx	lr
2000050e:	bf00      	nop
20000510:	40023800 	.word	0x40023800

20000514 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
20000514:	b480      	push	{r7}
20000516:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
20000518:	4b04      	ldr	r3, [pc, #16]	; (2000052c <LL_RCC_GetAHBPrescaler+0x18>)
2000051a:	689b      	ldr	r3, [r3, #8]
2000051c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
20000520:	4618      	mov	r0, r3
20000522:	46bd      	mov	sp, r7
20000524:	f85d 7b04 	ldr.w	r7, [sp], #4
20000528:	4770      	bx	lr
2000052a:	bf00      	nop
2000052c:	40023800 	.word	0x40023800

20000530 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
20000530:	b480      	push	{r7}
20000532:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
20000534:	4b04      	ldr	r3, [pc, #16]	; (20000548 <LL_RCC_GetAPB1Prescaler+0x18>)
20000536:	689b      	ldr	r3, [r3, #8]
20000538:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
2000053c:	4618      	mov	r0, r3
2000053e:	46bd      	mov	sp, r7
20000540:	f85d 7b04 	ldr.w	r7, [sp], #4
20000544:	4770      	bx	lr
20000546:	bf00      	nop
20000548:	40023800 	.word	0x40023800

2000054c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
2000054c:	b480      	push	{r7}
2000054e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
20000550:	4b04      	ldr	r3, [pc, #16]	; (20000564 <LL_RCC_GetAPB2Prescaler+0x18>)
20000552:	689b      	ldr	r3, [r3, #8]
20000554:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
20000558:	4618      	mov	r0, r3
2000055a:	46bd      	mov	sp, r7
2000055c:	f85d 7b04 	ldr.w	r7, [sp], #4
20000560:	4770      	bx	lr
20000562:	bf00      	nop
20000564:	40023800 	.word	0x40023800

20000568 <LL_RCC_GetI2SClockSource>:
  *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLLSRC (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)
{
20000568:	b480      	push	{r7}
2000056a:	b083      	sub	sp, #12
2000056c:	af00      	add	r7, sp, #0
2000056e:	6078      	str	r0, [r7, #4]
#if defined(RCC_CFGR_I2SSRC)
  return (uint32_t)(READ_BIT(RCC->CFGR, I2Sx));
20000570:	4b04      	ldr	r3, [pc, #16]	; (20000584 <LL_RCC_GetI2SClockSource+0x1c>)
20000572:	689a      	ldr	r2, [r3, #8]
20000574:	687b      	ldr	r3, [r7, #4]
20000576:	4013      	ands	r3, r2
#else
  return (uint32_t)(READ_BIT(RCC->DCKCFGR, I2Sx) >> 16U | I2Sx);
#endif /* RCC_CFGR_I2SSRC */
}
20000578:	4618      	mov	r0, r3
2000057a:	370c      	adds	r7, #12
2000057c:	46bd      	mov	sp, r7
2000057e:	f85d 7b04 	ldr.w	r7, [sp], #4
20000582:	4770      	bx	lr
20000584:	40023800 	.word	0x40023800

20000588 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
20000588:	b480      	push	{r7}
2000058a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
2000058c:	4b07      	ldr	r3, [pc, #28]	; (200005ac <LL_RCC_PLL_IsReady+0x24>)
2000058e:	681b      	ldr	r3, [r3, #0]
20000590:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
20000594:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20000598:	bf0c      	ite	eq
2000059a:	2301      	moveq	r3, #1
2000059c:	2300      	movne	r3, #0
2000059e:	b2db      	uxtb	r3, r3
}
200005a0:	4618      	mov	r0, r3
200005a2:	46bd      	mov	sp, r7
200005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
200005a8:	4770      	bx	lr
200005aa:	bf00      	nop
200005ac:	40023800 	.word	0x40023800

200005b0 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
200005b0:	b480      	push	{r7}
200005b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
200005b4:	4b04      	ldr	r3, [pc, #16]	; (200005c8 <LL_RCC_PLL_GetMainSource+0x18>)
200005b6:	685b      	ldr	r3, [r3, #4]
200005b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
200005bc:	4618      	mov	r0, r3
200005be:	46bd      	mov	sp, r7
200005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
200005c4:	4770      	bx	lr
200005c6:	bf00      	nop
200005c8:	40023800 	.word	0x40023800

200005cc <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
200005cc:	b480      	push	{r7}
200005ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
200005d0:	4b04      	ldr	r3, [pc, #16]	; (200005e4 <LL_RCC_PLL_GetN+0x18>)
200005d2:	685b      	ldr	r3, [r3, #4]
200005d4:	099b      	lsrs	r3, r3, #6
200005d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
200005da:	4618      	mov	r0, r3
200005dc:	46bd      	mov	sp, r7
200005de:	f85d 7b04 	ldr.w	r7, [sp], #4
200005e2:	4770      	bx	lr
200005e4:	40023800 	.word	0x40023800

200005e8 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
200005e8:	b480      	push	{r7}
200005ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
200005ec:	4b04      	ldr	r3, [pc, #16]	; (20000600 <LL_RCC_PLL_GetP+0x18>)
200005ee:	685b      	ldr	r3, [r3, #4]
200005f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
200005f4:	4618      	mov	r0, r3
200005f6:	46bd      	mov	sp, r7
200005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
200005fc:	4770      	bx	lr
200005fe:	bf00      	nop
20000600:	40023800 	.word	0x40023800

20000604 <LL_RCC_PLL_GetQ>:
  *         @arg @ref LL_RCC_PLLQ_DIV_13
  *         @arg @ref LL_RCC_PLLQ_DIV_14
  *         @arg @ref LL_RCC_PLLQ_DIV_15
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void)
{
20000604:	b480      	push	{r7}
20000606:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ));
20000608:	4b04      	ldr	r3, [pc, #16]	; (2000061c <LL_RCC_PLL_GetQ+0x18>)
2000060a:	685b      	ldr	r3, [r3, #4]
2000060c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
}
20000610:	4618      	mov	r0, r3
20000612:	46bd      	mov	sp, r7
20000614:	f85d 7b04 	ldr.w	r7, [sp], #4
20000618:	4770      	bx	lr
2000061a:	bf00      	nop
2000061c:	40023800 	.word	0x40023800

20000620 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
20000620:	b480      	push	{r7}
20000622:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
20000624:	4b04      	ldr	r3, [pc, #16]	; (20000638 <LL_RCC_PLL_GetDivider+0x18>)
20000626:	685b      	ldr	r3, [r3, #4]
20000628:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
2000062c:	4618      	mov	r0, r3
2000062e:	46bd      	mov	sp, r7
20000630:	f85d 7b04 	ldr.w	r7, [sp], #4
20000634:	4770      	bx	lr
20000636:	bf00      	nop
20000638:	40023800 	.word	0x40023800

2000063c <LL_RCC_PLLI2S_IsReady>:
  * @brief  Check if PLLI2S Ready
  * @rmtoll CR           PLLI2SRDY    LL_RCC_PLLI2S_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLLI2S_IsReady(void)
{
2000063c:	b480      	push	{r7}
2000063e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) == (RCC_CR_PLLI2SRDY));
20000640:	4b07      	ldr	r3, [pc, #28]	; (20000660 <LL_RCC_PLLI2S_IsReady+0x24>)
20000642:	681b      	ldr	r3, [r3, #0]
20000644:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
20000648:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
2000064c:	bf0c      	ite	eq
2000064e:	2301      	moveq	r3, #1
20000650:	2300      	movne	r3, #0
20000652:	b2db      	uxtb	r3, r3
}
20000654:	4618      	mov	r0, r3
20000656:	46bd      	mov	sp, r7
20000658:	f85d 7b04 	ldr.w	r7, [sp], #4
2000065c:	4770      	bx	lr
2000065e:	bf00      	nop
20000660:	40023800 	.word	0x40023800

20000664 <LL_RCC_PLLI2S_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetN(void)
{
20000664:	b480      	push	{r7}
20000666:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
20000668:	4b05      	ldr	r3, [pc, #20]	; (20000680 <LL_RCC_PLLI2S_GetN+0x1c>)
2000066a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
2000066e:	099b      	lsrs	r3, r3, #6
20000670:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
20000674:	4618      	mov	r0, r3
20000676:	46bd      	mov	sp, r7
20000678:	f85d 7b04 	ldr.w	r7, [sp], #4
2000067c:	4770      	bx	lr
2000067e:	bf00      	nop
20000680:	40023800 	.word	0x40023800

20000684 <LL_RCC_PLLI2S_GetR>:
  *         @arg @ref LL_RCC_PLLI2SR_DIV_5
  *         @arg @ref LL_RCC_PLLI2SR_DIV_6
  *         @arg @ref LL_RCC_PLLI2SR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetR(void)
{
20000684:	b480      	push	{r7}
20000686:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SR));
20000688:	4b04      	ldr	r3, [pc, #16]	; (2000069c <LL_RCC_PLLI2S_GetR+0x18>)
2000068a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
2000068e:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
}
20000692:	4618      	mov	r0, r3
20000694:	46bd      	mov	sp, r7
20000696:	f85d 7b04 	ldr.w	r7, [sp], #4
2000069a:	4770      	bx	lr
2000069c:	40023800 	.word	0x40023800

200006a0 <LL_RCC_PLLI2S_GetDivider>:
  *         @arg @ref LL_RCC_PLLI2SM_DIV_61
  *         @arg @ref LL_RCC_PLLI2SM_DIV_62
  *         @arg @ref LL_RCC_PLLI2SM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetDivider(void)
{
200006a0:	b480      	push	{r7}
200006a2:	af00      	add	r7, sp, #0
#if defined(RCC_PLLI2SCFGR_PLLI2SM)
  return (uint32_t)(READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SM));
#else
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
200006a4:	4b04      	ldr	r3, [pc, #16]	; (200006b8 <LL_RCC_PLLI2S_GetDivider+0x18>)
200006a6:	685b      	ldr	r3, [r3, #4]
200006a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
#endif /* RCC_PLLI2SCFGR_PLLI2SM */
}
200006ac:	4618      	mov	r0, r3
200006ae:	46bd      	mov	sp, r7
200006b0:	f85d 7b04 	ldr.w	r7, [sp], #4
200006b4:	4770      	bx	lr
200006b6:	bf00      	nop
200006b8:	40023800 	.word	0x40023800

200006bc <LL_RCC_PLLI2S_GetMainSource>:
  *         @arg @ref LL_RCC_PLLI2SSOURCE_PIN (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetMainSource(void)
{
200006bc:	b480      	push	{r7}
200006be:	af00      	add	r7, sp, #0
  uint32_t pllsrc = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
  uint32_t plli2sssrc0 = READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SSRC);
  uint32_t plli2sssrc1 = READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SSRC) >> 15U;
  return (uint32_t)(pllsrc | plli2sssrc0 | plli2sssrc1);
#else
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
200006c0:	4b04      	ldr	r3, [pc, #16]	; (200006d4 <LL_RCC_PLLI2S_GetMainSource+0x18>)
200006c2:	685b      	ldr	r3, [r3, #4]
200006c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
#endif /* RCC_PLLI2SCFGR_PLLI2SSRC */
}
200006c8:	4618      	mov	r0, r3
200006ca:	46bd      	mov	sp, r7
200006cc:	f85d 7b04 	ldr.w	r7, [sp], #4
200006d0:	4770      	bx	lr
200006d2:	bf00      	nop
200006d4:	40023800 	.word	0x40023800

200006d8 <LL_RCC_DeInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RCC registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_RCC_DeInit(void)
{
200006d8:	b580      	push	{r7, lr}
200006da:	b082      	sub	sp, #8
200006dc:	af00      	add	r7, sp, #0
  __IO uint32_t vl_mask;

  /* Set HSION bit */
  LL_RCC_HSI_Enable();
200006de:	f7ff fed3 	bl	20000488 <LL_RCC_HSI_Enable>

  /* Wait for HSI READY bit */
  while(LL_RCC_HSI_IsReady() != 1U)
200006e2:	bf00      	nop
200006e4:	f7ff fee0 	bl	200004a8 <LL_RCC_HSI_IsReady>
200006e8:	4603      	mov	r3, r0
200006ea:	2b01      	cmp	r3, #1
200006ec:	d1fa      	bne.n	200006e4 <LL_RCC_DeInit+0xc>
  {}

  /* Reset CFGR register */
  LL_RCC_WriteReg(CFGR, 0x00000000U);
200006ee:	4b26      	ldr	r3, [pc, #152]	; (20000788 <LL_RCC_DeInit+0xb0>)
200006f0:	2200      	movs	r2, #0
200006f2:	609a      	str	r2, [r3, #8]

  /* Read CR register */
  vl_mask = LL_RCC_ReadReg(CR);
200006f4:	4b24      	ldr	r3, [pc, #144]	; (20000788 <LL_RCC_DeInit+0xb0>)
200006f6:	681b      	ldr	r3, [r3, #0]
200006f8:	607b      	str	r3, [r7, #4]

  /* Reset HSEON, HSEBYP, PLLON, CSSON bits */
  CLEAR_BIT(vl_mask,
200006fa:	687b      	ldr	r3, [r7, #4]
200006fc:	f023 7386 	bic.w	r3, r3, #17563648	; 0x10c0000
20000700:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
20000704:	607b      	str	r3, [r7, #4]
  CLEAR_BIT(vl_mask, RCC_CR_PLLSAION);
#endif /* RCC_PLLSAI_SUPPORT */

#if defined(RCC_PLLI2S_SUPPORT)
  /* Reset PLLI2SON bit */
  CLEAR_BIT(vl_mask, RCC_CR_PLLI2SON);
20000706:	687b      	ldr	r3, [r7, #4]
20000708:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
2000070c:	607b      	str	r3, [r7, #4]
#endif /* RCC_PLLI2S_SUPPORT */

  /* Write new value in CR register */
  LL_RCC_WriteReg(CR, vl_mask);
2000070e:	4a1e      	ldr	r2, [pc, #120]	; (20000788 <LL_RCC_DeInit+0xb0>)
20000710:	687b      	ldr	r3, [r7, #4]
20000712:	6013      	str	r3, [r2, #0]

  /* Set HSITRIM bits to the reset value*/
  LL_RCC_HSI_SetCalibTrimming(0x10U);
20000714:	2010      	movs	r0, #16
20000716:	f7ff fed9 	bl	200004cc <LL_RCC_HSI_SetCalibTrimming>

  /* Wait for PLL READY bit to be reset */
  while(LL_RCC_PLL_IsReady() != 0U)
2000071a:	bf00      	nop
2000071c:	f7ff ff34 	bl	20000588 <LL_RCC_PLL_IsReady>
20000720:	4603      	mov	r3, r0
20000722:	2b00      	cmp	r3, #0
20000724:	d1fa      	bne.n	2000071c <LL_RCC_DeInit+0x44>
  {}

  /* Reset PLLCFGR register */
  LL_RCC_WriteReg(PLLCFGR, RCC_PLLCFGR_RST_VALUE);
20000726:	4b18      	ldr	r3, [pc, #96]	; (20000788 <LL_RCC_DeInit+0xb0>)
20000728:	4a18      	ldr	r2, [pc, #96]	; (2000078c <LL_RCC_DeInit+0xb4>)
2000072a:	605a      	str	r2, [r3, #4]

#if defined(RCC_PLLI2S_SUPPORT)
  /* Reset PLLI2SCFGR register */
  LL_RCC_WriteReg(PLLI2SCFGR, RCC_PLLI2SCFGR_RST_VALUE);
2000072c:	4b16      	ldr	r3, [pc, #88]	; (20000788 <LL_RCC_DeInit+0xb0>)
2000072e:	4a18      	ldr	r2, [pc, #96]	; (20000790 <LL_RCC_DeInit+0xb8>)
20000730:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  /* Reset PLLSAICFGR register */
  LL_RCC_WriteReg(PLLSAICFGR, RCC_PLLSAICFGR_RST_VALUE);
#endif /* RCC_PLLSAI_SUPPORT */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
20000734:	4a14      	ldr	r2, [pc, #80]	; (20000788 <LL_RCC_DeInit+0xb0>)
20000736:	4b14      	ldr	r3, [pc, #80]	; (20000788 <LL_RCC_DeInit+0xb0>)
20000738:	68db      	ldr	r3, [r3, #12]
2000073a:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
2000073e:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
20000740:	4a11      	ldr	r2, [pc, #68]	; (20000788 <LL_RCC_DeInit+0xb0>)
20000742:	4b11      	ldr	r3, [pc, #68]	; (20000788 <LL_RCC_DeInit+0xb0>)
20000744:	68db      	ldr	r3, [r3, #12]
20000746:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
2000074a:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
2000074c:	4a0e      	ldr	r2, [pc, #56]	; (20000788 <LL_RCC_DeInit+0xb0>)
2000074e:	4b0e      	ldr	r3, [pc, #56]	; (20000788 <LL_RCC_DeInit+0xb0>)
20000750:	68db      	ldr	r3, [r3, #12]
20000752:	f443 031f 	orr.w	r3, r3, #10420224	; 0x9f0000
20000756:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
20000758:	4a0b      	ldr	r2, [pc, #44]	; (20000788 <LL_RCC_DeInit+0xb0>)
2000075a:	4b0b      	ldr	r3, [pc, #44]	; (20000788 <LL_RCC_DeInit+0xb0>)
2000075c:	68db      	ldr	r3, [r3, #12]
2000075e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
20000762:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
20000764:	4a08      	ldr	r2, [pc, #32]	; (20000788 <LL_RCC_DeInit+0xb0>)
20000766:	4b08      	ldr	r3, [pc, #32]	; (20000788 <LL_RCC_DeInit+0xb0>)
20000768:	6f5b      	ldr	r3, [r3, #116]	; 0x74
2000076a:	f023 0301 	bic.w	r3, r3, #1
2000076e:	6753      	str	r3, [r2, #116]	; 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
20000770:	4a05      	ldr	r2, [pc, #20]	; (20000788 <LL_RCC_DeInit+0xb0>)
20000772:	4b05      	ldr	r3, [pc, #20]	; (20000788 <LL_RCC_DeInit+0xb0>)
20000774:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20000776:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
2000077a:	6753      	str	r3, [r2, #116]	; 0x74

  return SUCCESS;
2000077c:	2300      	movs	r3, #0
}
2000077e:	4618      	mov	r0, r3
20000780:	3708      	adds	r7, #8
20000782:	46bd      	mov	sp, r7
20000784:	bd80      	pop	{r7, pc}
20000786:	bf00      	nop
20000788:	40023800 	.word	0x40023800
2000078c:	24003010 	.word	0x24003010
20000790:	20003000 	.word	0x20003000

20000794 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
20000794:	b580      	push	{r7, lr}
20000796:	b082      	sub	sp, #8
20000798:	af00      	add	r7, sp, #0
2000079a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
2000079c:	f000 f86e 	bl	2000087c <RCC_GetSystemClockFreq>
200007a0:	4602      	mov	r2, r0
200007a2:	687b      	ldr	r3, [r7, #4]
200007a4:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
200007a6:	687b      	ldr	r3, [r7, #4]
200007a8:	681b      	ldr	r3, [r3, #0]
200007aa:	4618      	mov	r0, r3
200007ac:	f000 f88c 	bl	200008c8 <RCC_GetHCLKClockFreq>
200007b0:	4602      	mov	r2, r0
200007b2:	687b      	ldr	r3, [r7, #4]
200007b4:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
200007b6:	687b      	ldr	r3, [r7, #4]
200007b8:	685b      	ldr	r3, [r3, #4]
200007ba:	4618      	mov	r0, r3
200007bc:	f000 f89a 	bl	200008f4 <RCC_GetPCLK1ClockFreq>
200007c0:	4602      	mov	r2, r0
200007c2:	687b      	ldr	r3, [r7, #4]
200007c4:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
200007c6:	687b      	ldr	r3, [r7, #4]
200007c8:	685b      	ldr	r3, [r3, #4]
200007ca:	4618      	mov	r0, r3
200007cc:	f000 f8a6 	bl	2000091c <RCC_GetPCLK2ClockFreq>
200007d0:	4602      	mov	r2, r0
200007d2:	687b      	ldr	r3, [r7, #4]
200007d4:	60da      	str	r2, [r3, #12]
}
200007d6:	bf00      	nop
200007d8:	3708      	adds	r7, #8
200007da:	46bd      	mov	sp, r7
200007dc:	bd80      	pop	{r7, pc}
	...

200007e0 <LL_RCC_GetI2SClockFreq>:
  *         (*) value not defined in all devices.
  * @retval I2S clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
uint32_t LL_RCC_GetI2SClockFreq(uint32_t I2SxSource)
{
200007e0:	b580      	push	{r7, lr}
200007e2:	b084      	sub	sp, #16
200007e4:	af00      	add	r7, sp, #0
200007e6:	6078      	str	r0, [r7, #4]
  uint32_t i2s_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
200007e8:	2300      	movs	r3, #0
200007ea:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_I2S_CLKSOURCE(I2SxSource));

  if (I2SxSource == LL_RCC_I2S1_CLKSOURCE)
200007ec:	687b      	ldr	r3, [r7, #4]
200007ee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
200007f2:	d112      	bne.n	2000081a <LL_RCC_GetI2SClockFreq+0x3a>
  {
    /* I2S1 CLK clock frequency */
    switch (LL_RCC_GetI2SClockSource(I2SxSource))
200007f4:	6878      	ldr	r0, [r7, #4]
200007f6:	f7ff feb7 	bl	20000568 <LL_RCC_GetI2SClockSource>
200007fa:	4603      	mov	r3, r0
200007fc:	2b00      	cmp	r3, #0
200007fe:	d108      	bne.n	20000812 <LL_RCC_GetI2SClockFreq+0x32>
    {
#if defined(RCC_PLLI2S_SUPPORT)
      case LL_RCC_I2S1_CLKSOURCE_PLLI2S:       /* I2S1 Clock is PLLI2S */
        if (LL_RCC_PLLI2S_IsReady())
20000800:	f7ff ff1c 	bl	2000063c <LL_RCC_PLLI2S_IsReady>
20000804:	4603      	mov	r3, r0
20000806:	2b00      	cmp	r3, #0
20000808:	d006      	beq.n	20000818 <LL_RCC_GetI2SClockFreq+0x38>
        {
          i2s_frequency = RCC_PLLI2S_GetFreqDomain_I2S();
2000080a:	f000 f90d 	bl	20000a28 <RCC_PLLI2S_GetFreqDomain_I2S>
2000080e:	60f8      	str	r0, [r7, #12]
        }
        break;
20000810:	e002      	b.n	20000818 <LL_RCC_GetI2SClockFreq+0x38>
        break;
#endif /* RCC_DCKCFGR_I2SSRC || RCC_DCKCFGR_I2S1SRC */

      case LL_RCC_I2S1_CLKSOURCE_PIN:          /* I2S1 Clock is External clock */
      default:
        i2s_frequency = EXTERNAL_CLOCK_VALUE;
20000812:	4b04      	ldr	r3, [pc, #16]	; (20000824 <LL_RCC_GetI2SClockFreq+0x44>)
20000814:	60fb      	str	r3, [r7, #12]
        break;
20000816:	e000      	b.n	2000081a <LL_RCC_GetI2SClockFreq+0x3a>
        break;
20000818:	bf00      	nop
        break;
    } 
  }
#endif /* RCC_DCKCFGR_I2S2SRC */

  return i2s_frequency;
2000081a:	68fb      	ldr	r3, [r7, #12]
}
2000081c:	4618      	mov	r0, r3
2000081e:	3710      	adds	r7, #16
20000820:	46bd      	mov	sp, r7
20000822:	bd80      	pop	{r7, pc}
20000824:	00bb8000 	.word	0x00bb8000

20000828 <LL_RCC_GetSDIOClockFreq>:
  *         @arg @ref LL_RCC_SDIO_CLKSOURCE
  * @retval SDIO clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
uint32_t LL_RCC_GetSDIOClockFreq(uint32_t SDIOxSource)
{
20000828:	b580      	push	{r7, lr}
2000082a:	b084      	sub	sp, #16
2000082c:	af00      	add	r7, sp, #0
2000082e:	6078      	str	r0, [r7, #4]
  uint32_t SDIO_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
20000830:	2300      	movs	r3, #0
20000832:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_SDIO_CLKSOURCE(SDIOxSource));

  if (SDIOxSource == LL_RCC_SDIO_CLKSOURCE)
20000834:	687b      	ldr	r3, [r7, #4]
20000836:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
2000083a:	d107      	bne.n	2000084c <LL_RCC_GetSDIOClockFreq+0x24>
      SDIO_frequency = RCC_GetSystemClockFreq();
      break;
    }
#else
    /* PLL clock used as 48Mhz domain clock */
    if (LL_RCC_PLL_IsReady())
2000083c:	f7ff fea4 	bl	20000588 <LL_RCC_PLL_IsReady>
20000840:	4603      	mov	r3, r0
20000842:	2b00      	cmp	r3, #0
20000844:	d002      	beq.n	2000084c <LL_RCC_GetSDIOClockFreq+0x24>
    {
      SDIO_frequency = RCC_PLL_GetFreqDomain_48M();
20000846:	f000 f8bb 	bl	200009c0 <RCC_PLL_GetFreqDomain_48M>
2000084a:	60f8      	str	r0, [r7, #12]
    }
#endif /* RCC_DCKCFGR_SDIOSEL || RCC_DCKCFGR2_SDIOSEL */
  }

  return SDIO_frequency;
2000084c:	68fb      	ldr	r3, [r7, #12]
}
2000084e:	4618      	mov	r0, r3
20000850:	3710      	adds	r7, #16
20000852:	46bd      	mov	sp, r7
20000854:	bd80      	pop	{r7, pc}

20000856 <LL_RCC_GetUSBClockFreq>:
  *         @arg @ref LL_RCC_USB_CLKSOURCE
  * @retval USB clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
uint32_t LL_RCC_GetUSBClockFreq(uint32_t USBxSource)
{
20000856:	b580      	push	{r7, lr}
20000858:	b084      	sub	sp, #16
2000085a:	af00      	add	r7, sp, #0
2000085c:	6078      	str	r0, [r7, #4]
  uint32_t usb_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
2000085e:	2300      	movs	r3, #0
20000860:	60fb      	str	r3, [r7, #12]
      }
      break;
  }
#else
  /* PLL clock used as USB clock source */
  if (LL_RCC_PLL_IsReady())
20000862:	f7ff fe91 	bl	20000588 <LL_RCC_PLL_IsReady>
20000866:	4603      	mov	r3, r0
20000868:	2b00      	cmp	r3, #0
2000086a:	d002      	beq.n	20000872 <LL_RCC_GetUSBClockFreq+0x1c>
  {
    usb_frequency = RCC_PLL_GetFreqDomain_48M();
2000086c:	f000 f8a8 	bl	200009c0 <RCC_PLL_GetFreqDomain_48M>
20000870:	60f8      	str	r0, [r7, #12]
  }
#endif /* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */

  return usb_frequency;
20000872:	68fb      	ldr	r3, [r7, #12]
}
20000874:	4618      	mov	r0, r3
20000876:	3710      	adds	r7, #16
20000878:	46bd      	mov	sp, r7
2000087a:	bd80      	pop	{r7, pc}

2000087c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
2000087c:	b580      	push	{r7, lr}
2000087e:	b082      	sub	sp, #8
20000880:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
20000882:	2300      	movs	r3, #0
20000884:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
20000886:	f7ff fe37 	bl	200004f8 <LL_RCC_GetSysClkSource>
2000088a:	4603      	mov	r3, r0
2000088c:	2b04      	cmp	r3, #4
2000088e:	d006      	beq.n	2000089e <RCC_GetSystemClockFreq+0x22>
20000890:	2b08      	cmp	r3, #8
20000892:	d007      	beq.n	200008a4 <RCC_GetSystemClockFreq+0x28>
20000894:	2b00      	cmp	r3, #0
20000896:	d10a      	bne.n	200008ae <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
20000898:	4b09      	ldr	r3, [pc, #36]	; (200008c0 <RCC_GetSystemClockFreq+0x44>)
2000089a:	607b      	str	r3, [r7, #4]
      break;
2000089c:	e00a      	b.n	200008b4 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
2000089e:	4b09      	ldr	r3, [pc, #36]	; (200008c4 <RCC_GetSystemClockFreq+0x48>)
200008a0:	607b      	str	r3, [r7, #4]
      break;
200008a2:	e007      	b.n	200008b4 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
200008a4:	2008      	movs	r0, #8
200008a6:	f000 f84d 	bl	20000944 <RCC_PLL_GetFreqDomain_SYS>
200008aa:	6078      	str	r0, [r7, #4]
      break;
200008ac:	e002      	b.n	200008b4 <RCC_GetSystemClockFreq+0x38>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
200008ae:	4b04      	ldr	r3, [pc, #16]	; (200008c0 <RCC_GetSystemClockFreq+0x44>)
200008b0:	607b      	str	r3, [r7, #4]
      break;
200008b2:	bf00      	nop
  }

  return frequency;
200008b4:	687b      	ldr	r3, [r7, #4]
}
200008b6:	4618      	mov	r0, r3
200008b8:	3708      	adds	r7, #8
200008ba:	46bd      	mov	sp, r7
200008bc:	bd80      	pop	{r7, pc}
200008be:	bf00      	nop
200008c0:	00f42400 	.word	0x00f42400
200008c4:	017d7840 	.word	0x017d7840

200008c8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
200008c8:	b580      	push	{r7, lr}
200008ca:	b082      	sub	sp, #8
200008cc:	af00      	add	r7, sp, #0
200008ce:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
200008d0:	f7ff fe20 	bl	20000514 <LL_RCC_GetAHBPrescaler>
200008d4:	4603      	mov	r3, r0
200008d6:	091b      	lsrs	r3, r3, #4
200008d8:	f003 030f 	and.w	r3, r3, #15
200008dc:	4a04      	ldr	r2, [pc, #16]	; (200008f0 <RCC_GetHCLKClockFreq+0x28>)
200008de:	5cd3      	ldrb	r3, [r2, r3]
200008e0:	461a      	mov	r2, r3
200008e2:	687b      	ldr	r3, [r7, #4]
200008e4:	40d3      	lsrs	r3, r2
}
200008e6:	4618      	mov	r0, r3
200008e8:	3708      	adds	r7, #8
200008ea:	46bd      	mov	sp, r7
200008ec:	bd80      	pop	{r7, pc}
200008ee:	bf00      	nop
200008f0:	20002b08 	.word	0x20002b08

200008f4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
200008f4:	b580      	push	{r7, lr}
200008f6:	b082      	sub	sp, #8
200008f8:	af00      	add	r7, sp, #0
200008fa:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
200008fc:	f7ff fe18 	bl	20000530 <LL_RCC_GetAPB1Prescaler>
20000900:	4603      	mov	r3, r0
20000902:	0a9b      	lsrs	r3, r3, #10
20000904:	4a04      	ldr	r2, [pc, #16]	; (20000918 <RCC_GetPCLK1ClockFreq+0x24>)
20000906:	5cd3      	ldrb	r3, [r2, r3]
20000908:	461a      	mov	r2, r3
2000090a:	687b      	ldr	r3, [r7, #4]
2000090c:	40d3      	lsrs	r3, r2
}
2000090e:	4618      	mov	r0, r3
20000910:	3708      	adds	r7, #8
20000912:	46bd      	mov	sp, r7
20000914:	bd80      	pop	{r7, pc}
20000916:	bf00      	nop
20000918:	20002b18 	.word	0x20002b18

2000091c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
2000091c:	b580      	push	{r7, lr}
2000091e:	b082      	sub	sp, #8
20000920:	af00      	add	r7, sp, #0
20000922:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
20000924:	f7ff fe12 	bl	2000054c <LL_RCC_GetAPB2Prescaler>
20000928:	4603      	mov	r3, r0
2000092a:	0b5b      	lsrs	r3, r3, #13
2000092c:	4a04      	ldr	r2, [pc, #16]	; (20000940 <RCC_GetPCLK2ClockFreq+0x24>)
2000092e:	5cd3      	ldrb	r3, [r2, r3]
20000930:	461a      	mov	r2, r3
20000932:	687b      	ldr	r3, [r7, #4]
20000934:	40d3      	lsrs	r3, r2
}
20000936:	4618      	mov	r0, r3
20000938:	3708      	adds	r7, #8
2000093a:	46bd      	mov	sp, r7
2000093c:	bd80      	pop	{r7, pc}
2000093e:	bf00      	nop
20000940:	20002b18 	.word	0x20002b18

20000944 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
20000944:	b590      	push	{r4, r7, lr}
20000946:	b087      	sub	sp, #28
20000948:	af00      	add	r7, sp, #0
2000094a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
2000094c:	2300      	movs	r3, #0
2000094e:	617b      	str	r3, [r7, #20]
20000950:	2300      	movs	r3, #0
20000952:	60fb      	str	r3, [r7, #12]
20000954:	2300      	movs	r3, #0
20000956:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
20000958:	f7ff fe2a 	bl	200005b0 <LL_RCC_PLL_GetMainSource>
2000095c:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
2000095e:	68fb      	ldr	r3, [r7, #12]
20000960:	2b00      	cmp	r3, #0
20000962:	d003      	beq.n	2000096c <RCC_PLL_GetFreqDomain_SYS+0x28>
20000964:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
20000968:	d003      	beq.n	20000972 <RCC_PLL_GetFreqDomain_SYS+0x2e>
2000096a:	e005      	b.n	20000978 <RCC_PLL_GetFreqDomain_SYS+0x34>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
2000096c:	4b12      	ldr	r3, [pc, #72]	; (200009b8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
2000096e:	617b      	str	r3, [r7, #20]
      break;
20000970:	e005      	b.n	2000097e <RCC_PLL_GetFreqDomain_SYS+0x3a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
20000972:	4b12      	ldr	r3, [pc, #72]	; (200009bc <RCC_PLL_GetFreqDomain_SYS+0x78>)
20000974:	617b      	str	r3, [r7, #20]
      break;
20000976:	e002      	b.n	2000097e <RCC_PLL_GetFreqDomain_SYS+0x3a>

    default:
      pllinputfreq = HSI_VALUE;
20000978:	4b0f      	ldr	r3, [pc, #60]	; (200009b8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
2000097a:	617b      	str	r3, [r7, #20]
      break;
2000097c:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
2000097e:	687b      	ldr	r3, [r7, #4]
20000980:	2b08      	cmp	r3, #8
20000982:	d113      	bne.n	200009ac <RCC_PLL_GetFreqDomain_SYS+0x68>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
20000984:	f7ff fe4c 	bl	20000620 <LL_RCC_PLL_GetDivider>
20000988:	4602      	mov	r2, r0
2000098a:	697b      	ldr	r3, [r7, #20]
2000098c:	fbb3 f4f2 	udiv	r4, r3, r2
20000990:	f7ff fe1c 	bl	200005cc <LL_RCC_PLL_GetN>
20000994:	4603      	mov	r3, r0
20000996:	fb03 f404 	mul.w	r4, r3, r4
2000099a:	f7ff fe25 	bl	200005e8 <LL_RCC_PLL_GetP>
2000099e:	4603      	mov	r3, r0
200009a0:	0c1b      	lsrs	r3, r3, #16
200009a2:	3301      	adds	r3, #1
200009a4:	005b      	lsls	r3, r3, #1
200009a6:	fbb4 f3f3 	udiv	r3, r4, r3
200009aa:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
200009ac:	693b      	ldr	r3, [r7, #16]
}
200009ae:	4618      	mov	r0, r3
200009b0:	371c      	adds	r7, #28
200009b2:	46bd      	mov	sp, r7
200009b4:	bd90      	pop	{r4, r7, pc}
200009b6:	bf00      	nop
200009b8:	00f42400 	.word	0x00f42400
200009bc:	017d7840 	.word	0x017d7840

200009c0 <RCC_PLL_GetFreqDomain_48M>:
/**
  * @brief  Return PLL clock frequency used for 48 MHz domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_48M(void)
{
200009c0:	b590      	push	{r4, r7, lr}
200009c2:	b083      	sub	sp, #12
200009c4:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
200009c6:	2300      	movs	r3, #0
200009c8:	607b      	str	r3, [r7, #4]
200009ca:	2300      	movs	r3, #0
200009cc:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM ) * PLLN
     48M Domain clock = PLL_VCO / PLLQ
  */
  pllsource = LL_RCC_PLL_GetMainSource();
200009ce:	f7ff fdef 	bl	200005b0 <LL_RCC_PLL_GetMainSource>
200009d2:	6038      	str	r0, [r7, #0]

  switch (pllsource)
200009d4:	683b      	ldr	r3, [r7, #0]
200009d6:	2b00      	cmp	r3, #0
200009d8:	d003      	beq.n	200009e2 <RCC_PLL_GetFreqDomain_48M+0x22>
200009da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
200009de:	d003      	beq.n	200009e8 <RCC_PLL_GetFreqDomain_48M+0x28>
200009e0:	e005      	b.n	200009ee <RCC_PLL_GetFreqDomain_48M+0x2e>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
200009e2:	4b0f      	ldr	r3, [pc, #60]	; (20000a20 <RCC_PLL_GetFreqDomain_48M+0x60>)
200009e4:	607b      	str	r3, [r7, #4]
      break;
200009e6:	e005      	b.n	200009f4 <RCC_PLL_GetFreqDomain_48M+0x34>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
200009e8:	4b0e      	ldr	r3, [pc, #56]	; (20000a24 <RCC_PLL_GetFreqDomain_48M+0x64>)
200009ea:	607b      	str	r3, [r7, #4]
      break;
200009ec:	e002      	b.n	200009f4 <RCC_PLL_GetFreqDomain_48M+0x34>

    default:
      pllinputfreq = HSI_VALUE;
200009ee:	4b0c      	ldr	r3, [pc, #48]	; (20000a20 <RCC_PLL_GetFreqDomain_48M+0x60>)
200009f0:	607b      	str	r3, [r7, #4]
      break;
200009f2:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_48M_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
200009f4:	f7ff fe14 	bl	20000620 <LL_RCC_PLL_GetDivider>
200009f8:	4602      	mov	r2, r0
200009fa:	687b      	ldr	r3, [r7, #4]
200009fc:	fbb3 f4f2 	udiv	r4, r3, r2
20000a00:	f7ff fde4 	bl	200005cc <LL_RCC_PLL_GetN>
20000a04:	4603      	mov	r3, r0
20000a06:	fb03 f404 	mul.w	r4, r3, r4
20000a0a:	f7ff fdfb 	bl	20000604 <LL_RCC_PLL_GetQ>
20000a0e:	4603      	mov	r3, r0
20000a10:	0e1b      	lsrs	r3, r3, #24
20000a12:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ());
}
20000a16:	4618      	mov	r0, r3
20000a18:	370c      	adds	r7, #12
20000a1a:	46bd      	mov	sp, r7
20000a1c:	bd90      	pop	{r4, r7, pc}
20000a1e:	bf00      	nop
20000a20:	00f42400 	.word	0x00f42400
20000a24:	017d7840 	.word	0x017d7840

20000a28 <RCC_PLLI2S_GetFreqDomain_I2S>:
/**
  * @brief  Return PLLI2S clock frequency used for I2S domain
  * @retval PLLI2S clock frequency (in Hz)
  */
uint32_t RCC_PLLI2S_GetFreqDomain_I2S(void)
{
20000a28:	b590      	push	{r4, r7, lr}
20000a2a:	b085      	sub	sp, #20
20000a2c:	af00      	add	r7, sp, #0
  uint32_t plli2sinputfreq = 0U, plli2ssource = 0U, plli2soutputfreq = 0U;
20000a2e:	2300      	movs	r3, #0
20000a30:	60fb      	str	r3, [r7, #12]
20000a32:	2300      	movs	r3, #0
20000a34:	60bb      	str	r3, [r7, #8]
20000a36:	2300      	movs	r3, #0
20000a38:	607b      	str	r3, [r7, #4]

  /* PLLI2S_VCO = (HSE_VALUE or HSI_VALUE / PLLI2SM) * PLLI2SN
     I2S Domain clock  = PLLI2S_VCO / PLLI2SR
  */
  plli2ssource = LL_RCC_PLLI2S_GetMainSource();
20000a3a:	f7ff fe3f 	bl	200006bc <LL_RCC_PLLI2S_GetMainSource>
20000a3e:	60b8      	str	r0, [r7, #8]

  switch (plli2ssource)
20000a40:	68bb      	ldr	r3, [r7, #8]
20000a42:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
20000a46:	d102      	bne.n	20000a4e <RCC_PLLI2S_GetFreqDomain_I2S+0x26>
  {
    case LL_RCC_PLLSOURCE_HSE:     /* HSE used as PLLI2S clock source */
      plli2sinputfreq = HSE_VALUE;
20000a48:	4b0e      	ldr	r3, [pc, #56]	; (20000a84 <RCC_PLLI2S_GetFreqDomain_I2S+0x5c>)
20000a4a:	60fb      	str	r3, [r7, #12]
      break;
20000a4c:	e002      	b.n	20000a54 <RCC_PLLI2S_GetFreqDomain_I2S+0x2c>
      break;
#endif /* RCC_PLLI2SCFGR_PLLI2SSRC */

    case LL_RCC_PLLSOURCE_HSI:     /* HSI used as PLLI2S clock source */
    default:
      plli2sinputfreq = HSI_VALUE;
20000a4e:	4b0e      	ldr	r3, [pc, #56]	; (20000a88 <RCC_PLLI2S_GetFreqDomain_I2S+0x60>)
20000a50:	60fb      	str	r3, [r7, #12]
      break;
20000a52:	bf00      	nop
  }

  plli2soutputfreq = __LL_RCC_CALC_PLLI2S_I2S_FREQ(plli2sinputfreq, LL_RCC_PLLI2S_GetDivider(),
20000a54:	f7ff fe24 	bl	200006a0 <LL_RCC_PLLI2S_GetDivider>
20000a58:	4602      	mov	r2, r0
20000a5a:	68fb      	ldr	r3, [r7, #12]
20000a5c:	fbb3 f4f2 	udiv	r4, r3, r2
20000a60:	f7ff fe00 	bl	20000664 <LL_RCC_PLLI2S_GetN>
20000a64:	4603      	mov	r3, r0
20000a66:	fb03 f404 	mul.w	r4, r3, r4
20000a6a:	f7ff fe0b 	bl	20000684 <LL_RCC_PLLI2S_GetR>
20000a6e:	4603      	mov	r3, r0
20000a70:	0f1b      	lsrs	r3, r3, #28
20000a72:	fbb4 f3f3 	udiv	r3, r4, r3
20000a76:	607b      	str	r3, [r7, #4]
                                                   LL_RCC_PLLI2S_GetN(), LL_RCC_PLLI2S_GetR());

  return plli2soutputfreq;
20000a78:	687b      	ldr	r3, [r7, #4]
}
20000a7a:	4618      	mov	r0, r3
20000a7c:	3714      	adds	r7, #20
20000a7e:	46bd      	mov	sp, r7
20000a80:	bd90      	pop	{r4, r7, pc}
20000a82:	bf00      	nop
20000a84:	017d7840 	.word	0x017d7840
20000a88:	00f42400 	.word	0x00f42400

20000a8c <Flash25_Init>:
static spi_drv_t*          g_pSpi;          // SPI driver
static gpio_pins_e         g_eCS;
static spi_br_e            g_eSpiPrescaler; // prescaler for SPI interface (communication speed)

bool Flash25_Init(spi_drv_t* pSpi, gpio_pins_e eCS, uint32_t nMaxFreqMhz)
{
20000a8c:	b580      	push	{r7, lr}
20000a8e:	b086      	sub	sp, #24
20000a90:	af02      	add	r7, sp, #8
20000a92:	60f8      	str	r0, [r7, #12]
20000a94:	460b      	mov	r3, r1
20000a96:	607a      	str	r2, [r7, #4]
20000a98:	72fb      	strb	r3, [r7, #11]
  g_pSpi = pSpi;
20000a9a:	4a20      	ldr	r2, [pc, #128]	; (20000b1c <Flash25_Init+0x90>)
20000a9c:	68fb      	ldr	r3, [r7, #12]
20000a9e:	6013      	str	r3, [r2, #0]
  g_eCS = eCS;
20000aa0:	4a1f      	ldr	r2, [pc, #124]	; (20000b20 <Flash25_Init+0x94>)
20000aa2:	7afb      	ldrb	r3, [r7, #11]
20000aa4:	7013      	strb	r3, [r2, #0]

  // calculate SPI prescaler
  g_eSpiPrescaler = spi_CalculatePrescaler(pSpi->nBusFrequencyHz, nMaxFreqMhz);
20000aa6:	68fb      	ldr	r3, [r7, #12]
20000aa8:	685b      	ldr	r3, [r3, #4]
20000aaa:	6879      	ldr	r1, [r7, #4]
20000aac:	4618      	mov	r0, r3
20000aae:	f001 fadf 	bl	20002070 <spi_CalculatePrescaler>
20000ab2:	4603      	mov	r3, r0
20000ab4:	461a      	mov	r2, r3
20000ab6:	4b1b      	ldr	r3, [pc, #108]	; (20000b24 <Flash25_Init+0x98>)
20000ab8:	701a      	strb	r2, [r3, #0]

  // set CS for output
  GPIO_ClockEnable(eCS);
20000aba:	7afb      	ldrb	r3, [r7, #11]
20000abc:	4618      	mov	r0, r3
20000abe:	f000 fe3b 	bl	20001738 <GPIO_ClockEnable>
  GPIO_SETPIN(eCS);
20000ac2:	7afb      	ldrb	r3, [r7, #11]
20000ac4:	091b      	lsrs	r3, r3, #4
20000ac6:	b2db      	uxtb	r3, r3
20000ac8:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
20000acc:	3380      	adds	r3, #128	; 0x80
20000ace:	029b      	lsls	r3, r3, #10
20000ad0:	4619      	mov	r1, r3
20000ad2:	7afb      	ldrb	r3, [r7, #11]
20000ad4:	f003 030f 	and.w	r3, r3, #15
20000ad8:	2201      	movs	r2, #1
20000ada:	fa02 f303 	lsl.w	r3, r2, r3
20000ade:	618b      	str	r3, [r1, #24]
  GPIO_ConfigPin(eCS, mode_output, outtype_pushpull, pushpull_no, speed_veryhigh);
20000ae0:	7af8      	ldrb	r0, [r7, #11]
20000ae2:	2303      	movs	r3, #3
20000ae4:	9300      	str	r3, [sp, #0]
20000ae6:	2300      	movs	r3, #0
20000ae8:	2200      	movs	r2, #0
20000aea:	2101      	movs	r1, #1
20000aec:	f000 feed 	bl	200018ca <GPIO_ConfigPin>

  if (!Flash25_IsPresent())
20000af0:	f000 fa20 	bl	20000f34 <Flash25_IsPresent>
20000af4:	4603      	mov	r3, r0
20000af6:	f083 0301 	eor.w	r3, r3, #1
20000afa:	b2db      	uxtb	r3, r3
20000afc:	2b00      	cmp	r3, #0
20000afe:	d001      	beq.n	20000b04 <Flash25_Init+0x78>
  {
    return false;
20000b00:	2300      	movs	r3, #0
20000b02:	e006      	b.n	20000b12 <Flash25_Init+0x86>
  }

  if (g_nSectors == 0)
20000b04:	4b08      	ldr	r3, [pc, #32]	; (20000b28 <Flash25_Init+0x9c>)
20000b06:	681b      	ldr	r3, [r3, #0]
20000b08:	2b00      	cmp	r3, #0
20000b0a:	d101      	bne.n	20000b10 <Flash25_Init+0x84>
  {
    return false;
20000b0c:	2300      	movs	r3, #0
20000b0e:	e000      	b.n	20000b12 <Flash25_Init+0x86>
  }

  return true;
20000b10:	2301      	movs	r3, #1
}
20000b12:	4618      	mov	r0, r3
20000b14:	3710      	adds	r7, #16
20000b16:	46bd      	mov	sp, r7
20000b18:	bd80      	pop	{r7, pc}
20000b1a:	bf00      	nop
20000b1c:	20000418 	.word	0x20000418
20000b20:	2000041c 	.word	0x2000041c
20000b24:	2000041d 	.word	0x2000041d
20000b28:	20000410 	.word	0x20000410

20000b2c <Flash25_GetStatus>:

Flash25Status_t Flash25_GetStatus()
{
20000b2c:	b580      	push	{r7, lr}
20000b2e:	b082      	sub	sp, #8
20000b30:	af00      	add	r7, sp, #0
  spi_TransactionBegin(g_pSpi, F25_CS, g_eSpiPrescaler);
20000b32:	4b12      	ldr	r3, [pc, #72]	; (20000b7c <Flash25_GetStatus+0x50>)
20000b34:	6818      	ldr	r0, [r3, #0]
20000b36:	4b12      	ldr	r3, [pc, #72]	; (20000b80 <Flash25_GetStatus+0x54>)
20000b38:	781b      	ldrb	r3, [r3, #0]
20000b3a:	461a      	mov	r2, r3
20000b3c:	2104      	movs	r1, #4
20000b3e:	f001 f98f 	bl	20001e60 <spi_TransactionBegin>

  spi_SendData8(g_pSpi, F25_COMID_READ_SR);
20000b42:	4b0e      	ldr	r3, [pc, #56]	; (20000b7c <Flash25_GetStatus+0x50>)
20000b44:	681b      	ldr	r3, [r3, #0]
20000b46:	2105      	movs	r1, #5
20000b48:	4618      	mov	r0, r3
20000b4a:	f001 f9f8 	bl	20001f3e <spi_SendData8>
  uint8_t sr = spi_SendData8(g_pSpi, SPI_DUMMY_BYTE);
20000b4e:	4b0b      	ldr	r3, [pc, #44]	; (20000b7c <Flash25_GetStatus+0x50>)
20000b50:	681b      	ldr	r3, [r3, #0]
20000b52:	21ff      	movs	r1, #255	; 0xff
20000b54:	4618      	mov	r0, r3
20000b56:	f001 f9f2 	bl	20001f3e <spi_SendData8>
20000b5a:	4603      	mov	r3, r0
20000b5c:	70fb      	strb	r3, [r7, #3]

  spi_TransactionEnd(g_pSpi, F25_CS);
20000b5e:	4b07      	ldr	r3, [pc, #28]	; (20000b7c <Flash25_GetStatus+0x50>)
20000b60:	681b      	ldr	r3, [r3, #0]
20000b62:	2104      	movs	r1, #4
20000b64:	4618      	mov	r0, r3
20000b66:	f001 f99c 	bl	20001ea2 <spi_TransactionEnd>

  Flash25Status_t *pStatus = (Flash25Status_t *) &sr;
20000b6a:	1cfb      	adds	r3, r7, #3
20000b6c:	607b      	str	r3, [r7, #4]
  return *pStatus;
20000b6e:	687b      	ldr	r3, [r7, #4]
20000b70:	781b      	ldrb	r3, [r3, #0]
}
20000b72:	4618      	mov	r0, r3
20000b74:	3708      	adds	r7, #8
20000b76:	46bd      	mov	sp, r7
20000b78:	bd80      	pop	{r7, pc}
20000b7a:	bf00      	nop
20000b7c:	20000418 	.word	0x20000418
20000b80:	2000041d 	.word	0x2000041d

20000b84 <Flash25_ReadData>:

void Flash25_ReadData(uint32_t nAddr, uint8_t* pBuffer, uint32_t length)
{
20000b84:	b590      	push	{r4, r7, lr}
20000b86:	b085      	sub	sp, #20
20000b88:	af00      	add	r7, sp, #0
20000b8a:	60f8      	str	r0, [r7, #12]
20000b8c:	60b9      	str	r1, [r7, #8]
20000b8e:	607a      	str	r2, [r7, #4]
  spi_TransactionBegin(g_pSpi, F25_CS, g_eSpiPrescaler);
20000b90:	4b15      	ldr	r3, [pc, #84]	; (20000be8 <Flash25_ReadData+0x64>)
20000b92:	6818      	ldr	r0, [r3, #0]
20000b94:	4b15      	ldr	r3, [pc, #84]	; (20000bec <Flash25_ReadData+0x68>)
20000b96:	781b      	ldrb	r3, [r3, #0]
20000b98:	461a      	mov	r2, r3
20000b9a:	2104      	movs	r1, #4
20000b9c:	f001 f960 	bl	20001e60 <spi_TransactionBegin>

  spi_SendData8(g_pSpi, F25_COMID_READ_DATA);
20000ba0:	4b11      	ldr	r3, [pc, #68]	; (20000be8 <Flash25_ReadData+0x64>)
20000ba2:	681b      	ldr	r3, [r3, #0]
20000ba4:	2103      	movs	r1, #3
20000ba6:	4618      	mov	r0, r3
20000ba8:	f001 f9c9 	bl	20001f3e <spi_SendData8>
  Flash25_Send24bit(nAddr);
20000bac:	68f8      	ldr	r0, [r7, #12]
20000bae:	f000 fa3b 	bl	20001028 <Flash25_Send24bit>
  while (length--)
20000bb2:	e00a      	b.n	20000bca <Flash25_ReadData+0x46>
  {
    *pBuffer++ = spi_SendData8(g_pSpi, SPI_DUMMY_BYTE);
20000bb4:	68bc      	ldr	r4, [r7, #8]
20000bb6:	1c63      	adds	r3, r4, #1
20000bb8:	60bb      	str	r3, [r7, #8]
20000bba:	4b0b      	ldr	r3, [pc, #44]	; (20000be8 <Flash25_ReadData+0x64>)
20000bbc:	681b      	ldr	r3, [r3, #0]
20000bbe:	21ff      	movs	r1, #255	; 0xff
20000bc0:	4618      	mov	r0, r3
20000bc2:	f001 f9bc 	bl	20001f3e <spi_SendData8>
20000bc6:	4603      	mov	r3, r0
20000bc8:	7023      	strb	r3, [r4, #0]
  while (length--)
20000bca:	687b      	ldr	r3, [r7, #4]
20000bcc:	1e5a      	subs	r2, r3, #1
20000bce:	607a      	str	r2, [r7, #4]
20000bd0:	2b00      	cmp	r3, #0
20000bd2:	d1ef      	bne.n	20000bb4 <Flash25_ReadData+0x30>
  }

  spi_TransactionEnd(g_pSpi, F25_CS);
20000bd4:	4b04      	ldr	r3, [pc, #16]	; (20000be8 <Flash25_ReadData+0x64>)
20000bd6:	681b      	ldr	r3, [r3, #0]
20000bd8:	2104      	movs	r1, #4
20000bda:	4618      	mov	r0, r3
20000bdc:	f001 f961 	bl	20001ea2 <spi_TransactionEnd>
}
20000be0:	bf00      	nop
20000be2:	3714      	adds	r7, #20
20000be4:	46bd      	mov	sp, r7
20000be6:	bd90      	pop	{r4, r7, pc}
20000be8:	20000418 	.word	0x20000418
20000bec:	2000041d 	.word	0x2000041d

20000bf0 <Flash25_WriteData>:

void Flash25_WriteData(uint32_t nAddr, uint8_t* pBuffer, uint32_t length)
{
20000bf0:	b580      	push	{r7, lr}
20000bf2:	b086      	sub	sp, #24
20000bf4:	af00      	add	r7, sp, #0
20000bf6:	60f8      	str	r0, [r7, #12]
20000bf8:	60b9      	str	r1, [r7, #8]
20000bfa:	607a      	str	r2, [r7, #4]
  uint16_t nBlockSize;
  uint16_t nPhysSize;
  while (length)
20000bfc:	e04a      	b.n	20000c94 <Flash25_WriteData+0xa4>
  {
    nBlockSize = length;
20000bfe:	687b      	ldr	r3, [r7, #4]
20000c00:	82fb      	strh	r3, [r7, #22]
    nPhysSize = F25_PAGE_SIZE - (nAddr % F25_PAGE_SIZE);  // hranice fyzick strnky (PAGE SIZE)
20000c02:	68fb      	ldr	r3, [r7, #12]
20000c04:	b29b      	uxth	r3, r3
20000c06:	b2db      	uxtb	r3, r3
20000c08:	b29b      	uxth	r3, r3
20000c0a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
20000c0e:	827b      	strh	r3, [r7, #18]
    if (length > nPhysSize)
20000c10:	8a7a      	ldrh	r2, [r7, #18]
20000c12:	687b      	ldr	r3, [r7, #4]
20000c14:	429a      	cmp	r2, r3
20000c16:	d201      	bcs.n	20000c1c <Flash25_WriteData+0x2c>
    {
      nBlockSize = nPhysSize;
20000c18:	8a7b      	ldrh	r3, [r7, #18]
20000c1a:	82fb      	strh	r3, [r7, #22]
    }

    Flash25_WriteEnable();
20000c1c:	f000 f904 	bl	20000e28 <Flash25_WriteEnable>
    spi_TransactionBegin(g_pSpi, F25_CS, g_eSpiPrescaler);
20000c20:	4b20      	ldr	r3, [pc, #128]	; (20000ca4 <Flash25_WriteData+0xb4>)
20000c22:	6818      	ldr	r0, [r3, #0]
20000c24:	4b20      	ldr	r3, [pc, #128]	; (20000ca8 <Flash25_WriteData+0xb8>)
20000c26:	781b      	ldrb	r3, [r3, #0]
20000c28:	461a      	mov	r2, r3
20000c2a:	2104      	movs	r1, #4
20000c2c:	f001 f918 	bl	20001e60 <spi_TransactionBegin>
    spi_SendData8(g_pSpi, F25_COMID_PAGE_PROGRAM);
20000c30:	4b1c      	ldr	r3, [pc, #112]	; (20000ca4 <Flash25_WriteData+0xb4>)
20000c32:	681b      	ldr	r3, [r3, #0]
20000c34:	2102      	movs	r1, #2
20000c36:	4618      	mov	r0, r3
20000c38:	f001 f981 	bl	20001f3e <spi_SendData8>
    Flash25_Send24bit(nAddr);
20000c3c:	68f8      	ldr	r0, [r7, #12]
20000c3e:	f000 f9f3 	bl	20001028 <Flash25_Send24bit>
    uint16_t nSize = nBlockSize;
20000c42:	8afb      	ldrh	r3, [r7, #22]
20000c44:	82bb      	strh	r3, [r7, #20]
    while (nSize--)
20000c46:	e008      	b.n	20000c5a <Flash25_WriteData+0x6a>
    {
      spi_SendData8(g_pSpi, *pBuffer++);
20000c48:	4b16      	ldr	r3, [pc, #88]	; (20000ca4 <Flash25_WriteData+0xb4>)
20000c4a:	6818      	ldr	r0, [r3, #0]
20000c4c:	68bb      	ldr	r3, [r7, #8]
20000c4e:	1c5a      	adds	r2, r3, #1
20000c50:	60ba      	str	r2, [r7, #8]
20000c52:	781b      	ldrb	r3, [r3, #0]
20000c54:	4619      	mov	r1, r3
20000c56:	f001 f972 	bl	20001f3e <spi_SendData8>
    while (nSize--)
20000c5a:	8abb      	ldrh	r3, [r7, #20]
20000c5c:	1e5a      	subs	r2, r3, #1
20000c5e:	82ba      	strh	r2, [r7, #20]
20000c60:	2b00      	cmp	r3, #0
20000c62:	d1f1      	bne.n	20000c48 <Flash25_WriteData+0x58>
    }

    spi_TransactionEnd(g_pSpi, F25_CS);
20000c64:	4b0f      	ldr	r3, [pc, #60]	; (20000ca4 <Flash25_WriteData+0xb4>)
20000c66:	681b      	ldr	r3, [r3, #0]
20000c68:	2104      	movs	r1, #4
20000c6a:	4618      	mov	r0, r3
20000c6c:	f001 f919 	bl	20001ea2 <spi_TransactionEnd>

    // cekani na ukonceni programovaciho cyklu
    while (Flash25_GetStatus().WIP);
20000c70:	bf00      	nop
20000c72:	f7ff ff5b 	bl	20000b2c <Flash25_GetStatus>
20000c76:	4603      	mov	r3, r0
20000c78:	b2db      	uxtb	r3, r3
20000c7a:	f003 0301 	and.w	r3, r3, #1
20000c7e:	b2db      	uxtb	r3, r3
20000c80:	2b00      	cmp	r3, #0
20000c82:	d1f6      	bne.n	20000c72 <Flash25_WriteData+0x82>
    nAddr += nBlockSize;
20000c84:	8afb      	ldrh	r3, [r7, #22]
20000c86:	68fa      	ldr	r2, [r7, #12]
20000c88:	4413      	add	r3, r2
20000c8a:	60fb      	str	r3, [r7, #12]
    length -= nBlockSize;
20000c8c:	8afb      	ldrh	r3, [r7, #22]
20000c8e:	687a      	ldr	r2, [r7, #4]
20000c90:	1ad3      	subs	r3, r2, r3
20000c92:	607b      	str	r3, [r7, #4]
  while (length)
20000c94:	687b      	ldr	r3, [r7, #4]
20000c96:	2b00      	cmp	r3, #0
20000c98:	d1b1      	bne.n	20000bfe <Flash25_WriteData+0xe>
  }
}
20000c9a:	bf00      	nop
20000c9c:	3718      	adds	r7, #24
20000c9e:	46bd      	mov	sp, r7
20000ca0:	bd80      	pop	{r7, pc}
20000ca2:	bf00      	nop
20000ca4:	20000418 	.word	0x20000418
20000ca8:	2000041d 	.word	0x2000041d

20000cac <Flash25_SectorErase>:

void Flash25_SectorErase(uint32_t nSectorNumber)
{
20000cac:	b580      	push	{r7, lr}
20000cae:	b082      	sub	sp, #8
20000cb0:	af00      	add	r7, sp, #0
20000cb2:	6078      	str	r0, [r7, #4]
  nSectorNumber *= F25_SECTOR_SIZE;
20000cb4:	687b      	ldr	r3, [r7, #4]
20000cb6:	031b      	lsls	r3, r3, #12
20000cb8:	607b      	str	r3, [r7, #4]
  Flash25_WriteEnable();
20000cba:	f000 f8b5 	bl	20000e28 <Flash25_WriteEnable>
  spi_TransactionBegin(g_pSpi, F25_CS, g_eSpiPrescaler);
20000cbe:	4b12      	ldr	r3, [pc, #72]	; (20000d08 <Flash25_SectorErase+0x5c>)
20000cc0:	6818      	ldr	r0, [r3, #0]
20000cc2:	4b12      	ldr	r3, [pc, #72]	; (20000d0c <Flash25_SectorErase+0x60>)
20000cc4:	781b      	ldrb	r3, [r3, #0]
20000cc6:	461a      	mov	r2, r3
20000cc8:	2104      	movs	r1, #4
20000cca:	f001 f8c9 	bl	20001e60 <spi_TransactionBegin>

  spi_SendData8(g_pSpi, F25_COMID_SECTOR_ERASE);
20000cce:	4b0e      	ldr	r3, [pc, #56]	; (20000d08 <Flash25_SectorErase+0x5c>)
20000cd0:	681b      	ldr	r3, [r3, #0]
20000cd2:	2120      	movs	r1, #32
20000cd4:	4618      	mov	r0, r3
20000cd6:	f001 f932 	bl	20001f3e <spi_SendData8>
  Flash25_Send24bit(nSectorNumber);
20000cda:	6878      	ldr	r0, [r7, #4]
20000cdc:	f000 f9a4 	bl	20001028 <Flash25_Send24bit>
  spi_TransactionEnd(g_pSpi, F25_CS);
20000ce0:	4b09      	ldr	r3, [pc, #36]	; (20000d08 <Flash25_SectorErase+0x5c>)
20000ce2:	681b      	ldr	r3, [r3, #0]
20000ce4:	2104      	movs	r1, #4
20000ce6:	4618      	mov	r0, r3
20000ce8:	f001 f8db 	bl	20001ea2 <spi_TransactionEnd>

  while (Flash25_GetStatus().WIP);
20000cec:	bf00      	nop
20000cee:	f7ff ff1d 	bl	20000b2c <Flash25_GetStatus>
20000cf2:	4603      	mov	r3, r0
20000cf4:	b2db      	uxtb	r3, r3
20000cf6:	f003 0301 	and.w	r3, r3, #1
20000cfa:	b2db      	uxtb	r3, r3
20000cfc:	2b00      	cmp	r3, #0
20000cfe:	d1f6      	bne.n	20000cee <Flash25_SectorErase+0x42>
}
20000d00:	bf00      	nop
20000d02:	3708      	adds	r7, #8
20000d04:	46bd      	mov	sp, r7
20000d06:	bd80      	pop	{r7, pc}
20000d08:	20000418 	.word	0x20000418
20000d0c:	2000041d 	.word	0x2000041d

20000d10 <Flash25_Block32Erase>:

void Flash25_Block32Erase(uint32_t nBlockNumber)
{
20000d10:	b580      	push	{r7, lr}
20000d12:	b082      	sub	sp, #8
20000d14:	af00      	add	r7, sp, #0
20000d16:	6078      	str	r0, [r7, #4]
  nBlockNumber *= 1 << 15;
20000d18:	687b      	ldr	r3, [r7, #4]
20000d1a:	03db      	lsls	r3, r3, #15
20000d1c:	607b      	str	r3, [r7, #4]
  Flash25_WriteEnable();
20000d1e:	f000 f883 	bl	20000e28 <Flash25_WriteEnable>
  spi_TransactionBegin(g_pSpi, F25_CS, g_eSpiPrescaler);
20000d22:	4b12      	ldr	r3, [pc, #72]	; (20000d6c <Flash25_Block32Erase+0x5c>)
20000d24:	6818      	ldr	r0, [r3, #0]
20000d26:	4b12      	ldr	r3, [pc, #72]	; (20000d70 <Flash25_Block32Erase+0x60>)
20000d28:	781b      	ldrb	r3, [r3, #0]
20000d2a:	461a      	mov	r2, r3
20000d2c:	2104      	movs	r1, #4
20000d2e:	f001 f897 	bl	20001e60 <spi_TransactionBegin>

  spi_SendData8(g_pSpi, F25_COMID_BLOCK32_ERASE);
20000d32:	4b0e      	ldr	r3, [pc, #56]	; (20000d6c <Flash25_Block32Erase+0x5c>)
20000d34:	681b      	ldr	r3, [r3, #0]
20000d36:	2152      	movs	r1, #82	; 0x52
20000d38:	4618      	mov	r0, r3
20000d3a:	f001 f900 	bl	20001f3e <spi_SendData8>
  Flash25_Send24bit(nBlockNumber);
20000d3e:	6878      	ldr	r0, [r7, #4]
20000d40:	f000 f972 	bl	20001028 <Flash25_Send24bit>
  spi_TransactionEnd(g_pSpi, F25_CS);
20000d44:	4b09      	ldr	r3, [pc, #36]	; (20000d6c <Flash25_Block32Erase+0x5c>)
20000d46:	681b      	ldr	r3, [r3, #0]
20000d48:	2104      	movs	r1, #4
20000d4a:	4618      	mov	r0, r3
20000d4c:	f001 f8a9 	bl	20001ea2 <spi_TransactionEnd>

  while (Flash25_GetStatus().WIP);
20000d50:	bf00      	nop
20000d52:	f7ff feeb 	bl	20000b2c <Flash25_GetStatus>
20000d56:	4603      	mov	r3, r0
20000d58:	b2db      	uxtb	r3, r3
20000d5a:	f003 0301 	and.w	r3, r3, #1
20000d5e:	b2db      	uxtb	r3, r3
20000d60:	2b00      	cmp	r3, #0
20000d62:	d1f6      	bne.n	20000d52 <Flash25_Block32Erase+0x42>
}
20000d64:	bf00      	nop
20000d66:	3708      	adds	r7, #8
20000d68:	46bd      	mov	sp, r7
20000d6a:	bd80      	pop	{r7, pc}
20000d6c:	20000418 	.word	0x20000418
20000d70:	2000041d 	.word	0x2000041d

20000d74 <Flash25_Block64Erase>:

void Flash25_Block64Erase(uint32_t nBlockNumber)
{
20000d74:	b580      	push	{r7, lr}
20000d76:	b082      	sub	sp, #8
20000d78:	af00      	add	r7, sp, #0
20000d7a:	6078      	str	r0, [r7, #4]
  nBlockNumber *= 1 << 16;
20000d7c:	687b      	ldr	r3, [r7, #4]
20000d7e:	041b      	lsls	r3, r3, #16
20000d80:	607b      	str	r3, [r7, #4]
  Flash25_WriteEnable();
20000d82:	f000 f851 	bl	20000e28 <Flash25_WriteEnable>
  spi_TransactionBegin(g_pSpi, F25_CS, g_eSpiPrescaler);
20000d86:	4b12      	ldr	r3, [pc, #72]	; (20000dd0 <Flash25_Block64Erase+0x5c>)
20000d88:	6818      	ldr	r0, [r3, #0]
20000d8a:	4b12      	ldr	r3, [pc, #72]	; (20000dd4 <Flash25_Block64Erase+0x60>)
20000d8c:	781b      	ldrb	r3, [r3, #0]
20000d8e:	461a      	mov	r2, r3
20000d90:	2104      	movs	r1, #4
20000d92:	f001 f865 	bl	20001e60 <spi_TransactionBegin>

  spi_SendData8(g_pSpi, F25_COMID_BLOCK64_ERASE);
20000d96:	4b0e      	ldr	r3, [pc, #56]	; (20000dd0 <Flash25_Block64Erase+0x5c>)
20000d98:	681b      	ldr	r3, [r3, #0]
20000d9a:	21d8      	movs	r1, #216	; 0xd8
20000d9c:	4618      	mov	r0, r3
20000d9e:	f001 f8ce 	bl	20001f3e <spi_SendData8>
  Flash25_Send24bit(nBlockNumber);
20000da2:	6878      	ldr	r0, [r7, #4]
20000da4:	f000 f940 	bl	20001028 <Flash25_Send24bit>
  spi_TransactionEnd(g_pSpi, F25_CS);
20000da8:	4b09      	ldr	r3, [pc, #36]	; (20000dd0 <Flash25_Block64Erase+0x5c>)
20000daa:	681b      	ldr	r3, [r3, #0]
20000dac:	2104      	movs	r1, #4
20000dae:	4618      	mov	r0, r3
20000db0:	f001 f877 	bl	20001ea2 <spi_TransactionEnd>

  while (Flash25_GetStatus().WIP);
20000db4:	bf00      	nop
20000db6:	f7ff feb9 	bl	20000b2c <Flash25_GetStatus>
20000dba:	4603      	mov	r3, r0
20000dbc:	b2db      	uxtb	r3, r3
20000dbe:	f003 0301 	and.w	r3, r3, #1
20000dc2:	b2db      	uxtb	r3, r3
20000dc4:	2b00      	cmp	r3, #0
20000dc6:	d1f6      	bne.n	20000db6 <Flash25_Block64Erase+0x42>
}
20000dc8:	bf00      	nop
20000dca:	3708      	adds	r7, #8
20000dcc:	46bd      	mov	sp, r7
20000dce:	bd80      	pop	{r7, pc}
20000dd0:	20000418 	.word	0x20000418
20000dd4:	2000041d 	.word	0x2000041d

20000dd8 <Flash25_ChipErase>:

void Flash25_ChipErase(void)
{
20000dd8:	b580      	push	{r7, lr}
20000dda:	af00      	add	r7, sp, #0
  Flash25_WriteEnable();
20000ddc:	f000 f824 	bl	20000e28 <Flash25_WriteEnable>
  spi_TransactionBegin(g_pSpi, F25_CS, g_eSpiPrescaler);
20000de0:	4b0f      	ldr	r3, [pc, #60]	; (20000e20 <Flash25_ChipErase+0x48>)
20000de2:	6818      	ldr	r0, [r3, #0]
20000de4:	4b0f      	ldr	r3, [pc, #60]	; (20000e24 <Flash25_ChipErase+0x4c>)
20000de6:	781b      	ldrb	r3, [r3, #0]
20000de8:	461a      	mov	r2, r3
20000dea:	2104      	movs	r1, #4
20000dec:	f001 f838 	bl	20001e60 <spi_TransactionBegin>

  spi_SendData8(g_pSpi, F25_COMID_CHIP_ERASE);
20000df0:	4b0b      	ldr	r3, [pc, #44]	; (20000e20 <Flash25_ChipErase+0x48>)
20000df2:	681b      	ldr	r3, [r3, #0]
20000df4:	21c7      	movs	r1, #199	; 0xc7
20000df6:	4618      	mov	r0, r3
20000df8:	f001 f8a1 	bl	20001f3e <spi_SendData8>
  spi_TransactionEnd(g_pSpi, F25_CS);
20000dfc:	4b08      	ldr	r3, [pc, #32]	; (20000e20 <Flash25_ChipErase+0x48>)
20000dfe:	681b      	ldr	r3, [r3, #0]
20000e00:	2104      	movs	r1, #4
20000e02:	4618      	mov	r0, r3
20000e04:	f001 f84d 	bl	20001ea2 <spi_TransactionEnd>

  while (Flash25_GetStatus().WIP);
20000e08:	bf00      	nop
20000e0a:	f7ff fe8f 	bl	20000b2c <Flash25_GetStatus>
20000e0e:	4603      	mov	r3, r0
20000e10:	b2db      	uxtb	r3, r3
20000e12:	f003 0301 	and.w	r3, r3, #1
20000e16:	b2db      	uxtb	r3, r3
20000e18:	2b00      	cmp	r3, #0
20000e1a:	d1f6      	bne.n	20000e0a <Flash25_ChipErase+0x32>
}
20000e1c:	bf00      	nop
20000e1e:	bd80      	pop	{r7, pc}
20000e20:	20000418 	.word	0x20000418
20000e24:	2000041d 	.word	0x2000041d

20000e28 <Flash25_WriteEnable>:

void Flash25_WriteEnable()
{
20000e28:	b580      	push	{r7, lr}
20000e2a:	af00      	add	r7, sp, #0
  spi_TransactionBegin(g_pSpi, F25_CS, g_eSpiPrescaler);
20000e2c:	4b0a      	ldr	r3, [pc, #40]	; (20000e58 <Flash25_WriteEnable+0x30>)
20000e2e:	6818      	ldr	r0, [r3, #0]
20000e30:	4b0a      	ldr	r3, [pc, #40]	; (20000e5c <Flash25_WriteEnable+0x34>)
20000e32:	781b      	ldrb	r3, [r3, #0]
20000e34:	461a      	mov	r2, r3
20000e36:	2104      	movs	r1, #4
20000e38:	f001 f812 	bl	20001e60 <spi_TransactionBegin>
  spi_SendData8(g_pSpi, F25_COMID_WRITE_ENABLE);
20000e3c:	4b06      	ldr	r3, [pc, #24]	; (20000e58 <Flash25_WriteEnable+0x30>)
20000e3e:	681b      	ldr	r3, [r3, #0]
20000e40:	2106      	movs	r1, #6
20000e42:	4618      	mov	r0, r3
20000e44:	f001 f87b 	bl	20001f3e <spi_SendData8>
  spi_TransactionEnd(g_pSpi, F25_CS);
20000e48:	4b03      	ldr	r3, [pc, #12]	; (20000e58 <Flash25_WriteEnable+0x30>)
20000e4a:	681b      	ldr	r3, [r3, #0]
20000e4c:	2104      	movs	r1, #4
20000e4e:	4618      	mov	r0, r3
20000e50:	f001 f827 	bl	20001ea2 <spi_TransactionEnd>
}
20000e54:	bf00      	nop
20000e56:	bd80      	pop	{r7, pc}
20000e58:	20000418 	.word	0x20000418
20000e5c:	2000041d 	.word	0x2000041d

20000e60 <FlashF25_WriteDisable>:

void FlashF25_WriteDisable()
{
20000e60:	b580      	push	{r7, lr}
20000e62:	af00      	add	r7, sp, #0
  spi_TransactionBegin(g_pSpi, F25_CS, g_eSpiPrescaler);
20000e64:	4b0a      	ldr	r3, [pc, #40]	; (20000e90 <FlashF25_WriteDisable+0x30>)
20000e66:	6818      	ldr	r0, [r3, #0]
20000e68:	4b0a      	ldr	r3, [pc, #40]	; (20000e94 <FlashF25_WriteDisable+0x34>)
20000e6a:	781b      	ldrb	r3, [r3, #0]
20000e6c:	461a      	mov	r2, r3
20000e6e:	2104      	movs	r1, #4
20000e70:	f000 fff6 	bl	20001e60 <spi_TransactionBegin>
  spi_SendData8(g_pSpi, F25_COMID_WRITE_DISABLE);
20000e74:	4b06      	ldr	r3, [pc, #24]	; (20000e90 <FlashF25_WriteDisable+0x30>)
20000e76:	681b      	ldr	r3, [r3, #0]
20000e78:	2104      	movs	r1, #4
20000e7a:	4618      	mov	r0, r3
20000e7c:	f001 f85f 	bl	20001f3e <spi_SendData8>
  spi_TransactionEnd(g_pSpi, F25_CS);
20000e80:	4b03      	ldr	r3, [pc, #12]	; (20000e90 <FlashF25_WriteDisable+0x30>)
20000e82:	681b      	ldr	r3, [r3, #0]
20000e84:	2104      	movs	r1, #4
20000e86:	4618      	mov	r0, r3
20000e88:	f001 f80b 	bl	20001ea2 <spi_TransactionEnd>
}
20000e8c:	bf00      	nop
20000e8e:	bd80      	pop	{r7, pc}
20000e90:	20000418 	.word	0x20000418
20000e94:	2000041d 	.word	0x2000041d

20000e98 <FlashF25_GetID>:

uint32_t FlashF25_GetID()
{
20000e98:	b580      	push	{r7, lr}
20000e9a:	b082      	sub	sp, #8
20000e9c:	af00      	add	r7, sp, #0
  spi_TransactionBegin(g_pSpi, F25_CS, g_eSpiPrescaler);
20000e9e:	4b1d      	ldr	r3, [pc, #116]	; (20000f14 <FlashF25_GetID+0x7c>)
20000ea0:	6818      	ldr	r0, [r3, #0]
20000ea2:	4b1d      	ldr	r3, [pc, #116]	; (20000f18 <FlashF25_GetID+0x80>)
20000ea4:	781b      	ldrb	r3, [r3, #0]
20000ea6:	461a      	mov	r2, r3
20000ea8:	2104      	movs	r1, #4
20000eaa:	f000 ffd9 	bl	20001e60 <spi_TransactionBegin>

  uint32_t nID = 0;
20000eae:	2300      	movs	r3, #0
20000eb0:	607b      	str	r3, [r7, #4]
  spi_SendData8(g_pSpi, F25_COMID_IDENTIFICATION);
20000eb2:	4b18      	ldr	r3, [pc, #96]	; (20000f14 <FlashF25_GetID+0x7c>)
20000eb4:	681b      	ldr	r3, [r3, #0]
20000eb6:	219f      	movs	r1, #159	; 0x9f
20000eb8:	4618      	mov	r0, r3
20000eba:	f001 f840 	bl	20001f3e <spi_SendData8>
  nID = spi_SendData8(g_pSpi, SPI_DUMMY_BYTE) << 16;
20000ebe:	4b15      	ldr	r3, [pc, #84]	; (20000f14 <FlashF25_GetID+0x7c>)
20000ec0:	681b      	ldr	r3, [r3, #0]
20000ec2:	21ff      	movs	r1, #255	; 0xff
20000ec4:	4618      	mov	r0, r3
20000ec6:	f001 f83a 	bl	20001f3e <spi_SendData8>
20000eca:	4603      	mov	r3, r0
20000ecc:	041b      	lsls	r3, r3, #16
20000ece:	607b      	str	r3, [r7, #4]
  nID |= spi_SendData8(g_pSpi, SPI_DUMMY_BYTE) << 8;
20000ed0:	4b10      	ldr	r3, [pc, #64]	; (20000f14 <FlashF25_GetID+0x7c>)
20000ed2:	681b      	ldr	r3, [r3, #0]
20000ed4:	21ff      	movs	r1, #255	; 0xff
20000ed6:	4618      	mov	r0, r3
20000ed8:	f001 f831 	bl	20001f3e <spi_SendData8>
20000edc:	4603      	mov	r3, r0
20000ede:	021b      	lsls	r3, r3, #8
20000ee0:	461a      	mov	r2, r3
20000ee2:	687b      	ldr	r3, [r7, #4]
20000ee4:	4313      	orrs	r3, r2
20000ee6:	607b      	str	r3, [r7, #4]
  nID |= spi_SendData8(g_pSpi, SPI_DUMMY_BYTE);
20000ee8:	4b0a      	ldr	r3, [pc, #40]	; (20000f14 <FlashF25_GetID+0x7c>)
20000eea:	681b      	ldr	r3, [r3, #0]
20000eec:	21ff      	movs	r1, #255	; 0xff
20000eee:	4618      	mov	r0, r3
20000ef0:	f001 f825 	bl	20001f3e <spi_SendData8>
20000ef4:	4603      	mov	r3, r0
20000ef6:	461a      	mov	r2, r3
20000ef8:	687b      	ldr	r3, [r7, #4]
20000efa:	4313      	orrs	r3, r2
20000efc:	607b      	str	r3, [r7, #4]

  spi_TransactionEnd(g_pSpi, F25_CS);
20000efe:	4b05      	ldr	r3, [pc, #20]	; (20000f14 <FlashF25_GetID+0x7c>)
20000f00:	681b      	ldr	r3, [r3, #0]
20000f02:	2104      	movs	r1, #4
20000f04:	4618      	mov	r0, r3
20000f06:	f000 ffcc 	bl	20001ea2 <spi_TransactionEnd>

  return nID;
20000f0a:	687b      	ldr	r3, [r7, #4]
}
20000f0c:	4618      	mov	r0, r3
20000f0e:	3708      	adds	r7, #8
20000f10:	46bd      	mov	sp, r7
20000f12:	bd80      	pop	{r7, pc}
20000f14:	20000418 	.word	0x20000418
20000f18:	2000041d 	.word	0x2000041d

20000f1c <FlashF25_GetTypeString>:

const char* FlashF25_GetTypeString()
{
20000f1c:	b480      	push	{r7}
20000f1e:	af00      	add	r7, sp, #0
  return g_pTypeString;
20000f20:	4b03      	ldr	r3, [pc, #12]	; (20000f30 <FlashF25_GetTypeString+0x14>)
20000f22:	681b      	ldr	r3, [r3, #0]
}
20000f24:	4618      	mov	r0, r3
20000f26:	46bd      	mov	sp, r7
20000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
20000f2c:	4770      	bx	lr
20000f2e:	bf00      	nop
20000f30:	20000414 	.word	0x20000414

20000f34 <Flash25_IsPresent>:

bool Flash25_IsPresent()
{
20000f34:	b580      	push	{r7, lr}
20000f36:	b084      	sub	sp, #16
20000f38:	af00      	add	r7, sp, #0
  bool bFounded = false;
20000f3a:	2300      	movs	r3, #0
20000f3c:	73fb      	strb	r3, [r7, #15]
  uint32_t nId = FlashF25_GetID();
20000f3e:	f7ff ffab 	bl	20000e98 <FlashF25_GetID>
20000f42:	60b8      	str	r0, [r7, #8]

  uint8_t nTabSize = sizeof (g_F25types) / sizeof(Flash25Identify_t);
20000f44:	2306      	movs	r3, #6
20000f46:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < nTabSize; i++)
20000f48:	2300      	movs	r3, #0
20000f4a:	73bb      	strb	r3, [r7, #14]
20000f4c:	e026      	b.n	20000f9c <Flash25_IsPresent+0x68>
  {
    if (g_F25types[i].identificationID == nId)
20000f4e:	7bbb      	ldrb	r3, [r7, #14]
20000f50:	4a17      	ldr	r2, [pc, #92]	; (20000fb0 <Flash25_IsPresent+0x7c>)
20000f52:	011b      	lsls	r3, r3, #4
20000f54:	4413      	add	r3, r2
20000f56:	681a      	ldr	r2, [r3, #0]
20000f58:	68bb      	ldr	r3, [r7, #8]
20000f5a:	429a      	cmp	r2, r3
20000f5c:	d11b      	bne.n	20000f96 <Flash25_IsPresent+0x62>
    {
      g_nPages = g_F25types[i].pages;
20000f5e:	7bbb      	ldrb	r3, [r7, #14]
20000f60:	4a13      	ldr	r2, [pc, #76]	; (20000fb0 <Flash25_IsPresent+0x7c>)
20000f62:	011b      	lsls	r3, r3, #4
20000f64:	4413      	add	r3, r2
20000f66:	3304      	adds	r3, #4
20000f68:	681b      	ldr	r3, [r3, #0]
20000f6a:	4a12      	ldr	r2, [pc, #72]	; (20000fb4 <Flash25_IsPresent+0x80>)
20000f6c:	6013      	str	r3, [r2, #0]
      g_nSectors = g_F25types[i].sectors;
20000f6e:	7bbb      	ldrb	r3, [r7, #14]
20000f70:	4a0f      	ldr	r2, [pc, #60]	; (20000fb0 <Flash25_IsPresent+0x7c>)
20000f72:	011b      	lsls	r3, r3, #4
20000f74:	4413      	add	r3, r2
20000f76:	3308      	adds	r3, #8
20000f78:	881b      	ldrh	r3, [r3, #0]
20000f7a:	461a      	mov	r2, r3
20000f7c:	4b0e      	ldr	r3, [pc, #56]	; (20000fb8 <Flash25_IsPresent+0x84>)
20000f7e:	601a      	str	r2, [r3, #0]
      g_pTypeString = g_F25types[i].strType;
20000f80:	7bbb      	ldrb	r3, [r7, #14]
20000f82:	4a0b      	ldr	r2, [pc, #44]	; (20000fb0 <Flash25_IsPresent+0x7c>)
20000f84:	011b      	lsls	r3, r3, #4
20000f86:	4413      	add	r3, r2
20000f88:	330c      	adds	r3, #12
20000f8a:	681b      	ldr	r3, [r3, #0]
20000f8c:	4a0b      	ldr	r2, [pc, #44]	; (20000fbc <Flash25_IsPresent+0x88>)
20000f8e:	6013      	str	r3, [r2, #0]
      bFounded = true;
20000f90:	2301      	movs	r3, #1
20000f92:	73fb      	strb	r3, [r7, #15]
      break;
20000f94:	e006      	b.n	20000fa4 <Flash25_IsPresent+0x70>
  for (uint8_t i = 0; i < nTabSize; i++)
20000f96:	7bbb      	ldrb	r3, [r7, #14]
20000f98:	3301      	adds	r3, #1
20000f9a:	73bb      	strb	r3, [r7, #14]
20000f9c:	7bba      	ldrb	r2, [r7, #14]
20000f9e:	79fb      	ldrb	r3, [r7, #7]
20000fa0:	429a      	cmp	r2, r3
20000fa2:	d3d4      	bcc.n	20000f4e <Flash25_IsPresent+0x1a>
    }
  }

  return bFounded;
20000fa4:	7bfb      	ldrb	r3, [r7, #15]
}
20000fa6:	4618      	mov	r0, r3
20000fa8:	3710      	adds	r7, #16
20000faa:	46bd      	mov	sp, r7
20000fac:	bd80      	pop	{r7, pc}
20000fae:	bf00      	nop
20000fb0:	20002a50 	.word	0x20002a50
20000fb4:	2000040c 	.word	0x2000040c
20000fb8:	20000410 	.word	0x20000410
20000fbc:	20000414 	.word	0x20000414

20000fc0 <Flash25_SetDeepPower>:

void Flash25_SetDeepPower()
{
20000fc0:	b580      	push	{r7, lr}
20000fc2:	af00      	add	r7, sp, #0
  spi_TransactionBegin(g_pSpi, F25_CS, g_eSpiPrescaler);
20000fc4:	4b0a      	ldr	r3, [pc, #40]	; (20000ff0 <Flash25_SetDeepPower+0x30>)
20000fc6:	6818      	ldr	r0, [r3, #0]
20000fc8:	4b0a      	ldr	r3, [pc, #40]	; (20000ff4 <Flash25_SetDeepPower+0x34>)
20000fca:	781b      	ldrb	r3, [r3, #0]
20000fcc:	461a      	mov	r2, r3
20000fce:	2104      	movs	r1, #4
20000fd0:	f000 ff46 	bl	20001e60 <spi_TransactionBegin>
  spi_SendData8(g_pSpi, F25_COMID_DEEP_POWER);
20000fd4:	4b06      	ldr	r3, [pc, #24]	; (20000ff0 <Flash25_SetDeepPower+0x30>)
20000fd6:	681b      	ldr	r3, [r3, #0]
20000fd8:	21b9      	movs	r1, #185	; 0xb9
20000fda:	4618      	mov	r0, r3
20000fdc:	f000 ffaf 	bl	20001f3e <spi_SendData8>
  spi_TransactionEnd(g_pSpi, F25_CS);
20000fe0:	4b03      	ldr	r3, [pc, #12]	; (20000ff0 <Flash25_SetDeepPower+0x30>)
20000fe2:	681b      	ldr	r3, [r3, #0]
20000fe4:	2104      	movs	r1, #4
20000fe6:	4618      	mov	r0, r3
20000fe8:	f000 ff5b 	bl	20001ea2 <spi_TransactionEnd>
}
20000fec:	bf00      	nop
20000fee:	bd80      	pop	{r7, pc}
20000ff0:	20000418 	.word	0x20000418
20000ff4:	2000041d 	.word	0x2000041d

20000ff8 <Flash25_GetSectors>:

uint32_t Flash25_GetSectors()
{
20000ff8:	b480      	push	{r7}
20000ffa:	af00      	add	r7, sp, #0
  return g_nSectors;
20000ffc:	4b03      	ldr	r3, [pc, #12]	; (2000100c <Flash25_GetSectors+0x14>)
20000ffe:	681b      	ldr	r3, [r3, #0]
}
20001000:	4618      	mov	r0, r3
20001002:	46bd      	mov	sp, r7
20001004:	f85d 7b04 	ldr.w	r7, [sp], #4
20001008:	4770      	bx	lr
2000100a:	bf00      	nop
2000100c:	20000410 	.word	0x20000410

20001010 <Flash25_GetPages>:

uint32_t Flash25_GetPages()
{
20001010:	b480      	push	{r7}
20001012:	af00      	add	r7, sp, #0
  return g_nPages;
20001014:	4b03      	ldr	r3, [pc, #12]	; (20001024 <Flash25_GetPages+0x14>)
20001016:	681b      	ldr	r3, [r3, #0]
}
20001018:	4618      	mov	r0, r3
2000101a:	46bd      	mov	sp, r7
2000101c:	f85d 7b04 	ldr.w	r7, [sp], #4
20001020:	4770      	bx	lr
20001022:	bf00      	nop
20001024:	2000040c 	.word	0x2000040c

20001028 <Flash25_Send24bit>:

void Flash25_Send24bit(uint32_t nValue)
{
20001028:	b580      	push	{r7, lr}
2000102a:	b082      	sub	sp, #8
2000102c:	af00      	add	r7, sp, #0
2000102e:	6078      	str	r0, [r7, #4]
  spi_SendData8(g_pSpi, nValue >> 16);
20001030:	4b0e      	ldr	r3, [pc, #56]	; (2000106c <Flash25_Send24bit+0x44>)
20001032:	681a      	ldr	r2, [r3, #0]
20001034:	687b      	ldr	r3, [r7, #4]
20001036:	0c1b      	lsrs	r3, r3, #16
20001038:	b2db      	uxtb	r3, r3
2000103a:	4619      	mov	r1, r3
2000103c:	4610      	mov	r0, r2
2000103e:	f000 ff7e 	bl	20001f3e <spi_SendData8>
  spi_SendData8(g_pSpi, nValue >> 8);
20001042:	4b0a      	ldr	r3, [pc, #40]	; (2000106c <Flash25_Send24bit+0x44>)
20001044:	681a      	ldr	r2, [r3, #0]
20001046:	687b      	ldr	r3, [r7, #4]
20001048:	0a1b      	lsrs	r3, r3, #8
2000104a:	b2db      	uxtb	r3, r3
2000104c:	4619      	mov	r1, r3
2000104e:	4610      	mov	r0, r2
20001050:	f000 ff75 	bl	20001f3e <spi_SendData8>
  spi_SendData8(g_pSpi, nValue);
20001054:	4b05      	ldr	r3, [pc, #20]	; (2000106c <Flash25_Send24bit+0x44>)
20001056:	681b      	ldr	r3, [r3, #0]
20001058:	687a      	ldr	r2, [r7, #4]
2000105a:	b2d2      	uxtb	r2, r2
2000105c:	4611      	mov	r1, r2
2000105e:	4618      	mov	r0, r3
20001060:	f000 ff6d 	bl	20001f3e <spi_SendData8>
}
20001064:	bf00      	nop
20001066:	3708      	adds	r7, #8
20001068:	46bd      	mov	sp, r7
2000106a:	bd80      	pop	{r7, pc}
2000106c:	20000418 	.word	0x20000418

20001070 <LOC_LedOn>:
#define FLASH_CS                PA4

static spi_drv_t*                g_pSpi1 = spi1;

void LOC_LedOn()
{
20001070:	b480      	push	{r7}
20001072:	af00      	add	r7, sp, #0
#ifdef IS_LED
  GPIO_RESETPIN(LED_PIN);
20001074:	4b04      	ldr	r3, [pc, #16]	; (20001088 <LOC_LedOn+0x18>)
20001076:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
2000107a:	619a      	str	r2, [r3, #24]
#endif //IS_LED
}
2000107c:	bf00      	nop
2000107e:	46bd      	mov	sp, r7
20001080:	f85d 7b04 	ldr.w	r7, [sp], #4
20001084:	4770      	bx	lr
20001086:	bf00      	nop
20001088:	40020800 	.word	0x40020800

2000108c <LOC_LedOff>:

void LOC_LedOff()
{
2000108c:	b480      	push	{r7}
2000108e:	af00      	add	r7, sp, #0
#ifdef IS_LED
  GPIO_SETPIN(LED_PIN);
20001090:	4b04      	ldr	r3, [pc, #16]	; (200010a4 <LOC_LedOff+0x18>)
20001092:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20001096:	619a      	str	r2, [r3, #24]
#endif //IS_LED
}
20001098:	bf00      	nop
2000109a:	46bd      	mov	sp, r7
2000109c:	f85d 7b04 	ldr.w	r7, [sp], #4
200010a0:	4770      	bx	lr
200010a2:	bf00      	nop
200010a4:	40020800 	.word	0x40020800

200010a8 <Init>:
  * @param  None
  * @retval  1      : Operation succeeded
  * @retval  0      : Operation failed
  */
int Init (void)
{
200010a8:	b580      	push	{r7, lr}
200010aa:	b084      	sub	sp, #16
200010ac:	af00      	add	r7, sp, #0
  *(uint32_t*)0xE000EDF0 = 0xA05F0000; //enable interrupts in debug
200010ae:	4b15      	ldr	r3, [pc, #84]	; (20001104 <Init+0x5c>)
200010b0:	4a15      	ldr	r2, [pc, #84]	; (20001108 <Init+0x60>)
200010b2:	601a      	str	r2, [r3, #0]

  SystemInit();
200010b4:	f001 f8d4 	bl	20002260 <SystemInit>
   * change VTOR setting for other devices
   * SCB->VTOR = 0x20000000 | 0x200;
   *
   */

  SCB->VTOR = 0x20000000 | 0x200;
200010b8:	4b14      	ldr	r3, [pc, #80]	; (2000110c <Init+0x64>)
200010ba:	4a15      	ldr	r2, [pc, #84]	; (20001110 <Init+0x68>)
200010bc:	609a      	str	r2, [r3, #8]
200010be:	2300      	movs	r3, #0
200010c0:	607b      	str	r3, [r7, #4]

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
200010c2:	687b      	ldr	r3, [r7, #4]
200010c4:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(0); //enable interrupts

  spi_Init(g_pSpi1, PA5, PA7, PB4);
200010c8:	4b12      	ldr	r3, [pc, #72]	; (20001114 <Init+0x6c>)
200010ca:	6818      	ldr	r0, [r3, #0]
200010cc:	2314      	movs	r3, #20
200010ce:	2207      	movs	r2, #7
200010d0:	2105      	movs	r1, #5
200010d2:	f000 fe05 	bl	20001ce0 <spi_Init>

	LOC_LedOn();
200010d6:	f7ff ffcb 	bl	20001070 <LOC_LedOn>
  bool bRes = Flash25_Init(g_pSpi1, FLASH_CS, 50000000);
200010da:	4b0e      	ldr	r3, [pc, #56]	; (20001114 <Init+0x6c>)
200010dc:	681b      	ldr	r3, [r3, #0]
200010de:	4a0e      	ldr	r2, [pc, #56]	; (20001118 <Init+0x70>)
200010e0:	2104      	movs	r1, #4
200010e2:	4618      	mov	r0, r3
200010e4:	f7ff fcd2 	bl	20000a8c <Flash25_Init>
200010e8:	4603      	mov	r3, r0
200010ea:	73fb      	strb	r3, [r7, #15]
	LOC_LedOff();
200010ec:	f7ff ffce 	bl	2000108c <LOC_LedOff>
200010f0:	2301      	movs	r3, #1
200010f2:	60bb      	str	r3, [r7, #8]
200010f4:	68bb      	ldr	r3, [r7, #8]
200010f6:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(1); //disable interrupts

  return bRes;
200010fa:	7bfb      	ldrb	r3, [r7, #15]
}
200010fc:	4618      	mov	r0, r3
200010fe:	3710      	adds	r7, #16
20001100:	46bd      	mov	sp, r7
20001102:	bd80      	pop	{r7, pc}
20001104:	e000edf0 	.word	0xe000edf0
20001108:	a05f0000 	.word	0xa05f0000
2000110c:	e000ed00 	.word	0xe000ed00
20001110:	20000200 	.word	0x20000200
20001114:	20000394 	.word	0x20000394
20001118:	02faf080 	.word	0x02faf080

2000111c <Read>:
 * @param Size = size of the read operation
 * @param buffer = is the pointer to data read
 * @return Returns 1 if success, and 0 if failure.
 */
int Read (uint32_t Address, uint32_t Size, uint8_t* buffer)
{
2000111c:	b580      	push	{r7, lr}
2000111e:	b086      	sub	sp, #24
20001120:	af00      	add	r7, sp, #0
20001122:	60f8      	str	r0, [r7, #12]
20001124:	60b9      	str	r1, [r7, #8]
20001126:	607a      	str	r2, [r7, #4]
20001128:	2300      	movs	r3, #0
2000112a:	613b      	str	r3, [r7, #16]
2000112c:	693b      	ldr	r3, [r7, #16]
2000112e:	f383 8810 	msr	PRIMASK, r3
  __set_PRIMASK(0); //enable interrupts
	Address = Address & EXT_FLASH_ADDR_MASK;
20001132:	68fb      	ldr	r3, [r7, #12]
20001134:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20001138:	60fb      	str	r3, [r7, #12]
	LOC_LedOn();
2000113a:	f7ff ff99 	bl	20001070 <LOC_LedOn>
	Flash25_ReadData(Address, buffer, Size);
2000113e:	68ba      	ldr	r2, [r7, #8]
20001140:	6879      	ldr	r1, [r7, #4]
20001142:	68f8      	ldr	r0, [r7, #12]
20001144:	f7ff fd1e 	bl	20000b84 <Flash25_ReadData>
	LOC_LedOff();
20001148:	f7ff ffa0 	bl	2000108c <LOC_LedOff>
2000114c:	2301      	movs	r3, #1
2000114e:	617b      	str	r3, [r7, #20]
20001150:	697b      	ldr	r3, [r7, #20]
20001152:	f383 8810 	msr	PRIMASK, r3
  __set_PRIMASK(1); //disable interrupts
	return 1;
20001156:	2301      	movs	r3, #1
} 
20001158:	4618      	mov	r0, r3
2000115a:	3718      	adds	r7, #24
2000115c:	46bd      	mov	sp, r7
2000115e:	bd80      	pop	{r7, pc}

20001160 <Write>:
  * @param   buffer : pointer to data buffer
  * @retval  1      : Operation succeeded
  * @retval  0      : Operation failed
  */
int Write (uint32_t Address, uint32_t Size, uint8_t* buffer)
{
20001160:	b580      	push	{r7, lr}
20001162:	b086      	sub	sp, #24
20001164:	af00      	add	r7, sp, #0
20001166:	60f8      	str	r0, [r7, #12]
20001168:	60b9      	str	r1, [r7, #8]
2000116a:	607a      	str	r2, [r7, #4]
2000116c:	2300      	movs	r3, #0
2000116e:	613b      	str	r3, [r7, #16]
20001170:	693b      	ldr	r3, [r7, #16]
20001172:	f383 8810 	msr	PRIMASK, r3
  __set_PRIMASK(0); //enable interrupts
	Address = Address & EXT_FLASH_ADDR_MASK;
20001176:	68fb      	ldr	r3, [r7, #12]
20001178:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
2000117c:	60fb      	str	r3, [r7, #12]
	LOC_LedOn();
2000117e:	f7ff ff77 	bl	20001070 <LOC_LedOn>
	Flash25_WriteData(Address, buffer, Size);
20001182:	68ba      	ldr	r2, [r7, #8]
20001184:	6879      	ldr	r1, [r7, #4]
20001186:	68f8      	ldr	r0, [r7, #12]
20001188:	f7ff fd32 	bl	20000bf0 <Flash25_WriteData>
	LOC_LedOff();
2000118c:	f7ff ff7e 	bl	2000108c <LOC_LedOff>
20001190:	2301      	movs	r3, #1
20001192:	617b      	str	r3, [r7, #20]
20001194:	697b      	ldr	r3, [r7, #20]
20001196:	f383 8810 	msr	PRIMASK, r3
  __set_PRIMASK(1); //disable interrupts
	return 1;
2000119a:	2301      	movs	r3, #1
} 
2000119c:	4618      	mov	r0, r3
2000119e:	3718      	adds	r7, #24
200011a0:	46bd      	mov	sp, r7
200011a2:	bd80      	pop	{r7, pc}

200011a4 <MassErase>:
  * @param   Parallelism : 0
  * @retval  1           : Operation succeeded
  * @retval  0           : Operation failed
  */
int MassErase (void)
{
200011a4:	b580      	push	{r7, lr}
200011a6:	b082      	sub	sp, #8
200011a8:	af00      	add	r7, sp, #0
200011aa:	2300      	movs	r3, #0
200011ac:	603b      	str	r3, [r7, #0]
200011ae:	683b      	ldr	r3, [r7, #0]
200011b0:	f383 8810 	msr	PRIMASK, r3
  __set_PRIMASK(0); //enable interrupts

	LOC_LedOn();
200011b4:	f7ff ff5c 	bl	20001070 <LOC_LedOn>
	Flash25_ChipErase();
200011b8:	f7ff fe0e 	bl	20000dd8 <Flash25_ChipErase>
	LOC_LedOff();
200011bc:	f7ff ff66 	bl	2000108c <LOC_LedOff>
200011c0:	2301      	movs	r3, #1
200011c2:	607b      	str	r3, [r7, #4]
200011c4:	687b      	ldr	r3, [r7, #4]
200011c6:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(1); //disable interrupts
	return 1;
200011ca:	2301      	movs	r3, #1
}
200011cc:	4618      	mov	r0, r3
200011ce:	3708      	adds	r7, #8
200011d0:	46bd      	mov	sp, r7
200011d2:	bd80      	pop	{r7, pc}

200011d4 <SectorErase>:
  * @param   EraseStartAddress :  erase start address
  * @param   EraseEndAddress   :  erase end address
  * @retval  None
  */
int SectorErase (uint32_t EraseStartAddress, uint32_t EraseEndAddress)
{
200011d4:	b580      	push	{r7, lr}
200011d6:	b084      	sub	sp, #16
200011d8:	af00      	add	r7, sp, #0
200011da:	6078      	str	r0, [r7, #4]
200011dc:	6039      	str	r1, [r7, #0]
	EraseStartAddress = EraseStartAddress & EXT_FLASH_ADDR_MASK;
200011de:	687b      	ldr	r3, [r7, #4]
200011e0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
200011e4:	607b      	str	r3, [r7, #4]
	EraseEndAddress = EraseEndAddress & EXT_FLASH_ADDR_MASK;
200011e6:	683b      	ldr	r3, [r7, #0]
200011e8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
200011ec:	603b      	str	r3, [r7, #0]
200011ee:	2300      	movs	r3, #0
200011f0:	60fb      	str	r3, [r7, #12]
200011f2:	68fb      	ldr	r3, [r7, #12]
200011f4:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(0); //enable interrupts

	EraseStartAddress = (EraseStartAddress -  (EraseStartAddress % F25_SECTOR_SIZE));
200011f8:	687b      	ldr	r3, [r7, #4]
200011fa:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
200011fe:	f023 030f 	bic.w	r3, r3, #15
20001202:	607b      	str	r3, [r7, #4]
	while (EraseEndAddress >= EraseStartAddress)
20001204:	e00c      	b.n	20001220 <SectorErase+0x4c>
	{
		LOC_LedOn();
20001206:	f7ff ff33 	bl	20001070 <LOC_LedOn>
		Flash25_SectorErase(EraseStartAddress / F25_SECTOR_SIZE);
2000120a:	687b      	ldr	r3, [r7, #4]
2000120c:	0b1b      	lsrs	r3, r3, #12
2000120e:	4618      	mov	r0, r3
20001210:	f7ff fd4c 	bl	20000cac <Flash25_SectorErase>
		LOC_LedOff();
20001214:	f7ff ff3a 	bl	2000108c <LOC_LedOff>
		EraseStartAddress += F25_SECTOR_SIZE;
20001218:	687b      	ldr	r3, [r7, #4]
2000121a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
2000121e:	607b      	str	r3, [r7, #4]
	while (EraseEndAddress >= EraseStartAddress)
20001220:	683a      	ldr	r2, [r7, #0]
20001222:	687b      	ldr	r3, [r7, #4]
20001224:	429a      	cmp	r2, r3
20001226:	d2ee      	bcs.n	20001206 <SectorErase+0x32>
20001228:	2301      	movs	r3, #1
2000122a:	60bb      	str	r3, [r7, #8]
2000122c:	68bb      	ldr	r3, [r7, #8]
2000122e:	f383 8810 	msr	PRIMASK, r3
	}

  __set_PRIMASK(1); //disable interrupts
	return 1;
20001232:	2301      	movs	r3, #1
}
20001234:	4618      	mov	r0, r3
20001236:	3710      	adds	r7, #16
20001238:	46bd      	mov	sp, r7
2000123a:	bd80      	pop	{r7, pc}

2000123c <CheckSum>:
  *     R0             : Checksum value
  * Note - Optional for all types of device
  * NOTE - keeping original ST algorithm: not verified and optimized
  */
uint32_t CheckSum(uint32_t StartAddress, uint32_t Size, uint32_t InitVal)
{
2000123c:	b580      	push	{r7, lr}
2000123e:	b088      	sub	sp, #32
20001240:	af00      	add	r7, sp, #0
20001242:	60f8      	str	r0, [r7, #12]
20001244:	60b9      	str	r1, [r7, #8]
20001246:	607a      	str	r2, [r7, #4]
  uint8_t missalignementAddress = StartAddress % 4;
20001248:	68fb      	ldr	r3, [r7, #12]
2000124a:	b2db      	uxtb	r3, r3
2000124c:	f003 0303 	and.w	r3, r3, #3
20001250:	77fb      	strb	r3, [r7, #31]
  uint8_t missalignementSize = Size ;
20001252:	68bb      	ldr	r3, [r7, #8]
20001254:	77bb      	strb	r3, [r7, #30]
  int cnt;
  uint32_t Val;
  //uint8_t value;
	
  StartAddress -= StartAddress % 4;
20001256:	68fb      	ldr	r3, [r7, #12]
20001258:	f023 0303 	bic.w	r3, r3, #3
2000125c:	60fb      	str	r3, [r7, #12]
  Size += (Size % 4 == 0) ? 0 : 4 - (Size % 4);
2000125e:	68bb      	ldr	r3, [r7, #8]
20001260:	f003 0303 	and.w	r3, r3, #3
20001264:	2b00      	cmp	r3, #0
20001266:	d005      	beq.n	20001274 <CheckSum+0x38>
20001268:	68bb      	ldr	r3, [r7, #8]
2000126a:	f003 0303 	and.w	r3, r3, #3
2000126e:	f1c3 0304 	rsb	r3, r3, #4
20001272:	e000      	b.n	20001276 <CheckSum+0x3a>
20001274:	2300      	movs	r3, #0
20001276:	68ba      	ldr	r2, [r7, #8]
20001278:	4413      	add	r3, r2
2000127a:	60bb      	str	r3, [r7, #8]
  
  for(cnt = 0; cnt < Size ; cnt += 4)
2000127c:	2300      	movs	r3, #0
2000127e:	61bb      	str	r3, [r7, #24]
20001280:	e068      	b.n	20001354 <CheckSum+0x118>
  {
    LOC_LedOn();
20001282:	f7ff fef5 	bl	20001070 <LOC_LedOn>
    Flash25_ReadData(StartAddress + 1, (uint8_t *)&Val, 4);
20001286:	68fb      	ldr	r3, [r7, #12]
20001288:	3301      	adds	r3, #1
2000128a:	f107 0110 	add.w	r1, r7, #16
2000128e:	2204      	movs	r2, #4
20001290:	4618      	mov	r0, r3
20001292:	f7ff fc77 	bl	20000b84 <Flash25_ReadData>
    LOC_LedOff();
20001296:	f7ff fef9 	bl	2000108c <LOC_LedOff>

    if(missalignementAddress)
2000129a:	7ffb      	ldrb	r3, [r7, #31]
2000129c:	2b00      	cmp	r3, #0
2000129e:	d015      	beq.n	200012cc <CheckSum+0x90>
    {
      for (uint8_t k=missalignementAddress; k <= 3;k++)
200012a0:	7ffb      	ldrb	r3, [r7, #31]
200012a2:	75fb      	strb	r3, [r7, #23]
200012a4:	e00c      	b.n	200012c0 <CheckSum+0x84>
      {
          InitVal += (uint8_t) (Val >> (8 * k) & 0xff);
200012a6:	693a      	ldr	r2, [r7, #16]
200012a8:	7dfb      	ldrb	r3, [r7, #23]
200012aa:	00db      	lsls	r3, r3, #3
200012ac:	fa22 f303 	lsr.w	r3, r2, r3
200012b0:	b2db      	uxtb	r3, r3
200012b2:	461a      	mov	r2, r3
200012b4:	687b      	ldr	r3, [r7, #4]
200012b6:	4413      	add	r3, r2
200012b8:	607b      	str	r3, [r7, #4]
      for (uint8_t k=missalignementAddress; k <= 3;k++)
200012ba:	7dfb      	ldrb	r3, [r7, #23]
200012bc:	3301      	adds	r3, #1
200012be:	75fb      	strb	r3, [r7, #23]
200012c0:	7dfb      	ldrb	r3, [r7, #23]
200012c2:	2b03      	cmp	r3, #3
200012c4:	d9ef      	bls.n	200012a6 <CheckSum+0x6a>
      }

      missalignementAddress = 0;
200012c6:	2300      	movs	r3, #0
200012c8:	77fb      	strb	r3, [r7, #31]
200012ca:	e03d      	b.n	20001348 <CheckSum+0x10c>
    }
    else if((Size-missalignementSize) % 4 && (Size - cnt) <=4)
200012cc:	7fbb      	ldrb	r3, [r7, #30]
200012ce:	68ba      	ldr	r2, [r7, #8]
200012d0:	1ad3      	subs	r3, r2, r3
200012d2:	f003 0303 	and.w	r3, r3, #3
200012d6:	2b00      	cmp	r3, #0
200012d8:	d023      	beq.n	20001322 <CheckSum+0xe6>
200012da:	69bb      	ldr	r3, [r7, #24]
200012dc:	68ba      	ldr	r2, [r7, #8]
200012de:	1ad3      	subs	r3, r2, r3
200012e0:	2b04      	cmp	r3, #4
200012e2:	d81e      	bhi.n	20001322 <CheckSum+0xe6>
    {
      for (uint8_t k = (Size-missalignementSize); k <= 3;k++)
200012e4:	68bb      	ldr	r3, [r7, #8]
200012e6:	b2da      	uxtb	r2, r3
200012e8:	7fbb      	ldrb	r3, [r7, #30]
200012ea:	1ad3      	subs	r3, r2, r3
200012ec:	75bb      	strb	r3, [r7, #22]
200012ee:	e00d      	b.n	2000130c <CheckSum+0xd0>
      {
          InitVal += (uint8_t) (Val>>(8 * (k - 1)) & 0xff);
200012f0:	693a      	ldr	r2, [r7, #16]
200012f2:	7dbb      	ldrb	r3, [r7, #22]
200012f4:	3b01      	subs	r3, #1
200012f6:	00db      	lsls	r3, r3, #3
200012f8:	fa22 f303 	lsr.w	r3, r2, r3
200012fc:	b2db      	uxtb	r3, r3
200012fe:	461a      	mov	r2, r3
20001300:	687b      	ldr	r3, [r7, #4]
20001302:	4413      	add	r3, r2
20001304:	607b      	str	r3, [r7, #4]
      for (uint8_t k = (Size-missalignementSize); k <= 3;k++)
20001306:	7dbb      	ldrb	r3, [r7, #22]
20001308:	3301      	adds	r3, #1
2000130a:	75bb      	strb	r3, [r7, #22]
2000130c:	7dbb      	ldrb	r3, [r7, #22]
2000130e:	2b03      	cmp	r3, #3
20001310:	d9ee      	bls.n	200012f0 <CheckSum+0xb4>
      }

      missalignementSize = 2 * missalignementSize - Size;
20001312:	7fbb      	ldrb	r3, [r7, #30]
20001314:	005b      	lsls	r3, r3, #1
20001316:	b2da      	uxtb	r2, r3
20001318:	68bb      	ldr	r3, [r7, #8]
2000131a:	b2db      	uxtb	r3, r3
2000131c:	1ad3      	subs	r3, r2, r3
2000131e:	77bb      	strb	r3, [r7, #30]
20001320:	e012      	b.n	20001348 <CheckSum+0x10c>
    }
    else
    {
        for (uint8_t k = 0; k <= 3; k++)
20001322:	2300      	movs	r3, #0
20001324:	757b      	strb	r3, [r7, #21]
20001326:	e00c      	b.n	20001342 <CheckSum+0x106>
        {
            InitVal += (uint8_t) (Val >> (8 * k) & 0xff);
20001328:	693a      	ldr	r2, [r7, #16]
2000132a:	7d7b      	ldrb	r3, [r7, #21]
2000132c:	00db      	lsls	r3, r3, #3
2000132e:	fa22 f303 	lsr.w	r3, r2, r3
20001332:	b2db      	uxtb	r3, r3
20001334:	461a      	mov	r2, r3
20001336:	687b      	ldr	r3, [r7, #4]
20001338:	4413      	add	r3, r2
2000133a:	607b      	str	r3, [r7, #4]
        for (uint8_t k = 0; k <= 3; k++)
2000133c:	7d7b      	ldrb	r3, [r7, #21]
2000133e:	3301      	adds	r3, #1
20001340:	757b      	strb	r3, [r7, #21]
20001342:	7d7b      	ldrb	r3, [r7, #21]
20001344:	2b03      	cmp	r3, #3
20001346:	d9ef      	bls.n	20001328 <CheckSum+0xec>
        }
    }

    StartAddress += 4;
20001348:	68fb      	ldr	r3, [r7, #12]
2000134a:	3304      	adds	r3, #4
2000134c:	60fb      	str	r3, [r7, #12]
  for(cnt = 0; cnt < Size ; cnt += 4)
2000134e:	69bb      	ldr	r3, [r7, #24]
20001350:	3304      	adds	r3, #4
20001352:	61bb      	str	r3, [r7, #24]
20001354:	69ba      	ldr	r2, [r7, #24]
20001356:	68bb      	ldr	r3, [r7, #8]
20001358:	429a      	cmp	r2, r3
2000135a:	d392      	bcc.n	20001282 <CheckSum+0x46>
  }
  
  return (InitVal);
2000135c:	687b      	ldr	r3, [r7, #4]
}
2000135e:	4618      	mov	r0, r3
20001360:	3720      	adds	r7, #32
20001362:	46bd      	mov	sp, r7
20001364:	bd80      	pop	{r7, pc}

20001366 <Verify>:
 * @param Size
 * @param missalignement
 * @return
 */
uint64_t Verify (uint32_t MemoryAddr, uint32_t RAMBufferAddr, uint32_t Size, uint32_t missalignement)
{
20001366:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
2000136a:	b08c      	sub	sp, #48	; 0x30
2000136c:	af00      	add	r7, sp, #0
2000136e:	60f8      	str	r0, [r7, #12]
20001370:	60b9      	str	r1, [r7, #8]
20001372:	607a      	str	r2, [r7, #4]
20001374:	603b      	str	r3, [r7, #0]
#define BUF_SIZE 2

  uint32_t InitVal = 0;
20001376:	2300      	movs	r3, #0
20001378:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t VerifiedData = 0;
2000137a:	2300      	movs	r3, #0
2000137c:	62fb      	str	r3, [r7, #44]	; 0x2c
//  uint8_t TmpBuffer = 0x00;
	uint64_t checksum;
  Size *= 4;
2000137e:	687b      	ldr	r3, [r7, #4]
20001380:	009b      	lsls	r3, r3, #2
20001382:	607b      	str	r3, [r7, #4]
  uint8_t Buffer[BUF_SIZE];
  uint32_t LocAddr = MemoryAddr & EXT_FLASH_ADDR_MASK;
20001384:	68fb      	ldr	r3, [r7, #12]
20001386:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
2000138a:	623b      	str	r3, [r7, #32]
  uint32_t posBuf;
        
  checksum = CheckSum((uint32_t)LocAddr + (missalignement & 0xf), Size - ((missalignement >> 16) & 0xF), InitVal);
2000138c:	683b      	ldr	r3, [r7, #0]
2000138e:	f003 020f 	and.w	r2, r3, #15
20001392:	6a3b      	ldr	r3, [r7, #32]
20001394:	18d0      	adds	r0, r2, r3
20001396:	683b      	ldr	r3, [r7, #0]
20001398:	0c1b      	lsrs	r3, r3, #16
2000139a:	f003 030f 	and.w	r3, r3, #15
2000139e:	687a      	ldr	r2, [r7, #4]
200013a0:	1ad3      	subs	r3, r2, r3
200013a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
200013a4:	4619      	mov	r1, r3
200013a6:	f7ff ff49 	bl	2000123c <CheckSum>
200013aa:	4603      	mov	r3, r0
200013ac:	461a      	mov	r2, r3
200013ae:	f04f 0300 	mov.w	r3, #0
200013b2:	e9c7 2306 	strd	r2, r3, [r7, #24]
  
  while (Size > VerifiedData)
200013b6:	e03e      	b.n	20001436 <Verify+0xd0>
  {
    LOC_LedOn();
200013b8:	f7ff fe5a 	bl	20001070 <LOC_LedOn>
    Flash25_ReadData(MemoryAddr + VerifiedData, Buffer, BUF_SIZE);
200013bc:	68fa      	ldr	r2, [r7, #12]
200013be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
200013c0:	4413      	add	r3, r2
200013c2:	f107 0114 	add.w	r1, r7, #20
200013c6:	2202      	movs	r2, #2
200013c8:	4618      	mov	r0, r3
200013ca:	f7ff fbdb 	bl	20000b84 <Flash25_ReadData>
    LOC_LedOff();
200013ce:	f7ff fe5d 	bl	2000108c <LOC_LedOff>

    posBuf = 0;
200013d2:	2300      	movs	r3, #0
200013d4:	62bb      	str	r3, [r7, #40]	; 0x28
    while ((Size > VerifiedData) && (posBuf<1024))
200013d6:	e026      	b.n	20001426 <Verify+0xc0>
    {
        if (Buffer[posBuf] != *((uint8_t*)RAMBufferAddr+VerifiedData))
200013d8:	f107 0214 	add.w	r2, r7, #20
200013dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
200013de:	4413      	add	r3, r2
200013e0:	781a      	ldrb	r2, [r3, #0]
200013e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
200013e4:	68bb      	ldr	r3, [r7, #8]
200013e6:	440b      	add	r3, r1
200013e8:	781b      	ldrb	r3, [r3, #0]
200013ea:	429a      	cmp	r2, r3
200013ec:	d015      	beq.n	2000141a <Verify+0xb4>
        {
          return ((checksum << 32) + MemoryAddr + VerifiedData);
200013ee:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
200013f2:	4699      	mov	r9, r3
200013f4:	f04f 0800 	mov.w	r8, #0
200013f8:	68fb      	ldr	r3, [r7, #12]
200013fa:	f04f 0400 	mov.w	r4, #0
200013fe:	eb18 0103 	adds.w	r1, r8, r3
20001402:	eb49 0204 	adc.w	r2, r9, r4
20001406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
20001408:	f04f 0400 	mov.w	r4, #0
2000140c:	eb11 0803 	adds.w	r8, r1, r3
20001410:	eb42 0904 	adc.w	r9, r2, r4
20001414:	4644      	mov	r4, r8
20001416:	464d      	mov	r5, r9
20001418:	e015      	b.n	20001446 <Verify+0xe0>
        }

        posBuf++;
2000141a:	6abb      	ldr	r3, [r7, #40]	; 0x28
2000141c:	3301      	adds	r3, #1
2000141e:	62bb      	str	r3, [r7, #40]	; 0x28
        VerifiedData++;
20001420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
20001422:	3301      	adds	r3, #1
20001424:	62fb      	str	r3, [r7, #44]	; 0x2c
    while ((Size > VerifiedData) && (posBuf<1024))
20001426:	687a      	ldr	r2, [r7, #4]
20001428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
2000142a:	429a      	cmp	r2, r3
2000142c:	d903      	bls.n	20001436 <Verify+0xd0>
2000142e:	6abb      	ldr	r3, [r7, #40]	; 0x28
20001430:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
20001434:	d3d0      	bcc.n	200013d8 <Verify+0x72>
  while (Size > VerifiedData)
20001436:	687a      	ldr	r2, [r7, #4]
20001438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
2000143a:	429a      	cmp	r2, r3
2000143c:	d8bc      	bhi.n	200013b8 <Verify+0x52>
    }
  }
       
  return (checksum << 32);
2000143e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
20001442:	0015      	movs	r5, r2
20001444:	2400      	movs	r4, #0
20001446:	4623      	mov	r3, r4
20001448:	462c      	mov	r4, r5
}
2000144a:	4618      	mov	r0, r3
2000144c:	4621      	mov	r1, r4
2000144e:	3730      	adds	r7, #48	; 0x30
20001450:	46bd      	mov	sp, r7
20001452:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

20001456 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
20001456:	b480      	push	{r7}
20001458:	b08d      	sub	sp, #52	; 0x34
2000145a:	af00      	add	r7, sp, #0
2000145c:	60f8      	str	r0, [r7, #12]
2000145e:	60b9      	str	r1, [r7, #8]
20001460:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
20001462:	68fb      	ldr	r3, [r7, #12]
20001464:	681a      	ldr	r2, [r3, #0]
20001466:	68bb      	ldr	r3, [r7, #8]
20001468:	617b      	str	r3, [r7, #20]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
2000146a:	697b      	ldr	r3, [r7, #20]
2000146c:	fa93 f3a3 	rbit	r3, r3
20001470:	613b      	str	r3, [r7, #16]
   return(result);
20001472:	693b      	ldr	r3, [r7, #16]
20001474:	61fb      	str	r3, [r7, #28]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint8_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
20001476:	69fb      	ldr	r3, [r7, #28]
20001478:	fab3 f383 	clz	r3, r3
2000147c:	76fb      	strb	r3, [r7, #27]
  return(result);
2000147e:	7efb      	ldrb	r3, [r7, #27]
20001480:	005b      	lsls	r3, r3, #1
20001482:	2103      	movs	r1, #3
20001484:	fa01 f303 	lsl.w	r3, r1, r3
20001488:	43db      	mvns	r3, r3
2000148a:	401a      	ands	r2, r3
2000148c:	68bb      	ldr	r3, [r7, #8]
2000148e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
20001490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20001492:	fa93 f3a3 	rbit	r3, r3
20001496:	623b      	str	r3, [r7, #32]
   return(result);
20001498:	6a3b      	ldr	r3, [r7, #32]
2000149a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
2000149c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
2000149e:	fab3 f383 	clz	r3, r3
200014a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  return(result);
200014a6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
200014aa:	005b      	lsls	r3, r3, #1
200014ac:	6879      	ldr	r1, [r7, #4]
200014ae:	fa01 f303 	lsl.w	r3, r1, r3
200014b2:	431a      	orrs	r2, r3
200014b4:	68fb      	ldr	r3, [r7, #12]
200014b6:	601a      	str	r2, [r3, #0]
}
200014b8:	bf00      	nop
200014ba:	3734      	adds	r7, #52	; 0x34
200014bc:	46bd      	mov	sp, r7
200014be:	f85d 7b04 	ldr.w	r7, [sp], #4
200014c2:	4770      	bx	lr

200014c4 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
200014c4:	b480      	push	{r7}
200014c6:	b085      	sub	sp, #20
200014c8:	af00      	add	r7, sp, #0
200014ca:	60f8      	str	r0, [r7, #12]
200014cc:	60b9      	str	r1, [r7, #8]
200014ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
200014d0:	68fb      	ldr	r3, [r7, #12]
200014d2:	685a      	ldr	r2, [r3, #4]
200014d4:	68bb      	ldr	r3, [r7, #8]
200014d6:	43db      	mvns	r3, r3
200014d8:	401a      	ands	r2, r3
200014da:	68bb      	ldr	r3, [r7, #8]
200014dc:	6879      	ldr	r1, [r7, #4]
200014de:	fb01 f303 	mul.w	r3, r1, r3
200014e2:	431a      	orrs	r2, r3
200014e4:	68fb      	ldr	r3, [r7, #12]
200014e6:	605a      	str	r2, [r3, #4]
}
200014e8:	bf00      	nop
200014ea:	3714      	adds	r7, #20
200014ec:	46bd      	mov	sp, r7
200014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
200014f2:	4770      	bx	lr

200014f4 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
200014f4:	b480      	push	{r7}
200014f6:	b08d      	sub	sp, #52	; 0x34
200014f8:	af00      	add	r7, sp, #0
200014fa:	60f8      	str	r0, [r7, #12]
200014fc:	60b9      	str	r1, [r7, #8]
200014fe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
20001500:	68fb      	ldr	r3, [r7, #12]
20001502:	689a      	ldr	r2, [r3, #8]
20001504:	68bb      	ldr	r3, [r7, #8]
20001506:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
20001508:	697b      	ldr	r3, [r7, #20]
2000150a:	fa93 f3a3 	rbit	r3, r3
2000150e:	613b      	str	r3, [r7, #16]
   return(result);
20001510:	693b      	ldr	r3, [r7, #16]
20001512:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
20001514:	69fb      	ldr	r3, [r7, #28]
20001516:	fab3 f383 	clz	r3, r3
2000151a:	76fb      	strb	r3, [r7, #27]
  return(result);
2000151c:	7efb      	ldrb	r3, [r7, #27]
2000151e:	005b      	lsls	r3, r3, #1
20001520:	2103      	movs	r1, #3
20001522:	fa01 f303 	lsl.w	r3, r1, r3
20001526:	43db      	mvns	r3, r3
20001528:	401a      	ands	r2, r3
2000152a:	68bb      	ldr	r3, [r7, #8]
2000152c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
2000152e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20001530:	fa93 f3a3 	rbit	r3, r3
20001534:	623b      	str	r3, [r7, #32]
   return(result);
20001536:	6a3b      	ldr	r3, [r7, #32]
20001538:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
2000153a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
2000153c:	fab3 f383 	clz	r3, r3
20001540:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  return(result);
20001544:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
20001548:	005b      	lsls	r3, r3, #1
2000154a:	6879      	ldr	r1, [r7, #4]
2000154c:	fa01 f303 	lsl.w	r3, r1, r3
20001550:	431a      	orrs	r2, r3
20001552:	68fb      	ldr	r3, [r7, #12]
20001554:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
20001556:	bf00      	nop
20001558:	3734      	adds	r7, #52	; 0x34
2000155a:	46bd      	mov	sp, r7
2000155c:	f85d 7b04 	ldr.w	r7, [sp], #4
20001560:	4770      	bx	lr

20001562 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
20001562:	b480      	push	{r7}
20001564:	b08d      	sub	sp, #52	; 0x34
20001566:	af00      	add	r7, sp, #0
20001568:	60f8      	str	r0, [r7, #12]
2000156a:	60b9      	str	r1, [r7, #8]
2000156c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
2000156e:	68fb      	ldr	r3, [r7, #12]
20001570:	68da      	ldr	r2, [r3, #12]
20001572:	68bb      	ldr	r3, [r7, #8]
20001574:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
20001576:	697b      	ldr	r3, [r7, #20]
20001578:	fa93 f3a3 	rbit	r3, r3
2000157c:	613b      	str	r3, [r7, #16]
   return(result);
2000157e:	693b      	ldr	r3, [r7, #16]
20001580:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
20001582:	69fb      	ldr	r3, [r7, #28]
20001584:	fab3 f383 	clz	r3, r3
20001588:	76fb      	strb	r3, [r7, #27]
  return(result);
2000158a:	7efb      	ldrb	r3, [r7, #27]
2000158c:	005b      	lsls	r3, r3, #1
2000158e:	2103      	movs	r1, #3
20001590:	fa01 f303 	lsl.w	r3, r1, r3
20001594:	43db      	mvns	r3, r3
20001596:	401a      	ands	r2, r3
20001598:	68bb      	ldr	r3, [r7, #8]
2000159a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
2000159c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000159e:	fa93 f3a3 	rbit	r3, r3
200015a2:	623b      	str	r3, [r7, #32]
   return(result);
200015a4:	6a3b      	ldr	r3, [r7, #32]
200015a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
200015a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
200015aa:	fab3 f383 	clz	r3, r3
200015ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  return(result);
200015b2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
200015b6:	005b      	lsls	r3, r3, #1
200015b8:	6879      	ldr	r1, [r7, #4]
200015ba:	fa01 f303 	lsl.w	r3, r1, r3
200015be:	431a      	orrs	r2, r3
200015c0:	68fb      	ldr	r3, [r7, #12]
200015c2:	60da      	str	r2, [r3, #12]
}
200015c4:	bf00      	nop
200015c6:	3734      	adds	r7, #52	; 0x34
200015c8:	46bd      	mov	sp, r7
200015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
200015ce:	4770      	bx	lr

200015d0 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
200015d0:	b480      	push	{r7}
200015d2:	b083      	sub	sp, #12
200015d4:	af00      	add	r7, sp, #0
200015d6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
200015d8:	4905      	ldr	r1, [pc, #20]	; (200015f0 <LL_EXTI_EnableIT_0_31+0x20>)
200015da:	4b05      	ldr	r3, [pc, #20]	; (200015f0 <LL_EXTI_EnableIT_0_31+0x20>)
200015dc:	681a      	ldr	r2, [r3, #0]
200015de:	687b      	ldr	r3, [r7, #4]
200015e0:	4313      	orrs	r3, r2
200015e2:	600b      	str	r3, [r1, #0]
}
200015e4:	bf00      	nop
200015e6:	370c      	adds	r7, #12
200015e8:	46bd      	mov	sp, r7
200015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
200015ee:	4770      	bx	lr
200015f0:	40013c00 	.word	0x40013c00

200015f4 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
200015f4:	b480      	push	{r7}
200015f6:	b083      	sub	sp, #12
200015f8:	af00      	add	r7, sp, #0
200015fa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
200015fc:	4905      	ldr	r1, [pc, #20]	; (20001614 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
200015fe:	4b05      	ldr	r3, [pc, #20]	; (20001614 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
20001600:	689a      	ldr	r2, [r3, #8]
20001602:	687b      	ldr	r3, [r7, #4]
20001604:	4313      	orrs	r3, r2
20001606:	608b      	str	r3, [r1, #8]

}
20001608:	bf00      	nop
2000160a:	370c      	adds	r7, #12
2000160c:	46bd      	mov	sp, r7
2000160e:	f85d 7b04 	ldr.w	r7, [sp], #4
20001612:	4770      	bx	lr
20001614:	40013c00 	.word	0x40013c00

20001618 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
20001618:	b480      	push	{r7}
2000161a:	b083      	sub	sp, #12
2000161c:	af00      	add	r7, sp, #0
2000161e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
20001620:	4906      	ldr	r1, [pc, #24]	; (2000163c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
20001622:	4b06      	ldr	r3, [pc, #24]	; (2000163c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
20001624:	689a      	ldr	r2, [r3, #8]
20001626:	687b      	ldr	r3, [r7, #4]
20001628:	43db      	mvns	r3, r3
2000162a:	4013      	ands	r3, r2
2000162c:	608b      	str	r3, [r1, #8]

}
2000162e:	bf00      	nop
20001630:	370c      	adds	r7, #12
20001632:	46bd      	mov	sp, r7
20001634:	f85d 7b04 	ldr.w	r7, [sp], #4
20001638:	4770      	bx	lr
2000163a:	bf00      	nop
2000163c:	40013c00 	.word	0x40013c00

20001640 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
20001640:	b480      	push	{r7}
20001642:	b083      	sub	sp, #12
20001644:	af00      	add	r7, sp, #0
20001646:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
20001648:	4905      	ldr	r1, [pc, #20]	; (20001660 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
2000164a:	4b05      	ldr	r3, [pc, #20]	; (20001660 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
2000164c:	68da      	ldr	r2, [r3, #12]
2000164e:	687b      	ldr	r3, [r7, #4]
20001650:	4313      	orrs	r3, r2
20001652:	60cb      	str	r3, [r1, #12]
}
20001654:	bf00      	nop
20001656:	370c      	adds	r7, #12
20001658:	46bd      	mov	sp, r7
2000165a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000165e:	4770      	bx	lr
20001660:	40013c00 	.word	0x40013c00

20001664 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
20001664:	b480      	push	{r7}
20001666:	b083      	sub	sp, #12
20001668:	af00      	add	r7, sp, #0
2000166a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
2000166c:	4906      	ldr	r1, [pc, #24]	; (20001688 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
2000166e:	4b06      	ldr	r3, [pc, #24]	; (20001688 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
20001670:	68da      	ldr	r2, [r3, #12]
20001672:	687b      	ldr	r3, [r7, #4]
20001674:	43db      	mvns	r3, r3
20001676:	4013      	ands	r3, r2
20001678:	60cb      	str	r3, [r1, #12]
}
2000167a:	bf00      	nop
2000167c:	370c      	adds	r7, #12
2000167e:	46bd      	mov	sp, r7
20001680:	f85d 7b04 	ldr.w	r7, [sp], #4
20001684:	4770      	bx	lr
20001686:	bf00      	nop
20001688:	40013c00 	.word	0x40013c00

2000168c <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
2000168c:	b480      	push	{r7}
2000168e:	b083      	sub	sp, #12
20001690:	af00      	add	r7, sp, #0
20001692:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
20001694:	4a04      	ldr	r2, [pc, #16]	; (200016a8 <LL_EXTI_ClearFlag_0_31+0x1c>)
20001696:	687b      	ldr	r3, [r7, #4]
20001698:	6153      	str	r3, [r2, #20]
}
2000169a:	bf00      	nop
2000169c:	370c      	adds	r7, #12
2000169e:	46bd      	mov	sp, r7
200016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
200016a4:	4770      	bx	lr
200016a6:	bf00      	nop
200016a8:	40013c00 	.word	0x40013c00

200016ac <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
200016ac:	b480      	push	{r7}
200016ae:	b085      	sub	sp, #20
200016b0:	af00      	add	r7, sp, #0
200016b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
200016b4:	4908      	ldr	r1, [pc, #32]	; (200016d8 <LL_APB2_GRP1_EnableClock+0x2c>)
200016b6:	4b08      	ldr	r3, [pc, #32]	; (200016d8 <LL_APB2_GRP1_EnableClock+0x2c>)
200016b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
200016ba:	687b      	ldr	r3, [r7, #4]
200016bc:	4313      	orrs	r3, r2
200016be:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
200016c0:	4b05      	ldr	r3, [pc, #20]	; (200016d8 <LL_APB2_GRP1_EnableClock+0x2c>)
200016c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
200016c4:	687b      	ldr	r3, [r7, #4]
200016c6:	4013      	ands	r3, r2
200016c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
200016ca:	68fb      	ldr	r3, [r7, #12]
}
200016cc:	bf00      	nop
200016ce:	3714      	adds	r7, #20
200016d0:	46bd      	mov	sp, r7
200016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
200016d6:	4770      	bx	lr
200016d8:	40023800 	.word	0x40023800

200016dc <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
200016dc:	b490      	push	{r4, r7}
200016de:	b086      	sub	sp, #24
200016e0:	af00      	add	r7, sp, #0
200016e2:	6078      	str	r0, [r7, #4]
200016e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
200016e6:	4813      	ldr	r0, [pc, #76]	; (20001734 <LL_SYSCFG_SetEXTISource+0x58>)
200016e8:	683b      	ldr	r3, [r7, #0]
200016ea:	b2db      	uxtb	r3, r3
200016ec:	4911      	ldr	r1, [pc, #68]	; (20001734 <LL_SYSCFG_SetEXTISource+0x58>)
200016ee:	683a      	ldr	r2, [r7, #0]
200016f0:	b2d2      	uxtb	r2, r2
200016f2:	3202      	adds	r2, #2
200016f4:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
200016f8:	683a      	ldr	r2, [r7, #0]
200016fa:	0c12      	lsrs	r2, r2, #16
200016fc:	43d2      	mvns	r2, r2
200016fe:	4011      	ands	r1, r2
20001700:	683a      	ldr	r2, [r7, #0]
20001702:	0c12      	lsrs	r2, r2, #16
20001704:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
20001706:	68fa      	ldr	r2, [r7, #12]
20001708:	fa92 f2a2 	rbit	r2, r2
2000170c:	60ba      	str	r2, [r7, #8]
   return(result);
2000170e:	68ba      	ldr	r2, [r7, #8]
20001710:	617a      	str	r2, [r7, #20]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
20001712:	697a      	ldr	r2, [r7, #20]
20001714:	fab2 f282 	clz	r2, r2
20001718:	74fa      	strb	r2, [r7, #19]
  return(result);
2000171a:	7cfa      	ldrb	r2, [r7, #19]
2000171c:	4614      	mov	r4, r2
2000171e:	687a      	ldr	r2, [r7, #4]
20001720:	40a2      	lsls	r2, r4
20001722:	430a      	orrs	r2, r1
20001724:	3302      	adds	r3, #2
20001726:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
2000172a:	bf00      	nop
2000172c:	3718      	adds	r7, #24
2000172e:	46bd      	mov	sp, r7
20001730:	bc90      	pop	{r4, r7}
20001732:	4770      	bx	lr
20001734:	40013800 	.word	0x40013800

20001738 <GPIO_ClockEnable>:
* Input          : - gpio: GPIO port
*          : - state: new clock state
* Return         : None
*******************************************************************************/
void GPIO_ClockEnable(gpio_pins_e ePortPin)
{
20001738:	b480      	push	{r7}
2000173a:	b085      	sub	sp, #20
2000173c:	af00      	add	r7, sp, #0
2000173e:	4603      	mov	r3, r0
20001740:	71fb      	strb	r3, [r7, #7]
  uint16_t nPort = ((uint32_t)GET_PORT(ePortPin) - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
20001742:	79fb      	ldrb	r3, [r7, #7]
20001744:	091b      	lsrs	r3, r3, #4
20001746:	b2db      	uxtb	r3, r3
20001748:	81fb      	strh	r3, [r7, #14]
  RCC->AHB1ENR |= (1 << nPort);
2000174a:	4907      	ldr	r1, [pc, #28]	; (20001768 <GPIO_ClockEnable+0x30>)
2000174c:	4b06      	ldr	r3, [pc, #24]	; (20001768 <GPIO_ClockEnable+0x30>)
2000174e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001750:	89fa      	ldrh	r2, [r7, #14]
20001752:	2001      	movs	r0, #1
20001754:	fa00 f202 	lsl.w	r2, r0, r2
20001758:	4313      	orrs	r3, r2
2000175a:	630b      	str	r3, [r1, #48]	; 0x30
}
2000175c:	bf00      	nop
2000175e:	3714      	adds	r7, #20
20001760:	46bd      	mov	sp, r7
20001762:	f85d 7b04 	ldr.w	r7, [sp], #4
20001766:	4770      	bx	lr
20001768:	40023800 	.word	0x40023800

2000176c <GPIO_ClockDisable>:

void GPIO_ClockDisable(gpio_pins_e ePortPin)
{
2000176c:	b480      	push	{r7}
2000176e:	b085      	sub	sp, #20
20001770:	af00      	add	r7, sp, #0
20001772:	4603      	mov	r3, r0
20001774:	71fb      	strb	r3, [r7, #7]
  uint16_t nPort = ((uint32_t)GET_PORT(ePortPin) - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
20001776:	79fb      	ldrb	r3, [r7, #7]
20001778:	091b      	lsrs	r3, r3, #4
2000177a:	b2db      	uxtb	r3, r3
2000177c:	81fb      	strh	r3, [r7, #14]
  RCC->AHB1ENR &= ~(1 << nPort);
2000177e:	4908      	ldr	r1, [pc, #32]	; (200017a0 <GPIO_ClockDisable+0x34>)
20001780:	4b07      	ldr	r3, [pc, #28]	; (200017a0 <GPIO_ClockDisable+0x34>)
20001782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001784:	89fa      	ldrh	r2, [r7, #14]
20001786:	2001      	movs	r0, #1
20001788:	fa00 f202 	lsl.w	r2, r0, r2
2000178c:	43d2      	mvns	r2, r2
2000178e:	4013      	ands	r3, r2
20001790:	630b      	str	r3, [r1, #48]	; 0x30
}
20001792:	bf00      	nop
20001794:	3714      	adds	r7, #20
20001796:	46bd      	mov	sp, r7
20001798:	f85d 7b04 	ldr.w	r7, [sp], #4
2000179c:	4770      	bx	lr
2000179e:	bf00      	nop
200017a0:	40023800 	.word	0x40023800

200017a4 <GPIO_GetPort>:

GPIO_TypeDef* GPIO_GetPort(gpio_pins_e ePortPin)
{
200017a4:	b480      	push	{r7}
200017a6:	b085      	sub	sp, #20
200017a8:	af00      	add	r7, sp, #0
200017aa:	4603      	mov	r3, r0
200017ac:	71fb      	strb	r3, [r7, #7]
  GPIO_TypeDef* port;
  port = (GPIO_TypeDef*)(GPIOA_BASE + ((ePortPin >> 4) * ((GPIOB_BASE) - (GPIOA_BASE))));
200017ae:	79fb      	ldrb	r3, [r7, #7]
200017b0:	091b      	lsrs	r3, r3, #4
200017b2:	b2db      	uxtb	r3, r3
200017b4:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
200017b8:	3380      	adds	r3, #128	; 0x80
200017ba:	029b      	lsls	r3, r3, #10
200017bc:	60fb      	str	r3, [r7, #12]
  return port;
200017be:	68fb      	ldr	r3, [r7, #12]
}
200017c0:	4618      	mov	r0, r3
200017c2:	3714      	adds	r7, #20
200017c4:	46bd      	mov	sp, r7
200017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
200017ca:	4770      	bx	lr

200017cc <GPIO_GetPin>:

uint16_t GPIO_GetPin(gpio_pins_e ePortPin)
{
200017cc:	b480      	push	{r7}
200017ce:	b083      	sub	sp, #12
200017d0:	af00      	add	r7, sp, #0
200017d2:	4603      	mov	r3, r0
200017d4:	71fb      	strb	r3, [r7, #7]
  return (1 << (ePortPin & 0x0F));
200017d6:	79fb      	ldrb	r3, [r7, #7]
200017d8:	f003 030f 	and.w	r3, r3, #15
200017dc:	2201      	movs	r2, #1
200017de:	fa02 f303 	lsl.w	r3, r2, r3
200017e2:	b29b      	uxth	r3, r3
}
200017e4:	4618      	mov	r0, r3
200017e6:	370c      	adds	r7, #12
200017e8:	46bd      	mov	sp, r7
200017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
200017ee:	4770      	bx	lr

200017f0 <GPIO_GetPinSource>:

uint16_t GPIO_GetPinSource(uint16_t GPIO_Pin)
{
200017f0:	b480      	push	{r7}
200017f2:	b085      	sub	sp, #20
200017f4:	af00      	add	r7, sp, #0
200017f6:	4603      	mov	r3, r0
200017f8:	80fb      	strh	r3, [r7, #6]
  uint16_t pinsource = 0;
200017fa:	2300      	movs	r3, #0
200017fc:	81fb      	strh	r3, [r7, #14]

  /* Get pinsource */
  while (GPIO_Pin > 1)
200017fe:	e005      	b.n	2000180c <GPIO_GetPinSource+0x1c>
  {
    pinsource++;
20001800:	89fb      	ldrh	r3, [r7, #14]
20001802:	3301      	adds	r3, #1
20001804:	81fb      	strh	r3, [r7, #14]
    GPIO_Pin >>= 1;
20001806:	88fb      	ldrh	r3, [r7, #6]
20001808:	085b      	lsrs	r3, r3, #1
2000180a:	80fb      	strh	r3, [r7, #6]
  while (GPIO_Pin > 1)
2000180c:	88fb      	ldrh	r3, [r7, #6]
2000180e:	2b01      	cmp	r3, #1
20001810:	d8f6      	bhi.n	20001800 <GPIO_GetPinSource+0x10>
  }

  /* Return source */
  return pinsource;
20001812:	89fb      	ldrh	r3, [r7, #14]
}
20001814:	4618      	mov	r0, r3
20001816:	3714      	adds	r7, #20
20001818:	46bd      	mov	sp, r7
2000181a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000181e:	4770      	bx	lr

20001820 <GPIO_SetAFpin>:

void GPIO_SetAFpin(gpio_pins_e ePortPin, uint8_t nAF)
{
20001820:	b480      	push	{r7}
20001822:	b085      	sub	sp, #20
20001824:	af00      	add	r7, sp, #0
20001826:	4603      	mov	r3, r0
20001828:	460a      	mov	r2, r1
2000182a:	71fb      	strb	r3, [r7, #7]
2000182c:	4613      	mov	r3, r2
2000182e:	71bb      	strb	r3, [r7, #6]
  uint32_t nPin = ePortPin & 0xF;
20001830:	79fb      	ldrb	r3, [r7, #7]
20001832:	f003 030f 	and.w	r3, r3, #15
20001836:	60fb      	str	r3, [r7, #12]
  if (nPin < 8)
20001838:	68fb      	ldr	r3, [r7, #12]
2000183a:	2b07      	cmp	r3, #7
2000183c:	d81e      	bhi.n	2000187c <GPIO_SetAFpin+0x5c>
  {
    MODIFY_REG(GET_PORT(ePortPin)->AFR[0], GPIO_AFRL_AFSEL0 << (nPin << 2), nAF << (nPin << 2));
2000183e:	79fb      	ldrb	r3, [r7, #7]
20001840:	091b      	lsrs	r3, r3, #4
20001842:	b2db      	uxtb	r3, r3
20001844:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
20001848:	3380      	adds	r3, #128	; 0x80
2000184a:	029b      	lsls	r3, r3, #10
2000184c:	4618      	mov	r0, r3
2000184e:	79fb      	ldrb	r3, [r7, #7]
20001850:	091b      	lsrs	r3, r3, #4
20001852:	b2db      	uxtb	r3, r3
20001854:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
20001858:	3380      	adds	r3, #128	; 0x80
2000185a:	029b      	lsls	r3, r3, #10
2000185c:	6a1a      	ldr	r2, [r3, #32]
2000185e:	68fb      	ldr	r3, [r7, #12]
20001860:	009b      	lsls	r3, r3, #2
20001862:	210f      	movs	r1, #15
20001864:	fa01 f303 	lsl.w	r3, r1, r3
20001868:	43db      	mvns	r3, r3
2000186a:	4013      	ands	r3, r2
2000186c:	79b9      	ldrb	r1, [r7, #6]
2000186e:	68fa      	ldr	r2, [r7, #12]
20001870:	0092      	lsls	r2, r2, #2
20001872:	fa01 f202 	lsl.w	r2, r1, r2
20001876:	4313      	orrs	r3, r2
20001878:	6203      	str	r3, [r0, #32]
  else
  {
    nPin -= 8;
    MODIFY_REG(GET_PORT(ePortPin)->AFR[1], GPIO_AFRH_AFSEL8 << (nPin << 2), nAF << (nPin << 2));
  }
}
2000187a:	e020      	b.n	200018be <GPIO_SetAFpin+0x9e>
    nPin -= 8;
2000187c:	68fb      	ldr	r3, [r7, #12]
2000187e:	3b08      	subs	r3, #8
20001880:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(GET_PORT(ePortPin)->AFR[1], GPIO_AFRH_AFSEL8 << (nPin << 2), nAF << (nPin << 2));
20001882:	79fb      	ldrb	r3, [r7, #7]
20001884:	091b      	lsrs	r3, r3, #4
20001886:	b2db      	uxtb	r3, r3
20001888:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
2000188c:	3380      	adds	r3, #128	; 0x80
2000188e:	029b      	lsls	r3, r3, #10
20001890:	4618      	mov	r0, r3
20001892:	79fb      	ldrb	r3, [r7, #7]
20001894:	091b      	lsrs	r3, r3, #4
20001896:	b2db      	uxtb	r3, r3
20001898:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
2000189c:	3380      	adds	r3, #128	; 0x80
2000189e:	029b      	lsls	r3, r3, #10
200018a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
200018a2:	68fb      	ldr	r3, [r7, #12]
200018a4:	009b      	lsls	r3, r3, #2
200018a6:	210f      	movs	r1, #15
200018a8:	fa01 f303 	lsl.w	r3, r1, r3
200018ac:	43db      	mvns	r3, r3
200018ae:	4013      	ands	r3, r2
200018b0:	79b9      	ldrb	r1, [r7, #6]
200018b2:	68fa      	ldr	r2, [r7, #12]
200018b4:	0092      	lsls	r2, r2, #2
200018b6:	fa01 f202 	lsl.w	r2, r1, r2
200018ba:	4313      	orrs	r3, r2
200018bc:	6243      	str	r3, [r0, #36]	; 0x24
}
200018be:	bf00      	nop
200018c0:	3714      	adds	r7, #20
200018c2:	46bd      	mov	sp, r7
200018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
200018c8:	4770      	bx	lr

200018ca <GPIO_ConfigPin>:

void GPIO_ConfigPin(gpio_pins_e ePin, pin_mode_e eMode, pin_output_type_e eOutType, pin_pushpull_e ePull, pin_speed_e eSpeed)
{
200018ca:	b590      	push	{r4, r7, lr}
200018cc:	b083      	sub	sp, #12
200018ce:	af00      	add	r7, sp, #0
200018d0:	4604      	mov	r4, r0
200018d2:	4608      	mov	r0, r1
200018d4:	4611      	mov	r1, r2
200018d6:	461a      	mov	r2, r3
200018d8:	4623      	mov	r3, r4
200018da:	71fb      	strb	r3, [r7, #7]
200018dc:	4603      	mov	r3, r0
200018de:	71bb      	strb	r3, [r7, #6]
200018e0:	460b      	mov	r3, r1
200018e2:	717b      	strb	r3, [r7, #5]
200018e4:	4613      	mov	r3, r2
200018e6:	713b      	strb	r3, [r7, #4]
  GPIO_ClockEnable(ePin);
200018e8:	79fb      	ldrb	r3, [r7, #7]
200018ea:	4618      	mov	r0, r3
200018ec:	f7ff ff24 	bl	20001738 <GPIO_ClockEnable>

  LL_GPIO_SetPinMode(GET_PORT(ePin), GET_PIN(ePin), eMode);
200018f0:	79fb      	ldrb	r3, [r7, #7]
200018f2:	091b      	lsrs	r3, r3, #4
200018f4:	b2db      	uxtb	r3, r3
200018f6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
200018fa:	3380      	adds	r3, #128	; 0x80
200018fc:	029b      	lsls	r3, r3, #10
200018fe:	4618      	mov	r0, r3
20001900:	79fb      	ldrb	r3, [r7, #7]
20001902:	f003 030f 	and.w	r3, r3, #15
20001906:	2201      	movs	r2, #1
20001908:	fa02 f303 	lsl.w	r3, r2, r3
2000190c:	4619      	mov	r1, r3
2000190e:	79bb      	ldrb	r3, [r7, #6]
20001910:	461a      	mov	r2, r3
20001912:	f7ff fda0 	bl	20001456 <LL_GPIO_SetPinMode>

  LL_GPIO_SetPinOutputType(GET_PORT(ePin), GET_PIN(ePin), eOutType);
20001916:	79fb      	ldrb	r3, [r7, #7]
20001918:	091b      	lsrs	r3, r3, #4
2000191a:	b2db      	uxtb	r3, r3
2000191c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
20001920:	3380      	adds	r3, #128	; 0x80
20001922:	029b      	lsls	r3, r3, #10
20001924:	4618      	mov	r0, r3
20001926:	79fb      	ldrb	r3, [r7, #7]
20001928:	f003 030f 	and.w	r3, r3, #15
2000192c:	2201      	movs	r2, #1
2000192e:	fa02 f303 	lsl.w	r3, r2, r3
20001932:	4619      	mov	r1, r3
20001934:	797b      	ldrb	r3, [r7, #5]
20001936:	461a      	mov	r2, r3
20001938:	f7ff fdc4 	bl	200014c4 <LL_GPIO_SetPinOutputType>

  LL_GPIO_SetPinPull(GET_PORT(ePin), GET_PIN(ePin), ePull);
2000193c:	79fb      	ldrb	r3, [r7, #7]
2000193e:	091b      	lsrs	r3, r3, #4
20001940:	b2db      	uxtb	r3, r3
20001942:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
20001946:	3380      	adds	r3, #128	; 0x80
20001948:	029b      	lsls	r3, r3, #10
2000194a:	4618      	mov	r0, r3
2000194c:	79fb      	ldrb	r3, [r7, #7]
2000194e:	f003 030f 	and.w	r3, r3, #15
20001952:	2201      	movs	r2, #1
20001954:	fa02 f303 	lsl.w	r3, r2, r3
20001958:	4619      	mov	r1, r3
2000195a:	793b      	ldrb	r3, [r7, #4]
2000195c:	461a      	mov	r2, r3
2000195e:	f7ff fe00 	bl	20001562 <LL_GPIO_SetPinPull>

  LL_GPIO_SetPinSpeed(GET_PORT(ePin), GET_PIN(ePin), eSpeed);
20001962:	79fb      	ldrb	r3, [r7, #7]
20001964:	091b      	lsrs	r3, r3, #4
20001966:	b2db      	uxtb	r3, r3
20001968:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
2000196c:	3380      	adds	r3, #128	; 0x80
2000196e:	029b      	lsls	r3, r3, #10
20001970:	4618      	mov	r0, r3
20001972:	79fb      	ldrb	r3, [r7, #7]
20001974:	f003 030f 	and.w	r3, r3, #15
20001978:	2201      	movs	r2, #1
2000197a:	fa02 f303 	lsl.w	r3, r2, r3
2000197e:	4619      	mov	r1, r3
20001980:	7e3b      	ldrb	r3, [r7, #24]
20001982:	461a      	mov	r2, r3
20001984:	f7ff fdb6 	bl	200014f4 <LL_GPIO_SetPinSpeed>
}
20001988:	bf00      	nop
2000198a:	370c      	adds	r7, #12
2000198c:	46bd      	mov	sp, r7
2000198e:	bd90      	pop	{r4, r7, pc}

20001990 <EXTI_Config>:

void EXTI_Config(gpio_pins_e ePin, exti_trigger_e eTrigger)
{
20001990:	b580      	push	{r7, lr}
20001992:	b084      	sub	sp, #16
20001994:	af00      	add	r7, sp, #0
20001996:	4603      	mov	r3, r0
20001998:	460a      	mov	r2, r1
2000199a:	71fb      	strb	r3, [r7, #7]
2000199c:	4613      	mov	r3, r2
2000199e:	71bb      	strb	r3, [r7, #6]
    LL_SYSCFG_EXTI_LINE13,
    LL_SYSCFG_EXTI_LINE14,
    LL_SYSCFG_EXTI_LINE15,
  };

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
200019a0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
200019a4:	f7ff fe82 	bl	200016ac <LL_APB2_GRP1_EnableClock>

  LL_SYSCFG_SetEXTISource(ePin >> 4, arrLines[ePin & 0x0F]);
200019a8:	79fb      	ldrb	r3, [r7, #7]
200019aa:	091b      	lsrs	r3, r3, #4
200019ac:	b2db      	uxtb	r3, r3
200019ae:	4618      	mov	r0, r3
200019b0:	79fb      	ldrb	r3, [r7, #7]
200019b2:	f003 030f 	and.w	r3, r3, #15
200019b6:	4a1d      	ldr	r2, [pc, #116]	; (20001a2c <EXTI_Config+0x9c>)
200019b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200019bc:	4619      	mov	r1, r3
200019be:	f7ff fe8d 	bl	200016dc <LL_SYSCFG_SetEXTISource>

  uint16_t nPin = GPIO_GetPin(ePin);
200019c2:	79fb      	ldrb	r3, [r7, #7]
200019c4:	4618      	mov	r0, r3
200019c6:	f7ff ff01 	bl	200017cc <GPIO_GetPin>
200019ca:	4603      	mov	r3, r0
200019cc:	81fb      	strh	r3, [r7, #14]

  LL_EXTI_EnableIT_0_31(nPin);
200019ce:	89fb      	ldrh	r3, [r7, #14]
200019d0:	4618      	mov	r0, r3
200019d2:	f7ff fdfd 	bl	200015d0 <LL_EXTI_EnableIT_0_31>

  switch (eTrigger)
200019d6:	79bb      	ldrb	r3, [r7, #6]
200019d8:	2b02      	cmp	r3, #2
200019da:	d00d      	beq.n	200019f8 <EXTI_Config+0x68>
200019dc:	2b03      	cmp	r3, #3
200019de:	d014      	beq.n	20001a0a <EXTI_Config+0x7a>
200019e0:	2b01      	cmp	r3, #1
200019e2:	d000      	beq.n	200019e6 <EXTI_Config+0x56>
    case exti_rising_falling:
      LL_EXTI_EnableRisingTrig_0_31(nPin);
      LL_EXTI_EnableFallingTrig_0_31(nPin);
      break;
    default:
      break;
200019e4:	e01a      	b.n	20001a1c <EXTI_Config+0x8c>
      LL_EXTI_DisableFallingTrig_0_31(nPin);
200019e6:	89fb      	ldrh	r3, [r7, #14]
200019e8:	4618      	mov	r0, r3
200019ea:	f7ff fe3b 	bl	20001664 <LL_EXTI_DisableFallingTrig_0_31>
      LL_EXTI_EnableRisingTrig_0_31(nPin);
200019ee:	89fb      	ldrh	r3, [r7, #14]
200019f0:	4618      	mov	r0, r3
200019f2:	f7ff fdff 	bl	200015f4 <LL_EXTI_EnableRisingTrig_0_31>
      break;
200019f6:	e011      	b.n	20001a1c <EXTI_Config+0x8c>
      LL_EXTI_DisableRisingTrig_0_31(nPin);
200019f8:	89fb      	ldrh	r3, [r7, #14]
200019fa:	4618      	mov	r0, r3
200019fc:	f7ff fe0c 	bl	20001618 <LL_EXTI_DisableRisingTrig_0_31>
      LL_EXTI_EnableFallingTrig_0_31(nPin);
20001a00:	89fb      	ldrh	r3, [r7, #14]
20001a02:	4618      	mov	r0, r3
20001a04:	f7ff fe1c 	bl	20001640 <LL_EXTI_EnableFallingTrig_0_31>
      break;
20001a08:	e008      	b.n	20001a1c <EXTI_Config+0x8c>
      LL_EXTI_EnableRisingTrig_0_31(nPin);
20001a0a:	89fb      	ldrh	r3, [r7, #14]
20001a0c:	4618      	mov	r0, r3
20001a0e:	f7ff fdf1 	bl	200015f4 <LL_EXTI_EnableRisingTrig_0_31>
      LL_EXTI_EnableFallingTrig_0_31(nPin);
20001a12:	89fb      	ldrh	r3, [r7, #14]
20001a14:	4618      	mov	r0, r3
20001a16:	f7ff fe13 	bl	20001640 <LL_EXTI_EnableFallingTrig_0_31>
      break;
20001a1a:	bf00      	nop
  }

  LL_EXTI_ClearFlag_0_31(nPin);
20001a1c:	89fb      	ldrh	r3, [r7, #14]
20001a1e:	4618      	mov	r0, r3
20001a20:	f7ff fe34 	bl	2000168c <LL_EXTI_ClearFlag_0_31>
}
20001a24:	bf00      	nop
20001a26:	3710      	adds	r7, #16
20001a28:	46bd      	mov	sp, r7
20001a2a:	bd80      	pop	{r7, pc}
20001a2c:	20002ab0 	.word	0x20002ab0

20001a30 <vsqrtf>:

float vsqrtf(float op1)
{
20001a30:	b480      	push	{r7}
20001a32:	b085      	sub	sp, #20
20001a34:	af00      	add	r7, sp, #0
20001a36:	ed87 0a01 	vstr	s0, [r7, #4]
  float result;
  __ASM volatile ("vsqrt.f32 %0, %1" : "=w" (result) : "w" (op1) );
20001a3a:	edd7 7a01 	vldr	s15, [r7, #4]
20001a3e:	eef1 7ae7 	vsqrt.f32	s15, s15
20001a42:	edc7 7a03 	vstr	s15, [r7, #12]
  return (result);
20001a46:	68fb      	ldr	r3, [r7, #12]
20001a48:	ee07 3a90 	vmov	s15, r3
}
20001a4c:	eeb0 0a67 	vmov.f32	s0, s15
20001a50:	3714      	adds	r7, #20
20001a52:	46bd      	mov	sp, r7
20001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
20001a58:	4770      	bx	lr

20001a5a <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
20001a5a:	b480      	push	{r7}
20001a5c:	b083      	sub	sp, #12
20001a5e:	af00      	add	r7, sp, #0
  int i = 0;
20001a60:	2300      	movs	r3, #0
20001a62:	607b      	str	r3, [r7, #4]
//  bool bRes = Flash25_Init(g_pDrv, APP_FLASH_CS, 10000000);

  /* Infinite loop */
  while (1)
  {
    i++;
20001a64:	687b      	ldr	r3, [r7, #4]
20001a66:	3301      	adds	r3, #1
20001a68:	607b      	str	r3, [r7, #4]
20001a6a:	e7fb      	b.n	20001a64 <main+0xa>

20001a6c <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
20001a6c:	b480      	push	{r7}
20001a6e:	b083      	sub	sp, #12
20001a70:	af00      	add	r7, sp, #0
20001a72:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
20001a74:	687b      	ldr	r3, [r7, #4]
20001a76:	681b      	ldr	r3, [r3, #0]
20001a78:	f043 0240 	orr.w	r2, r3, #64	; 0x40
20001a7c:	687b      	ldr	r3, [r7, #4]
20001a7e:	601a      	str	r2, [r3, #0]
}
20001a80:	bf00      	nop
20001a82:	370c      	adds	r7, #12
20001a84:	46bd      	mov	sp, r7
20001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
20001a8a:	4770      	bx	lr

20001a8c <LL_SPI_Disable>:
  * @rmtoll CR1          SPE           LL_SPI_Disable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Disable(SPI_TypeDef *SPIx)
{
20001a8c:	b480      	push	{r7}
20001a8e:	b083      	sub	sp, #12
20001a90:	af00      	add	r7, sp, #0
20001a92:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
20001a94:	687b      	ldr	r3, [r7, #4]
20001a96:	681b      	ldr	r3, [r3, #0]
20001a98:	f023 0240 	bic.w	r2, r3, #64	; 0x40
20001a9c:	687b      	ldr	r3, [r7, #4]
20001a9e:	601a      	str	r2, [r3, #0]
}
20001aa0:	bf00      	nop
20001aa2:	370c      	adds	r7, #12
20001aa4:	46bd      	mov	sp, r7
20001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
20001aaa:	4770      	bx	lr

20001aac <LL_SPI_SetMode>:
  *         @arg @ref LL_SPI_MODE_MASTER
  *         @arg @ref LL_SPI_MODE_SLAVE
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetMode(SPI_TypeDef *SPIx, uint32_t Mode)
{
20001aac:	b480      	push	{r7}
20001aae:	b083      	sub	sp, #12
20001ab0:	af00      	add	r7, sp, #0
20001ab2:	6078      	str	r0, [r7, #4]
20001ab4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI, Mode);
20001ab6:	687b      	ldr	r3, [r7, #4]
20001ab8:	681b      	ldr	r3, [r3, #0]
20001aba:	f423 7282 	bic.w	r2, r3, #260	; 0x104
20001abe:	683b      	ldr	r3, [r7, #0]
20001ac0:	431a      	orrs	r2, r3
20001ac2:	687b      	ldr	r3, [r7, #4]
20001ac4:	601a      	str	r2, [r3, #0]
}
20001ac6:	bf00      	nop
20001ac8:	370c      	adds	r7, #12
20001aca:	46bd      	mov	sp, r7
20001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
20001ad0:	4770      	bx	lr

20001ad2 <LL_SPI_SetClockPhase>:
  *         @arg @ref LL_SPI_PHASE_1EDGE
  *         @arg @ref LL_SPI_PHASE_2EDGE
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetClockPhase(SPI_TypeDef *SPIx, uint32_t ClockPhase)
{
20001ad2:	b480      	push	{r7}
20001ad4:	b083      	sub	sp, #12
20001ad6:	af00      	add	r7, sp, #0
20001ad8:	6078      	str	r0, [r7, #4]
20001ada:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPHA, ClockPhase);
20001adc:	687b      	ldr	r3, [r7, #4]
20001ade:	681b      	ldr	r3, [r3, #0]
20001ae0:	f023 0201 	bic.w	r2, r3, #1
20001ae4:	683b      	ldr	r3, [r7, #0]
20001ae6:	431a      	orrs	r2, r3
20001ae8:	687b      	ldr	r3, [r7, #4]
20001aea:	601a      	str	r2, [r3, #0]
}
20001aec:	bf00      	nop
20001aee:	370c      	adds	r7, #12
20001af0:	46bd      	mov	sp, r7
20001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
20001af6:	4770      	bx	lr

20001af8 <LL_SPI_SetClockPolarity>:
  *         @arg @ref LL_SPI_POLARITY_LOW
  *         @arg @ref LL_SPI_POLARITY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetClockPolarity(SPI_TypeDef *SPIx, uint32_t ClockPolarity)
{
20001af8:	b480      	push	{r7}
20001afa:	b083      	sub	sp, #12
20001afc:	af00      	add	r7, sp, #0
20001afe:	6078      	str	r0, [r7, #4]
20001b00:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPOL, ClockPolarity);
20001b02:	687b      	ldr	r3, [r7, #4]
20001b04:	681b      	ldr	r3, [r3, #0]
20001b06:	f023 0202 	bic.w	r2, r3, #2
20001b0a:	683b      	ldr	r3, [r7, #0]
20001b0c:	431a      	orrs	r2, r3
20001b0e:	687b      	ldr	r3, [r7, #4]
20001b10:	601a      	str	r2, [r3, #0]
}
20001b12:	bf00      	nop
20001b14:	370c      	adds	r7, #12
20001b16:	46bd      	mov	sp, r7
20001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
20001b1c:	4770      	bx	lr

20001b1e <LL_SPI_SetBaudRatePrescaler>:
  *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV128
  *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetBaudRatePrescaler(SPI_TypeDef *SPIx, uint32_t BaudRate)
{
20001b1e:	b480      	push	{r7}
20001b20:	b083      	sub	sp, #12
20001b22:	af00      	add	r7, sp, #0
20001b24:	6078      	str	r0, [r7, #4]
20001b26:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_BR, BaudRate);
20001b28:	687b      	ldr	r3, [r7, #4]
20001b2a:	681b      	ldr	r3, [r3, #0]
20001b2c:	f023 0238 	bic.w	r2, r3, #56	; 0x38
20001b30:	683b      	ldr	r3, [r7, #0]
20001b32:	431a      	orrs	r2, r3
20001b34:	687b      	ldr	r3, [r7, #4]
20001b36:	601a      	str	r2, [r3, #0]
}
20001b38:	bf00      	nop
20001b3a:	370c      	adds	r7, #12
20001b3c:	46bd      	mov	sp, r7
20001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
20001b42:	4770      	bx	lr

20001b44 <LL_SPI_SetTransferBitOrder>:
  *         @arg @ref LL_SPI_LSB_FIRST
  *         @arg @ref LL_SPI_MSB_FIRST
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetTransferBitOrder(SPI_TypeDef *SPIx, uint32_t BitOrder)
{
20001b44:	b480      	push	{r7}
20001b46:	b083      	sub	sp, #12
20001b48:	af00      	add	r7, sp, #0
20001b4a:	6078      	str	r0, [r7, #4]
20001b4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_LSBFIRST, BitOrder);
20001b4e:	687b      	ldr	r3, [r7, #4]
20001b50:	681b      	ldr	r3, [r3, #0]
20001b52:	f023 0280 	bic.w	r2, r3, #128	; 0x80
20001b56:	683b      	ldr	r3, [r7, #0]
20001b58:	431a      	orrs	r2, r3
20001b5a:	687b      	ldr	r3, [r7, #4]
20001b5c:	601a      	str	r2, [r3, #0]
}
20001b5e:	bf00      	nop
20001b60:	370c      	adds	r7, #12
20001b62:	46bd      	mov	sp, r7
20001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
20001b68:	4770      	bx	lr

20001b6a <LL_SPI_SetTransferDirection>:
  *         @arg @ref LL_SPI_HALF_DUPLEX_RX
  *         @arg @ref LL_SPI_HALF_DUPLEX_TX
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetTransferDirection(SPI_TypeDef *SPIx, uint32_t TransferDirection)
{
20001b6a:	b480      	push	{r7}
20001b6c:	b083      	sub	sp, #12
20001b6e:	af00      	add	r7, sp, #0
20001b70:	6078      	str	r0, [r7, #4]
20001b72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE, TransferDirection);
20001b74:	687b      	ldr	r3, [r7, #4]
20001b76:	681b      	ldr	r3, [r3, #0]
20001b78:	f423 4244 	bic.w	r2, r3, #50176	; 0xc400
20001b7c:	683b      	ldr	r3, [r7, #0]
20001b7e:	431a      	orrs	r2, r3
20001b80:	687b      	ldr	r3, [r7, #4]
20001b82:	601a      	str	r2, [r3, #0]
}
20001b84:	bf00      	nop
20001b86:	370c      	adds	r7, #12
20001b88:	46bd      	mov	sp, r7
20001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
20001b8e:	4770      	bx	lr

20001b90 <LL_SPI_SetDataWidth>:
  *         @arg @ref LL_SPI_DATAWIDTH_8BIT
  *         @arg @ref LL_SPI_DATAWIDTH_16BIT
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetDataWidth(SPI_TypeDef *SPIx, uint32_t DataWidth)
{
20001b90:	b480      	push	{r7}
20001b92:	b083      	sub	sp, #12
20001b94:	af00      	add	r7, sp, #0
20001b96:	6078      	str	r0, [r7, #4]
20001b98:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_DFF, DataWidth);
20001b9a:	687b      	ldr	r3, [r7, #4]
20001b9c:	681b      	ldr	r3, [r3, #0]
20001b9e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
20001ba2:	683b      	ldr	r3, [r7, #0]
20001ba4:	431a      	orrs	r2, r3
20001ba6:	687b      	ldr	r3, [r7, #4]
20001ba8:	601a      	str	r2, [r3, #0]
}
20001baa:	bf00      	nop
20001bac:	370c      	adds	r7, #12
20001bae:	46bd      	mov	sp, r7
20001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
20001bb4:	4770      	bx	lr

20001bb6 <LL_SPI_DisableCRC>:
  * @rmtoll CR1          CRCEN         LL_SPI_DisableCRC
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableCRC(SPI_TypeDef *SPIx)
{
20001bb6:	b480      	push	{r7}
20001bb8:	b083      	sub	sp, #12
20001bba:	af00      	add	r7, sp, #0
20001bbc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_CRCEN);
20001bbe:	687b      	ldr	r3, [r7, #4]
20001bc0:	681b      	ldr	r3, [r3, #0]
20001bc2:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
20001bc6:	687b      	ldr	r3, [r7, #4]
20001bc8:	601a      	str	r2, [r3, #0]
}
20001bca:	bf00      	nop
20001bcc:	370c      	adds	r7, #12
20001bce:	46bd      	mov	sp, r7
20001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
20001bd4:	4770      	bx	lr

20001bd6 <LL_SPI_SetNSSMode>:
  *         @arg @ref LL_SPI_NSS_HARD_INPUT
  *         @arg @ref LL_SPI_NSS_HARD_OUTPUT
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetNSSMode(SPI_TypeDef *SPIx, uint32_t NSS)
{
20001bd6:	b480      	push	{r7}
20001bd8:	b083      	sub	sp, #12
20001bda:	af00      	add	r7, sp, #0
20001bdc:	6078      	str	r0, [r7, #4]
20001bde:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_SSM,  NSS);
20001be0:	687b      	ldr	r3, [r7, #4]
20001be2:	681b      	ldr	r3, [r3, #0]
20001be4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
20001be8:	683b      	ldr	r3, [r7, #0]
20001bea:	431a      	orrs	r2, r3
20001bec:	687b      	ldr	r3, [r7, #4]
20001bee:	601a      	str	r2, [r3, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U)));
20001bf0:	687b      	ldr	r3, [r7, #4]
20001bf2:	685b      	ldr	r3, [r3, #4]
20001bf4:	f023 0204 	bic.w	r2, r3, #4
20001bf8:	683b      	ldr	r3, [r7, #0]
20001bfa:	0c1b      	lsrs	r3, r3, #16
20001bfc:	431a      	orrs	r2, r3
20001bfe:	687b      	ldr	r3, [r7, #4]
20001c00:	605a      	str	r2, [r3, #4]
}
20001c02:	bf00      	nop
20001c04:	370c      	adds	r7, #12
20001c06:	46bd      	mov	sp, r7
20001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
20001c0c:	4770      	bx	lr

20001c0e <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
20001c0e:	b480      	push	{r7}
20001c10:	b083      	sub	sp, #12
20001c12:	af00      	add	r7, sp, #0
20001c14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
20001c16:	687b      	ldr	r3, [r7, #4]
20001c18:	689b      	ldr	r3, [r3, #8]
20001c1a:	f003 0302 	and.w	r3, r3, #2
20001c1e:	2b02      	cmp	r3, #2
20001c20:	d101      	bne.n	20001c26 <LL_SPI_IsActiveFlag_TXE+0x18>
20001c22:	2301      	movs	r3, #1
20001c24:	e000      	b.n	20001c28 <LL_SPI_IsActiveFlag_TXE+0x1a>
20001c26:	2300      	movs	r3, #0
}
20001c28:	4618      	mov	r0, r3
20001c2a:	370c      	adds	r7, #12
20001c2c:	46bd      	mov	sp, r7
20001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
20001c32:	4770      	bx	lr

20001c34 <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
20001c34:	b480      	push	{r7}
20001c36:	b083      	sub	sp, #12
20001c38:	af00      	add	r7, sp, #0
20001c3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
20001c3c:	687b      	ldr	r3, [r7, #4]
20001c3e:	689b      	ldr	r3, [r3, #8]
20001c40:	f003 0380 	and.w	r3, r3, #128	; 0x80
20001c44:	2b80      	cmp	r3, #128	; 0x80
20001c46:	d101      	bne.n	20001c4c <LL_SPI_IsActiveFlag_BSY+0x18>
20001c48:	2301      	movs	r3, #1
20001c4a:	e000      	b.n	20001c4e <LL_SPI_IsActiveFlag_BSY+0x1a>
20001c4c:	2300      	movs	r3, #0
}
20001c4e:	4618      	mov	r0, r3
20001c50:	370c      	adds	r7, #12
20001c52:	46bd      	mov	sp, r7
20001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
20001c58:	4770      	bx	lr

20001c5a <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
20001c5a:	b480      	push	{r7}
20001c5c:	b085      	sub	sp, #20
20001c5e:	af00      	add	r7, sp, #0
20001c60:	6078      	str	r0, [r7, #4]
20001c62:	460b      	mov	r3, r1
20001c64:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
20001c66:	687b      	ldr	r3, [r7, #4]
20001c68:	330c      	adds	r3, #12
20001c6a:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
20001c6c:	68fb      	ldr	r3, [r7, #12]
20001c6e:	78fa      	ldrb	r2, [r7, #3]
20001c70:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
20001c72:	bf00      	nop
20001c74:	3714      	adds	r7, #20
20001c76:	46bd      	mov	sp, r7
20001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
20001c7c:	4770      	bx	lr
	...

20001c80 <LL_APB1_GRP1_EnableClock>:
{
20001c80:	b480      	push	{r7}
20001c82:	b085      	sub	sp, #20
20001c84:	af00      	add	r7, sp, #0
20001c86:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
20001c88:	4908      	ldr	r1, [pc, #32]	; (20001cac <LL_APB1_GRP1_EnableClock+0x2c>)
20001c8a:	4b08      	ldr	r3, [pc, #32]	; (20001cac <LL_APB1_GRP1_EnableClock+0x2c>)
20001c8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
20001c8e:	687b      	ldr	r3, [r7, #4]
20001c90:	4313      	orrs	r3, r2
20001c92:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
20001c94:	4b05      	ldr	r3, [pc, #20]	; (20001cac <LL_APB1_GRP1_EnableClock+0x2c>)
20001c96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
20001c98:	687b      	ldr	r3, [r7, #4]
20001c9a:	4013      	ands	r3, r2
20001c9c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
20001c9e:	68fb      	ldr	r3, [r7, #12]
}
20001ca0:	bf00      	nop
20001ca2:	3714      	adds	r7, #20
20001ca4:	46bd      	mov	sp, r7
20001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
20001caa:	4770      	bx	lr
20001cac:	40023800 	.word	0x40023800

20001cb0 <LL_APB2_GRP1_EnableClock>:
{
20001cb0:	b480      	push	{r7}
20001cb2:	b085      	sub	sp, #20
20001cb4:	af00      	add	r7, sp, #0
20001cb6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
20001cb8:	4908      	ldr	r1, [pc, #32]	; (20001cdc <LL_APB2_GRP1_EnableClock+0x2c>)
20001cba:	4b08      	ldr	r3, [pc, #32]	; (20001cdc <LL_APB2_GRP1_EnableClock+0x2c>)
20001cbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
20001cbe:	687b      	ldr	r3, [r7, #4]
20001cc0:	4313      	orrs	r3, r2
20001cc2:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
20001cc4:	4b05      	ldr	r3, [pc, #20]	; (20001cdc <LL_APB2_GRP1_EnableClock+0x2c>)
20001cc6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
20001cc8:	687b      	ldr	r3, [r7, #4]
20001cca:	4013      	ands	r3, r2
20001ccc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
20001cce:	68fb      	ldr	r3, [r7, #12]
}
20001cd0:	bf00      	nop
20001cd2:	3714      	adds	r7, #20
20001cd4:	46bd      	mov	sp, r7
20001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
20001cda:	4770      	bx	lr
20001cdc:	40023800 	.word	0x40023800

20001ce0 <spi_Init>:
spi_drv_t _spi3_drv = { &spi3_hw, 0, spi_mode_0, spi_dir_mode_2Lines_FullDuplex, 0, 0, NULL, NULL, false, false, false };



void spi_Init(spi_drv_t* pDrv, gpio_pins_e eClkPin, gpio_pins_e eMosiPin, gpio_pins_e eMisoPin)
{
20001ce0:	b580      	push	{r7, lr}
20001ce2:	b088      	sub	sp, #32
20001ce4:	af02      	add	r7, sp, #8
20001ce6:	6078      	str	r0, [r7, #4]
20001ce8:	4608      	mov	r0, r1
20001cea:	4611      	mov	r1, r2
20001cec:	461a      	mov	r2, r3
20001cee:	4603      	mov	r3, r0
20001cf0:	70fb      	strb	r3, [r7, #3]
20001cf2:	460b      	mov	r3, r1
20001cf4:	70bb      	strb	r3, [r7, #2]
20001cf6:	4613      	mov	r3, r2
20001cf8:	707b      	strb	r3, [r7, #1]
  GPIO_ConfigPin(eClkPin, mode_alternate, outtype_pushpull, pushpull_no, speed_high);
20001cfa:	78f8      	ldrb	r0, [r7, #3]
20001cfc:	2302      	movs	r3, #2
20001cfe:	9300      	str	r3, [sp, #0]
20001d00:	2300      	movs	r3, #0
20001d02:	2200      	movs	r2, #0
20001d04:	2102      	movs	r1, #2
20001d06:	f7ff fde0 	bl	200018ca <GPIO_ConfigPin>
  GPIO_SetAFpin(eClkPin, pDrv->pHW->nGpioAF);
20001d0a:	687b      	ldr	r3, [r7, #4]
20001d0c:	681b      	ldr	r3, [r3, #0]
20001d0e:	791a      	ldrb	r2, [r3, #4]
20001d10:	78fb      	ldrb	r3, [r7, #3]
20001d12:	4611      	mov	r1, r2
20001d14:	4618      	mov	r0, r3
20001d16:	f7ff fd83 	bl	20001820 <GPIO_SetAFpin>

  GPIO_ConfigPin(eMosiPin, mode_alternate, outtype_pushpull, pushpull_no, speed_high);
20001d1a:	78b8      	ldrb	r0, [r7, #2]
20001d1c:	2302      	movs	r3, #2
20001d1e:	9300      	str	r3, [sp, #0]
20001d20:	2300      	movs	r3, #0
20001d22:	2200      	movs	r2, #0
20001d24:	2102      	movs	r1, #2
20001d26:	f7ff fdd0 	bl	200018ca <GPIO_ConfigPin>
  GPIO_SetAFpin(eMosiPin, pDrv->pHW->nGpioAF);
20001d2a:	687b      	ldr	r3, [r7, #4]
20001d2c:	681b      	ldr	r3, [r3, #0]
20001d2e:	791a      	ldrb	r2, [r3, #4]
20001d30:	78bb      	ldrb	r3, [r7, #2]
20001d32:	4611      	mov	r1, r2
20001d34:	4618      	mov	r0, r3
20001d36:	f7ff fd73 	bl	20001820 <GPIO_SetAFpin>

  if (eMisoPin != P_UNUSED)
20001d3a:	787b      	ldrb	r3, [r7, #1]
20001d3c:	2bff      	cmp	r3, #255	; 0xff
20001d3e:	d00f      	beq.n	20001d60 <spi_Init+0x80>
  {
    GPIO_ConfigPin(eMisoPin, mode_alternate, outtype_pushpull, pushpull_no, speed_high);
20001d40:	7878      	ldrb	r0, [r7, #1]
20001d42:	2302      	movs	r3, #2
20001d44:	9300      	str	r3, [sp, #0]
20001d46:	2300      	movs	r3, #0
20001d48:	2200      	movs	r2, #0
20001d4a:	2102      	movs	r1, #2
20001d4c:	f7ff fdbd 	bl	200018ca <GPIO_ConfigPin>
    GPIO_SetAFpin(eMisoPin, pDrv->pHW->nGpioAF);
20001d50:	687b      	ldr	r3, [r7, #4]
20001d52:	681b      	ldr	r3, [r3, #0]
20001d54:	791a      	ldrb	r2, [r3, #4]
20001d56:	787b      	ldrb	r3, [r7, #1]
20001d58:	4611      	mov	r1, r2
20001d5a:	4618      	mov	r0, r3
20001d5c:	f7ff fd60 	bl	20001820 <GPIO_SetAFpin>
  }

  LL_RCC_ClocksTypeDef RCC_Clocks;
  LL_RCC_GetSystemClocksFreq(&RCC_Clocks); // Get system clocks
20001d60:	f107 0308 	add.w	r3, r7, #8
20001d64:	4618      	mov	r0, r3
20001d66:	f7fe fd15 	bl	20000794 <LL_RCC_GetSystemClocksFreq>

  if (pDrv->pHW->reg == SPI1)
20001d6a:	687b      	ldr	r3, [r7, #4]
20001d6c:	681b      	ldr	r3, [r3, #0]
20001d6e:	681b      	ldr	r3, [r3, #0]
20001d70:	4a38      	ldr	r2, [pc, #224]	; (20001e54 <spi_Init+0x174>)
20001d72:	4293      	cmp	r3, r2
20001d74:	d106      	bne.n	20001d84 <spi_Init+0xa4>
  {
    LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
20001d76:	f44f 5080 	mov.w	r0, #4096	; 0x1000
20001d7a:	f7ff ff99 	bl	20001cb0 <LL_APB2_GRP1_EnableClock>
    pDrv->nBusFrequencyHz = RCC_Clocks.PCLK2_Frequency;
20001d7e:	697a      	ldr	r2, [r7, #20]
20001d80:	687b      	ldr	r3, [r7, #4]
20001d82:	605a      	str	r2, [r3, #4]
  }

  if (pDrv->pHW->reg == SPI2)
20001d84:	687b      	ldr	r3, [r7, #4]
20001d86:	681b      	ldr	r3, [r3, #0]
20001d88:	681b      	ldr	r3, [r3, #0]
20001d8a:	4a33      	ldr	r2, [pc, #204]	; (20001e58 <spi_Init+0x178>)
20001d8c:	4293      	cmp	r3, r2
20001d8e:	d107      	bne.n	20001da0 <spi_Init+0xc0>
  {
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
20001d90:	f44f 4080 	mov.w	r0, #16384	; 0x4000
20001d94:	f7ff ff74 	bl	20001c80 <LL_APB1_GRP1_EnableClock>
    pDrv->nBusFrequencyHz = RCC_Clocks.PCLK1_Frequency;
20001d98:	693a      	ldr	r2, [r7, #16]
20001d9a:	687b      	ldr	r3, [r7, #4]
20001d9c:	605a      	str	r2, [r3, #4]
20001d9e:	e00c      	b.n	20001dba <spi_Init+0xda>
  }
  else if (pDrv->pHW->reg == SPI3)
20001da0:	687b      	ldr	r3, [r7, #4]
20001da2:	681b      	ldr	r3, [r3, #0]
20001da4:	681b      	ldr	r3, [r3, #0]
20001da6:	4a2d      	ldr	r2, [pc, #180]	; (20001e5c <spi_Init+0x17c>)
20001da8:	4293      	cmp	r3, r2
20001daa:	d106      	bne.n	20001dba <spi_Init+0xda>
  {
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
20001dac:	f44f 4000 	mov.w	r0, #32768	; 0x8000
20001db0:	f7ff ff66 	bl	20001c80 <LL_APB1_GRP1_EnableClock>
    pDrv->nBusFrequencyHz = RCC_Clocks.PCLK1_Frequency;
20001db4:	693a      	ldr	r2, [r7, #16]
20001db6:	687b      	ldr	r3, [r7, #4]
20001db8:	605a      	str	r2, [r3, #4]
  }

  /* SPI configuration -------------------------------------------------------*/
  LL_SPI_SetTransferDirection(pDrv->pHW->reg, pDrv->eDirMode);
20001dba:	687b      	ldr	r3, [r7, #4]
20001dbc:	681b      	ldr	r3, [r3, #0]
20001dbe:	681a      	ldr	r2, [r3, #0]
20001dc0:	687b      	ldr	r3, [r7, #4]
20001dc2:	895b      	ldrh	r3, [r3, #10]
20001dc4:	4619      	mov	r1, r3
20001dc6:	4610      	mov	r0, r2
20001dc8:	f7ff fecf 	bl	20001b6a <LL_SPI_SetTransferDirection>
  LL_SPI_SetMode(pDrv->pHW->reg, LL_SPI_MODE_MASTER);
20001dcc:	687b      	ldr	r3, [r7, #4]
20001dce:	681b      	ldr	r3, [r3, #0]
20001dd0:	681b      	ldr	r3, [r3, #0]
20001dd2:	f44f 7182 	mov.w	r1, #260	; 0x104
20001dd6:	4618      	mov	r0, r3
20001dd8:	f7ff fe68 	bl	20001aac <LL_SPI_SetMode>
  LL_SPI_SetDataWidth(pDrv->pHW->reg, LL_SPI_DATAWIDTH_8BIT);
20001ddc:	687b      	ldr	r3, [r7, #4]
20001dde:	681b      	ldr	r3, [r3, #0]
20001de0:	681b      	ldr	r3, [r3, #0]
20001de2:	2100      	movs	r1, #0
20001de4:	4618      	mov	r0, r3
20001de6:	f7ff fed3 	bl	20001b90 <LL_SPI_SetDataWidth>
  LL_SPI_SetClockPolarity(pDrv->pHW->reg, LL_SPI_POLARITY_LOW);
20001dea:	687b      	ldr	r3, [r7, #4]
20001dec:	681b      	ldr	r3, [r3, #0]
20001dee:	681b      	ldr	r3, [r3, #0]
20001df0:	2100      	movs	r1, #0
20001df2:	4618      	mov	r0, r3
20001df4:	f7ff fe80 	bl	20001af8 <LL_SPI_SetClockPolarity>
  LL_SPI_SetClockPhase(pDrv->pHW->reg, LL_SPI_PHASE_1EDGE);
20001df8:	687b      	ldr	r3, [r7, #4]
20001dfa:	681b      	ldr	r3, [r3, #0]
20001dfc:	681b      	ldr	r3, [r3, #0]
20001dfe:	2100      	movs	r1, #0
20001e00:	4618      	mov	r0, r3
20001e02:	f7ff fe66 	bl	20001ad2 <LL_SPI_SetClockPhase>
  LL_SPI_SetNSSMode(pDrv->pHW->reg, LL_SPI_NSS_SOFT);
20001e06:	687b      	ldr	r3, [r7, #4]
20001e08:	681b      	ldr	r3, [r3, #0]
20001e0a:	681b      	ldr	r3, [r3, #0]
20001e0c:	f44f 7100 	mov.w	r1, #512	; 0x200
20001e10:	4618      	mov	r0, r3
20001e12:	f7ff fee0 	bl	20001bd6 <LL_SPI_SetNSSMode>
  LL_SPI_SetBaudRatePrescaler(pDrv->pHW->reg, LL_SPI_BAUDRATEPRESCALER_DIV256);
20001e16:	687b      	ldr	r3, [r7, #4]
20001e18:	681b      	ldr	r3, [r3, #0]
20001e1a:	681b      	ldr	r3, [r3, #0]
20001e1c:	2138      	movs	r1, #56	; 0x38
20001e1e:	4618      	mov	r0, r3
20001e20:	f7ff fe7d 	bl	20001b1e <LL_SPI_SetBaudRatePrescaler>
  LL_SPI_SetTransferBitOrder(pDrv->pHW->reg, LL_SPI_MSB_FIRST);
20001e24:	687b      	ldr	r3, [r7, #4]
20001e26:	681b      	ldr	r3, [r3, #0]
20001e28:	681b      	ldr	r3, [r3, #0]
20001e2a:	2100      	movs	r1, #0
20001e2c:	4618      	mov	r0, r3
20001e2e:	f7ff fe89 	bl	20001b44 <LL_SPI_SetTransferBitOrder>
  LL_SPI_DisableCRC(pDrv->pHW->reg);
20001e32:	687b      	ldr	r3, [r7, #4]
20001e34:	681b      	ldr	r3, [r3, #0]
20001e36:	681b      	ldr	r3, [r3, #0]
20001e38:	4618      	mov	r0, r3
20001e3a:	f7ff febc 	bl	20001bb6 <LL_SPI_DisableCRC>

  LL_SPI_Enable(pDrv->pHW->reg);
20001e3e:	687b      	ldr	r3, [r7, #4]
20001e40:	681b      	ldr	r3, [r3, #0]
20001e42:	681b      	ldr	r3, [r3, #0]
20001e44:	4618      	mov	r0, r3
20001e46:	f7ff fe11 	bl	20001a6c <LL_SPI_Enable>
}
20001e4a:	bf00      	nop
20001e4c:	3718      	adds	r7, #24
20001e4e:	46bd      	mov	sp, r7
20001e50:	bd80      	pop	{r7, pc}
20001e52:	bf00      	nop
20001e54:	40013000 	.word	0x40013000
20001e58:	40003800 	.word	0x40003800
20001e5c:	40003c00 	.word	0x40003c00

20001e60 <spi_TransactionBegin>:

void spi_TransactionBegin(spi_drv_t* pDrv, gpio_pins_e eChipSelect, spi_br_e ePrescaler)
{
20001e60:	b580      	push	{r7, lr}
20001e62:	b082      	sub	sp, #8
20001e64:	af00      	add	r7, sp, #0
20001e66:	6078      	str	r0, [r7, #4]
20001e68:	460b      	mov	r3, r1
20001e6a:	70fb      	strb	r3, [r7, #3]
20001e6c:	4613      	mov	r3, r2
20001e6e:	70bb      	strb	r3, [r7, #2]
  spi_SetPrescaler(pDrv, ePrescaler);
20001e70:	78bb      	ldrb	r3, [r7, #2]
20001e72:	4619      	mov	r1, r3
20001e74:	6878      	ldr	r0, [r7, #4]
20001e76:	f000 f8d9 	bl	2000202c <spi_SetPrescaler>
  GPIO_RESETPIN(eChipSelect);
20001e7a:	78fb      	ldrb	r3, [r7, #3]
20001e7c:	091b      	lsrs	r3, r3, #4
20001e7e:	b2db      	uxtb	r3, r3
20001e80:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
20001e84:	3380      	adds	r3, #128	; 0x80
20001e86:	029b      	lsls	r3, r3, #10
20001e88:	4619      	mov	r1, r3
20001e8a:	78fb      	ldrb	r3, [r7, #3]
20001e8c:	f003 030f 	and.w	r3, r3, #15
20001e90:	2201      	movs	r2, #1
20001e92:	fa02 f303 	lsl.w	r3, r2, r3
20001e96:	041b      	lsls	r3, r3, #16
20001e98:	618b      	str	r3, [r1, #24]
}
20001e9a:	bf00      	nop
20001e9c:	3708      	adds	r7, #8
20001e9e:	46bd      	mov	sp, r7
20001ea0:	bd80      	pop	{r7, pc}

20001ea2 <spi_TransactionEnd>:

void spi_TransactionEnd(spi_drv_t* pDrv, gpio_pins_e eChipSelect)
{
20001ea2:	b580      	push	{r7, lr}
20001ea4:	b082      	sub	sp, #8
20001ea6:	af00      	add	r7, sp, #0
20001ea8:	6078      	str	r0, [r7, #4]
20001eaa:	460b      	mov	r3, r1
20001eac:	70fb      	strb	r3, [r7, #3]
  while (LL_SPI_IsActiveFlag_BSY(pDrv->pHW->reg));
20001eae:	bf00      	nop
20001eb0:	687b      	ldr	r3, [r7, #4]
20001eb2:	681b      	ldr	r3, [r3, #0]
20001eb4:	681b      	ldr	r3, [r3, #0]
20001eb6:	4618      	mov	r0, r3
20001eb8:	f7ff febc 	bl	20001c34 <LL_SPI_IsActiveFlag_BSY>
20001ebc:	4603      	mov	r3, r0
20001ebe:	2b00      	cmp	r3, #0
20001ec0:	d1f6      	bne.n	20001eb0 <spi_TransactionEnd+0xe>
  GPIO_SETPIN(eChipSelect);
20001ec2:	78fb      	ldrb	r3, [r7, #3]
20001ec4:	091b      	lsrs	r3, r3, #4
20001ec6:	b2db      	uxtb	r3, r3
20001ec8:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
20001ecc:	3380      	adds	r3, #128	; 0x80
20001ece:	029b      	lsls	r3, r3, #10
20001ed0:	4619      	mov	r1, r3
20001ed2:	78fb      	ldrb	r3, [r7, #3]
20001ed4:	f003 030f 	and.w	r3, r3, #15
20001ed8:	2201      	movs	r2, #1
20001eda:	fa02 f303 	lsl.w	r3, r2, r3
20001ede:	618b      	str	r3, [r1, #24]
}
20001ee0:	bf00      	nop
20001ee2:	3708      	adds	r7, #8
20001ee4:	46bd      	mov	sp, r7
20001ee6:	bd80      	pop	{r7, pc}

20001ee8 <spi_SendData16>:

void spi_SendData16(spi_drv_t* pDrv, uint16_t nValue)
{
20001ee8:	b480      	push	{r7}
20001eea:	b083      	sub	sp, #12
20001eec:	af00      	add	r7, sp, #0
20001eee:	6078      	str	r0, [r7, #4]
20001ef0:	460b      	mov	r3, r1
20001ef2:	807b      	strh	r3, [r7, #2]
  while (!(pDrv->pHW->reg->SR & LL_SPI_SR_TXE));
20001ef4:	bf00      	nop
20001ef6:	687b      	ldr	r3, [r7, #4]
20001ef8:	681b      	ldr	r3, [r3, #0]
20001efa:	681b      	ldr	r3, [r3, #0]
20001efc:	689b      	ldr	r3, [r3, #8]
20001efe:	f003 0302 	and.w	r3, r3, #2
20001f02:	2b00      	cmp	r3, #0
20001f04:	d0f7      	beq.n	20001ef6 <spi_SendData16+0xe>
  pDrv->pHW->reg->DR = nValue >> 8;
20001f06:	687b      	ldr	r3, [r7, #4]
20001f08:	681b      	ldr	r3, [r3, #0]
20001f0a:	681b      	ldr	r3, [r3, #0]
20001f0c:	887a      	ldrh	r2, [r7, #2]
20001f0e:	0a12      	lsrs	r2, r2, #8
20001f10:	b292      	uxth	r2, r2
20001f12:	60da      	str	r2, [r3, #12]
  while (!(pDrv->pHW->reg->SR & LL_SPI_SR_TXE));
20001f14:	bf00      	nop
20001f16:	687b      	ldr	r3, [r7, #4]
20001f18:	681b      	ldr	r3, [r3, #0]
20001f1a:	681b      	ldr	r3, [r3, #0]
20001f1c:	689b      	ldr	r3, [r3, #8]
20001f1e:	f003 0302 	and.w	r3, r3, #2
20001f22:	2b00      	cmp	r3, #0
20001f24:	d0f7      	beq.n	20001f16 <spi_SendData16+0x2e>
  pDrv->pHW->reg->DR = nValue & 0xFF;
20001f26:	687b      	ldr	r3, [r7, #4]
20001f28:	681b      	ldr	r3, [r3, #0]
20001f2a:	681b      	ldr	r3, [r3, #0]
20001f2c:	887a      	ldrh	r2, [r7, #2]
20001f2e:	b2d2      	uxtb	r2, r2
20001f30:	60da      	str	r2, [r3, #12]
}
20001f32:	bf00      	nop
20001f34:	370c      	adds	r7, #12
20001f36:	46bd      	mov	sp, r7
20001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
20001f3c:	4770      	bx	lr

20001f3e <spi_SendData8>:

uint8_t spi_SendData8(spi_drv_t* pDrv, uint8_t nValue)
{
20001f3e:	b580      	push	{r7, lr}
20001f40:	b082      	sub	sp, #8
20001f42:	af00      	add	r7, sp, #0
20001f44:	6078      	str	r0, [r7, #4]
20001f46:	460b      	mov	r3, r1
20001f48:	70fb      	strb	r3, [r7, #3]
  while (!LL_SPI_IsActiveFlag_TXE(pDrv->pHW->reg));
20001f4a:	bf00      	nop
20001f4c:	687b      	ldr	r3, [r7, #4]
20001f4e:	681b      	ldr	r3, [r3, #0]
20001f50:	681b      	ldr	r3, [r3, #0]
20001f52:	4618      	mov	r0, r3
20001f54:	f7ff fe5b 	bl	20001c0e <LL_SPI_IsActiveFlag_TXE>
20001f58:	4603      	mov	r3, r0
20001f5a:	2b00      	cmp	r3, #0
20001f5c:	d0f6      	beq.n	20001f4c <spi_SendData8+0xe>
  LL_SPI_TransmitData8(pDrv->pHW->reg, nValue);
20001f5e:	687b      	ldr	r3, [r7, #4]
20001f60:	681b      	ldr	r3, [r3, #0]
20001f62:	681b      	ldr	r3, [r3, #0]
20001f64:	78fa      	ldrb	r2, [r7, #3]
20001f66:	4611      	mov	r1, r2
20001f68:	4618      	mov	r0, r3
20001f6a:	f7ff fe76 	bl	20001c5a <LL_SPI_TransmitData8>

//  while (LL_SPI_IsActiveFlag_BSY(pDrv->pHW->reg));
//  return LL_SPI_ReceiveData8(pDrv->pHW->reg);

  while ((pDrv->pHW->reg->SR & LL_SPI_SR_BSY));
20001f6e:	bf00      	nop
20001f70:	687b      	ldr	r3, [r7, #4]
20001f72:	681b      	ldr	r3, [r3, #0]
20001f74:	681b      	ldr	r3, [r3, #0]
20001f76:	689b      	ldr	r3, [r3, #8]
20001f78:	f003 0380 	and.w	r3, r3, #128	; 0x80
20001f7c:	2b00      	cmp	r3, #0
20001f7e:	d1f7      	bne.n	20001f70 <spi_SendData8+0x32>
  return pDrv->pHW->reg->DR;
20001f80:	687b      	ldr	r3, [r7, #4]
20001f82:	681b      	ldr	r3, [r3, #0]
20001f84:	681b      	ldr	r3, [r3, #0]
20001f86:	68db      	ldr	r3, [r3, #12]
20001f88:	b2db      	uxtb	r3, r3
}
20001f8a:	4618      	mov	r0, r3
20001f8c:	3708      	adds	r7, #8
20001f8e:	46bd      	mov	sp, r7
20001f90:	bd80      	pop	{r7, pc}

20001f92 <spi_WriteBidirectionalByte>:

void spi_WriteBidirectionalByte(spi_drv_t* pDrv, uint16_t nValue)
{
20001f92:	b480      	push	{r7}
20001f94:	b083      	sub	sp, #12
20001f96:	af00      	add	r7, sp, #0
20001f98:	6078      	str	r0, [r7, #4]
20001f9a:	460b      	mov	r3, r1
20001f9c:	807b      	strh	r3, [r7, #2]
  while (!(pDrv->pHW->reg->SR & LL_SPI_SR_TXE));
20001f9e:	bf00      	nop
20001fa0:	687b      	ldr	r3, [r7, #4]
20001fa2:	681b      	ldr	r3, [r3, #0]
20001fa4:	681b      	ldr	r3, [r3, #0]
20001fa6:	689b      	ldr	r3, [r3, #8]
20001fa8:	f003 0302 	and.w	r3, r3, #2
20001fac:	2b00      	cmp	r3, #0
20001fae:	d0f7      	beq.n	20001fa0 <spi_WriteBidirectionalByte+0xe>
  pDrv->pHW->reg->DR = nValue;
20001fb0:	687b      	ldr	r3, [r7, #4]
20001fb2:	681b      	ldr	r3, [r3, #0]
20001fb4:	681b      	ldr	r3, [r3, #0]
20001fb6:	887a      	ldrh	r2, [r7, #2]
20001fb8:	60da      	str	r2, [r3, #12]
  while (!(pDrv->pHW->reg->SR & LL_SPI_SR_TXE));
20001fba:	bf00      	nop
20001fbc:	687b      	ldr	r3, [r7, #4]
20001fbe:	681b      	ldr	r3, [r3, #0]
20001fc0:	681b      	ldr	r3, [r3, #0]
20001fc2:	689b      	ldr	r3, [r3, #8]
20001fc4:	f003 0302 	and.w	r3, r3, #2
20001fc8:	2b00      	cmp	r3, #0
20001fca:	d0f7      	beq.n	20001fbc <spi_WriteBidirectionalByte+0x2a>
  while (pDrv->pHW->reg->SR & LL_SPI_SR_BSY);
20001fcc:	bf00      	nop
20001fce:	687b      	ldr	r3, [r7, #4]
20001fd0:	681b      	ldr	r3, [r3, #0]
20001fd2:	681b      	ldr	r3, [r3, #0]
20001fd4:	689b      	ldr	r3, [r3, #8]
20001fd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
20001fda:	2b00      	cmp	r3, #0
20001fdc:	d1f7      	bne.n	20001fce <spi_WriteBidirectionalByte+0x3c>
}
20001fde:	bf00      	nop
20001fe0:	370c      	adds	r7, #12
20001fe2:	46bd      	mov	sp, r7
20001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
20001fe8:	4770      	bx	lr

20001fea <spi_ReadBidirectionalByte>:

uint8_t spi_ReadBidirectionalByte(spi_drv_t* pDrv)
{
20001fea:	b580      	push	{r7, lr}
20001fec:	b084      	sub	sp, #16
20001fee:	af00      	add	r7, sp, #0
20001ff0:	6078      	str	r0, [r7, #4]
  spi_SetDirection(pDrv, spi_dir_rx);
20001ff2:	f64b 71ff 	movw	r1, #49151	; 0xbfff
20001ff6:	6878      	ldr	r0, [r7, #4]
20001ff8:	f000 f8c7 	bl	2000218a <spi_SetDirection>
  while (!(pDrv->pHW->reg->SR & LL_SPI_SR_RXNE));
20001ffc:	bf00      	nop
20001ffe:	687b      	ldr	r3, [r7, #4]
20002000:	681b      	ldr	r3, [r3, #0]
20002002:	681b      	ldr	r3, [r3, #0]
20002004:	689b      	ldr	r3, [r3, #8]
20002006:	f003 0301 	and.w	r3, r3, #1
2000200a:	2b00      	cmp	r3, #0
2000200c:	d0f7      	beq.n	20001ffe <spi_ReadBidirectionalByte+0x14>
  uint8_t nValue = pDrv->pHW->reg->DR;
2000200e:	687b      	ldr	r3, [r7, #4]
20002010:	681b      	ldr	r3, [r3, #0]
20002012:	681b      	ldr	r3, [r3, #0]
20002014:	68db      	ldr	r3, [r3, #12]
20002016:	73fb      	strb	r3, [r7, #15]
  spi_SetDirection(pDrv, spi_dir_tx);
20002018:	f44f 4180 	mov.w	r1, #16384	; 0x4000
2000201c:	6878      	ldr	r0, [r7, #4]
2000201e:	f000 f8b4 	bl	2000218a <spi_SetDirection>
  return nValue;
20002022:	7bfb      	ldrb	r3, [r7, #15]
}
20002024:	4618      	mov	r0, r3
20002026:	3710      	adds	r7, #16
20002028:	46bd      	mov	sp, r7
2000202a:	bd80      	pop	{r7, pc}

2000202c <spi_SetPrescaler>:

void spi_SetPrescaler(spi_drv_t* pDrv, spi_br_e ePrescaler)
{
2000202c:	b580      	push	{r7, lr}
2000202e:	b082      	sub	sp, #8
20002030:	af00      	add	r7, sp, #0
20002032:	6078      	str	r0, [r7, #4]
20002034:	460b      	mov	r3, r1
20002036:	70fb      	strb	r3, [r7, #3]
  LL_SPI_Disable(pDrv->pHW->reg);
20002038:	687b      	ldr	r3, [r7, #4]
2000203a:	681b      	ldr	r3, [r3, #0]
2000203c:	681b      	ldr	r3, [r3, #0]
2000203e:	4618      	mov	r0, r3
20002040:	f7ff fd24 	bl	20001a8c <LL_SPI_Disable>

  pDrv->pHW->reg->CR1 = (pDrv->pHW->reg->CR1 & ~(SPI_CR1_BR)) | ePrescaler;
20002044:	687b      	ldr	r3, [r7, #4]
20002046:	681b      	ldr	r3, [r3, #0]
20002048:	681b      	ldr	r3, [r3, #0]
2000204a:	687a      	ldr	r2, [r7, #4]
2000204c:	6812      	ldr	r2, [r2, #0]
2000204e:	6812      	ldr	r2, [r2, #0]
20002050:	6812      	ldr	r2, [r2, #0]
20002052:	f022 0138 	bic.w	r1, r2, #56	; 0x38
20002056:	78fa      	ldrb	r2, [r7, #3]
20002058:	430a      	orrs	r2, r1
2000205a:	601a      	str	r2, [r3, #0]

  LL_SPI_Enable(pDrv->pHW->reg);
2000205c:	687b      	ldr	r3, [r7, #4]
2000205e:	681b      	ldr	r3, [r3, #0]
20002060:	681b      	ldr	r3, [r3, #0]
20002062:	4618      	mov	r0, r3
20002064:	f7ff fd02 	bl	20001a6c <LL_SPI_Enable>
}
20002068:	bf00      	nop
2000206a:	3708      	adds	r7, #8
2000206c:	46bd      	mov	sp, r7
2000206e:	bd80      	pop	{r7, pc}

20002070 <spi_CalculatePrescaler>:

spi_br_e spi_CalculatePrescaler(uint32_t nBusClock_Hz, uint32_t nMaxFreq_Hz)
{
20002070:	b480      	push	{r7}
20002072:	b087      	sub	sp, #28
20002074:	af00      	add	r7, sp, #0
20002076:	6078      	str	r0, [r7, #4]
20002078:	6039      	str	r1, [r7, #0]
  const spi_br_e arrPrescalers[] = { spi_br_2, spi_br_4, spi_br_8, spi_br_16, spi_br_32, spi_br_64, spi_br_128, spi_br_256 };
2000207a:	4a19      	ldr	r2, [pc, #100]	; (200020e0 <spi_CalculatePrescaler+0x70>)
2000207c:	f107 0308 	add.w	r3, r7, #8
20002080:	e892 0003 	ldmia.w	r2, {r0, r1}
20002084:	e883 0003 	stmia.w	r3, {r0, r1}
  spi_br_e ePrescaler = spi_br_256;
20002088:	2338      	movs	r3, #56	; 0x38
2000208a:	75fb      	strb	r3, [r7, #23]
  uint16_t nSize = sizeof(arrPrescalers) / sizeof(spi_br_e);
2000208c:	2308      	movs	r3, #8
2000208e:	82bb      	strh	r3, [r7, #20]
  for (uint8_t i = 0; i < nSize; ++i)
20002090:	2300      	movs	r3, #0
20002092:	75bb      	strb	r3, [r7, #22]
20002094:	e017      	b.n	200020c6 <spi_CalculatePrescaler+0x56>
  {
    uint32_t nDivider = 1 << (i + 1);
20002096:	7dbb      	ldrb	r3, [r7, #22]
20002098:	3301      	adds	r3, #1
2000209a:	2201      	movs	r2, #1
2000209c:	fa02 f303 	lsl.w	r3, r2, r3
200020a0:	613b      	str	r3, [r7, #16]
    if (nBusClock_Hz / nDivider <= nMaxFreq_Hz)
200020a2:	687a      	ldr	r2, [r7, #4]
200020a4:	693b      	ldr	r3, [r7, #16]
200020a6:	fbb2 f2f3 	udiv	r2, r2, r3
200020aa:	683b      	ldr	r3, [r7, #0]
200020ac:	429a      	cmp	r2, r3
200020ae:	d807      	bhi.n	200020c0 <spi_CalculatePrescaler+0x50>
    {
      ePrescaler = arrPrescalers[i];
200020b0:	7dbb      	ldrb	r3, [r7, #22]
200020b2:	f107 0218 	add.w	r2, r7, #24
200020b6:	4413      	add	r3, r2
200020b8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
200020bc:	75fb      	strb	r3, [r7, #23]
      break;
200020be:	e007      	b.n	200020d0 <spi_CalculatePrescaler+0x60>
  for (uint8_t i = 0; i < nSize; ++i)
200020c0:	7dbb      	ldrb	r3, [r7, #22]
200020c2:	3301      	adds	r3, #1
200020c4:	75bb      	strb	r3, [r7, #22]
200020c6:	7dbb      	ldrb	r3, [r7, #22]
200020c8:	b29b      	uxth	r3, r3
200020ca:	8aba      	ldrh	r2, [r7, #20]
200020cc:	429a      	cmp	r2, r3
200020ce:	d8e2      	bhi.n	20002096 <spi_CalculatePrescaler+0x26>
    }
  }

  return ePrescaler;
200020d0:	7dfb      	ldrb	r3, [r7, #23]
}
200020d2:	4618      	mov	r0, r3
200020d4:	371c      	adds	r7, #28
200020d6:	46bd      	mov	sp, r7
200020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
200020dc:	4770      	bx	lr
200020de:	bf00      	nop
200020e0:	20002a3c 	.word	0x20002a3c

200020e4 <spi_GetPrescalerDivider>:

uint32_t spi_GetPrescalerDivider(spi_br_e ePrescaler)
{
200020e4:	b480      	push	{r7}
200020e6:	b085      	sub	sp, #20
200020e8:	af00      	add	r7, sp, #0
200020ea:	4603      	mov	r3, r0
200020ec:	71fb      	strb	r3, [r7, #7]
  const uint8_t DividerTable[] = { 2, 4, 8, 16, 32, 64, 128 };
200020ee:	4a0b      	ldr	r2, [pc, #44]	; (2000211c <spi_GetPrescalerDivider+0x38>)
200020f0:	f107 0308 	add.w	r3, r7, #8
200020f4:	e892 0003 	ldmia.w	r2, {r0, r1}
200020f8:	6018      	str	r0, [r3, #0]
200020fa:	3304      	adds	r3, #4
200020fc:	8019      	strh	r1, [r3, #0]
200020fe:	3302      	adds	r3, #2
20002100:	0c0a      	lsrs	r2, r1, #16
20002102:	701a      	strb	r2, [r3, #0]

  return DividerTable[ePrescaler];
20002104:	79fb      	ldrb	r3, [r7, #7]
20002106:	f107 0210 	add.w	r2, r7, #16
2000210a:	4413      	add	r3, r2
2000210c:	f813 3c08 	ldrb.w	r3, [r3, #-8]
}
20002110:	4618      	mov	r0, r3
20002112:	3714      	adds	r7, #20
20002114:	46bd      	mov	sp, r7
20002116:	f85d 7b04 	ldr.w	r7, [sp], #4
2000211a:	4770      	bx	lr
2000211c:	20002a44 	.word	0x20002a44

20002120 <spi_SetMode>:

void spi_SetMode(spi_drv_t* pDrv, spi_mode_e eMode)
{
20002120:	b580      	push	{r7, lr}
20002122:	b082      	sub	sp, #8
20002124:	af00      	add	r7, sp, #0
20002126:	6078      	str	r0, [r7, #4]
20002128:	460b      	mov	r3, r1
2000212a:	70fb      	strb	r3, [r7, #3]
  LL_SPI_Disable(pDrv->pHW->reg);
2000212c:	687b      	ldr	r3, [r7, #4]
2000212e:	681b      	ldr	r3, [r3, #0]
20002130:	681b      	ldr	r3, [r3, #0]
20002132:	4618      	mov	r0, r3
20002134:	f7ff fcaa 	bl	20001a8c <LL_SPI_Disable>

  pDrv->pHW->reg->CR1 = (pDrv->pHW->reg->CR1 & ~(SPI_CR1_CPHA | SPI_CR1_CPOL)) | eMode;
20002138:	687b      	ldr	r3, [r7, #4]
2000213a:	681b      	ldr	r3, [r3, #0]
2000213c:	681b      	ldr	r3, [r3, #0]
2000213e:	687a      	ldr	r2, [r7, #4]
20002140:	6812      	ldr	r2, [r2, #0]
20002142:	6812      	ldr	r2, [r2, #0]
20002144:	6812      	ldr	r2, [r2, #0]
20002146:	f022 0103 	bic.w	r1, r2, #3
2000214a:	78fa      	ldrb	r2, [r7, #3]
2000214c:	430a      	orrs	r2, r1
2000214e:	601a      	str	r2, [r3, #0]

  LL_SPI_Enable(pDrv->pHW->reg);
20002150:	687b      	ldr	r3, [r7, #4]
20002152:	681b      	ldr	r3, [r3, #0]
20002154:	681b      	ldr	r3, [r3, #0]
20002156:	4618      	mov	r0, r3
20002158:	f7ff fc88 	bl	20001a6c <LL_SPI_Enable>
}
2000215c:	bf00      	nop
2000215e:	3708      	adds	r7, #8
20002160:	46bd      	mov	sp, r7
20002162:	bd80      	pop	{r7, pc}

20002164 <spi_WaitForNoBusy>:

void spi_WaitForNoBusy(spi_drv_t* pDrv)
{
20002164:	b480      	push	{r7}
20002166:	b083      	sub	sp, #12
20002168:	af00      	add	r7, sp, #0
2000216a:	6078      	str	r0, [r7, #4]
  while (pDrv->pHW->reg->SR & LL_SPI_SR_BSY);
2000216c:	bf00      	nop
2000216e:	687b      	ldr	r3, [r7, #4]
20002170:	681b      	ldr	r3, [r3, #0]
20002172:	681b      	ldr	r3, [r3, #0]
20002174:	689b      	ldr	r3, [r3, #8]
20002176:	f003 0380 	and.w	r3, r3, #128	; 0x80
2000217a:	2b00      	cmp	r3, #0
2000217c:	d1f7      	bne.n	2000216e <spi_WaitForNoBusy+0xa>
}
2000217e:	bf00      	nop
20002180:	370c      	adds	r7, #12
20002182:	46bd      	mov	sp, r7
20002184:	f85d 7b04 	ldr.w	r7, [sp], #4
20002188:	4770      	bx	lr

2000218a <spi_SetDirection>:

void spi_SetDirection(spi_drv_t* pDrv, spi_direction_e bDirection)
{
2000218a:	b580      	push	{r7, lr}
2000218c:	b082      	sub	sp, #8
2000218e:	af00      	add	r7, sp, #0
20002190:	6078      	str	r0, [r7, #4]
20002192:	460b      	mov	r3, r1
20002194:	807b      	strh	r3, [r7, #2]
  LL_SPI_SetTransferDirection(pDrv->pHW->reg, bDirection);
20002196:	687b      	ldr	r3, [r7, #4]
20002198:	681b      	ldr	r3, [r3, #0]
2000219a:	681b      	ldr	r3, [r3, #0]
2000219c:	887a      	ldrh	r2, [r7, #2]
2000219e:	4611      	mov	r1, r2
200021a0:	4618      	mov	r0, r3
200021a2:	f7ff fce2 	bl	20001b6a <LL_SPI_SetTransferDirection>
}
200021a6:	bf00      	nop
200021a8:	3708      	adds	r7, #8
200021aa:	46bd      	mov	sp, r7
200021ac:	bd80      	pop	{r7, pc}
	...

200021b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
200021b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 200021e8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
200021b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
200021b6:	e003      	b.n	200021c0 <LoopCopyDataInit>

200021b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
200021b8:	4b0c      	ldr	r3, [pc, #48]	; (200021ec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
200021ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
200021bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
200021be:	3104      	adds	r1, #4

200021c0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
200021c0:	480b      	ldr	r0, [pc, #44]	; (200021f0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
200021c2:	4b0c      	ldr	r3, [pc, #48]	; (200021f4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
200021c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
200021c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
200021c8:	d3f6      	bcc.n	200021b8 <CopyDataInit>
  ldr  r2, =_sbss
200021ca:	4a0b      	ldr	r2, [pc, #44]	; (200021f8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
200021cc:	e002      	b.n	200021d4 <LoopFillZerobss>

200021ce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
200021ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
200021d0:	f842 3b04 	str.w	r3, [r2], #4

200021d4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
200021d4:	4b09      	ldr	r3, [pc, #36]	; (200021fc <LoopFillZerobss+0x28>)
  cmp  r2, r3
200021d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
200021d8:	d3f9      	bcc.n	200021ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
200021da:	f000 f841 	bl	20002260 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
200021de:	f000 fb69 	bl	200028b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
200021e2:	f7ff fc3a 	bl	20001a5a <main>
  bx  lr    
200021e6:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
200021e8:	20010004 	.word	0x20010004
  ldr  r3, =_sidata
200021ec:	20000390 	.word	0x20000390
  ldr  r0, =_sdata
200021f0:	20000390 	.word	0x20000390
  ldr  r3, =_edata
200021f4:	200003f0 	.word	0x200003f0
  ldr  r2, =_sbss
200021f8:	200003f0 	.word	0x200003f0
  ldr  r3, = _ebss
200021fc:	20000424 	.word	0x20000424

20002200 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
20002200:	e7fe      	b.n	20002200 <ADC_IRQHandler>

20002202 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
20002202:	b480      	push	{r7}
20002204:	af00      	add	r7, sp, #0
}
20002206:	bf00      	nop
20002208:	46bd      	mov	sp, r7
2000220a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000220e:	4770      	bx	lr

20002210 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
20002210:	b480      	push	{r7}
20002212:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
20002214:	e7fe      	b.n	20002214 <HardFault_Handler+0x4>

20002216 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
20002216:	b480      	push	{r7}
20002218:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
2000221a:	e7fe      	b.n	2000221a <MemManage_Handler+0x4>

2000221c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
2000221c:	b480      	push	{r7}
2000221e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
20002220:	e7fe      	b.n	20002220 <BusFault_Handler+0x4>

20002222 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
20002222:	b480      	push	{r7}
20002224:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
20002226:	e7fe      	b.n	20002226 <UsageFault_Handler+0x4>

20002228 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
20002228:	b480      	push	{r7}
2000222a:	af00      	add	r7, sp, #0
}
2000222c:	bf00      	nop
2000222e:	46bd      	mov	sp, r7
20002230:	f85d 7b04 	ldr.w	r7, [sp], #4
20002234:	4770      	bx	lr

20002236 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
20002236:	b480      	push	{r7}
20002238:	af00      	add	r7, sp, #0
}
2000223a:	bf00      	nop
2000223c:	46bd      	mov	sp, r7
2000223e:	f85d 7b04 	ldr.w	r7, [sp], #4
20002242:	4770      	bx	lr

20002244 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
20002244:	b480      	push	{r7}
20002246:	af00      	add	r7, sp, #0
}
20002248:	bf00      	nop
2000224a:	46bd      	mov	sp, r7
2000224c:	f85d 7b04 	ldr.w	r7, [sp], #4
20002250:	4770      	bx	lr

20002252 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
20002252:	b480      	push	{r7}
20002254:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
20002256:	bf00      	nop
20002258:	46bd      	mov	sp, r7
2000225a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000225e:	4770      	bx	lr

20002260 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
20002260:	b480      	push	{r7}
20002262:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
20002264:	4a06      	ldr	r2, [pc, #24]	; (20002280 <SystemInit+0x20>)
20002266:	4b06      	ldr	r3, [pc, #24]	; (20002280 <SystemInit+0x20>)
20002268:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
2000226c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
20002270:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
20002274:	bf00      	nop
20002276:	46bd      	mov	sp, r7
20002278:	f85d 7b04 	ldr.w	r7, [sp], #4
2000227c:	4770      	bx	lr
2000227e:	bf00      	nop
20002280:	e000ed00 	.word	0xe000ed00

20002284 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
20002284:	b480      	push	{r7}
20002286:	b087      	sub	sp, #28
20002288:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
2000228a:	2300      	movs	r3, #0
2000228c:	613b      	str	r3, [r7, #16]
2000228e:	2300      	movs	r3, #0
20002290:	617b      	str	r3, [r7, #20]
20002292:	2302      	movs	r3, #2
20002294:	60fb      	str	r3, [r7, #12]
20002296:	2300      	movs	r3, #0
20002298:	60bb      	str	r3, [r7, #8]
2000229a:	2302      	movs	r3, #2
2000229c:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
2000229e:	4b31      	ldr	r3, [pc, #196]	; (20002364 <SystemCoreClockUpdate+0xe0>)
200022a0:	689b      	ldr	r3, [r3, #8]
200022a2:	f003 030c 	and.w	r3, r3, #12
200022a6:	613b      	str	r3, [r7, #16]

  switch (tmp)
200022a8:	693b      	ldr	r3, [r7, #16]
200022aa:	2b04      	cmp	r3, #4
200022ac:	d007      	beq.n	200022be <SystemCoreClockUpdate+0x3a>
200022ae:	2b08      	cmp	r3, #8
200022b0:	d009      	beq.n	200022c6 <SystemCoreClockUpdate+0x42>
200022b2:	2b00      	cmp	r3, #0
200022b4:	d13d      	bne.n	20002332 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
200022b6:	4b2c      	ldr	r3, [pc, #176]	; (20002368 <SystemCoreClockUpdate+0xe4>)
200022b8:	4a2c      	ldr	r2, [pc, #176]	; (2000236c <SystemCoreClockUpdate+0xe8>)
200022ba:	601a      	str	r2, [r3, #0]
      break;
200022bc:	e03d      	b.n	2000233a <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
200022be:	4b2a      	ldr	r3, [pc, #168]	; (20002368 <SystemCoreClockUpdate+0xe4>)
200022c0:	4a2b      	ldr	r2, [pc, #172]	; (20002370 <SystemCoreClockUpdate+0xec>)
200022c2:	601a      	str	r2, [r3, #0]
      break;
200022c4:	e039      	b.n	2000233a <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
200022c6:	4b27      	ldr	r3, [pc, #156]	; (20002364 <SystemCoreClockUpdate+0xe0>)
200022c8:	685b      	ldr	r3, [r3, #4]
200022ca:	0d9b      	lsrs	r3, r3, #22
200022cc:	f003 0301 	and.w	r3, r3, #1
200022d0:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
200022d2:	4b24      	ldr	r3, [pc, #144]	; (20002364 <SystemCoreClockUpdate+0xe0>)
200022d4:	685b      	ldr	r3, [r3, #4]
200022d6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
200022da:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
200022dc:	68bb      	ldr	r3, [r7, #8]
200022de:	2b00      	cmp	r3, #0
200022e0:	d00c      	beq.n	200022fc <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
200022e2:	4a23      	ldr	r2, [pc, #140]	; (20002370 <SystemCoreClockUpdate+0xec>)
200022e4:	687b      	ldr	r3, [r7, #4]
200022e6:	fbb2 f3f3 	udiv	r3, r2, r3
200022ea:	4a1e      	ldr	r2, [pc, #120]	; (20002364 <SystemCoreClockUpdate+0xe0>)
200022ec:	6852      	ldr	r2, [r2, #4]
200022ee:	0992      	lsrs	r2, r2, #6
200022f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
200022f4:	fb02 f303 	mul.w	r3, r2, r3
200022f8:	617b      	str	r3, [r7, #20]
200022fa:	e00b      	b.n	20002314 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
200022fc:	4a1b      	ldr	r2, [pc, #108]	; (2000236c <SystemCoreClockUpdate+0xe8>)
200022fe:	687b      	ldr	r3, [r7, #4]
20002300:	fbb2 f3f3 	udiv	r3, r2, r3
20002304:	4a17      	ldr	r2, [pc, #92]	; (20002364 <SystemCoreClockUpdate+0xe0>)
20002306:	6852      	ldr	r2, [r2, #4]
20002308:	0992      	lsrs	r2, r2, #6
2000230a:	f3c2 0208 	ubfx	r2, r2, #0, #9
2000230e:	fb02 f303 	mul.w	r3, r2, r3
20002312:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
20002314:	4b13      	ldr	r3, [pc, #76]	; (20002364 <SystemCoreClockUpdate+0xe0>)
20002316:	685b      	ldr	r3, [r3, #4]
20002318:	0c1b      	lsrs	r3, r3, #16
2000231a:	f003 0303 	and.w	r3, r3, #3
2000231e:	3301      	adds	r3, #1
20002320:	005b      	lsls	r3, r3, #1
20002322:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
20002324:	697a      	ldr	r2, [r7, #20]
20002326:	68fb      	ldr	r3, [r7, #12]
20002328:	fbb2 f3f3 	udiv	r3, r2, r3
2000232c:	4a0e      	ldr	r2, [pc, #56]	; (20002368 <SystemCoreClockUpdate+0xe4>)
2000232e:	6013      	str	r3, [r2, #0]
      break;
20002330:	e003      	b.n	2000233a <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
20002332:	4b0d      	ldr	r3, [pc, #52]	; (20002368 <SystemCoreClockUpdate+0xe4>)
20002334:	4a0d      	ldr	r2, [pc, #52]	; (2000236c <SystemCoreClockUpdate+0xe8>)
20002336:	601a      	str	r2, [r3, #0]
      break;
20002338:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
2000233a:	4b0a      	ldr	r3, [pc, #40]	; (20002364 <SystemCoreClockUpdate+0xe0>)
2000233c:	689b      	ldr	r3, [r3, #8]
2000233e:	091b      	lsrs	r3, r3, #4
20002340:	f003 030f 	and.w	r3, r3, #15
20002344:	4a0b      	ldr	r2, [pc, #44]	; (20002374 <SystemCoreClockUpdate+0xf0>)
20002346:	5cd3      	ldrb	r3, [r2, r3]
20002348:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
2000234a:	4b07      	ldr	r3, [pc, #28]	; (20002368 <SystemCoreClockUpdate+0xe4>)
2000234c:	681a      	ldr	r2, [r3, #0]
2000234e:	693b      	ldr	r3, [r7, #16]
20002350:	fa22 f303 	lsr.w	r3, r2, r3
20002354:	4a04      	ldr	r2, [pc, #16]	; (20002368 <SystemCoreClockUpdate+0xe4>)
20002356:	6013      	str	r3, [r2, #0]
}
20002358:	bf00      	nop
2000235a:	371c      	adds	r7, #28
2000235c:	46bd      	mov	sp, r7
2000235e:	f85d 7b04 	ldr.w	r7, [sp], #4
20002362:	4770      	bx	lr
20002364:	40023800 	.word	0x40023800
20002368:	200003ec 	.word	0x200003ec
2000236c:	00f42400 	.word	0x00f42400
20002370:	017d7840 	.word	0x017d7840
20002374:	20002b08 	.word	0x20002b08

20002378 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
20002378:	b480      	push	{r7}
2000237a:	b087      	sub	sp, #28
2000237c:	af00      	add	r7, sp, #0
2000237e:	60f8      	str	r0, [r7, #12]
20002380:	60b9      	str	r1, [r7, #8]
20002382:	607a      	str	r2, [r7, #4]
	int div = 1;
20002384:	2301      	movs	r3, #1
20002386:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
20002388:	e004      	b.n	20002394 <ts_itoa+0x1c>
		div *= base;
2000238a:	697b      	ldr	r3, [r7, #20]
2000238c:	687a      	ldr	r2, [r7, #4]
2000238e:	fb02 f303 	mul.w	r3, r2, r3
20002392:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
20002394:	697b      	ldr	r3, [r7, #20]
20002396:	68ba      	ldr	r2, [r7, #8]
20002398:	fbb2 f2f3 	udiv	r2, r2, r3
2000239c:	687b      	ldr	r3, [r7, #4]
2000239e:	429a      	cmp	r2, r3
200023a0:	d2f3      	bcs.n	2000238a <ts_itoa+0x12>

	while (div != 0)
200023a2:	e029      	b.n	200023f8 <ts_itoa+0x80>
	{
		int num = d/div;
200023a4:	697b      	ldr	r3, [r7, #20]
200023a6:	68ba      	ldr	r2, [r7, #8]
200023a8:	fbb2 f3f3 	udiv	r3, r2, r3
200023ac:	613b      	str	r3, [r7, #16]
		d = d%div;
200023ae:	697a      	ldr	r2, [r7, #20]
200023b0:	68bb      	ldr	r3, [r7, #8]
200023b2:	fbb3 f1f2 	udiv	r1, r3, r2
200023b6:	fb02 f201 	mul.w	r2, r2, r1
200023ba:	1a9b      	subs	r3, r3, r2
200023bc:	60bb      	str	r3, [r7, #8]
		div /= base;
200023be:	697a      	ldr	r2, [r7, #20]
200023c0:	687b      	ldr	r3, [r7, #4]
200023c2:	fb92 f3f3 	sdiv	r3, r2, r3
200023c6:	617b      	str	r3, [r7, #20]
		if (num > 9)
200023c8:	693b      	ldr	r3, [r7, #16]
200023ca:	2b09      	cmp	r3, #9
200023cc:	dd0a      	ble.n	200023e4 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
200023ce:	68fb      	ldr	r3, [r7, #12]
200023d0:	681b      	ldr	r3, [r3, #0]
200023d2:	1c59      	adds	r1, r3, #1
200023d4:	68fa      	ldr	r2, [r7, #12]
200023d6:	6011      	str	r1, [r2, #0]
200023d8:	693a      	ldr	r2, [r7, #16]
200023da:	b2d2      	uxtb	r2, r2
200023dc:	3237      	adds	r2, #55	; 0x37
200023de:	b2d2      	uxtb	r2, r2
200023e0:	701a      	strb	r2, [r3, #0]
200023e2:	e009      	b.n	200023f8 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
200023e4:	68fb      	ldr	r3, [r7, #12]
200023e6:	681b      	ldr	r3, [r3, #0]
200023e8:	1c59      	adds	r1, r3, #1
200023ea:	68fa      	ldr	r2, [r7, #12]
200023ec:	6011      	str	r1, [r2, #0]
200023ee:	693a      	ldr	r2, [r7, #16]
200023f0:	b2d2      	uxtb	r2, r2
200023f2:	3230      	adds	r2, #48	; 0x30
200023f4:	b2d2      	uxtb	r2, r2
200023f6:	701a      	strb	r2, [r3, #0]
	while (div != 0)
200023f8:	697b      	ldr	r3, [r7, #20]
200023fa:	2b00      	cmp	r3, #0
200023fc:	d1d2      	bne.n	200023a4 <ts_itoa+0x2c>
	}
}
200023fe:	bf00      	nop
20002400:	371c      	adds	r7, #28
20002402:	46bd      	mov	sp, r7
20002404:	f85d 7b04 	ldr.w	r7, [sp], #4
20002408:	4770      	bx	lr

2000240a <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
2000240a:	b580      	push	{r7, lr}
2000240c:	b088      	sub	sp, #32
2000240e:	af00      	add	r7, sp, #0
20002410:	60f8      	str	r0, [r7, #12]
20002412:	60b9      	str	r1, [r7, #8]
20002414:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
20002416:	68fb      	ldr	r3, [r7, #12]
20002418:	617b      	str	r3, [r7, #20]
	while(*fmt)
2000241a:	e07d      	b.n	20002518 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
2000241c:	68bb      	ldr	r3, [r7, #8]
2000241e:	781b      	ldrb	r3, [r3, #0]
20002420:	2b25      	cmp	r3, #37	; 0x25
20002422:	d171      	bne.n	20002508 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
20002424:	68bb      	ldr	r3, [r7, #8]
20002426:	3301      	adds	r3, #1
20002428:	60bb      	str	r3, [r7, #8]
2000242a:	68bb      	ldr	r3, [r7, #8]
2000242c:	781b      	ldrb	r3, [r3, #0]
2000242e:	2b64      	cmp	r3, #100	; 0x64
20002430:	d01e      	beq.n	20002470 <ts_formatstring+0x66>
20002432:	2b64      	cmp	r3, #100	; 0x64
20002434:	dc06      	bgt.n	20002444 <ts_formatstring+0x3a>
20002436:	2b58      	cmp	r3, #88	; 0x58
20002438:	d050      	beq.n	200024dc <ts_formatstring+0xd2>
2000243a:	2b63      	cmp	r3, #99	; 0x63
2000243c:	d00e      	beq.n	2000245c <ts_formatstring+0x52>
2000243e:	2b25      	cmp	r3, #37	; 0x25
20002440:	d058      	beq.n	200024f4 <ts_formatstring+0xea>
20002442:	e05d      	b.n	20002500 <ts_formatstring+0xf6>
20002444:	2b73      	cmp	r3, #115	; 0x73
20002446:	d02b      	beq.n	200024a0 <ts_formatstring+0x96>
20002448:	2b73      	cmp	r3, #115	; 0x73
2000244a:	dc02      	bgt.n	20002452 <ts_formatstring+0x48>
2000244c:	2b69      	cmp	r3, #105	; 0x69
2000244e:	d00f      	beq.n	20002470 <ts_formatstring+0x66>
20002450:	e056      	b.n	20002500 <ts_formatstring+0xf6>
20002452:	2b75      	cmp	r3, #117	; 0x75
20002454:	d037      	beq.n	200024c6 <ts_formatstring+0xbc>
20002456:	2b78      	cmp	r3, #120	; 0x78
20002458:	d040      	beq.n	200024dc <ts_formatstring+0xd2>
2000245a:	e051      	b.n	20002500 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
2000245c:	68fb      	ldr	r3, [r7, #12]
2000245e:	1c5a      	adds	r2, r3, #1
20002460:	60fa      	str	r2, [r7, #12]
20002462:	687a      	ldr	r2, [r7, #4]
20002464:	1d11      	adds	r1, r2, #4
20002466:	6079      	str	r1, [r7, #4]
20002468:	6812      	ldr	r2, [r2, #0]
2000246a:	b2d2      	uxtb	r2, r2
2000246c:	701a      	strb	r2, [r3, #0]
				break;
2000246e:	e047      	b.n	20002500 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
20002470:	687b      	ldr	r3, [r7, #4]
20002472:	1d1a      	adds	r2, r3, #4
20002474:	607a      	str	r2, [r7, #4]
20002476:	681b      	ldr	r3, [r3, #0]
20002478:	61fb      	str	r3, [r7, #28]
					if (val < 0)
2000247a:	69fb      	ldr	r3, [r7, #28]
2000247c:	2b00      	cmp	r3, #0
2000247e:	da07      	bge.n	20002490 <ts_formatstring+0x86>
					{
						val *= -1;
20002480:	69fb      	ldr	r3, [r7, #28]
20002482:	425b      	negs	r3, r3
20002484:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
20002486:	68fb      	ldr	r3, [r7, #12]
20002488:	1c5a      	adds	r2, r3, #1
2000248a:	60fa      	str	r2, [r7, #12]
2000248c:	222d      	movs	r2, #45	; 0x2d
2000248e:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
20002490:	69f9      	ldr	r1, [r7, #28]
20002492:	f107 030c 	add.w	r3, r7, #12
20002496:	220a      	movs	r2, #10
20002498:	4618      	mov	r0, r3
2000249a:	f7ff ff6d 	bl	20002378 <ts_itoa>
				}
				break;
2000249e:	e02f      	b.n	20002500 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
200024a0:	687b      	ldr	r3, [r7, #4]
200024a2:	1d1a      	adds	r2, r3, #4
200024a4:	607a      	str	r2, [r7, #4]
200024a6:	681b      	ldr	r3, [r3, #0]
200024a8:	61bb      	str	r3, [r7, #24]
					while (*arg)
200024aa:	e007      	b.n	200024bc <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
200024ac:	68fb      	ldr	r3, [r7, #12]
200024ae:	1c5a      	adds	r2, r3, #1
200024b0:	60fa      	str	r2, [r7, #12]
200024b2:	69ba      	ldr	r2, [r7, #24]
200024b4:	1c51      	adds	r1, r2, #1
200024b6:	61b9      	str	r1, [r7, #24]
200024b8:	7812      	ldrb	r2, [r2, #0]
200024ba:	701a      	strb	r2, [r3, #0]
					while (*arg)
200024bc:	69bb      	ldr	r3, [r7, #24]
200024be:	781b      	ldrb	r3, [r3, #0]
200024c0:	2b00      	cmp	r3, #0
200024c2:	d1f3      	bne.n	200024ac <ts_formatstring+0xa2>
					}
				}
				break;
200024c4:	e01c      	b.n	20002500 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
200024c6:	687b      	ldr	r3, [r7, #4]
200024c8:	1d1a      	adds	r2, r3, #4
200024ca:	607a      	str	r2, [r7, #4]
200024cc:	6819      	ldr	r1, [r3, #0]
200024ce:	f107 030c 	add.w	r3, r7, #12
200024d2:	220a      	movs	r2, #10
200024d4:	4618      	mov	r0, r3
200024d6:	f7ff ff4f 	bl	20002378 <ts_itoa>
				break;
200024da:	e011      	b.n	20002500 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
200024dc:	687b      	ldr	r3, [r7, #4]
200024de:	1d1a      	adds	r2, r3, #4
200024e0:	607a      	str	r2, [r7, #4]
200024e2:	681b      	ldr	r3, [r3, #0]
200024e4:	4619      	mov	r1, r3
200024e6:	f107 030c 	add.w	r3, r7, #12
200024ea:	2210      	movs	r2, #16
200024ec:	4618      	mov	r0, r3
200024ee:	f7ff ff43 	bl	20002378 <ts_itoa>
				break;
200024f2:	e005      	b.n	20002500 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
200024f4:	68fb      	ldr	r3, [r7, #12]
200024f6:	1c5a      	adds	r2, r3, #1
200024f8:	60fa      	str	r2, [r7, #12]
200024fa:	2225      	movs	r2, #37	; 0x25
200024fc:	701a      	strb	r2, [r3, #0]
				  break;
200024fe:	bf00      	nop
			}
			fmt++;
20002500:	68bb      	ldr	r3, [r7, #8]
20002502:	3301      	adds	r3, #1
20002504:	60bb      	str	r3, [r7, #8]
20002506:	e007      	b.n	20002518 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
20002508:	68fb      	ldr	r3, [r7, #12]
2000250a:	1c5a      	adds	r2, r3, #1
2000250c:	60fa      	str	r2, [r7, #12]
2000250e:	68ba      	ldr	r2, [r7, #8]
20002510:	1c51      	adds	r1, r2, #1
20002512:	60b9      	str	r1, [r7, #8]
20002514:	7812      	ldrb	r2, [r2, #0]
20002516:	701a      	strb	r2, [r3, #0]
	while(*fmt)
20002518:	68bb      	ldr	r3, [r7, #8]
2000251a:	781b      	ldrb	r3, [r3, #0]
2000251c:	2b00      	cmp	r3, #0
2000251e:	f47f af7d 	bne.w	2000241c <ts_formatstring+0x12>
		}
	}
	*buf = 0;
20002522:	68fb      	ldr	r3, [r7, #12]
20002524:	2200      	movs	r2, #0
20002526:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
20002528:	68fb      	ldr	r3, [r7, #12]
2000252a:	461a      	mov	r2, r3
2000252c:	697b      	ldr	r3, [r7, #20]
2000252e:	1ad3      	subs	r3, r2, r3
}
20002530:	4618      	mov	r0, r3
20002532:	3720      	adds	r7, #32
20002534:	46bd      	mov	sp, r7
20002536:	bd80      	pop	{r7, pc}

20002538 <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
20002538:	b480      	push	{r7}
2000253a:	b085      	sub	sp, #20
2000253c:	af00      	add	r7, sp, #0
2000253e:	6078      	str	r0, [r7, #4]
20002540:	6039      	str	r1, [r7, #0]
	int length = 0;
20002542:	2300      	movs	r3, #0
20002544:	60fb      	str	r3, [r7, #12]
	while (*fmt)
20002546:	e081      	b.n	2000264c <ts_formatlength+0x114>
	{
		if (*fmt == '%')
20002548:	687b      	ldr	r3, [r7, #4]
2000254a:	781b      	ldrb	r3, [r3, #0]
2000254c:	2b25      	cmp	r3, #37	; 0x25
2000254e:	d177      	bne.n	20002640 <ts_formatlength+0x108>
		{
			++fmt;
20002550:	687b      	ldr	r3, [r7, #4]
20002552:	3301      	adds	r3, #1
20002554:	607b      	str	r3, [r7, #4]
			switch (*fmt)
20002556:	687b      	ldr	r3, [r7, #4]
20002558:	781b      	ldrb	r3, [r3, #0]
2000255a:	3b58      	subs	r3, #88	; 0x58
2000255c:	2b20      	cmp	r3, #32
2000255e:	d86a      	bhi.n	20002636 <ts_formatlength+0xfe>
20002560:	a201      	add	r2, pc, #4	; (adr r2, 20002568 <ts_formatlength+0x30>)
20002562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20002566:	bf00      	nop
20002568:	20002629 	.word	0x20002629
2000256c:	20002637 	.word	0x20002637
20002570:	20002637 	.word	0x20002637
20002574:	20002637 	.word	0x20002637
20002578:	20002637 	.word	0x20002637
2000257c:	20002637 	.word	0x20002637
20002580:	20002637 	.word	0x20002637
20002584:	20002637 	.word	0x20002637
20002588:	20002637 	.word	0x20002637
2000258c:	20002637 	.word	0x20002637
20002590:	20002637 	.word	0x20002637
20002594:	200025ed 	.word	0x200025ed
20002598:	200025fb 	.word	0x200025fb
2000259c:	20002637 	.word	0x20002637
200025a0:	20002637 	.word	0x20002637
200025a4:	20002637 	.word	0x20002637
200025a8:	20002637 	.word	0x20002637
200025ac:	200025fb 	.word	0x200025fb
200025b0:	20002637 	.word	0x20002637
200025b4:	20002637 	.word	0x20002637
200025b8:	20002637 	.word	0x20002637
200025bc:	20002637 	.word	0x20002637
200025c0:	20002637 	.word	0x20002637
200025c4:	20002637 	.word	0x20002637
200025c8:	20002637 	.word	0x20002637
200025cc:	20002637 	.word	0x20002637
200025d0:	20002637 	.word	0x20002637
200025d4:	20002609 	.word	0x20002609
200025d8:	20002637 	.word	0x20002637
200025dc:	200025fb 	.word	0x200025fb
200025e0:	20002637 	.word	0x20002637
200025e4:	20002637 	.word	0x20002637
200025e8:	20002629 	.word	0x20002629
			{
			  case 'c':
		  		  va_arg(va, int);
200025ec:	683b      	ldr	r3, [r7, #0]
200025ee:	3304      	adds	r3, #4
200025f0:	603b      	str	r3, [r7, #0]
				  ++length;
200025f2:	68fb      	ldr	r3, [r7, #12]
200025f4:	3301      	adds	r3, #1
200025f6:	60fb      	str	r3, [r7, #12]
				  break;
200025f8:	e025      	b.n	20002646 <ts_formatlength+0x10e>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
200025fa:	68fb      	ldr	r3, [r7, #12]
200025fc:	330b      	adds	r3, #11
200025fe:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
20002600:	683b      	ldr	r3, [r7, #0]
20002602:	3304      	adds	r3, #4
20002604:	603b      	str	r3, [r7, #0]
				  break;
20002606:	e01e      	b.n	20002646 <ts_formatlength+0x10e>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
20002608:	683b      	ldr	r3, [r7, #0]
2000260a:	1d1a      	adds	r2, r3, #4
2000260c:	603a      	str	r2, [r7, #0]
2000260e:	681b      	ldr	r3, [r3, #0]
20002610:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
20002612:	e002      	b.n	2000261a <ts_formatlength+0xe2>
			  			  ++length;
20002614:	68fb      	ldr	r3, [r7, #12]
20002616:	3301      	adds	r3, #1
20002618:	60fb      	str	r3, [r7, #12]
			  		  while (*str++)
2000261a:	68bb      	ldr	r3, [r7, #8]
2000261c:	1c5a      	adds	r2, r3, #1
2000261e:	60ba      	str	r2, [r7, #8]
20002620:	781b      	ldrb	r3, [r3, #0]
20002622:	2b00      	cmp	r3, #0
20002624:	d1f6      	bne.n	20002614 <ts_formatlength+0xdc>
			  	  }
				  break;
20002626:	e00e      	b.n	20002646 <ts_formatlength+0x10e>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
20002628:	68fb      	ldr	r3, [r7, #12]
2000262a:	3308      	adds	r3, #8
2000262c:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
2000262e:	683b      	ldr	r3, [r7, #0]
20002630:	3304      	adds	r3, #4
20002632:	603b      	str	r3, [r7, #0]
				  break;
20002634:	e007      	b.n	20002646 <ts_formatlength+0x10e>
			  default:
				  ++length;
20002636:	68fb      	ldr	r3, [r7, #12]
20002638:	3301      	adds	r3, #1
2000263a:	60fb      	str	r3, [r7, #12]
				  break;
2000263c:	bf00      	nop
2000263e:	e002      	b.n	20002646 <ts_formatlength+0x10e>
			}
		}
		else
		{
			++length;
20002640:	68fb      	ldr	r3, [r7, #12]
20002642:	3301      	adds	r3, #1
20002644:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
20002646:	687b      	ldr	r3, [r7, #4]
20002648:	3301      	adds	r3, #1
2000264a:	607b      	str	r3, [r7, #4]
	while (*fmt)
2000264c:	687b      	ldr	r3, [r7, #4]
2000264e:	781b      	ldrb	r3, [r3, #0]
20002650:	2b00      	cmp	r3, #0
20002652:	f47f af79 	bne.w	20002548 <ts_formatlength+0x10>
	}
	return length;
20002656:	68fb      	ldr	r3, [r7, #12]
}
20002658:	4618      	mov	r0, r3
2000265a:	3714      	adds	r7, #20
2000265c:	46bd      	mov	sp, r7
2000265e:	f85d 7b04 	ldr.w	r7, [sp], #4
20002662:	4770      	bx	lr

20002664 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
20002664:	b40e      	push	{r1, r2, r3}
20002666:	b580      	push	{r7, lr}
20002668:	b085      	sub	sp, #20
2000266a:	af00      	add	r7, sp, #0
2000266c:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
2000266e:	f107 0320 	add.w	r3, r7, #32
20002672:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
20002674:	68ba      	ldr	r2, [r7, #8]
20002676:	69f9      	ldr	r1, [r7, #28]
20002678:	6878      	ldr	r0, [r7, #4]
2000267a:	f7ff fec6 	bl	2000240a <ts_formatstring>
2000267e:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
20002680:	68fb      	ldr	r3, [r7, #12]
}
20002682:	4618      	mov	r0, r3
20002684:	3714      	adds	r7, #20
20002686:	46bd      	mov	sp, r7
20002688:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
2000268c:	b003      	add	sp, #12
2000268e:	4770      	bx	lr

20002690 <fiprintf>:
**            given file stream according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int fiprintf(FILE * stream, const char *fmt, ...)
{
20002690:	b40e      	push	{r1, r2, r3}
20002692:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20002696:	b086      	sub	sp, #24
20002698:	af00      	add	r7, sp, #0
2000269a:	6078      	str	r0, [r7, #4]
	int length = 0;
2000269c:	2300      	movs	r3, #0
2000269e:	617b      	str	r3, [r7, #20]
	va_list va;
	va_start(va, fmt);
200026a0:	f107 0338 	add.w	r3, r7, #56	; 0x38
200026a4:	60bb      	str	r3, [r7, #8]
	length = ts_formatlength(fmt, va);
200026a6:	68b9      	ldr	r1, [r7, #8]
200026a8:	6b78      	ldr	r0, [r7, #52]	; 0x34
200026aa:	f7ff ff45 	bl	20002538 <ts_formatlength>
200026ae:	6178      	str	r0, [r7, #20]
	va_end(va);
	{
200026b0:	466b      	mov	r3, sp
200026b2:	461e      	mov	r6, r3
		char buf[length];
200026b4:	6979      	ldr	r1, [r7, #20]
200026b6:	1e4b      	subs	r3, r1, #1
200026b8:	613b      	str	r3, [r7, #16]
200026ba:	460b      	mov	r3, r1
200026bc:	461a      	mov	r2, r3
200026be:	f04f 0300 	mov.w	r3, #0
200026c2:	ea4f 09c3 	mov.w	r9, r3, lsl #3
200026c6:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
200026ca:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200026ce:	460b      	mov	r3, r1
200026d0:	461a      	mov	r2, r3
200026d2:	f04f 0300 	mov.w	r3, #0
200026d6:	00dd      	lsls	r5, r3, #3
200026d8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
200026dc:	00d4      	lsls	r4, r2, #3
200026de:	460b      	mov	r3, r1
200026e0:	3307      	adds	r3, #7
200026e2:	08db      	lsrs	r3, r3, #3
200026e4:	00db      	lsls	r3, r3, #3
200026e6:	ebad 0d03 	sub.w	sp, sp, r3
200026ea:	466b      	mov	r3, sp
200026ec:	3300      	adds	r3, #0
200026ee:	60fb      	str	r3, [r7, #12]
		va_start(va, fmt);
200026f0:	f107 0338 	add.w	r3, r7, #56	; 0x38
200026f4:	60bb      	str	r3, [r7, #8]
		length = ts_formatstring(buf, fmt, va);
200026f6:	68fb      	ldr	r3, [r7, #12]
200026f8:	68ba      	ldr	r2, [r7, #8]
200026fa:	6b79      	ldr	r1, [r7, #52]	; 0x34
200026fc:	4618      	mov	r0, r3
200026fe:	f7ff fe84 	bl	2000240a <ts_formatstring>
20002702:	6178      	str	r0, [r7, #20]
		length = _write(stream->_file, buf, length);
20002704:	687b      	ldr	r3, [r7, #4]
20002706:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
2000270a:	4618      	mov	r0, r3
2000270c:	68fb      	ldr	r3, [r7, #12]
2000270e:	697a      	ldr	r2, [r7, #20]
20002710:	4619      	mov	r1, r3
20002712:	f000 f8f3 	bl	200028fc <_write>
20002716:	6178      	str	r0, [r7, #20]
20002718:	46b5      	mov	sp, r6
		va_end(va);
	}
	return length;
2000271a:	697b      	ldr	r3, [r7, #20]
}
2000271c:	4618      	mov	r0, r3
2000271e:	3718      	adds	r7, #24
20002720:	46bd      	mov	sp, r7
20002722:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
20002726:	b003      	add	sp, #12
20002728:	4770      	bx	lr

2000272a <iprintf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int iprintf(const char *fmt, ...)
{
2000272a:	b40f      	push	{r0, r1, r2, r3}
2000272c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20002730:	b085      	sub	sp, #20
20002732:	af00      	add	r7, sp, #0
	int length = 0;
20002734:	2300      	movs	r3, #0
20002736:	60fb      	str	r3, [r7, #12]
	va_list va;
	va_start(va, fmt);
20002738:	f107 0334 	add.w	r3, r7, #52	; 0x34
2000273c:	603b      	str	r3, [r7, #0]
	length = ts_formatlength(fmt, va);
2000273e:	6839      	ldr	r1, [r7, #0]
20002740:	6b38      	ldr	r0, [r7, #48]	; 0x30
20002742:	f7ff fef9 	bl	20002538 <ts_formatlength>
20002746:	60f8      	str	r0, [r7, #12]
	va_end(va);
	{
20002748:	466b      	mov	r3, sp
2000274a:	461e      	mov	r6, r3
		char buf[length];
2000274c:	68f9      	ldr	r1, [r7, #12]
2000274e:	1e4b      	subs	r3, r1, #1
20002750:	60bb      	str	r3, [r7, #8]
20002752:	460b      	mov	r3, r1
20002754:	461a      	mov	r2, r3
20002756:	f04f 0300 	mov.w	r3, #0
2000275a:	ea4f 09c3 	mov.w	r9, r3, lsl #3
2000275e:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
20002762:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20002766:	460b      	mov	r3, r1
20002768:	461a      	mov	r2, r3
2000276a:	f04f 0300 	mov.w	r3, #0
2000276e:	00dd      	lsls	r5, r3, #3
20002770:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
20002774:	00d4      	lsls	r4, r2, #3
20002776:	460b      	mov	r3, r1
20002778:	3307      	adds	r3, #7
2000277a:	08db      	lsrs	r3, r3, #3
2000277c:	00db      	lsls	r3, r3, #3
2000277e:	ebad 0d03 	sub.w	sp, sp, r3
20002782:	466b      	mov	r3, sp
20002784:	3300      	adds	r3, #0
20002786:	607b      	str	r3, [r7, #4]
		va_start(va, fmt);
20002788:	f107 0334 	add.w	r3, r7, #52	; 0x34
2000278c:	603b      	str	r3, [r7, #0]
		length = ts_formatstring(buf, fmt, va);
2000278e:	687b      	ldr	r3, [r7, #4]
20002790:	683a      	ldr	r2, [r7, #0]
20002792:	6b39      	ldr	r1, [r7, #48]	; 0x30
20002794:	4618      	mov	r0, r3
20002796:	f7ff fe38 	bl	2000240a <ts_formatstring>
2000279a:	60f8      	str	r0, [r7, #12]
		length = _write(1, buf, length);
2000279c:	687b      	ldr	r3, [r7, #4]
2000279e:	68fa      	ldr	r2, [r7, #12]
200027a0:	4619      	mov	r1, r3
200027a2:	2001      	movs	r0, #1
200027a4:	f000 f8aa 	bl	200028fc <_write>
200027a8:	60f8      	str	r0, [r7, #12]
200027aa:	46b5      	mov	sp, r6
		va_end(va);
	}
	return length;
200027ac:	68fb      	ldr	r3, [r7, #12]
}
200027ae:	4618      	mov	r0, r3
200027b0:	3714      	adds	r7, #20
200027b2:	46bd      	mov	sp, r7
200027b4:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
200027b8:	b004      	add	sp, #16
200027ba:	4770      	bx	lr

200027bc <fputs>:
**  Returns:  If successful, the result is 0; otherwise, the result is EOF.
**
**===========================================================================
*/
int fputs(const char *s, FILE *fp)
{
200027bc:	b580      	push	{r7, lr}
200027be:	b086      	sub	sp, #24
200027c0:	af00      	add	r7, sp, #0
200027c2:	6078      	str	r0, [r7, #4]
200027c4:	6039      	str	r1, [r7, #0]
	int length = strlen(s);
200027c6:	6878      	ldr	r0, [r7, #4]
200027c8:	f7fd fe56 	bl	20000478 <strlen>
200027cc:	4603      	mov	r3, r0
200027ce:	613b      	str	r3, [r7, #16]
	int wlen = 0;
200027d0:	2300      	movs	r3, #0
200027d2:	60fb      	str	r3, [r7, #12]
	int res;

	wlen = _write((fp->_file), (char*)s, length);
200027d4:	683b      	ldr	r3, [r7, #0]
200027d6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
200027da:	693a      	ldr	r2, [r7, #16]
200027dc:	6879      	ldr	r1, [r7, #4]
200027de:	4618      	mov	r0, r3
200027e0:	f000 f88c 	bl	200028fc <_write>
200027e4:	60f8      	str	r0, [r7, #12]
	wlen += _write((fp->_file), "\n", 1);
200027e6:	683b      	ldr	r3, [r7, #0]
200027e8:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
200027ec:	2201      	movs	r2, #1
200027ee:	490c      	ldr	r1, [pc, #48]	; (20002820 <fputs+0x64>)
200027f0:	4618      	mov	r0, r3
200027f2:	f000 f883 	bl	200028fc <_write>
200027f6:	4602      	mov	r2, r0
200027f8:	68fb      	ldr	r3, [r7, #12]
200027fa:	4413      	add	r3, r2
200027fc:	60fb      	str	r3, [r7, #12]

	if (wlen == (length+1))
200027fe:	693b      	ldr	r3, [r7, #16]
20002800:	1c5a      	adds	r2, r3, #1
20002802:	68fb      	ldr	r3, [r7, #12]
20002804:	429a      	cmp	r2, r3
20002806:	d102      	bne.n	2000280e <fputs+0x52>
	{
		res = 0;
20002808:	2300      	movs	r3, #0
2000280a:	617b      	str	r3, [r7, #20]
2000280c:	e002      	b.n	20002814 <fputs+0x58>
	}
	else
	{
		res = EOF;
2000280e:	f04f 33ff 	mov.w	r3, #4294967295
20002812:	617b      	str	r3, [r7, #20]
	}

	return res;
20002814:	697b      	ldr	r3, [r7, #20]
}
20002816:	4618      	mov	r0, r3
20002818:	3718      	adds	r7, #24
2000281a:	46bd      	mov	sp, r7
2000281c:	bd80      	pop	{r7, pc}
2000281e:	bf00      	nop
20002820:	20002a4c 	.word	0x20002a4c

20002824 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
20002824:	b580      	push	{r7, lr}
20002826:	b086      	sub	sp, #24
20002828:	af00      	add	r7, sp, #0
2000282a:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
2000282c:	6878      	ldr	r0, [r7, #4]
2000282e:	f7fd fe23 	bl	20000478 <strlen>
20002832:	4603      	mov	r3, r0
20002834:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
20002836:	2300      	movs	r3, #0
20002838:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
2000283a:	693a      	ldr	r2, [r7, #16]
2000283c:	6879      	ldr	r1, [r7, #4]
2000283e:	2001      	movs	r0, #1
20002840:	f000 f85c 	bl	200028fc <_write>
20002844:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
20002846:	2201      	movs	r2, #1
20002848:	490b      	ldr	r1, [pc, #44]	; (20002878 <puts+0x54>)
2000284a:	2001      	movs	r0, #1
2000284c:	f000 f856 	bl	200028fc <_write>
20002850:	4602      	mov	r2, r0
20002852:	68fb      	ldr	r3, [r7, #12]
20002854:	4413      	add	r3, r2
20002856:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
20002858:	693b      	ldr	r3, [r7, #16]
2000285a:	1c5a      	adds	r2, r3, #1
2000285c:	68fb      	ldr	r3, [r7, #12]
2000285e:	429a      	cmp	r2, r3
20002860:	d102      	bne.n	20002868 <puts+0x44>
	{
		res = 0;
20002862:	2300      	movs	r3, #0
20002864:	617b      	str	r3, [r7, #20]
20002866:	e002      	b.n	2000286e <puts+0x4a>
	}
	else
	{
		res = EOF;
20002868:	f04f 33ff 	mov.w	r3, #4294967295
2000286c:	617b      	str	r3, [r7, #20]
	}

	return res;
2000286e:	697b      	ldr	r3, [r7, #20]
}
20002870:	4618      	mov	r0, r3
20002872:	3718      	adds	r7, #24
20002874:	46bd      	mov	sp, r7
20002876:	bd80      	pop	{r7, pc}
20002878:	20002a4c 	.word	0x20002a4c

2000287c <fwrite>:
**  Returns:  Number of elements written
**
**===========================================================================
*/
size_t fwrite(const void * buf, size_t size, size_t count, FILE * fp)
{
2000287c:	b580      	push	{r7, lr}
2000287e:	b084      	sub	sp, #16
20002880:	af00      	add	r7, sp, #0
20002882:	60f8      	str	r0, [r7, #12]
20002884:	60b9      	str	r1, [r7, #8]
20002886:	607a      	str	r2, [r7, #4]
20002888:	603b      	str	r3, [r7, #0]
	return (_write((fp->_file), (char*)buf, size * count) / size);
2000288a:	683b      	ldr	r3, [r7, #0]
2000288c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
20002890:	4618      	mov	r0, r3
20002892:	68bb      	ldr	r3, [r7, #8]
20002894:	687a      	ldr	r2, [r7, #4]
20002896:	fb02 f303 	mul.w	r3, r2, r3
2000289a:	461a      	mov	r2, r3
2000289c:	68f9      	ldr	r1, [r7, #12]
2000289e:	f000 f82d 	bl	200028fc <_write>
200028a2:	4603      	mov	r3, r0
200028a4:	461a      	mov	r2, r3
200028a6:	68bb      	ldr	r3, [r7, #8]
200028a8:	fbb2 f3f3 	udiv	r3, r2, r3
}
200028ac:	4618      	mov	r0, r3
200028ae:	3710      	adds	r7, #16
200028b0:	46bd      	mov	sp, r7
200028b2:	bd80      	pop	{r7, pc}

200028b4 <__libc_init_array>:
200028b4:	b570      	push	{r4, r5, r6, lr}
200028b6:	4e0d      	ldr	r6, [pc, #52]	; (200028ec <__libc_init_array+0x38>)
200028b8:	4c0d      	ldr	r4, [pc, #52]	; (200028f0 <__libc_init_array+0x3c>)
200028ba:	1ba4      	subs	r4, r4, r6
200028bc:	10a4      	asrs	r4, r4, #2
200028be:	2500      	movs	r5, #0
200028c0:	42a5      	cmp	r5, r4
200028c2:	d109      	bne.n	200028d8 <__libc_init_array+0x24>
200028c4:	4e0b      	ldr	r6, [pc, #44]	; (200028f4 <__libc_init_array+0x40>)
200028c6:	4c0c      	ldr	r4, [pc, #48]	; (200028f8 <__libc_init_array+0x44>)
200028c8:	f000 f820 	bl	2000290c <_init>
200028cc:	1ba4      	subs	r4, r4, r6
200028ce:	10a4      	asrs	r4, r4, #2
200028d0:	2500      	movs	r5, #0
200028d2:	42a5      	cmp	r5, r4
200028d4:	d105      	bne.n	200028e2 <__libc_init_array+0x2e>
200028d6:	bd70      	pop	{r4, r5, r6, pc}
200028d8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
200028dc:	4798      	blx	r3
200028de:	3501      	adds	r5, #1
200028e0:	e7ee      	b.n	200028c0 <__libc_init_array+0xc>
200028e2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
200028e6:	4798      	blx	r3
200028e8:	3501      	adds	r5, #1
200028ea:	e7f2      	b.n	200028d2 <__libc_init_array+0x1e>
200028ec:	20000388 	.word	0x20000388
200028f0:	20000388 	.word	0x20000388
200028f4:	20000388 	.word	0x20000388
200028f8:	2000038c 	.word	0x2000038c

200028fc <_write>:
200028fc:	4b02      	ldr	r3, [pc, #8]	; (20002908 <_write+0xc>)
200028fe:	2258      	movs	r2, #88	; 0x58
20002900:	601a      	str	r2, [r3, #0]
20002902:	f04f 30ff 	mov.w	r0, #4294967295
20002906:	4770      	bx	lr
20002908:	20000420 	.word	0x20000420

2000290c <_init>:
2000290c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000290e:	bf00      	nop
20002910:	bcf8      	pop	{r3, r4, r5, r6, r7}
20002912:	bc08      	pop	{r3}
20002914:	469e      	mov	lr, r3
20002916:	4770      	bx	lr

20002918 <_fini>:
20002918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000291a:	bf00      	nop
2000291c:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000291e:	bc08      	pop	{r3}
20002920:	469e      	mov	lr, r3
20002922:	4770      	bx	lr
