INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/led_16/led_16.srcs/sources_1/new/led_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/led_16/led_16.srcs/sim_1/new/led_16_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_16_tb
