
Microphone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d7f0  0800024c  0800024c  0000124c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  0800da3c  0800da3c  0000ea3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800db0c  0800db0c  0000f468  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800db0c  0800db0c  0000eb0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800db14  0800db14  0000f468  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800db14  0800db14  0000eb14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800db18  0800db18  0000eb18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000468  20000000  0800db1c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000044c  20000468  0800df84  0000f468  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008b4  0800df84  0000f8b4  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000f468  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014372  00000000  00000000  0000f49e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002763  00000000  00000000  00023810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f08  00000000  00000000  00025f78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ba7  00000000  00000000  00026e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00032ffb  00000000  00000000  00027a27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001581d  00000000  00000000  0005aa22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013b8f6  00000000  00000000  0007023f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000be  00000000  00000000  001abb35  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047d8  00000000  00000000  001abbf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  001b03cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800024c <__do_global_dtors_aux>:
 800024c:	b510      	push	{r4, lr}
 800024e:	4c05      	ldr	r4, [pc, #20]	@ (8000264 <__do_global_dtors_aux+0x18>)
 8000250:	7823      	ldrb	r3, [r4, #0]
 8000252:	b933      	cbnz	r3, 8000262 <__do_global_dtors_aux+0x16>
 8000254:	4b04      	ldr	r3, [pc, #16]	@ (8000268 <__do_global_dtors_aux+0x1c>)
 8000256:	b113      	cbz	r3, 800025e <__do_global_dtors_aux+0x12>
 8000258:	4804      	ldr	r0, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x20>)
 800025a:	f3af 8000 	nop.w
 800025e:	2301      	movs	r3, #1
 8000260:	7023      	strb	r3, [r4, #0]
 8000262:	bd10      	pop	{r4, pc}
 8000264:	20000468 	.word	0x20000468
 8000268:	00000000 	.word	0x00000000
 800026c:	0800da24 	.word	0x0800da24

08000270 <frame_dummy>:
 8000270:	b508      	push	{r3, lr}
 8000272:	4b03      	ldr	r3, [pc, #12]	@ (8000280 <frame_dummy+0x10>)
 8000274:	b11b      	cbz	r3, 800027e <frame_dummy+0xe>
 8000276:	4903      	ldr	r1, [pc, #12]	@ (8000284 <frame_dummy+0x14>)
 8000278:	4803      	ldr	r0, [pc, #12]	@ (8000288 <frame_dummy+0x18>)
 800027a:	f3af 8000 	nop.w
 800027e:	bd08      	pop	{r3, pc}
 8000280:	00000000 	.word	0x00000000
 8000284:	2000046c 	.word	0x2000046c
 8000288:	0800da24 	.word	0x0800da24

0800028c <__aeabi_uldivmod>:
 800028c:	b953      	cbnz	r3, 80002a4 <__aeabi_uldivmod+0x18>
 800028e:	b94a      	cbnz	r2, 80002a4 <__aeabi_uldivmod+0x18>
 8000290:	2900      	cmp	r1, #0
 8000292:	bf08      	it	eq
 8000294:	2800      	cmpeq	r0, #0
 8000296:	bf1c      	itt	ne
 8000298:	f04f 31ff 	movne.w	r1, #4294967295
 800029c:	f04f 30ff 	movne.w	r0, #4294967295
 80002a0:	f000 b9b0 	b.w	8000604 <__aeabi_idiv0>
 80002a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80002a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002ac:	f000 f806 	bl	80002bc <__udivmoddi4>
 80002b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002b8:	b004      	add	sp, #16
 80002ba:	4770      	bx	lr

080002bc <__udivmoddi4>:
 80002bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002c0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002c2:	4688      	mov	r8, r1
 80002c4:	4604      	mov	r4, r0
 80002c6:	468e      	mov	lr, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14a      	bne.n	8000362 <__udivmoddi4+0xa6>
 80002cc:	428a      	cmp	r2, r1
 80002ce:	4617      	mov	r7, r2
 80002d0:	d95f      	bls.n	8000392 <__udivmoddi4+0xd6>
 80002d2:	fab2 f682 	clz	r6, r2
 80002d6:	b14e      	cbz	r6, 80002ec <__udivmoddi4+0x30>
 80002d8:	f1c6 0320 	rsb	r3, r6, #32
 80002dc:	fa01 fe06 	lsl.w	lr, r1, r6
 80002e0:	40b7      	lsls	r7, r6
 80002e2:	40b4      	lsls	r4, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	ea43 0e0e 	orr.w	lr, r3, lr
 80002ec:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f0:	fa1f fc87 	uxth.w	ip, r7
 80002f4:	0c23      	lsrs	r3, r4, #16
 80002f6:	fbbe f1f8 	udiv	r1, lr, r8
 80002fa:	fb08 ee11 	mls	lr, r8, r1, lr
 80002fe:	fb01 f20c 	mul.w	r2, r1, ip
 8000302:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000306:	429a      	cmp	r2, r3
 8000308:	d907      	bls.n	800031a <__udivmoddi4+0x5e>
 800030a:	18fb      	adds	r3, r7, r3
 800030c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000310:	d202      	bcs.n	8000318 <__udivmoddi4+0x5c>
 8000312:	429a      	cmp	r2, r3
 8000314:	f200 8154 	bhi.w	80005c0 <__udivmoddi4+0x304>
 8000318:	4601      	mov	r1, r0
 800031a:	1a9b      	subs	r3, r3, r2
 800031c:	b2a2      	uxth	r2, r4
 800031e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000322:	fb08 3310 	mls	r3, r8, r0, r3
 8000326:	fb00 fc0c 	mul.w	ip, r0, ip
 800032a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800032e:	4594      	cmp	ip, r2
 8000330:	d90b      	bls.n	800034a <__udivmoddi4+0x8e>
 8000332:	18ba      	adds	r2, r7, r2
 8000334:	f100 33ff 	add.w	r3, r0, #4294967295
 8000338:	bf2c      	ite	cs
 800033a:	2401      	movcs	r4, #1
 800033c:	2400      	movcc	r4, #0
 800033e:	4594      	cmp	ip, r2
 8000340:	d902      	bls.n	8000348 <__udivmoddi4+0x8c>
 8000342:	2c00      	cmp	r4, #0
 8000344:	f000 813f 	beq.w	80005c6 <__udivmoddi4+0x30a>
 8000348:	4618      	mov	r0, r3
 800034a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800034e:	eba2 020c 	sub.w	r2, r2, ip
 8000352:	2100      	movs	r1, #0
 8000354:	b11d      	cbz	r5, 800035e <__udivmoddi4+0xa2>
 8000356:	40f2      	lsrs	r2, r6
 8000358:	2300      	movs	r3, #0
 800035a:	e9c5 2300 	strd	r2, r3, [r5]
 800035e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000362:	428b      	cmp	r3, r1
 8000364:	d905      	bls.n	8000372 <__udivmoddi4+0xb6>
 8000366:	b10d      	cbz	r5, 800036c <__udivmoddi4+0xb0>
 8000368:	e9c5 0100 	strd	r0, r1, [r5]
 800036c:	2100      	movs	r1, #0
 800036e:	4608      	mov	r0, r1
 8000370:	e7f5      	b.n	800035e <__udivmoddi4+0xa2>
 8000372:	fab3 f183 	clz	r1, r3
 8000376:	2900      	cmp	r1, #0
 8000378:	d14e      	bne.n	8000418 <__udivmoddi4+0x15c>
 800037a:	4543      	cmp	r3, r8
 800037c:	f0c0 8112 	bcc.w	80005a4 <__udivmoddi4+0x2e8>
 8000380:	4282      	cmp	r2, r0
 8000382:	f240 810f 	bls.w	80005a4 <__udivmoddi4+0x2e8>
 8000386:	4608      	mov	r0, r1
 8000388:	2d00      	cmp	r5, #0
 800038a:	d0e8      	beq.n	800035e <__udivmoddi4+0xa2>
 800038c:	e9c5 4e00 	strd	r4, lr, [r5]
 8000390:	e7e5      	b.n	800035e <__udivmoddi4+0xa2>
 8000392:	2a00      	cmp	r2, #0
 8000394:	f000 80ac 	beq.w	80004f0 <__udivmoddi4+0x234>
 8000398:	fab2 f682 	clz	r6, r2
 800039c:	2e00      	cmp	r6, #0
 800039e:	f040 80bb 	bne.w	8000518 <__udivmoddi4+0x25c>
 80003a2:	1a8b      	subs	r3, r1, r2
 80003a4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003a8:	b2bc      	uxth	r4, r7
 80003aa:	2101      	movs	r1, #1
 80003ac:	0c02      	lsrs	r2, r0, #16
 80003ae:	b280      	uxth	r0, r0
 80003b0:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003b8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003bc:	fb04 f20c 	mul.w	r2, r4, ip
 80003c0:	429a      	cmp	r2, r3
 80003c2:	d90e      	bls.n	80003e2 <__udivmoddi4+0x126>
 80003c4:	18fb      	adds	r3, r7, r3
 80003c6:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003ca:	bf2c      	ite	cs
 80003cc:	f04f 0901 	movcs.w	r9, #1
 80003d0:	f04f 0900 	movcc.w	r9, #0
 80003d4:	429a      	cmp	r2, r3
 80003d6:	d903      	bls.n	80003e0 <__udivmoddi4+0x124>
 80003d8:	f1b9 0f00 	cmp.w	r9, #0
 80003dc:	f000 80ec 	beq.w	80005b8 <__udivmoddi4+0x2fc>
 80003e0:	46c4      	mov	ip, r8
 80003e2:	1a9b      	subs	r3, r3, r2
 80003e4:	fbb3 f8fe 	udiv	r8, r3, lr
 80003e8:	fb0e 3318 	mls	r3, lr, r8, r3
 80003ec:	fb04 f408 	mul.w	r4, r4, r8
 80003f0:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80003f4:	4294      	cmp	r4, r2
 80003f6:	d90b      	bls.n	8000410 <__udivmoddi4+0x154>
 80003f8:	18ba      	adds	r2, r7, r2
 80003fa:	f108 33ff 	add.w	r3, r8, #4294967295
 80003fe:	bf2c      	ite	cs
 8000400:	2001      	movcs	r0, #1
 8000402:	2000      	movcc	r0, #0
 8000404:	4294      	cmp	r4, r2
 8000406:	d902      	bls.n	800040e <__udivmoddi4+0x152>
 8000408:	2800      	cmp	r0, #0
 800040a:	f000 80d1 	beq.w	80005b0 <__udivmoddi4+0x2f4>
 800040e:	4698      	mov	r8, r3
 8000410:	1b12      	subs	r2, r2, r4
 8000412:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000416:	e79d      	b.n	8000354 <__udivmoddi4+0x98>
 8000418:	f1c1 0620 	rsb	r6, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa08 f401 	lsl.w	r4, r8, r1
 8000422:	fa00 f901 	lsl.w	r9, r0, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	fa28 f806 	lsr.w	r8, r8, r6
 800042e:	408a      	lsls	r2, r1
 8000430:	431f      	orrs	r7, r3
 8000432:	fa20 f306 	lsr.w	r3, r0, r6
 8000436:	0c38      	lsrs	r0, r7, #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa1f fc87 	uxth.w	ip, r7
 800043e:	0c1c      	lsrs	r4, r3, #16
 8000440:	fbb8 fef0 	udiv	lr, r8, r0
 8000444:	fb00 881e 	mls	r8, r0, lr, r8
 8000448:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800044c:	fb0e f80c 	mul.w	r8, lr, ip
 8000450:	45a0      	cmp	r8, r4
 8000452:	d90e      	bls.n	8000472 <__udivmoddi4+0x1b6>
 8000454:	193c      	adds	r4, r7, r4
 8000456:	f10e 3aff 	add.w	sl, lr, #4294967295
 800045a:	bf2c      	ite	cs
 800045c:	f04f 0b01 	movcs.w	fp, #1
 8000460:	f04f 0b00 	movcc.w	fp, #0
 8000464:	45a0      	cmp	r8, r4
 8000466:	d903      	bls.n	8000470 <__udivmoddi4+0x1b4>
 8000468:	f1bb 0f00 	cmp.w	fp, #0
 800046c:	f000 80b8 	beq.w	80005e0 <__udivmoddi4+0x324>
 8000470:	46d6      	mov	lr, sl
 8000472:	eba4 0408 	sub.w	r4, r4, r8
 8000476:	fa1f f883 	uxth.w	r8, r3
 800047a:	fbb4 f3f0 	udiv	r3, r4, r0
 800047e:	fb00 4413 	mls	r4, r0, r3, r4
 8000482:	fb03 fc0c 	mul.w	ip, r3, ip
 8000486:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 800048a:	45a4      	cmp	ip, r4
 800048c:	d90e      	bls.n	80004ac <__udivmoddi4+0x1f0>
 800048e:	193c      	adds	r4, r7, r4
 8000490:	f103 30ff 	add.w	r0, r3, #4294967295
 8000494:	bf2c      	ite	cs
 8000496:	f04f 0801 	movcs.w	r8, #1
 800049a:	f04f 0800 	movcc.w	r8, #0
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d903      	bls.n	80004aa <__udivmoddi4+0x1ee>
 80004a2:	f1b8 0f00 	cmp.w	r8, #0
 80004a6:	f000 809f 	beq.w	80005e8 <__udivmoddi4+0x32c>
 80004aa:	4603      	mov	r3, r0
 80004ac:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b0:	eba4 040c 	sub.w	r4, r4, ip
 80004b4:	fba0 ec02 	umull	lr, ip, r0, r2
 80004b8:	4564      	cmp	r4, ip
 80004ba:	4673      	mov	r3, lr
 80004bc:	46e0      	mov	r8, ip
 80004be:	d302      	bcc.n	80004c6 <__udivmoddi4+0x20a>
 80004c0:	d107      	bne.n	80004d2 <__udivmoddi4+0x216>
 80004c2:	45f1      	cmp	r9, lr
 80004c4:	d205      	bcs.n	80004d2 <__udivmoddi4+0x216>
 80004c6:	ebbe 0302 	subs.w	r3, lr, r2
 80004ca:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004ce:	3801      	subs	r0, #1
 80004d0:	46e0      	mov	r8, ip
 80004d2:	b15d      	cbz	r5, 80004ec <__udivmoddi4+0x230>
 80004d4:	ebb9 0203 	subs.w	r2, r9, r3
 80004d8:	eb64 0408 	sbc.w	r4, r4, r8
 80004dc:	fa04 f606 	lsl.w	r6, r4, r6
 80004e0:	fa22 f301 	lsr.w	r3, r2, r1
 80004e4:	40cc      	lsrs	r4, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	e9c5 6400 	strd	r6, r4, [r5]
 80004ec:	2100      	movs	r1, #0
 80004ee:	e736      	b.n	800035e <__udivmoddi4+0xa2>
 80004f0:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f4:	0c01      	lsrs	r1, r0, #16
 80004f6:	4614      	mov	r4, r2
 80004f8:	b280      	uxth	r0, r0
 80004fa:	4696      	mov	lr, r2
 80004fc:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000500:	2620      	movs	r6, #32
 8000502:	4690      	mov	r8, r2
 8000504:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000508:	4610      	mov	r0, r2
 800050a:	fbb1 f1f2 	udiv	r1, r1, r2
 800050e:	eba3 0308 	sub.w	r3, r3, r8
 8000512:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000516:	e74b      	b.n	80003b0 <__udivmoddi4+0xf4>
 8000518:	40b7      	lsls	r7, r6
 800051a:	f1c6 0320 	rsb	r3, r6, #32
 800051e:	fa01 f206 	lsl.w	r2, r1, r6
 8000522:	fa21 f803 	lsr.w	r8, r1, r3
 8000526:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800052a:	fa20 f303 	lsr.w	r3, r0, r3
 800052e:	b2bc      	uxth	r4, r7
 8000530:	40b0      	lsls	r0, r6
 8000532:	4313      	orrs	r3, r2
 8000534:	0c02      	lsrs	r2, r0, #16
 8000536:	0c19      	lsrs	r1, r3, #16
 8000538:	b280      	uxth	r0, r0
 800053a:	fbb8 f9fe 	udiv	r9, r8, lr
 800053e:	fb0e 8819 	mls	r8, lr, r9, r8
 8000542:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000546:	fb09 f804 	mul.w	r8, r9, r4
 800054a:	4588      	cmp	r8, r1
 800054c:	d951      	bls.n	80005f2 <__udivmoddi4+0x336>
 800054e:	1879      	adds	r1, r7, r1
 8000550:	f109 3cff 	add.w	ip, r9, #4294967295
 8000554:	bf2c      	ite	cs
 8000556:	f04f 0a01 	movcs.w	sl, #1
 800055a:	f04f 0a00 	movcc.w	sl, #0
 800055e:	4588      	cmp	r8, r1
 8000560:	d902      	bls.n	8000568 <__udivmoddi4+0x2ac>
 8000562:	f1ba 0f00 	cmp.w	sl, #0
 8000566:	d031      	beq.n	80005cc <__udivmoddi4+0x310>
 8000568:	eba1 0108 	sub.w	r1, r1, r8
 800056c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000570:	fb09 f804 	mul.w	r8, r9, r4
 8000574:	fb0e 1119 	mls	r1, lr, r9, r1
 8000578:	b29b      	uxth	r3, r3
 800057a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800057e:	4543      	cmp	r3, r8
 8000580:	d235      	bcs.n	80005ee <__udivmoddi4+0x332>
 8000582:	18fb      	adds	r3, r7, r3
 8000584:	f109 31ff 	add.w	r1, r9, #4294967295
 8000588:	bf2c      	ite	cs
 800058a:	f04f 0a01 	movcs.w	sl, #1
 800058e:	f04f 0a00 	movcc.w	sl, #0
 8000592:	4543      	cmp	r3, r8
 8000594:	d2bb      	bcs.n	800050e <__udivmoddi4+0x252>
 8000596:	f1ba 0f00 	cmp.w	sl, #0
 800059a:	d1b8      	bne.n	800050e <__udivmoddi4+0x252>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e7b4      	b.n	800050e <__udivmoddi4+0x252>
 80005a4:	1a84      	subs	r4, r0, r2
 80005a6:	eb68 0203 	sbc.w	r2, r8, r3
 80005aa:	2001      	movs	r0, #1
 80005ac:	4696      	mov	lr, r2
 80005ae:	e6eb      	b.n	8000388 <__udivmoddi4+0xcc>
 80005b0:	443a      	add	r2, r7
 80005b2:	f1a8 0802 	sub.w	r8, r8, #2
 80005b6:	e72b      	b.n	8000410 <__udivmoddi4+0x154>
 80005b8:	f1ac 0c02 	sub.w	ip, ip, #2
 80005bc:	443b      	add	r3, r7
 80005be:	e710      	b.n	80003e2 <__udivmoddi4+0x126>
 80005c0:	3902      	subs	r1, #2
 80005c2:	443b      	add	r3, r7
 80005c4:	e6a9      	b.n	800031a <__udivmoddi4+0x5e>
 80005c6:	443a      	add	r2, r7
 80005c8:	3802      	subs	r0, #2
 80005ca:	e6be      	b.n	800034a <__udivmoddi4+0x8e>
 80005cc:	eba7 0808 	sub.w	r8, r7, r8
 80005d0:	f1a9 0c02 	sub.w	ip, r9, #2
 80005d4:	4441      	add	r1, r8
 80005d6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005da:	fb09 f804 	mul.w	r8, r9, r4
 80005de:	e7c9      	b.n	8000574 <__udivmoddi4+0x2b8>
 80005e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80005e4:	443c      	add	r4, r7
 80005e6:	e744      	b.n	8000472 <__udivmoddi4+0x1b6>
 80005e8:	3b02      	subs	r3, #2
 80005ea:	443c      	add	r4, r7
 80005ec:	e75e      	b.n	80004ac <__udivmoddi4+0x1f0>
 80005ee:	4649      	mov	r1, r9
 80005f0:	e78d      	b.n	800050e <__udivmoddi4+0x252>
 80005f2:	eba1 0108 	sub.w	r1, r1, r8
 80005f6:	46cc      	mov	ip, r9
 80005f8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fc:	fb09 f804 	mul.w	r8, r9, r4
 8000600:	e7b8      	b.n	8000574 <__udivmoddi4+0x2b8>
 8000602:	bf00      	nop

08000604 <__aeabi_idiv0>:
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000610:	1d39      	adds	r1, r7, #4
 8000612:	f04f 33ff 	mov.w	r3, #4294967295
 8000616:	2201      	movs	r2, #1
 8000618:	4803      	ldr	r0, [pc, #12]	@ (8000628 <__io_putchar+0x20>)
 800061a:	f009 fa2c 	bl	8009a76 <HAL_UART_Transmit>
	return ch;
 800061e:	687b      	ldr	r3, [r7, #4]
}
 8000620:	4618      	mov	r0, r3
 8000622:	3708      	adds	r7, #8
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	200005d0 	.word	0x200005d0

0800062c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000630:	f000 fd64 	bl	80010fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000634:	f000 f81a 	bl	800066c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000638:	f000 f960 	bl	80008fc <MX_GPIO_Init>
  MX_GPDMA1_Init();
 800063c:	f000 f878 	bl	8000730 <MX_GPDMA1_Init>
  MX_ICACHE_Init();
 8000640:	f000 f8a2 	bl	8000788 <MX_ICACHE_Init>
  MX_USART1_UART_Init();
 8000644:	f000 f90e 	bl	8000864 <MX_USART1_UART_Init>
  MX_SAI1_Init();
 8000648:	f000 f8aa 	bl	80007a0 <MX_SAI1_Init>
  /* USER CODE BEGIN 2 */

  MX_PDM2PCM_Init();
 800064c:	f009 ffc2 	bl	800a5d4 <MX_PDM2PCM_Init>
  HAL_SAI_Receive_DMA(&hsai_BlockA1, pdm_raw, sizeof(pdm_raw));
 8000650:	2280      	movs	r2, #128	@ 0x80
 8000652:	4904      	ldr	r1, [pc, #16]	@ (8000664 <main+0x38>)
 8000654:	4804      	ldr	r0, [pc, #16]	@ (8000668 <main+0x3c>)
 8000656:	f008 fe03 	bl	8009260 <HAL_SAI_Receive_DMA>
//	          for (int i = 0; i < PCM_BUF_SIZE; i++)
//	              printf("%d\r\n", pcm_buffer[i]);
//
//	          pcm_index = 0;
//	      }
 	  HAL_Delay(1000);
 800065a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800065e:	f000 fe0b 	bl	8001278 <HAL_Delay>
 8000662:	e7fa      	b.n	800065a <main+0x2e>
 8000664:	200006b8 	.word	0x200006b8
 8000668:	20000484 	.word	0x20000484

0800066c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b09c      	sub	sp, #112	@ 0x70
 8000670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000672:	f107 0320 	add.w	r3, r7, #32
 8000676:	2250      	movs	r2, #80	@ 0x50
 8000678:	2100      	movs	r1, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f00b ffe1 	bl	800c642 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000680:	f107 0308 	add.w	r3, r7, #8
 8000684:	2200      	movs	r2, #0
 8000686:	601a      	str	r2, [r3, #0]
 8000688:	605a      	str	r2, [r3, #4]
 800068a:	609a      	str	r2, [r3, #8]
 800068c:	60da      	str	r2, [r3, #12]
 800068e:	611a      	str	r2, [r3, #16]
 8000690:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000692:	4b25      	ldr	r3, [pc, #148]	@ (8000728 <SystemClock_Config+0xbc>)
 8000694:	691b      	ldr	r3, [r3, #16]
 8000696:	4a24      	ldr	r2, [pc, #144]	@ (8000728 <SystemClock_Config+0xbc>)
 8000698:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800069c:	6113      	str	r3, [r2, #16]
 800069e:	4b22      	ldr	r3, [pc, #136]	@ (8000728 <SystemClock_Config+0xbc>)
 80006a0:	691b      	ldr	r3, [r3, #16]
 80006a2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80006a6:	607b      	str	r3, [r7, #4]
 80006a8:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80006aa:	bf00      	nop
 80006ac:	4b1e      	ldr	r3, [pc, #120]	@ (8000728 <SystemClock_Config+0xbc>)
 80006ae:	695b      	ldr	r3, [r3, #20]
 80006b0:	f003 0308 	and.w	r3, r3, #8
 80006b4:	2b08      	cmp	r3, #8
 80006b6:	d1f9      	bne.n	80006ac <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80006b8:	2303      	movs	r3, #3
 80006ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c2:	2301      	movs	r3, #1
 80006c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 80006c6:	2308      	movs	r3, #8
 80006c8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ca:	2340      	movs	r3, #64	@ 0x40
 80006cc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006ce:	2300      	movs	r3, #0
 80006d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d2:	f107 0320 	add.w	r3, r7, #32
 80006d6:	4618      	mov	r0, r3
 80006d8:	f002 fb6c 	bl	8002db4 <HAL_RCC_OscConfig>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80006e2:	f000 f98f 	bl	8000a04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e6:	231f      	movs	r3, #31
 80006e8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006ea:	2300      	movs	r3, #0
 80006ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ee:	2300      	movs	r3, #0
 80006f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006f2:	2300      	movs	r3, #0
 80006f4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f6:	2300      	movs	r3, #0
 80006f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80006fa:	2300      	movs	r3, #0
 80006fc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006fe:	f107 0308 	add.w	r3, r7, #8
 8000702:	2101      	movs	r1, #1
 8000704:	4618      	mov	r0, r3
 8000706:	f002 ff8d 	bl	8003624 <HAL_RCC_ClockConfig>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000710:	f000 f978 	bl	8000a04 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_0);
 8000714:	4b05      	ldr	r3, [pc, #20]	@ (800072c <SystemClock_Config+0xc0>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	4a04      	ldr	r2, [pc, #16]	@ (800072c <SystemClock_Config+0xc0>)
 800071a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800071e:	6013      	str	r3, [r2, #0]
}
 8000720:	bf00      	nop
 8000722:	3770      	adds	r7, #112	@ 0x70
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	44020800 	.word	0x44020800
 800072c:	40022000 	.word	0x40022000

08000730 <MX_GPDMA1_Init>:
  * @brief GPDMA1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA1_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8000736:	4b11      	ldr	r3, [pc, #68]	@ (800077c <MX_GPDMA1_Init+0x4c>)
 8000738:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800073c:	4a0f      	ldr	r2, [pc, #60]	@ (800077c <MX_GPDMA1_Init+0x4c>)
 800073e:	f043 0301 	orr.w	r3, r3, #1
 8000742:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8000746:	4b0d      	ldr	r3, [pc, #52]	@ (800077c <MX_GPDMA1_Init+0x4c>)
 8000748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800074c:	f003 0301 	and.w	r3, r3, #1
 8000750:	607b      	str	r3, [r7, #4]
 8000752:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel4_IRQn, 0, 0);
 8000754:	2200      	movs	r2, #0
 8000756:	2100      	movs	r1, #0
 8000758:	201f      	movs	r0, #31
 800075a:	f000 fe69 	bl	8001430 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel4_IRQn);
 800075e:	201f      	movs	r0, #31
 8000760:	f000 fe80 	bl	8001464 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN GPDMA1_Init 1 */
    __HAL_LINKDMA(&hsai_BlockA1, hdmarx, handle_GPDMA1_Channel4);
 8000764:	4b06      	ldr	r3, [pc, #24]	@ (8000780 <MX_GPDMA1_Init+0x50>)
 8000766:	4a07      	ldr	r2, [pc, #28]	@ (8000784 <MX_GPDMA1_Init+0x54>)
 8000768:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800076c:	4b05      	ldr	r3, [pc, #20]	@ (8000784 <MX_GPDMA1_Init+0x54>)
 800076e:	4a04      	ldr	r2, [pc, #16]	@ (8000780 <MX_GPDMA1_Init+0x50>)
 8000770:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8000772:	bf00      	nop
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	44020c00 	.word	0x44020c00
 8000780:	20000484 	.word	0x20000484
 8000784:	20000558 	.word	0x20000558

08000788 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 800078c:	f002 fb02 	bl	8002d94 <HAL_ICACHE_Enable>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 8000796:	f000 f935 	bl	8000a04 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800079a:	bf00      	nop
 800079c:	bd80      	pop	{r7, pc}
	...

080007a0 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 80007a4:	4b2d      	ldr	r3, [pc, #180]	@ (800085c <MX_SAI1_Init+0xbc>)
 80007a6:	4a2e      	ldr	r2, [pc, #184]	@ (8000860 <MX_SAI1_Init+0xc0>)
 80007a8:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80007aa:	4b2c      	ldr	r3, [pc, #176]	@ (800085c <MX_SAI1_Init+0xbc>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_RX;
 80007b0:	4b2a      	ldr	r3, [pc, #168]	@ (800085c <MX_SAI1_Init+0xbc>)
 80007b2:	2201      	movs	r2, #1
 80007b4:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 80007b6:	4b29      	ldr	r3, [pc, #164]	@ (800085c <MX_SAI1_Init+0xbc>)
 80007b8:	2280      	movs	r2, #128	@ 0x80
 80007ba:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80007bc:	4b27      	ldr	r3, [pc, #156]	@ (800085c <MX_SAI1_Init+0xbc>)
 80007be:	2200      	movs	r2, #0
 80007c0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80007c2:	4b26      	ldr	r3, [pc, #152]	@ (800085c <MX_SAI1_Init+0xbc>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80007c8:	4b24      	ldr	r3, [pc, #144]	@ (800085c <MX_SAI1_Init+0xbc>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80007ce:	4b23      	ldr	r3, [pc, #140]	@ (800085c <MX_SAI1_Init+0xbc>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80007d4:	4b21      	ldr	r3, [pc, #132]	@ (800085c <MX_SAI1_Init+0xbc>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80007da:	4b20      	ldr	r3, [pc, #128]	@ (800085c <MX_SAI1_Init+0xbc>)
 80007dc:	2200      	movs	r2, #0
 80007de:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 80007e0:	4b1e      	ldr	r3, [pc, #120]	@ (800085c <MX_SAI1_Init+0xbc>)
 80007e2:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80007e6:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.MckOutput = SAI_MCK_OUTPUT_DISABLE;
 80007e8:	4b1c      	ldr	r3, [pc, #112]	@ (800085c <MX_SAI1_Init+0xbc>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.MonoStereoMode = SAI_MONOMODE;
 80007ee:	4b1b      	ldr	r3, [pc, #108]	@ (800085c <MX_SAI1_Init+0xbc>)
 80007f0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80007f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 80007f6:	4b19      	ldr	r3, [pc, #100]	@ (800085c <MX_SAI1_Init+0xbc>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.PdmInit.Activation = ENABLE;
 80007fc:	4b17      	ldr	r3, [pc, #92]	@ (800085c <MX_SAI1_Init+0xbc>)
 80007fe:	2201      	movs	r2, #1
 8000800:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 8000804:	4b15      	ldr	r3, [pc, #84]	@ (800085c <MX_SAI1_Init+0xbc>)
 8000806:	2201      	movs	r2, #1
 8000808:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 800080a:	4b14      	ldr	r3, [pc, #80]	@ (800085c <MX_SAI1_Init+0xbc>)
 800080c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000810:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 32;
 8000812:	4b12      	ldr	r3, [pc, #72]	@ (800085c <MX_SAI1_Init+0xbc>)
 8000814:	2220      	movs	r2, #32
 8000816:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8000818:	4b10      	ldr	r3, [pc, #64]	@ (800085c <MX_SAI1_Init+0xbc>)
 800081a:	2201      	movs	r2, #1
 800081c:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800081e:	4b0f      	ldr	r3, [pc, #60]	@ (800085c <MX_SAI1_Init+0xbc>)
 8000820:	2200      	movs	r2, #0
 8000822:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000824:	4b0d      	ldr	r3, [pc, #52]	@ (800085c <MX_SAI1_Init+0xbc>)
 8000826:	2200      	movs	r2, #0
 8000828:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800082a:	4b0c      	ldr	r3, [pc, #48]	@ (800085c <MX_SAI1_Init+0xbc>)
 800082c:	2200      	movs	r2, #0
 800082e:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8000830:	4b0a      	ldr	r3, [pc, #40]	@ (800085c <MX_SAI1_Init+0xbc>)
 8000832:	2200      	movs	r2, #0
 8000834:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000836:	4b09      	ldr	r3, [pc, #36]	@ (800085c <MX_SAI1_Init+0xbc>)
 8000838:	2200      	movs	r2, #0
 800083a:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 2;
 800083c:	4b07      	ldr	r3, [pc, #28]	@ (800085c <MX_SAI1_Init+0xbc>)
 800083e:	2202      	movs	r2, #2
 8000840:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x00000003;
 8000842:	4b06      	ldr	r3, [pc, #24]	@ (800085c <MX_SAI1_Init+0xbc>)
 8000844:	2203      	movs	r2, #3
 8000846:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8000848:	4804      	ldr	r0, [pc, #16]	@ (800085c <MX_SAI1_Init+0xbc>)
 800084a:	f008 fa85 	bl	8008d58 <HAL_SAI_Init>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <MX_SAI1_Init+0xb8>
  {
    Error_Handler();
 8000854:	f000 f8d6 	bl	8000a04 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000858:	bf00      	nop
 800085a:	bd80      	pop	{r7, pc}
 800085c:	20000484 	.word	0x20000484
 8000860:	40015404 	.word	0x40015404

08000864 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000868:	4b22      	ldr	r3, [pc, #136]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 800086a:	4a23      	ldr	r2, [pc, #140]	@ (80008f8 <MX_USART1_UART_Init+0x94>)
 800086c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800086e:	4b21      	ldr	r3, [pc, #132]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 8000870:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000874:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000876:	4b1f      	ldr	r3, [pc, #124]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 8000878:	2200      	movs	r2, #0
 800087a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800087c:	4b1d      	ldr	r3, [pc, #116]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 800087e:	2200      	movs	r2, #0
 8000880:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000882:	4b1c      	ldr	r3, [pc, #112]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 8000884:	2200      	movs	r2, #0
 8000886:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000888:	4b1a      	ldr	r3, [pc, #104]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 800088a:	220c      	movs	r2, #12
 800088c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800088e:	4b19      	ldr	r3, [pc, #100]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 8000890:	2200      	movs	r2, #0
 8000892:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000894:	4b17      	ldr	r3, [pc, #92]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 8000896:	2200      	movs	r2, #0
 8000898:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800089a:	4b16      	ldr	r3, [pc, #88]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 800089c:	2200      	movs	r2, #0
 800089e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008a0:	4b14      	ldr	r3, [pc, #80]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008a6:	4b13      	ldr	r3, [pc, #76]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008ac:	4811      	ldr	r0, [pc, #68]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 80008ae:	f009 f892 	bl	80099d6 <HAL_UART_Init>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80008b8:	f000 f8a4 	bl	8000a04 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008bc:	2100      	movs	r1, #0
 80008be:	480d      	ldr	r0, [pc, #52]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 80008c0:	f009 fdbe 	bl	800a440 <HAL_UARTEx_SetTxFifoThreshold>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80008ca:	f000 f89b 	bl	8000a04 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008ce:	2100      	movs	r1, #0
 80008d0:	4808      	ldr	r0, [pc, #32]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 80008d2:	f009 fdf3 	bl	800a4bc <HAL_UARTEx_SetRxFifoThreshold>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80008dc:	f000 f892 	bl	8000a04 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80008e0:	4804      	ldr	r0, [pc, #16]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 80008e2:	f009 fd74 	bl	800a3ce <HAL_UARTEx_DisableFifoMode>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80008ec:	f000 f88a 	bl	8000a04 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	200005d0 	.word	0x200005d0
 80008f8:	40013800 	.word	0x40013800

080008fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b08a      	sub	sp, #40	@ 0x28
 8000900:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000902:	f107 0314 	add.w	r3, r7, #20
 8000906:	2200      	movs	r2, #0
 8000908:	601a      	str	r2, [r3, #0]
 800090a:	605a      	str	r2, [r3, #4]
 800090c:	609a      	str	r2, [r3, #8]
 800090e:	60da      	str	r2, [r3, #12]
 8000910:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000912:	4b29      	ldr	r3, [pc, #164]	@ (80009b8 <MX_GPIO_Init+0xbc>)
 8000914:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000918:	4a27      	ldr	r2, [pc, #156]	@ (80009b8 <MX_GPIO_Init+0xbc>)
 800091a:	f043 0308 	orr.w	r3, r3, #8
 800091e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000922:	4b25      	ldr	r3, [pc, #148]	@ (80009b8 <MX_GPIO_Init+0xbc>)
 8000924:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000928:	f003 0308 	and.w	r3, r3, #8
 800092c:	613b      	str	r3, [r7, #16]
 800092e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000930:	4b21      	ldr	r3, [pc, #132]	@ (80009b8 <MX_GPIO_Init+0xbc>)
 8000932:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000936:	4a20      	ldr	r2, [pc, #128]	@ (80009b8 <MX_GPIO_Init+0xbc>)
 8000938:	f043 0310 	orr.w	r3, r3, #16
 800093c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000940:	4b1d      	ldr	r3, [pc, #116]	@ (80009b8 <MX_GPIO_Init+0xbc>)
 8000942:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000946:	f003 0310 	and.w	r3, r3, #16
 800094a:	60fb      	str	r3, [r7, #12]
 800094c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800094e:	4b1a      	ldr	r3, [pc, #104]	@ (80009b8 <MX_GPIO_Init+0xbc>)
 8000950:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000954:	4a18      	ldr	r2, [pc, #96]	@ (80009b8 <MX_GPIO_Init+0xbc>)
 8000956:	f043 0301 	orr.w	r3, r3, #1
 800095a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800095e:	4b16      	ldr	r3, [pc, #88]	@ (80009b8 <MX_GPIO_Init+0xbc>)
 8000960:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000964:	f003 0301 	and.w	r3, r3, #1
 8000968:	60bb      	str	r3, [r7, #8]
 800096a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800096c:	4b12      	ldr	r3, [pc, #72]	@ (80009b8 <MX_GPIO_Init+0xbc>)
 800096e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000972:	4a11      	ldr	r2, [pc, #68]	@ (80009b8 <MX_GPIO_Init+0xbc>)
 8000974:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000978:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800097c:	4b0e      	ldr	r3, [pc, #56]	@ (80009b8 <MX_GPIO_Init+0xbc>)
 800097e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000982:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000986:	607b      	str	r3, [r7, #4]
 8000988:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0, GPIO_PIN_RESET);
 800098a:	2200      	movs	r2, #0
 800098c:	2101      	movs	r1, #1
 800098e:	480b      	ldr	r0, [pc, #44]	@ (80009bc <MX_GPIO_Init+0xc0>)
 8000990:	f002 f9e8 	bl	8002d64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000994:	2301      	movs	r3, #1
 8000996:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000998:	2301      	movs	r3, #1
 800099a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099c:	2300      	movs	r3, #0
 800099e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a0:	2300      	movs	r3, #0
 80009a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009a4:	f107 0314 	add.w	r3, r7, #20
 80009a8:	4619      	mov	r1, r3
 80009aa:	4804      	ldr	r0, [pc, #16]	@ (80009bc <MX_GPIO_Init+0xc0>)
 80009ac:	f002 f87c 	bl	8002aa8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009b0:	bf00      	nop
 80009b2:	3728      	adds	r7, #40	@ 0x28
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	44020c00 	.word	0x44020c00
 80009bc:	42021000 	.word	0x42021000

080009c0 <HAL_SAI_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
    if (hsai == &hsai_BlockA1)
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	4a09      	ldr	r2, [pc, #36]	@ (80009f0 <HAL_SAI_RxCpltCallback+0x30>)
 80009cc:	4293      	cmp	r3, r2
 80009ce:	d10b      	bne.n	80009e8 <HAL_SAI_RxCpltCallback+0x28>
    {
        PDM_Filter(pdm_raw, pcm_out, &PDM1_filter_handler);
 80009d0:	4a08      	ldr	r2, [pc, #32]	@ (80009f4 <HAL_SAI_RxCpltCallback+0x34>)
 80009d2:	4909      	ldr	r1, [pc, #36]	@ (80009f8 <HAL_SAI_RxCpltCallback+0x38>)
 80009d4:	4809      	ldr	r0, [pc, #36]	@ (80009fc <HAL_SAI_RxCpltCallback+0x3c>)
 80009d6:	f00b fd03 	bl	800c3e0 <PDM_Filter>
        printf("PCM: %d\r\n", pcm_out[0]);
 80009da:	4b07      	ldr	r3, [pc, #28]	@ (80009f8 <HAL_SAI_RxCpltCallback+0x38>)
 80009dc:	881b      	ldrh	r3, [r3, #0]
 80009de:	b21b      	sxth	r3, r3
 80009e0:	4619      	mov	r1, r3
 80009e2:	4807      	ldr	r0, [pc, #28]	@ (8000a00 <HAL_SAI_RxCpltCallback+0x40>)
 80009e4:	f00b fdd8 	bl	800c598 <iprintf>
//	    if (now - last_tick >= 100)   // print every 100 ms (10 Hz)
//	    {
//	        last_tick = now;
//	        printf("PCM: %d\r\n", pcm_out[0]);
//	    }
}
 80009e8:	bf00      	nop
 80009ea:	3708      	adds	r7, #8
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	20000484 	.word	0x20000484
 80009f4:	20000664 	.word	0x20000664
 80009f8:	20000738 	.word	0x20000738
 80009fc:	200006b8 	.word	0x200006b8
 8000a00:	0800da3c 	.word	0x0800da3c

08000a04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a08:	b672      	cpsid	i
}
 8000a0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a0c:	bf00      	nop
 8000a0e:	e7fd      	b.n	8000a0c <Error_Handler+0x8>

08000a10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a14:	bf00      	nop
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
	...

08000a20 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b0cc      	sub	sp, #304	@ 0x130
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a2a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000a2e:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a30:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	605a      	str	r2, [r3, #4]
 8000a3a:	609a      	str	r2, [r3, #8]
 8000a3c:	60da      	str	r2, [r3, #12]
 8000a3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a40:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a44:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8000a4e:	461a      	mov	r2, r3
 8000a50:	2100      	movs	r1, #0
 8000a52:	f00b fdf6 	bl	800c642 <memset>
  if(huart->Instance==USART1)
 8000a56:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a5a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	4a33      	ldr	r2, [pc, #204]	@ (8000b30 <HAL_UART_MspInit+0x110>)
 8000a64:	4293      	cmp	r3, r2
 8000a66:	d15d      	bne.n	8000b24 <HAL_UART_MspInit+0x104>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000a68:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a6c:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8000a70:	f04f 0201 	mov.w	r2, #1
 8000a74:	f04f 0300 	mov.w	r3, #0
 8000a78:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000a7c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a80:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000a84:	2200      	movs	r2, #0
 8000a86:	65da      	str	r2, [r3, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a88:	f107 0310 	add.w	r3, r7, #16
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f003 f90b 	bl	8003ca8 <HAL_RCCEx_PeriphCLKConfig>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8000a98:	f7ff ffb4 	bl	8000a04 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a9c:	4b25      	ldr	r3, [pc, #148]	@ (8000b34 <HAL_UART_MspInit+0x114>)
 8000a9e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000aa2:	4a24      	ldr	r2, [pc, #144]	@ (8000b34 <HAL_UART_MspInit+0x114>)
 8000aa4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000aa8:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000aac:	4b21      	ldr	r3, [pc, #132]	@ (8000b34 <HAL_UART_MspInit+0x114>)
 8000aae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000ab2:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8000ab6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000aba:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000abe:	601a      	str	r2, [r3, #0]
 8000ac0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ac4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000ac8:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aca:	4b1a      	ldr	r3, [pc, #104]	@ (8000b34 <HAL_UART_MspInit+0x114>)
 8000acc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ad0:	4a18      	ldr	r2, [pc, #96]	@ (8000b34 <HAL_UART_MspInit+0x114>)
 8000ad2:	f043 0301 	orr.w	r3, r3, #1
 8000ad6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000ada:	4b16      	ldr	r3, [pc, #88]	@ (8000b34 <HAL_UART_MspInit+0x114>)
 8000adc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ae0:	f003 0201 	and.w	r2, r3, #1
 8000ae4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ae8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000aec:	601a      	str	r2, [r3, #0]
 8000aee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000af2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000af6:	681b      	ldr	r3, [r3, #0]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9;
 8000af8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000afc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b00:	2302      	movs	r3, #2
 8000b02:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b06:	2300      	movs	r3, #0
 8000b08:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b12:	2307      	movs	r3, #7
 8000b14:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b18:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4806      	ldr	r0, [pc, #24]	@ (8000b38 <HAL_UART_MspInit+0x118>)
 8000b20:	f001 ffc2 	bl	8002aa8 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000b24:	bf00      	nop
 8000b26:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	40013800 	.word	0x40013800
 8000b34:	44020c00 	.word	0x44020c00
 8000b38:	42020000 	.word	0x42020000

08000b3c <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef handle_GPDMA1_Channel4;

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b0e6      	sub	sp, #408	@ 0x198
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000b46:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8000b4a:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct;
  DMA_NodeConfTypeDef NodeConfig;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b4c:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000b50:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8000b54:	4618      	mov	r0, r3
 8000b56:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8000b5a:	461a      	mov	r2, r3
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	f00b fd70 	bl	800c642 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8000b62:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000b66:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4a94      	ldr	r2, [pc, #592]	@ (8000dc0 <HAL_SAI_MspInit+0x284>)
 8000b70:	4293      	cmp	r3, r2
 8000b72:	f040 8120 	bne.w	8000db6 <HAL_SAI_MspInit+0x27a>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8000b76:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000b7a:	f5a3 71c4 	sub.w	r1, r3, #392	@ 0x188
 8000b7e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000b82:	f04f 0300 	mov.w	r3, #0
 8000b86:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.PLL2.PLL2Source = RCC_PLL2_SOURCE_HSE;
 8000b8a:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000b8e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8000b92:	2203      	movs	r2, #3
 8000b94:	609a      	str	r2, [r3, #8]
    PeriphClkInitStruct.PLL2.PLL2M = 5;
 8000b96:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000b9a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8000b9e:	2205      	movs	r2, #5
 8000ba0:	60da      	str	r2, [r3, #12]
    PeriphClkInitStruct.PLL2.PLL2N = 49;
 8000ba2:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000ba6:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8000baa:	2231      	movs	r2, #49	@ 0x31
 8000bac:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLL2.PLL2P = 5;
 8000bae:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000bb2:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8000bb6:	2205      	movs	r2, #5
 8000bb8:	615a      	str	r2, [r3, #20]
    PeriphClkInitStruct.PLL2.PLL2Q = 4;
 8000bba:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000bbe:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8000bc2:	2204      	movs	r2, #4
 8000bc4:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000bc6:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000bca:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8000bce:	2202      	movs	r2, #2
 8000bd0:	61da      	str	r2, [r3, #28]
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 8000bd2:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000bd6:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8000bda:	2208      	movs	r2, #8
 8000bdc:	621a      	str	r2, [r3, #32]
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2_VCORANGE_WIDE;
 8000bde:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000be2:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8000be6:	2200      	movs	r2, #0
 8000be8:	625a      	str	r2, [r3, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000bea:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000bee:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	629a      	str	r2, [r3, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVP;
 8000bf6:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000bfa:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8000bfe:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000c02:	62da      	str	r2, [r3, #44]	@ 0x2c
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL2P;
 8000c04:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000c08:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8000c0c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000c10:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c14:	f107 0310 	add.w	r3, r7, #16
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f003 f845 	bl	8003ca8 <HAL_RCCEx_PeriphCLKConfig>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d001      	beq.n	8000c28 <HAL_SAI_MspInit+0xec>
    {
      Error_Handler();
 8000c24:	f7ff feee 	bl	8000a04 <Error_Handler>
    }

    if (SAI1_client == 0)
 8000c28:	4b66      	ldr	r3, [pc, #408]	@ (8000dc4 <HAL_SAI_MspInit+0x288>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d11e      	bne.n	8000c6e <HAL_SAI_MspInit+0x132>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8000c30:	4b65      	ldr	r3, [pc, #404]	@ (8000dc8 <HAL_SAI_MspInit+0x28c>)
 8000c32:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000c36:	4a64      	ldr	r2, [pc, #400]	@ (8000dc8 <HAL_SAI_MspInit+0x28c>)
 8000c38:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c3c:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000c40:	4b61      	ldr	r3, [pc, #388]	@ (8000dc8 <HAL_SAI_MspInit+0x28c>)
 8000c42:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000c46:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8000c4a:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000c4e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8000c52:	601a      	str	r2, [r3, #0]
 8000c54:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000c58:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8000c5c:	681b      	ldr	r3, [r3, #0]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2105      	movs	r1, #5
 8000c62:	2058      	movs	r0, #88	@ 0x58
 8000c64:	f000 fbe4 	bl	8001430 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8000c68:	2058      	movs	r0, #88	@ 0x58
 8000c6a:	f000 fbfb 	bl	8001464 <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 8000c6e:	4b55      	ldr	r3, [pc, #340]	@ (8000dc4 <HAL_SAI_MspInit+0x288>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	3301      	adds	r3, #1
 8000c74:	4a53      	ldr	r2, [pc, #332]	@ (8000dc4 <HAL_SAI_MspInit+0x288>)
 8000c76:	6013      	str	r3, [r2, #0]

    /**SAI1_A_Block_A GPIO Configuration
    PD6     ------> SAI1_D1
    PD11     ------> SAI1_CK1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_11;
 8000c78:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 8000c7c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c80:	2302      	movs	r3, #2
 8000c82:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c86:	2300      	movs	r3, #0
 8000c88:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
    GPIO_InitStruct.Alternate = GPIO_AF2_SAI1;
 8000c92:	2302      	movs	r3, #2
 8000c94:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c98:	f507 73c2 	add.w	r3, r7, #388	@ 0x184
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	484b      	ldr	r0, [pc, #300]	@ (8000dcc <HAL_SAI_MspInit+0x290>)
 8000ca0:	f001 ff02 	bl	8002aa8 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    NodeConfig.NodeType = DMA_GPDMA_LINEAR_NODE;
 8000ca4:	2321      	movs	r3, #33	@ 0x21
 8000ca6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    NodeConfig.Init.Request = GPDMA1_REQUEST_SAI1_A;
 8000caa:	2335      	movs	r3, #53	@ 0x35
 8000cac:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    NodeConfig.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    NodeConfig.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    NodeConfig.Init.SrcInc = DMA_SINC_FIXED;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    NodeConfig.Init.DestInc = DMA_DINC_INCREMENTED;
 8000cc2:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000cc6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    NodeConfig.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    NodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    NodeConfig.Init.SrcBurstLength = 1;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    NodeConfig.Init.DestBurstLength = 1;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
    NodeConfig.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
    NodeConfig.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
    NodeConfig.Init.Mode = DMA_NORMAL;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
    NodeConfig.TriggerConfig.TriggerPolarity = DMA_TRIG_POLARITY_MASKED;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
    NodeConfig.DataHandlingConfig.DataExchange = DMA_EXCHANGE_NONE;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
    NodeConfig.DataHandlingConfig.DataAlignment = DMA_DATA_RIGHTALIGN_ZEROPADDED;
 8000d00:	2300      	movs	r3, #0
 8000d02:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
    if (HAL_DMAEx_List_BuildNode(&NodeConfig, &Node_GPDMA1_Channel4) != HAL_OK)
 8000d06:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000d0a:	4931      	ldr	r1, [pc, #196]	@ (8000dd0 <HAL_SAI_MspInit+0x294>)
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f001 f8fb 	bl	8001f08 <HAL_DMAEx_List_BuildNode>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <HAL_SAI_MspInit+0x1e0>
    {
      Error_Handler();
 8000d18:	f7ff fe74 	bl	8000a04 <Error_Handler>
    }

    if (HAL_DMAEx_List_InsertNode(&List_GPDMA1_Channel4, NULL, &Node_GPDMA1_Channel4) != HAL_OK)
 8000d1c:	4a2c      	ldr	r2, [pc, #176]	@ (8000dd0 <HAL_SAI_MspInit+0x294>)
 8000d1e:	2100      	movs	r1, #0
 8000d20:	482c      	ldr	r0, [pc, #176]	@ (8000dd4 <HAL_SAI_MspInit+0x298>)
 8000d22:	f001 f907 	bl	8001f34 <HAL_DMAEx_List_InsertNode>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <HAL_SAI_MspInit+0x1f4>
    {
      Error_Handler();
 8000d2c:	f7ff fe6a 	bl	8000a04 <Error_Handler>
    }

    if (HAL_DMAEx_List_SetCircularMode(&List_GPDMA1_Channel4) != HAL_OK)
 8000d30:	4828      	ldr	r0, [pc, #160]	@ (8000dd4 <HAL_SAI_MspInit+0x298>)
 8000d32:	f001 f9c8 	bl	80020c6 <HAL_DMAEx_List_SetCircularMode>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <HAL_SAI_MspInit+0x204>
    {
      Error_Handler();
 8000d3c:	f7ff fe62 	bl	8000a04 <Error_Handler>
    }

    handle_GPDMA1_Channel4.Instance = GPDMA1_Channel4;
 8000d40:	4b25      	ldr	r3, [pc, #148]	@ (8000dd8 <HAL_SAI_MspInit+0x29c>)
 8000d42:	4a26      	ldr	r2, [pc, #152]	@ (8000ddc <HAL_SAI_MspInit+0x2a0>)
 8000d44:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel4.InitLinkedList.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8000d46:	4b24      	ldr	r3, [pc, #144]	@ (8000dd8 <HAL_SAI_MspInit+0x29c>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	639a      	str	r2, [r3, #56]	@ 0x38
    handle_GPDMA1_Channel4.InitLinkedList.LinkStepMode = DMA_LSM_FULL_EXECUTION;
 8000d4c:	4b22      	ldr	r3, [pc, #136]	@ (8000dd8 <HAL_SAI_MspInit+0x29c>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	63da      	str	r2, [r3, #60]	@ 0x3c
    handle_GPDMA1_Channel4.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT0;
 8000d52:	4b21      	ldr	r3, [pc, #132]	@ (8000dd8 <HAL_SAI_MspInit+0x29c>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	641a      	str	r2, [r3, #64]	@ 0x40
    handle_GPDMA1_Channel4.InitLinkedList.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000d58:	4b1f      	ldr	r3, [pc, #124]	@ (8000dd8 <HAL_SAI_MspInit+0x29c>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	645a      	str	r2, [r3, #68]	@ 0x44
    handle_GPDMA1_Channel4.InitLinkedList.LinkedListMode = DMA_LINKEDLIST_CIRCULAR;
 8000d5e:	4b1e      	ldr	r3, [pc, #120]	@ (8000dd8 <HAL_SAI_MspInit+0x29c>)
 8000d60:	2281      	movs	r2, #129	@ 0x81
 8000d62:	649a      	str	r2, [r3, #72]	@ 0x48
    if (HAL_DMAEx_List_Init(&handle_GPDMA1_Channel4) != HAL_OK)
 8000d64:	481c      	ldr	r0, [pc, #112]	@ (8000dd8 <HAL_SAI_MspInit+0x29c>)
 8000d66:	f000 ff09 	bl	8001b7c <HAL_DMAEx_List_Init>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d001      	beq.n	8000d74 <HAL_SAI_MspInit+0x238>
    {
      Error_Handler();
 8000d70:	f7ff fe48 	bl	8000a04 <Error_Handler>
    }

    if (HAL_DMAEx_List_LinkQ(&handle_GPDMA1_Channel4, &List_GPDMA1_Channel4) != HAL_OK)
 8000d74:	4917      	ldr	r1, [pc, #92]	@ (8000dd4 <HAL_SAI_MspInit+0x298>)
 8000d76:	4818      	ldr	r0, [pc, #96]	@ (8000dd8 <HAL_SAI_MspInit+0x29c>)
 8000d78:	f001 fa06 	bl	8002188 <HAL_DMAEx_List_LinkQ>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <HAL_SAI_MspInit+0x24a>
    {
      Error_Handler();
 8000d82:	f7ff fe3f 	bl	8000a04 <Error_Handler>
    }

    __HAL_LINKDMA(hsai, hdmarx, handle_GPDMA1_Channel4);
 8000d86:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000d8a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4a11      	ldr	r2, [pc, #68]	@ (8000dd8 <HAL_SAI_MspInit+0x29c>)
 8000d92:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8000d96:	4a10      	ldr	r2, [pc, #64]	@ (8000dd8 <HAL_SAI_MspInit+0x29c>)
 8000d98:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000d9c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel4, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000da4:	2110      	movs	r1, #16
 8000da6:	480c      	ldr	r0, [pc, #48]	@ (8000dd8 <HAL_SAI_MspInit+0x29c>)
 8000da8:	f000 fe86 	bl	8001ab8 <HAL_DMA_ConfigChannelAttributes>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <HAL_SAI_MspInit+0x27a>
    {
      Error_Handler();
 8000db2:	f7ff fe27 	bl	8000a04 <Error_Handler>
    }

    }
}
 8000db6:	bf00      	nop
 8000db8:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	40015404 	.word	0x40015404
 8000dc4:	20000758 	.word	0x20000758
 8000dc8:	44020c00 	.word	0x44020c00
 8000dcc:	42020c00 	.word	0x42020c00
 8000dd0:	2000051c 	.word	0x2000051c
 8000dd4:	20000540 	.word	0x20000540
 8000dd8:	20000558 	.word	0x20000558
 8000ddc:	40020250 	.word	0x40020250

08000de0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000de4:	bf00      	nop
 8000de6:	e7fd      	b.n	8000de4 <NMI_Handler+0x4>

08000de8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dec:	bf00      	nop
 8000dee:	e7fd      	b.n	8000dec <HardFault_Handler+0x4>

08000df0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000df4:	bf00      	nop
 8000df6:	e7fd      	b.n	8000df4 <MemManage_Handler+0x4>

08000df8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dfc:	bf00      	nop
 8000dfe:	e7fd      	b.n	8000dfc <BusFault_Handler+0x4>

08000e00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e04:	bf00      	nop
 8000e06:	e7fd      	b.n	8000e04 <UsageFault_Handler+0x4>

08000e08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e0c:	bf00      	nop
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr

08000e16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e16:	b480      	push	{r7}
 8000e18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e1a:	bf00      	nop
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr

08000e24 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e28:	bf00      	nop
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr

08000e32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e32:	b580      	push	{r7, lr}
 8000e34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e36:	f000 f9ff 	bl	8001238 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e3a:	bf00      	nop
 8000e3c:	bd80      	pop	{r7, pc}
	...

08000e40 <GPDMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 4 global interrupt.
  */
void GPDMA1_Channel4_IRQHandler(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel4_IRQn 0 */

  /* USER CODE END GPDMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel4);
 8000e44:	4802      	ldr	r0, [pc, #8]	@ (8000e50 <GPDMA1_Channel4_IRQHandler+0x10>)
 8000e46:	f000 fcd6 	bl	80017f6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel4_IRQn 1 */

  /* USER CODE END GPDMA1_Channel4_IRQn 1 */
}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	20000558 	.word	0x20000558

08000e54 <SAI1_IRQHandler>:

/**
  * @brief This function handles Serial Audio Interface 1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */
	 HAL_SAI_IRQHandler(&hsai_BlockA1);
 8000e58:	4802      	ldr	r0, [pc, #8]	@ (8000e64 <SAI1_IRQHandler+0x10>)
 8000e5a:	f008 fae1 	bl	8009420 <HAL_SAI_IRQHandler>
  /* USER CODE END SAI1_IRQn 0 */
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	20000484 	.word	0x20000484

08000e68 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b086      	sub	sp, #24
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	60b9      	str	r1, [r7, #8]
 8000e72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e74:	2300      	movs	r3, #0
 8000e76:	617b      	str	r3, [r7, #20]
 8000e78:	e00a      	b.n	8000e90 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e7a:	f3af 8000 	nop.w
 8000e7e:	4601      	mov	r1, r0
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	1c5a      	adds	r2, r3, #1
 8000e84:	60ba      	str	r2, [r7, #8]
 8000e86:	b2ca      	uxtb	r2, r1
 8000e88:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	617b      	str	r3, [r7, #20]
 8000e90:	697a      	ldr	r2, [r7, #20]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	dbf0      	blt.n	8000e7a <_read+0x12>
  }

  return len;
 8000e98:	687b      	ldr	r3, [r7, #4]
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3718      	adds	r7, #24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}

08000ea2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	b086      	sub	sp, #24
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	60f8      	str	r0, [r7, #12]
 8000eaa:	60b9      	str	r1, [r7, #8]
 8000eac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eae:	2300      	movs	r3, #0
 8000eb0:	617b      	str	r3, [r7, #20]
 8000eb2:	e009      	b.n	8000ec8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	1c5a      	adds	r2, r3, #1
 8000eb8:	60ba      	str	r2, [r7, #8]
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f7ff fba3 	bl	8000608 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	617b      	str	r3, [r7, #20]
 8000ec8:	697a      	ldr	r2, [r7, #20]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	dbf1      	blt.n	8000eb4 <_write+0x12>
  }
  return len;
 8000ed0:	687b      	ldr	r3, [r7, #4]
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3718      	adds	r7, #24
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}

08000eda <_close>:

int _close(int file)
{
 8000eda:	b480      	push	{r7}
 8000edc:	b083      	sub	sp, #12
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ee2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr

08000ef2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ef2:	b480      	push	{r7}
 8000ef4:	b083      	sub	sp, #12
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6078      	str	r0, [r7, #4]
 8000efa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f02:	605a      	str	r2, [r3, #4]
  return 0;
 8000f04:	2300      	movs	r3, #0
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	370c      	adds	r7, #12
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <_isatty>:

int _isatty(int file)
{
 8000f12:	b480      	push	{r7}
 8000f14:	b083      	sub	sp, #12
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f1a:	2301      	movs	r3, #1
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr

08000f28 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b085      	sub	sp, #20
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3714      	adds	r7, #20
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr
	...

08000f44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f4c:	4a14      	ldr	r2, [pc, #80]	@ (8000fa0 <_sbrk+0x5c>)
 8000f4e:	4b15      	ldr	r3, [pc, #84]	@ (8000fa4 <_sbrk+0x60>)
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f58:	4b13      	ldr	r3, [pc, #76]	@ (8000fa8 <_sbrk+0x64>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d102      	bne.n	8000f66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f60:	4b11      	ldr	r3, [pc, #68]	@ (8000fa8 <_sbrk+0x64>)
 8000f62:	4a12      	ldr	r2, [pc, #72]	@ (8000fac <_sbrk+0x68>)
 8000f64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f66:	4b10      	ldr	r3, [pc, #64]	@ (8000fa8 <_sbrk+0x64>)
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4413      	add	r3, r2
 8000f6e:	693a      	ldr	r2, [r7, #16]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d207      	bcs.n	8000f84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f74:	f00b fbb4 	bl	800c6e0 <__errno>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	220c      	movs	r2, #12
 8000f7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f82:	e009      	b.n	8000f98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f84:	4b08      	ldr	r3, [pc, #32]	@ (8000fa8 <_sbrk+0x64>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f8a:	4b07      	ldr	r3, [pc, #28]	@ (8000fa8 <_sbrk+0x64>)
 8000f8c:	681a      	ldr	r2, [r3, #0]
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4413      	add	r3, r2
 8000f92:	4a05      	ldr	r2, [pc, #20]	@ (8000fa8 <_sbrk+0x64>)
 8000f94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f96:	68fb      	ldr	r3, [r7, #12]
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	3718      	adds	r7, #24
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	200a0000 	.word	0x200a0000
 8000fa4:	00000400 	.word	0x00000400
 8000fa8:	2000075c 	.word	0x2000075c
 8000fac:	200008b8 	.word	0x200008b8

08000fb0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000fb6:	4b35      	ldr	r3, [pc, #212]	@ (800108c <SystemInit+0xdc>)
 8000fb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fbc:	4a33      	ldr	r2, [pc, #204]	@ (800108c <SystemInit+0xdc>)
 8000fbe:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fc2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000fc6:	4b32      	ldr	r3, [pc, #200]	@ (8001090 <SystemInit+0xe0>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000fcc:	4b30      	ldr	r3, [pc, #192]	@ (8001090 <SystemInit+0xe0>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000fd2:	4b2f      	ldr	r3, [pc, #188]	@ (8001090 <SystemInit+0xe0>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000fd8:	4b2d      	ldr	r3, [pc, #180]	@ (8001090 <SystemInit+0xe0>)
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	492c      	ldr	r1, [pc, #176]	@ (8001090 <SystemInit+0xe0>)
 8000fde:	4b2d      	ldr	r3, [pc, #180]	@ (8001094 <SystemInit+0xe4>)
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000fe4:	4b2a      	ldr	r3, [pc, #168]	@ (8001090 <SystemInit+0xe0>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000fea:	4b29      	ldr	r3, [pc, #164]	@ (8001090 <SystemInit+0xe0>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8000ff0:	4b27      	ldr	r3, [pc, #156]	@ (8001090 <SystemInit+0xe0>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000ff6:	4b26      	ldr	r3, [pc, #152]	@ (8001090 <SystemInit+0xe0>)
 8000ff8:	4a27      	ldr	r2, [pc, #156]	@ (8001098 <SystemInit+0xe8>)
 8000ffa:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000ffc:	4b24      	ldr	r3, [pc, #144]	@ (8001090 <SystemInit+0xe0>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8001002:	4b23      	ldr	r3, [pc, #140]	@ (8001090 <SystemInit+0xe0>)
 8001004:	4a24      	ldr	r2, [pc, #144]	@ (8001098 <SystemInit+0xe8>)
 8001006:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8001008:	4b21      	ldr	r3, [pc, #132]	@ (8001090 <SystemInit+0xe0>)
 800100a:	2200      	movs	r2, #0
 800100c:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 800100e:	4b20      	ldr	r3, [pc, #128]	@ (8001090 <SystemInit+0xe0>)
 8001010:	4a21      	ldr	r2, [pc, #132]	@ (8001098 <SystemInit+0xe8>)
 8001012:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8001014:	4b1e      	ldr	r3, [pc, #120]	@ (8001090 <SystemInit+0xe0>)
 8001016:	2200      	movs	r2, #0
 8001018:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800101a:	4b1d      	ldr	r3, [pc, #116]	@ (8001090 <SystemInit+0xe0>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4a1c      	ldr	r2, [pc, #112]	@ (8001090 <SystemInit+0xe0>)
 8001020:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001024:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001026:	4b1a      	ldr	r3, [pc, #104]	@ (8001090 <SystemInit+0xe0>)
 8001028:	2200      	movs	r2, #0
 800102a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800102c:	4b17      	ldr	r3, [pc, #92]	@ (800108c <SystemInit+0xdc>)
 800102e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001032:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8001034:	4b19      	ldr	r3, [pc, #100]	@ (800109c <SystemInit+0xec>)
 8001036:	699b      	ldr	r3, [r3, #24]
 8001038:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 800103c:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8001044:	d003      	beq.n	800104e <SystemInit+0x9e>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800104c:	d117      	bne.n	800107e <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 800104e:	4b13      	ldr	r3, [pc, #76]	@ (800109c <SystemInit+0xec>)
 8001050:	69db      	ldr	r3, [r3, #28]
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	2b00      	cmp	r3, #0
 8001058:	d005      	beq.n	8001066 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 800105a:	4b10      	ldr	r3, [pc, #64]	@ (800109c <SystemInit+0xec>)
 800105c:	4a10      	ldr	r2, [pc, #64]	@ (80010a0 <SystemInit+0xf0>)
 800105e:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8001060:	4b0e      	ldr	r3, [pc, #56]	@ (800109c <SystemInit+0xec>)
 8001062:	4a10      	ldr	r2, [pc, #64]	@ (80010a4 <SystemInit+0xf4>)
 8001064:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8001066:	4b0d      	ldr	r3, [pc, #52]	@ (800109c <SystemInit+0xec>)
 8001068:	69db      	ldr	r3, [r3, #28]
 800106a:	4a0c      	ldr	r2, [pc, #48]	@ (800109c <SystemInit+0xec>)
 800106c:	f043 0302 	orr.w	r3, r3, #2
 8001070:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001072:	4b0a      	ldr	r3, [pc, #40]	@ (800109c <SystemInit+0xec>)
 8001074:	69db      	ldr	r3, [r3, #28]
 8001076:	4a09      	ldr	r2, [pc, #36]	@ (800109c <SystemInit+0xec>)
 8001078:	f043 0301 	orr.w	r3, r3, #1
 800107c:	61d3      	str	r3, [r2, #28]
  }
}
 800107e:	bf00      	nop
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	e000ed00 	.word	0xe000ed00
 8001090:	44020c00 	.word	0x44020c00
 8001094:	eae2eae3 	.word	0xeae2eae3
 8001098:	01010280 	.word	0x01010280
 800109c:	40022000 	.word	0x40022000
 80010a0:	08192a3b 	.word	0x08192a3b
 80010a4:	4c5d6e7f 	.word	0x4c5d6e7f

080010a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80010a8:	480d      	ldr	r0, [pc, #52]	@ (80010e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80010aa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80010ac:	f7ff ff80 	bl	8000fb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010b0:	480c      	ldr	r0, [pc, #48]	@ (80010e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80010b2:	490d      	ldr	r1, [pc, #52]	@ (80010e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010b4:	4a0d      	ldr	r2, [pc, #52]	@ (80010ec <LoopForever+0xe>)
  movs r3, #0
 80010b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010b8:	e002      	b.n	80010c0 <LoopCopyDataInit>

080010ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010be:	3304      	adds	r3, #4

080010c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010c4:	d3f9      	bcc.n	80010ba <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010c6:	4a0a      	ldr	r2, [pc, #40]	@ (80010f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010c8:	4c0a      	ldr	r4, [pc, #40]	@ (80010f4 <LoopForever+0x16>)
  movs r3, #0
 80010ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010cc:	e001      	b.n	80010d2 <LoopFillZerobss>

080010ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010d0:	3204      	adds	r2, #4

080010d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010d4:	d3fb      	bcc.n	80010ce <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80010d6:	f00b fb09 	bl	800c6ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010da:	f7ff faa7 	bl	800062c <main>

080010de <LoopForever>:

LoopForever:
    b LoopForever
 80010de:	e7fe      	b.n	80010de <LoopForever>
  ldr   r0, =_estack
 80010e0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80010e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010e8:	20000468 	.word	0x20000468
  ldr r2, =_sidata
 80010ec:	0800db1c 	.word	0x0800db1c
  ldr r2, =_sbss
 80010f0:	20000468 	.word	0x20000468
  ldr r4, =_ebss
 80010f4:	200008b4 	.word	0x200008b4

080010f8 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010f8:	e7fe      	b.n	80010f8 <ADC1_IRQHandler>
	...

080010fc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001100:	2003      	movs	r0, #3
 8001102:	f000 f98a 	bl	800141a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001106:	f002 fc45 	bl	8003994 <HAL_RCC_GetSysClockFreq>
 800110a:	4602      	mov	r2, r0
 800110c:	4b0c      	ldr	r3, [pc, #48]	@ (8001140 <HAL_Init+0x44>)
 800110e:	6a1b      	ldr	r3, [r3, #32]
 8001110:	f003 030f 	and.w	r3, r3, #15
 8001114:	490b      	ldr	r1, [pc, #44]	@ (8001144 <HAL_Init+0x48>)
 8001116:	5ccb      	ldrb	r3, [r1, r3]
 8001118:	fa22 f303 	lsr.w	r3, r2, r3
 800111c:	4a0a      	ldr	r2, [pc, #40]	@ (8001148 <HAL_Init+0x4c>)
 800111e:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001120:	2004      	movs	r0, #4
 8001122:	f000 f9cf 	bl	80014c4 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001126:	200f      	movs	r0, #15
 8001128:	f000 f810 	bl	800114c <HAL_InitTick>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e002      	b.n	800113c <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001136:	f7ff fc6b 	bl	8000a10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800113a:	2300      	movs	r3, #0
}
 800113c:	4618      	mov	r0, r3
 800113e:	bd80      	pop	{r7, pc}
 8001140:	44020c00 	.word	0x44020c00
 8001144:	0800da48 	.word	0x0800da48
 8001148:	20000000 	.word	0x20000000

0800114c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8001154:	2300      	movs	r3, #0
 8001156:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001158:	4b33      	ldr	r3, [pc, #204]	@ (8001228 <HAL_InitTick+0xdc>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d101      	bne.n	8001164 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8001160:	2301      	movs	r3, #1
 8001162:	e05c      	b.n	800121e <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8001164:	4b31      	ldr	r3, [pc, #196]	@ (800122c <HAL_InitTick+0xe0>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f003 0304 	and.w	r3, r3, #4
 800116c:	2b04      	cmp	r3, #4
 800116e:	d10c      	bne.n	800118a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8001170:	4b2f      	ldr	r3, [pc, #188]	@ (8001230 <HAL_InitTick+0xe4>)
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	4b2c      	ldr	r3, [pc, #176]	@ (8001228 <HAL_InitTick+0xdc>)
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	4619      	mov	r1, r3
 800117a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800117e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001182:	fbb2 f3f3 	udiv	r3, r2, r3
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	e037      	b.n	80011fa <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800118a:	f000 f9f3 	bl	8001574 <HAL_SYSTICK_GetCLKSourceConfig>
 800118e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	2b02      	cmp	r3, #2
 8001194:	d023      	beq.n	80011de <HAL_InitTick+0x92>
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	2b02      	cmp	r3, #2
 800119a:	d82d      	bhi.n	80011f8 <HAL_InitTick+0xac>
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d003      	beq.n	80011aa <HAL_InitTick+0x5e>
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d00d      	beq.n	80011c4 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80011a8:	e026      	b.n	80011f8 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80011aa:	4b21      	ldr	r3, [pc, #132]	@ (8001230 <HAL_InitTick+0xe4>)
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001228 <HAL_InitTick+0xdc>)
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	4619      	mov	r1, r3
 80011b4:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80011b8:	fbb3 f3f1 	udiv	r3, r3, r1
 80011bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80011c0:	60fb      	str	r3, [r7, #12]
        break;
 80011c2:	e01a      	b.n	80011fa <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80011c4:	4b18      	ldr	r3, [pc, #96]	@ (8001228 <HAL_InitTick+0xdc>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	461a      	mov	r2, r3
 80011ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80011d2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80011d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80011da:	60fb      	str	r3, [r7, #12]
        break;
 80011dc:	e00d      	b.n	80011fa <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80011de:	4b12      	ldr	r3, [pc, #72]	@ (8001228 <HAL_InitTick+0xdc>)
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	461a      	mov	r2, r3
 80011e4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80011ec:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80011f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80011f4:	60fb      	str	r3, [r7, #12]
        break;
 80011f6:	e000      	b.n	80011fa <HAL_InitTick+0xae>
        break;
 80011f8:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80011fa:	68f8      	ldr	r0, [r7, #12]
 80011fc:	f000 f940 	bl	8001480 <HAL_SYSTICK_Config>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8001206:	2301      	movs	r3, #1
 8001208:	e009      	b.n	800121e <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800120a:	2200      	movs	r2, #0
 800120c:	6879      	ldr	r1, [r7, #4]
 800120e:	f04f 30ff 	mov.w	r0, #4294967295
 8001212:	f000 f90d 	bl	8001430 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8001216:	4a07      	ldr	r2, [pc, #28]	@ (8001234 <HAL_InitTick+0xe8>)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800121c:	2300      	movs	r3, #0
}
 800121e:	4618      	mov	r0, r3
 8001220:	3710      	adds	r7, #16
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	20000008 	.word	0x20000008
 800122c:	e000e010 	.word	0xe000e010
 8001230:	20000000 	.word	0x20000000
 8001234:	20000004 	.word	0x20000004

08001238 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800123c:	4b06      	ldr	r3, [pc, #24]	@ (8001258 <HAL_IncTick+0x20>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	461a      	mov	r2, r3
 8001242:	4b06      	ldr	r3, [pc, #24]	@ (800125c <HAL_IncTick+0x24>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4413      	add	r3, r2
 8001248:	4a04      	ldr	r2, [pc, #16]	@ (800125c <HAL_IncTick+0x24>)
 800124a:	6013      	str	r3, [r2, #0]
}
 800124c:	bf00      	nop
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	20000008 	.word	0x20000008
 800125c:	20000760 	.word	0x20000760

08001260 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  return uwTick;
 8001264:	4b03      	ldr	r3, [pc, #12]	@ (8001274 <HAL_GetTick+0x14>)
 8001266:	681b      	ldr	r3, [r3, #0]
}
 8001268:	4618      	mov	r0, r3
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	20000760 	.word	0x20000760

08001278 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001280:	f7ff ffee 	bl	8001260 <HAL_GetTick>
 8001284:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001290:	d005      	beq.n	800129e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001292:	4b0a      	ldr	r3, [pc, #40]	@ (80012bc <HAL_Delay+0x44>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	461a      	mov	r2, r3
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	4413      	add	r3, r2
 800129c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800129e:	bf00      	nop
 80012a0:	f7ff ffde 	bl	8001260 <HAL_GetTick>
 80012a4:	4602      	mov	r2, r0
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	68fa      	ldr	r2, [r7, #12]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d8f7      	bhi.n	80012a0 <HAL_Delay+0x28>
  {
  }
}
 80012b0:	bf00      	nop
 80012b2:	bf00      	nop
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20000008 	.word	0x20000008

080012c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b085      	sub	sp, #20
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	f003 0307 	and.w	r3, r3, #7
 80012ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001304 <__NVIC_SetPriorityGrouping+0x44>)
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012d6:	68ba      	ldr	r2, [r7, #8]
 80012d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012dc:	4013      	ands	r3, r2
 80012de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012f2:	4a04      	ldr	r2, [pc, #16]	@ (8001304 <__NVIC_SetPriorityGrouping+0x44>)
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	60d3      	str	r3, [r2, #12]
}
 80012f8:	bf00      	nop
 80012fa:	3714      	adds	r7, #20
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr
 8001304:	e000ed00 	.word	0xe000ed00

08001308 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800130c:	4b04      	ldr	r3, [pc, #16]	@ (8001320 <__NVIC_GetPriorityGrouping+0x18>)
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	0a1b      	lsrs	r3, r3, #8
 8001312:	f003 0307 	and.w	r3, r3, #7
}
 8001316:	4618      	mov	r0, r3
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr
 8001320:	e000ed00 	.word	0xe000ed00

08001324 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800132e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001332:	2b00      	cmp	r3, #0
 8001334:	db0b      	blt.n	800134e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001336:	88fb      	ldrh	r3, [r7, #6]
 8001338:	f003 021f 	and.w	r2, r3, #31
 800133c:	4907      	ldr	r1, [pc, #28]	@ (800135c <__NVIC_EnableIRQ+0x38>)
 800133e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001342:	095b      	lsrs	r3, r3, #5
 8001344:	2001      	movs	r0, #1
 8001346:	fa00 f202 	lsl.w	r2, r0, r2
 800134a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800134e:	bf00      	nop
 8001350:	370c      	adds	r7, #12
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	e000e100 	.word	0xe000e100

08001360 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	6039      	str	r1, [r7, #0]
 800136a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800136c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001370:	2b00      	cmp	r3, #0
 8001372:	db0a      	blt.n	800138a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	b2da      	uxtb	r2, r3
 8001378:	490c      	ldr	r1, [pc, #48]	@ (80013ac <__NVIC_SetPriority+0x4c>)
 800137a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800137e:	0112      	lsls	r2, r2, #4
 8001380:	b2d2      	uxtb	r2, r2
 8001382:	440b      	add	r3, r1
 8001384:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001388:	e00a      	b.n	80013a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	b2da      	uxtb	r2, r3
 800138e:	4908      	ldr	r1, [pc, #32]	@ (80013b0 <__NVIC_SetPriority+0x50>)
 8001390:	88fb      	ldrh	r3, [r7, #6]
 8001392:	f003 030f 	and.w	r3, r3, #15
 8001396:	3b04      	subs	r3, #4
 8001398:	0112      	lsls	r2, r2, #4
 800139a:	b2d2      	uxtb	r2, r2
 800139c:	440b      	add	r3, r1
 800139e:	761a      	strb	r2, [r3, #24]
}
 80013a0:	bf00      	nop
 80013a2:	370c      	adds	r7, #12
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr
 80013ac:	e000e100 	.word	0xe000e100
 80013b0:	e000ed00 	.word	0xe000ed00

080013b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b089      	sub	sp, #36	@ 0x24
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	60f8      	str	r0, [r7, #12]
 80013bc:	60b9      	str	r1, [r7, #8]
 80013be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	f003 0307 	and.w	r3, r3, #7
 80013c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	f1c3 0307 	rsb	r3, r3, #7
 80013ce:	2b04      	cmp	r3, #4
 80013d0:	bf28      	it	cs
 80013d2:	2304      	movcs	r3, #4
 80013d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	3304      	adds	r3, #4
 80013da:	2b06      	cmp	r3, #6
 80013dc:	d902      	bls.n	80013e4 <NVIC_EncodePriority+0x30>
 80013de:	69fb      	ldr	r3, [r7, #28]
 80013e0:	3b03      	subs	r3, #3
 80013e2:	e000      	b.n	80013e6 <NVIC_EncodePriority+0x32>
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e8:	f04f 32ff 	mov.w	r2, #4294967295
 80013ec:	69bb      	ldr	r3, [r7, #24]
 80013ee:	fa02 f303 	lsl.w	r3, r2, r3
 80013f2:	43da      	mvns	r2, r3
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	401a      	ands	r2, r3
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	fa01 f303 	lsl.w	r3, r1, r3
 8001406:	43d9      	mvns	r1, r3
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800140c:	4313      	orrs	r3, r2
         );
}
 800140e:	4618      	mov	r0, r3
 8001410:	3724      	adds	r7, #36	@ 0x24
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr

0800141a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800141a:	b580      	push	{r7, lr}
 800141c:	b082      	sub	sp, #8
 800141e:	af00      	add	r7, sp, #0
 8001420:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f7ff ff4c 	bl	80012c0 <__NVIC_SetPriorityGrouping>
}
 8001428:	bf00      	nop
 800142a:	3708      	adds	r7, #8
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}

08001430 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b086      	sub	sp, #24
 8001434:	af00      	add	r7, sp, #0
 8001436:	4603      	mov	r3, r0
 8001438:	60b9      	str	r1, [r7, #8]
 800143a:	607a      	str	r2, [r7, #4]
 800143c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800143e:	f7ff ff63 	bl	8001308 <__NVIC_GetPriorityGrouping>
 8001442:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001444:	687a      	ldr	r2, [r7, #4]
 8001446:	68b9      	ldr	r1, [r7, #8]
 8001448:	6978      	ldr	r0, [r7, #20]
 800144a:	f7ff ffb3 	bl	80013b4 <NVIC_EncodePriority>
 800144e:	4602      	mov	r2, r0
 8001450:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001454:	4611      	mov	r1, r2
 8001456:	4618      	mov	r0, r3
 8001458:	f7ff ff82 	bl	8001360 <__NVIC_SetPriority>
}
 800145c:	bf00      	nop
 800145e:	3718      	adds	r7, #24
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}

08001464 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	4603      	mov	r3, r0
 800146c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800146e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff ff56 	bl	8001324 <__NVIC_EnableIRQ>
}
 8001478:	bf00      	nop
 800147a:	3708      	adds	r7, #8
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}

08001480 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	3b01      	subs	r3, #1
 800148c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001490:	d301      	bcc.n	8001496 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8001492:	2301      	movs	r3, #1
 8001494:	e00d      	b.n	80014b2 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8001496:	4a0a      	ldr	r2, [pc, #40]	@ (80014c0 <HAL_SYSTICK_Config+0x40>)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	3b01      	subs	r3, #1
 800149c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800149e:	4b08      	ldr	r3, [pc, #32]	@ (80014c0 <HAL_SYSTICK_Config+0x40>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80014a4:	4b06      	ldr	r3, [pc, #24]	@ (80014c0 <HAL_SYSTICK_Config+0x40>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a05      	ldr	r2, [pc, #20]	@ (80014c0 <HAL_SYSTICK_Config+0x40>)
 80014aa:	f043 0303 	orr.w	r3, r3, #3
 80014ae:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80014b0:	2300      	movs	r3, #0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	e000e010 	.word	0xe000e010

080014c4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2b04      	cmp	r3, #4
 80014d0:	d844      	bhi.n	800155c <HAL_SYSTICK_CLKSourceConfig+0x98>
 80014d2:	a201      	add	r2, pc, #4	@ (adr r2, 80014d8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80014d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014d8:	080014fb 	.word	0x080014fb
 80014dc:	08001519 	.word	0x08001519
 80014e0:	0800153b 	.word	0x0800153b
 80014e4:	0800155d 	.word	0x0800155d
 80014e8:	080014ed 	.word	0x080014ed
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80014ec:	4b1f      	ldr	r3, [pc, #124]	@ (800156c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a1e      	ldr	r2, [pc, #120]	@ (800156c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80014f2:	f043 0304 	orr.w	r3, r3, #4
 80014f6:	6013      	str	r3, [r2, #0]
      break;
 80014f8:	e031      	b.n	800155e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80014fa:	4b1c      	ldr	r3, [pc, #112]	@ (800156c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a1b      	ldr	r2, [pc, #108]	@ (800156c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001500:	f023 0304 	bic.w	r3, r3, #4
 8001504:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8001506:	4b1a      	ldr	r3, [pc, #104]	@ (8001570 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001508:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800150c:	4a18      	ldr	r2, [pc, #96]	@ (8001570 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800150e:	f023 030c 	bic.w	r3, r3, #12
 8001512:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001516:	e022      	b.n	800155e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001518:	4b14      	ldr	r3, [pc, #80]	@ (800156c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a13      	ldr	r2, [pc, #76]	@ (800156c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800151e:	f023 0304 	bic.w	r3, r3, #4
 8001522:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8001524:	4b12      	ldr	r3, [pc, #72]	@ (8001570 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001526:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800152a:	f023 030c 	bic.w	r3, r3, #12
 800152e:	4a10      	ldr	r2, [pc, #64]	@ (8001570 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001530:	f043 0304 	orr.w	r3, r3, #4
 8001534:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001538:	e011      	b.n	800155e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800153a:	4b0c      	ldr	r3, [pc, #48]	@ (800156c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a0b      	ldr	r2, [pc, #44]	@ (800156c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001540:	f023 0304 	bic.w	r3, r3, #4
 8001544:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8001546:	4b0a      	ldr	r3, [pc, #40]	@ (8001570 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001548:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800154c:	f023 030c 	bic.w	r3, r3, #12
 8001550:	4a07      	ldr	r2, [pc, #28]	@ (8001570 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001552:	f043 0308 	orr.w	r3, r3, #8
 8001556:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800155a:	e000      	b.n	800155e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 800155c:	bf00      	nop
  }
}
 800155e:	bf00      	nop
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	e000e010 	.word	0xe000e010
 8001570:	44020c00 	.word	0x44020c00

08001574 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800157a:	4b17      	ldr	r3, [pc, #92]	@ (80015d8 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 0304 	and.w	r3, r3, #4
 8001582:	2b00      	cmp	r3, #0
 8001584:	d002      	beq.n	800158c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8001586:	2304      	movs	r3, #4
 8001588:	607b      	str	r3, [r7, #4]
 800158a:	e01e      	b.n	80015ca <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 800158c:	4b13      	ldr	r3, [pc, #76]	@ (80015dc <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800158e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001592:	f003 030c 	and.w	r3, r3, #12
 8001596:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	2b08      	cmp	r3, #8
 800159c:	d00f      	beq.n	80015be <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	2b08      	cmp	r3, #8
 80015a2:	d80f      	bhi.n	80015c4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d003      	beq.n	80015b2 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	2b04      	cmp	r3, #4
 80015ae:	d003      	beq.n	80015b8 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80015b0:	e008      	b.n	80015c4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80015b2:	2300      	movs	r3, #0
 80015b4:	607b      	str	r3, [r7, #4]
        break;
 80015b6:	e008      	b.n	80015ca <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80015b8:	2301      	movs	r3, #1
 80015ba:	607b      	str	r3, [r7, #4]
        break;
 80015bc:	e005      	b.n	80015ca <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80015be:	2302      	movs	r3, #2
 80015c0:	607b      	str	r3, [r7, #4]
        break;
 80015c2:	e002      	b.n	80015ca <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80015c4:	2300      	movs	r3, #0
 80015c6:	607b      	str	r3, [r7, #4]
        break;
 80015c8:	bf00      	nop
    }
  }
  return systick_source;
 80015ca:	687b      	ldr	r3, [r7, #4]
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr
 80015d8:	e000e010 	.word	0xe000e010
 80015dc:	44020c00 	.word	0x44020c00

080015e0 <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	60f8      	str	r0, [r7, #12]
 80015e8:	60b9      	str	r1, [r7, #8]
 80015ea:	607a      	str	r2, [r7, #4]
 80015ec:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d101      	bne.n	80015f8 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 80015f4:	2301      	movs	r3, #1
 80015f6:	e055      	b.n	80016a4 <HAL_DMA_Start_IT+0xc4>
  }

  /* Check the DMA Mode is DMA_NORMAL */
  if (hdma->Mode != DMA_NORMAL)
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <HAL_DMA_Start_IT+0x24>
  {
    return HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	e04f      	b.n	80016a4 <HAL_DMA_Start_IT+0xc4>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800160a:	2b01      	cmp	r3, #1
 800160c:	d101      	bne.n	8001612 <HAL_DMA_Start_IT+0x32>
 800160e:	2302      	movs	r3, #2
 8001610:	e048      	b.n	80016a4 <HAL_DMA_Start_IT+0xc4>
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	2201      	movs	r2, #1
 8001616:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001620:	b2db      	uxtb	r3, r3
 8001622:	2b01      	cmp	r3, #1
 8001624:	d136      	bne.n	8001694 <HAL_DMA_Start_IT+0xb4>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	2202      	movs	r2, #2
 800162a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	2200      	movs	r2, #0
 8001632:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	68b9      	ldr	r1, [r7, #8]
 800163a:	68f8      	ldr	r0, [r7, #12]
 800163c:	f000 fa78 	bl	8001b30 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	695a      	ldr	r2, [r3, #20]
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 800164e:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001654:	2b00      	cmp	r3, #0
 8001656:	d007      	beq.n	8001668 <HAL_DMA_Start_IT+0x88>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	695a      	ldr	r2, [r3, #20]
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001666:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800166c:	2b00      	cmp	r3, #0
 800166e:	d007      	beq.n	8001680 <HAL_DMA_Start_IT+0xa0>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	695a      	ldr	r2, [r3, #20]
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800167e:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	695a      	ldr	r2, [r3, #20]
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f042 0201 	orr.w	r2, r2, #1
 800168e:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8001690:	2300      	movs	r3, #0
 8001692:	e007      	b.n	80016a4 <HAL_DMA_Start_IT+0xc4>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	2240      	movs	r2, #64	@ 0x40
 8001698:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	2200      	movs	r2, #0
 800169e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 80016a2:	2301      	movs	r3, #1
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3710      	adds	r7, #16
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}

080016ac <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80016b4:	f7ff fdd4 	bl	8001260 <HAL_GetTick>
 80016b8:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d101      	bne.n	80016c4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80016c0:	2301      	movs	r3, #1
 80016c2:	e06b      	b.n	800179c <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d008      	beq.n	80016e2 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2220      	movs	r2, #32
 80016d4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2200      	movs	r2, #0
 80016da:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	e05c      	b.n	800179c <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	695a      	ldr	r2, [r3, #20]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f042 0204 	orr.w	r2, r2, #4
 80016f0:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	2205      	movs	r2, #5
 80016f6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80016fa:	e020      	b.n	800173e <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80016fc:	f7ff fdb0 	bl	8001260 <HAL_GetTick>
 8001700:	4602      	mov	r2, r0
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	2b05      	cmp	r3, #5
 8001708:	d919      	bls.n	800173e <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800170e:	f043 0210 	orr.w	r2, r3, #16
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2203      	movs	r2, #3
 800171a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001722:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001726:	2b00      	cmp	r3, #0
 8001728:	d003      	beq.n	8001732 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800172e:	2201      	movs	r2, #1
 8001730:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2200      	movs	r2, #0
 8001736:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e02e      	b.n	800179c <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	691b      	ldr	r3, [r3, #16]
 8001744:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d0d7      	beq.n	80016fc <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	695a      	ldr	r2, [r3, #20]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f042 0202 	orr.w	r2, r2, #2
 800175a:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2204      	movs	r2, #4
 8001760:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 800176c:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2201      	movs	r2, #1
 8001772:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800177a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800177e:	2b00      	cmp	r3, #0
 8001780:	d007      	beq.n	8001792 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001786:	2201      	movs	r2, #1
 8001788:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2200      	movs	r2, #0
 8001790:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2200      	movs	r2, #0
 8001796:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800179a:	2300      	movs	r3, #0
}
 800179c:	4618      	mov	r0, r3
 800179e:	3710      	adds	r7, #16
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d101      	bne.n	80017b6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e019      	b.n	80017ea <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	2b02      	cmp	r3, #2
 80017c0:	d004      	beq.n	80017cc <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2220      	movs	r2, #32
 80017c6:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e00e      	b.n	80017ea <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2204      	movs	r2, #4
 80017d0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	695b      	ldr	r3, [r3, #20]
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	6812      	ldr	r2, [r2, #0]
 80017de:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80017e2:	f043 0304 	orr.w	r3, r3, #4
 80017e6:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 80017e8:	2300      	movs	r3, #0
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr

080017f6 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	b086      	sub	sp, #24
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001806:	f023 030f 	bic.w	r3, r3, #15
 800180a:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001814:	3b50      	subs	r3, #80	@ 0x50
 8001816:	09db      	lsrs	r3, r3, #7
 8001818:	f003 031f 	and.w	r3, r3, #31
 800181c:	2201      	movs	r2, #1
 800181e:	fa02 f303 	lsl.w	r3, r2, r3
 8001822:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	693a      	ldr	r2, [r7, #16]
 800182a:	4013      	ands	r3, r2
 800182c:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	2b00      	cmp	r3, #0
 8001832:	f000 813b 	beq.w	8001aac <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	691b      	ldr	r3, [r3, #16]
 800183c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001840:	2b00      	cmp	r3, #0
 8001842:	d011      	beq.n	8001868 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	695b      	ldr	r3, [r3, #20]
 800184a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800184e:	2b00      	cmp	r3, #0
 8001850:	d00a      	beq.n	8001868 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800185a:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001860:	f043 0201 	orr.w	r2, r3, #1
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	691b      	ldr	r3, [r3, #16]
 800186e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001872:	2b00      	cmp	r3, #0
 8001874:	d011      	beq.n	800189a <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	695b      	ldr	r3, [r3, #20]
 800187c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001880:	2b00      	cmp	r3, #0
 8001882:	d00a      	beq.n	800189a <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800188c:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001892:	f043 0202 	orr.w	r2, r3, #2
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	691b      	ldr	r3, [r3, #16]
 80018a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d011      	beq.n	80018cc <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	695b      	ldr	r3, [r3, #20]
 80018ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d00a      	beq.n	80018cc <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80018be:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018c4:	f043 0204 	orr.w	r2, r3, #4
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	691b      	ldr	r3, [r3, #16]
 80018d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d011      	beq.n	80018fe <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	695b      	ldr	r3, [r3, #20]
 80018e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d00a      	beq.n	80018fe <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80018f0:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018f6:	f043 0208 	orr.w	r2, r3, #8
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	691b      	ldr	r3, [r3, #16]
 8001904:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001908:	2b00      	cmp	r3, #0
 800190a:	d013      	beq.n	8001934 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	695b      	ldr	r3, [r3, #20]
 8001912:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001916:	2b00      	cmp	r3, #0
 8001918:	d00c      	beq.n	8001934 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001922:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001928:	2b00      	cmp	r3, #0
 800192a:	d003      	beq.n	8001934 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	691b      	ldr	r3, [r3, #16]
 800193a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800193e:	2b00      	cmp	r3, #0
 8001940:	d04c      	beq.n	80019dc <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	695b      	ldr	r3, [r3, #20]
 8001948:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800194c:	2b00      	cmp	r3, #0
 800194e:	d045      	beq.n	80019dc <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001958:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001960:	b2db      	uxtb	r3, r3
 8001962:	2b04      	cmp	r3, #4
 8001964:	d12e      	bne.n	80019c4 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	695a      	ldr	r2, [r3, #20]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001974:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	695a      	ldr	r2, [r3, #20]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f042 0202 	orr.w	r2, r2, #2
 8001984:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2201      	movs	r2, #1
 800198a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001992:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001996:	2b00      	cmp	r3, #0
 8001998:	d007      	beq.n	80019aa <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800199e:	2201      	movs	r2, #1
 80019a0:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	2200      	movs	r2, #0
 80019a8:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2200      	movs	r2, #0
 80019ae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d07a      	beq.n	8001ab0 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	4798      	blx	r3
        }

        return;
 80019c2:	e075      	b.n	8001ab0 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2205      	movs	r2, #5
 80019c8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d003      	beq.n	80019dc <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019d8:	6878      	ldr	r0, [r7, #4]
 80019da:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	691b      	ldr	r3, [r3, #16]
 80019e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d039      	beq.n	8001a5e <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	695b      	ldr	r3, [r3, #20]
 80019f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d032      	beq.n	8001a5e <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80019fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d012      	beq.n	8001a2a <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d116      	bne.n	8001a3c <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d111      	bne.n	8001a3c <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a24:	2201      	movs	r2, #1
 8001a26:	731a      	strb	r2, [r3, #12]
 8001a28:	e008      	b.n	8001a3c <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d103      	bne.n	8001a3c <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2201      	movs	r2, #1
 8001a38:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001a44:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d003      	beq.n	8001a5e <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d025      	beq.n	8001ab2 <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	695a      	ldr	r2, [r3, #20]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f042 0202 	orr.w	r2, r2, #2
 8001a74:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2201      	movs	r2, #1
 8001a7a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d003      	beq.n	8001a92 <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a8e:	2201      	movs	r2, #1
 8001a90:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2200      	movs	r2, #0
 8001a96:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d007      	beq.n	8001ab2 <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	4798      	blx	r3
 8001aaa:	e002      	b.n	8001ab2 <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8001aac:	bf00      	nop
 8001aae:	e000      	b.n	8001ab2 <HAL_DMA_IRQHandler+0x2bc>
        return;
 8001ab0:	bf00      	nop
    }
  }
}
 8001ab2:	3718      	adds	r7, #24
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b085      	sub	sp, #20
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d101      	bne.n	8001acc <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e02b      	b.n	8001b24 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001ad4:	f023 030f 	bic.w	r3, r3, #15
 8001ad8:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ae2:	3b50      	subs	r3, #80	@ 0x50
 8001ae4:	09db      	lsrs	r3, r3, #7
 8001ae6:	f003 031f 	and.w	r3, r3, #31
 8001aea:	2201      	movs	r2, #1
 8001aec:	fa02 f303 	lsl.w	r3, r2, r3
 8001af0:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	f003 0310 	and.w	r3, r3, #16
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d012      	beq.n	8001b22 <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	f003 0311 	and.w	r3, r3, #17
 8001b02:	2b11      	cmp	r3, #17
 8001b04:	d106      	bne.n	8001b14 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	685a      	ldr	r2, [r3, #4]
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	431a      	orrs	r2, r3
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	605a      	str	r2, [r3, #4]
 8001b12:	e006      	b.n	8001b22 <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	685a      	ldr	r2, [r3, #4]
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	43db      	mvns	r3, r3
 8001b1c:	401a      	ands	r2, r3
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8001b22:	2300      	movs	r3, #0
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3714      	adds	r7, #20
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b085      	sub	sp, #20
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	60f8      	str	r0, [r7, #12]
 8001b38:	60b9      	str	r1, [r7, #8]
 8001b3a:	607a      	str	r2, [r7, #4]
 8001b3c:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b44:	0c1b      	lsrs	r3, r3, #16
 8001b46:	041b      	lsls	r3, r3, #16
 8001b48:	683a      	ldr	r2, [r7, #0]
 8001b4a:	b291      	uxth	r1, r2
 8001b4c:	68fa      	ldr	r2, [r7, #12]
 8001b4e:	6812      	ldr	r2, [r2, #0]
 8001b50:	430b      	orrs	r3, r1
 8001b52:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8001b5c:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	68ba      	ldr	r2, [r7, #8]
 8001b64:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001b6e:	bf00      	nop
 8001b70:	3714      	adds	r7, #20
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
	...

08001b7c <HAL_DMAEx_List_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Init(DMA_HandleTypeDef *const hdma)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8001b84:	f7ff fb6c 	bl	8001260 <HAL_GetTick>
 8001b88:	60f8      	str	r0, [r7, #12]

  /* Check the DMA channel handle parameter */
  if (hdma == NULL)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d101      	bne.n	8001b94 <HAL_DMAEx_List_Init+0x18>
  {
    return HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e0db      	b.n	8001d4c <HAL_DMAEx_List_Init+0x1d0>
  assert_param(IS_DMA_PRIORITY(hdma->InitLinkedList.Priority));
  assert_param(IS_DMA_LINK_STEP_MODE(hdma->InitLinkedList.LinkStepMode));
  assert_param(IS_DMA_TCEM_LINKEDLIST_EVENT_MODE(hdma->InitLinkedList.TransferEventMode));
  assert_param(IS_DMA_LINKEDLIST_MODE(hdma->InitLinkedList.LinkedListMode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a6e      	ldr	r2, [pc, #440]	@ (8001d54 <HAL_DMAEx_List_Init+0x1d8>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	f000 809f 	beq.w	8001cde <HAL_DMAEx_List_Init+0x162>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a6c      	ldr	r2, [pc, #432]	@ (8001d58 <HAL_DMAEx_List_Init+0x1dc>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	f000 8099 	beq.w	8001cde <HAL_DMAEx_List_Init+0x162>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a6a      	ldr	r2, [pc, #424]	@ (8001d5c <HAL_DMAEx_List_Init+0x1e0>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	f000 8093 	beq.w	8001cde <HAL_DMAEx_List_Init+0x162>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a68      	ldr	r2, [pc, #416]	@ (8001d60 <HAL_DMAEx_List_Init+0x1e4>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	f000 808d 	beq.w	8001cde <HAL_DMAEx_List_Init+0x162>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a66      	ldr	r2, [pc, #408]	@ (8001d64 <HAL_DMAEx_List_Init+0x1e8>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	f000 8087 	beq.w	8001cde <HAL_DMAEx_List_Init+0x162>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a64      	ldr	r2, [pc, #400]	@ (8001d68 <HAL_DMAEx_List_Init+0x1ec>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	f000 8081 	beq.w	8001cde <HAL_DMAEx_List_Init+0x162>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a62      	ldr	r2, [pc, #392]	@ (8001d6c <HAL_DMAEx_List_Init+0x1f0>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d07b      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a61      	ldr	r2, [pc, #388]	@ (8001d70 <HAL_DMAEx_List_Init+0x1f4>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d076      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a5f      	ldr	r2, [pc, #380]	@ (8001d74 <HAL_DMAEx_List_Init+0x1f8>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d071      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a5e      	ldr	r2, [pc, #376]	@ (8001d78 <HAL_DMAEx_List_Init+0x1fc>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d06c      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a5c      	ldr	r2, [pc, #368]	@ (8001d7c <HAL_DMAEx_List_Init+0x200>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d067      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a5b      	ldr	r2, [pc, #364]	@ (8001d80 <HAL_DMAEx_List_Init+0x204>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d062      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a59      	ldr	r2, [pc, #356]	@ (8001d84 <HAL_DMAEx_List_Init+0x208>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d05d      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a58      	ldr	r2, [pc, #352]	@ (8001d88 <HAL_DMAEx_List_Init+0x20c>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d058      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a56      	ldr	r2, [pc, #344]	@ (8001d8c <HAL_DMAEx_List_Init+0x210>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d053      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a55      	ldr	r2, [pc, #340]	@ (8001d90 <HAL_DMAEx_List_Init+0x214>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d04e      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a53      	ldr	r2, [pc, #332]	@ (8001d94 <HAL_DMAEx_List_Init+0x218>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d049      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a52      	ldr	r2, [pc, #328]	@ (8001d98 <HAL_DMAEx_List_Init+0x21c>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d044      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a50      	ldr	r2, [pc, #320]	@ (8001d9c <HAL_DMAEx_List_Init+0x220>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d03f      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a4f      	ldr	r2, [pc, #316]	@ (8001da0 <HAL_DMAEx_List_Init+0x224>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d03a      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a4d      	ldr	r2, [pc, #308]	@ (8001da4 <HAL_DMAEx_List_Init+0x228>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d035      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a4c      	ldr	r2, [pc, #304]	@ (8001da8 <HAL_DMAEx_List_Init+0x22c>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d030      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a4a      	ldr	r2, [pc, #296]	@ (8001dac <HAL_DMAEx_List_Init+0x230>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d02b      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a49      	ldr	r2, [pc, #292]	@ (8001db0 <HAL_DMAEx_List_Init+0x234>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d026      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a47      	ldr	r2, [pc, #284]	@ (8001db4 <HAL_DMAEx_List_Init+0x238>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d021      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a46      	ldr	r2, [pc, #280]	@ (8001db8 <HAL_DMAEx_List_Init+0x23c>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d01c      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a44      	ldr	r2, [pc, #272]	@ (8001dbc <HAL_DMAEx_List_Init+0x240>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d017      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a43      	ldr	r2, [pc, #268]	@ (8001dc0 <HAL_DMAEx_List_Init+0x244>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d012      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a41      	ldr	r2, [pc, #260]	@ (8001dc4 <HAL_DMAEx_List_Init+0x248>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d00d      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a40      	ldr	r2, [pc, #256]	@ (8001dc8 <HAL_DMAEx_List_Init+0x24c>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d008      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a3e      	ldr	r2, [pc, #248]	@ (8001dcc <HAL_DMAEx_List_Init+0x250>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d003      	beq.n	8001cde <HAL_DMAEx_List_Init+0x162>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a3d      	ldr	r2, [pc, #244]	@ (8001dd0 <HAL_DMAEx_List_Init+0x254>)
 8001cdc:	4293      	cmp	r3, r2
  {
    assert_param(IS_DMA_LINK_ALLOCATED_PORT(hdma->InitLinkedList.LinkAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2202      	movs	r2, #2
 8001cea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	695a      	ldr	r2, [r3, #20]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f042 0206 	orr.w	r2, r2, #6
 8001cfc:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8001cfe:	e00f      	b.n	8001d20 <HAL_DMAEx_List_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8001d00:	f7ff faae 	bl	8001260 <HAL_GetTick>
 8001d04:	4602      	mov	r2, r0
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	1ad3      	subs	r3, r2, r3
 8001d0a:	2b05      	cmp	r3, #5
 8001d0c:	d908      	bls.n	8001d20 <HAL_DMAEx_List_Init+0x1a4>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2210      	movs	r2, #16
 8001d12:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2203      	movs	r2, #3
 8001d18:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e015      	b.n	8001d4c <HAL_DMAEx_List_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	695b      	ldr	r3, [r3, #20]
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d1e8      	bne.n	8001d00 <HAL_DMAEx_List_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_List_Init(hdma);
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f000 fac6 	bl	80022c0 <DMA_List_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->InitLinkedList.LinkedListMode;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2201      	movs	r2, #1
 8001d46:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8001d4a:	2300      	movs	r3, #0
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3710      	adds	r7, #16
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40020050 	.word	0x40020050
 8001d58:	50020050 	.word	0x50020050
 8001d5c:	400200d0 	.word	0x400200d0
 8001d60:	500200d0 	.word	0x500200d0
 8001d64:	40020150 	.word	0x40020150
 8001d68:	50020150 	.word	0x50020150
 8001d6c:	400201d0 	.word	0x400201d0
 8001d70:	500201d0 	.word	0x500201d0
 8001d74:	40020250 	.word	0x40020250
 8001d78:	50020250 	.word	0x50020250
 8001d7c:	400202d0 	.word	0x400202d0
 8001d80:	500202d0 	.word	0x500202d0
 8001d84:	40020350 	.word	0x40020350
 8001d88:	50020350 	.word	0x50020350
 8001d8c:	400203d0 	.word	0x400203d0
 8001d90:	500203d0 	.word	0x500203d0
 8001d94:	40021050 	.word	0x40021050
 8001d98:	50021050 	.word	0x50021050
 8001d9c:	400210d0 	.word	0x400210d0
 8001da0:	500210d0 	.word	0x500210d0
 8001da4:	40021150 	.word	0x40021150
 8001da8:	50021150 	.word	0x50021150
 8001dac:	400211d0 	.word	0x400211d0
 8001db0:	500211d0 	.word	0x500211d0
 8001db4:	40021250 	.word	0x40021250
 8001db8:	50021250 	.word	0x50021250
 8001dbc:	400212d0 	.word	0x400212d0
 8001dc0:	500212d0 	.word	0x500212d0
 8001dc4:	40021350 	.word	0x40021350
 8001dc8:	50021350 	.word	0x50021350
 8001dcc:	400213d0 	.word	0x400213d0
 8001dd0:	500213d0 	.word	0x500213d0

08001dd4 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d003      	beq.n	8001dea <HAL_DMAEx_List_Start_IT+0x16>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d101      	bne.n	8001dee <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e088      	b.n	8001f00 <HAL_DMAEx_List_Start_IT+0x12c>
  }

  /* Check the DMA Mode is not DMA_NORMAL */
  if (hdma->Mode == DMA_NORMAL)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d101      	bne.n	8001dfa <HAL_DMAEx_List_Start_IT+0x26>
  {
    return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e082      	b.n	8001f00 <HAL_DMAEx_List_Start_IT+0x12c>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001e00:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	695b      	ldr	r3, [r3, #20]
 8001e08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e0c:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 8001e0e:	7dfb      	ldrb	r3, [r7, #23]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d005      	beq.n	8001e20 <HAL_DMAEx_List_Start_IT+0x4c>
 8001e14:	7dfb      	ldrb	r3, [r7, #23]
 8001e16:	2b02      	cmp	r3, #2
 8001e18:	d16a      	bne.n	8001ef0 <HAL_DMAEx_List_Start_IT+0x11c>
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d067      	beq.n	8001ef0 <HAL_DMAEx_List_Start_IT+0x11c>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d157      	bne.n	8001edc <HAL_DMAEx_List_Start_IT+0x108>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d101      	bne.n	8001e3a <HAL_DMAEx_List_Start_IT+0x66>
 8001e36:	2302      	movs	r3, #2
 8001e38:	e062      	b.n	8001f00 <HAL_DMAEx_List_Start_IT+0x12c>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2202      	movs	r2, #2
 8001e46:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e4e:	2202      	movs	r2, #2
 8001e50:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	695a      	ldr	r2, [r3, #20]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 8001e6e:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d007      	beq.n	8001e88 <HAL_DMAEx_List_Start_IT+0xb4>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	695a      	ldr	r2, [r3, #20]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e86:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d007      	beq.n	8001ea0 <HAL_DMAEx_List_Start_IT+0xcc>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	695a      	ldr	r2, [r3, #20]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001e9e:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f107 010c 	add.w	r1, r7, #12
 8001eaa:	2200      	movs	r2, #0
 8001eac:	4618      	mov	r0, r3
 8001eae:	f000 fd2b 	bl	8002908 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4619      	mov	r1, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	0c0b      	lsrs	r3, r1, #16
 8001ec0:	041b      	lsls	r3, r3, #16
 8001ec2:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	461a      	mov	r2, r3
 8001ecc:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	68f9      	ldr	r1, [r7, #12]
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	6812      	ldr	r2, [r2, #0]
 8001ed8:	430b      	orrs	r3, r1
 8001eda:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	695a      	ldr	r2, [r3, #20]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f042 0201 	orr.w	r2, r2, #1
 8001eea:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8001eec:	2300      	movs	r3, #0
 8001eee:	e007      	b.n	8001f00 <HAL_DMAEx_List_Start_IT+0x12c>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2240      	movs	r2, #64	@ 0x40
 8001ef4:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3718      	adds	r7, #24
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <HAL_DMAEx_List_BuildNode>:
  *         addressable space.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                                           DMA_NodeTypeDef *const pNode)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d002      	beq.n	8001f1e <HAL_DMAEx_List_BuildNode+0x16>
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d101      	bne.n	8001f22 <HAL_DMAEx_List_BuildNode+0x1a>
  {
    return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e004      	b.n	8001f2c <HAL_DMAEx_List_BuildNode+0x24>
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->SrcSecure));
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->DestSecure));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Build the DMA channel node */
  DMA_List_BuildNode(pNodeConfig, pNode);
 8001f22:	6839      	ldr	r1, [r7, #0]
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f000 fb23 	bl	8002570 <DMA_List_BuildNode>

  return HAL_OK;
 8001f2a:	2300      	movs	r3, #0
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3708      	adds	r7, #8
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <HAL_DMAEx_List_InsertNode>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode(DMA_QListTypeDef *const pQList,
                                            DMA_NodeTypeDef *const pPrevNode,
                                            DMA_NodeTypeDef *const pNewNode)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b08c      	sub	sp, #48	@ 0x30
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	60b9      	str	r1, [r7, #8]
 8001f3e:	607a      	str	r2, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d002      	beq.n	8001f4c <HAL_DMAEx_List_InsertNode+0x18>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d101      	bne.n	8001f50 <HAL_DMAEx_List_InsertNode+0x1c>
  {
    return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e0b6      	b.n	80020be <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	695b      	ldr	r3, [r3, #20]
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d104      	bne.n	8001f62 <HAL_DMAEx_List_InsertNode+0x2e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	2204      	movs	r2, #4
 8001f5c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e0ad      	b.n	80020be <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pPrevNode, pNewNode) != 0U)
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	687a      	ldr	r2, [r7, #4]
 8001f68:	68b9      	ldr	r1, [r7, #8]
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f000 fc60 	bl	8002830 <DMA_List_CheckNodesBaseAddresses>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d004      	beq.n	8001f80 <HAL_DMAEx_List_InsertNode+0x4c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	2205      	movs	r2, #5
 8001f7a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e09e      	b.n	80020be <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pPrevNode, pNewNode) != 0U)
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	68b9      	ldr	r1, [r7, #8]
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f000 fc81 	bl	8002890 <DMA_List_CheckNodesTypes>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d004      	beq.n	8001f9e <HAL_DMAEx_List_InsertNode+0x6a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	2204      	movs	r2, #4
 8001f98:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e08f      	b.n	80020be <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	2202      	movs	r2, #2
 8001fa2:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
 8001faa:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001fae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	f000 fca7 	bl	8002908 <DMA_List_GetCLLRNodeInfo>

  /* Empty queue */
  if (pQList->Head == NULL)
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d11a      	bne.n	8001ff8 <HAL_DMAEx_List_InsertNode+0xc4>
  {
    /* Add only new node to queue */
    if (pPrevNode == NULL)
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d106      	bne.n	8001fd6 <HAL_DMAEx_List_InsertNode+0xa2>
    {
      pQList->Head       = pNewNode;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	601a      	str	r2, [r3, #0]
      pQList->NodeNumber = 1U;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	609a      	str	r2, [r3, #8]
 8001fd4:	e06c      	b.n	80020b0 <HAL_DMAEx_List_InsertNode+0x17c>
    }
    /* Add previous node then new node to queue */
    else
    {
      pQList->Head                          = pPrevNode;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	68ba      	ldr	r2, [r7, #8]
 8001fda:	601a      	str	r2, [r3, #0]
      pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001fe6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001fe8:	4319      	orrs	r1, r3
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->NodeNumber                    = 2U;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2202      	movs	r2, #2
 8001ff4:	609a      	str	r2, [r3, #8]
 8001ff6:	e05b      	b.n	80020b0 <HAL_DMAEx_List_InsertNode+0x17c>
  }
  /* Not empty queue */
  else
  {
    /* Add new node at the head of queue */
    if (pPrevNode == NULL)
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d10f      	bne.n	800201e <HAL_DMAEx_List_InsertNode+0xea>
    {
      pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	461a      	mov	r2, r3
 8002004:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8002008:	4013      	ands	r3, r2
 800200a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800200c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800200e:	4319      	orrs	r1, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->Head                         = pNewNode;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	601a      	str	r2, [r3, #0]
 800201c:	e043      	b.n	80020a6 <HAL_DMAEx_List_InsertNode+0x172>
    }
    /* Add new node according to selected position */
    else
    {
      /* Find node and get its position in selected queue */
      node_info.cllr_offset = cllr_offset;
 800201e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002020:	617b      	str	r3, [r7, #20]
      if (DMA_List_FindNode(pQList, pPrevNode, &node_info) == 0U)
 8002022:	f107 0314 	add.w	r3, r7, #20
 8002026:	461a      	mov	r2, r3
 8002028:	68b9      	ldr	r1, [r7, #8]
 800202a:	68f8      	ldr	r0, [r7, #12]
 800202c:	f000 fc9c 	bl	8002968 <DMA_List_FindNode>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d132      	bne.n	800209c <HAL_DMAEx_List_InsertNode+0x168>
      {
        /* Selected node is the last queue node */
        if (node_info.currentnode_pos == pQList->NodeNumber)
 8002036:	69fa      	ldr	r2, [r7, #28]
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	429a      	cmp	r2, r3
 800203e:	d11a      	bne.n	8002076 <HAL_DMAEx_List_InsertNode+0x142>
        {
          /* Check if queue is circular */
          if (pQList->FirstCircularNode != NULL)
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d00b      	beq.n	8002060 <HAL_DMAEx_List_InsertNode+0x12c>
          {
            pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	461a      	mov	r2, r3
 800204e:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8002052:	4013      	ands	r3, r2
 8002054:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002056:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002058:	4319      	orrs	r1, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          }

          pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8002066:	4013      	ands	r3, r2
 8002068:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800206a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800206c:	4319      	orrs	r1, r3
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002074:	e017      	b.n	80020a6 <HAL_DMAEx_List_InsertNode+0x172>
        }
        /* Selected node is not the last queue node */
        else
        {
          pNewNode->LinkRegisters[cllr_offset] = pPrevNode->LinkRegisters[cllr_offset];
 8002076:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002078:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800208c:	4013      	ands	r3, r2
 800208e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002090:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002092:	4319      	orrs	r1, r3
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800209a:	e004      	b.n	80020a6 <HAL_DMAEx_List_InsertNode+0x172>
        }
      }
      else
      {
        /* Update the queue error code */
        pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2206      	movs	r2, #6
 80020a0:	611a      	str	r2, [r3, #16]

        return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e00b      	b.n	80020be <HAL_DMAEx_List_InsertNode+0x18a>
      }
    }

    /* Increment queue node number */
    pQList->NodeNumber++;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	1c5a      	adds	r2, r3, #1
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	609a      	str	r2, [r3, #8]
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2200      	movs	r2, #0
 80020b4:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2201      	movs	r2, #1
 80020ba:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
 80020bc:	2300      	movs	r3, #0
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3730      	adds	r7, #48	@ 0x30
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <HAL_DMAEx_List_SetCircularMode>:
  * @brief  Set circular mode for linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_SetCircularMode(DMA_QListTypeDef *const pQList)
{
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b08a      	sub	sp, #40	@ 0x28
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	6078      	str	r0, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d101      	bne.n	80020d8 <HAL_DMAEx_List_SetCircularMode+0x12>
  {
    return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e052      	b.n	800217e <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d104      	bne.n	80020ea <HAL_DMAEx_List_SetCircularMode+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2202      	movs	r2, #2
 80020e4:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e049      	b.n	800217e <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check queue circular mode */
  if (pQList->FirstCircularNode != NULL)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d00c      	beq.n	800210c <HAL_DMAEx_List_SetCircularMode+0x46>
  {
    if (pQList->FirstCircularNode == pQList->Head)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685a      	ldr	r2, [r3, #4]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d101      	bne.n	8002102 <HAL_DMAEx_List_SetCircularMode+0x3c>
    {
      return HAL_OK;
 80020fe:	2300      	movs	r3, #0
 8002100:	e03d      	b.n	800217e <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
    else
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2204      	movs	r2, #4
 8002106:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e038      	b.n	800217e <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	695b      	ldr	r3, [r3, #20]
 8002110:	2b01      	cmp	r3, #1
 8002112:	d104      	bne.n	800211e <HAL_DMAEx_List_SetCircularMode+0x58>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2204      	movs	r2, #4
 8002118:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e02f      	b.n	800217e <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2202      	movs	r2, #2
 8002122:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2200      	movs	r2, #0
 8002128:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, &cllr_mask, &cllr_offset);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f107 0220 	add.w	r2, r7, #32
 8002132:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8002136:	4618      	mov	r0, r3
 8002138:	f000 fbe6 	bl	8002908 <DMA_List_GetCLLRNodeInfo>

  /* Find the last queue node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
 800213c:	6a3b      	ldr	r3, [r7, #32]
 800213e:	60fb      	str	r3, [r7, #12]
  (void)DMA_List_FindNode(pQList, NULL, &node_info);
 8002140:	f107 030c 	add.w	r3, r7, #12
 8002144:	461a      	mov	r2, r3
 8002146:	2100      	movs	r1, #0
 8002148:	6878      	ldr	r0, [r7, #4]
 800214a:	f000 fc0d 	bl	8002968 <DMA_List_FindNode>

  /* Set circular mode */
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	461a      	mov	r2, r3
 8002154:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8002158:	4013      	ands	r3, r2
 800215a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 800215c:	69ba      	ldr	r2, [r7, #24]
 800215e:	4610      	mov	r0, r2
 8002160:	6a3a      	ldr	r2, [r7, #32]
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 8002162:	430b      	orrs	r3, r1
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 8002164:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

  /* Update linked-list circular state */
  pQList->FirstCircularNode = pQList->Head;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	605a      	str	r2, [r3, #4]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2200      	movs	r2, #0
 8002174:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2201      	movs	r2, #1
 800217a:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
 800217c:	2300      	movs	r3, #0
}
 800217e:	4618      	mov	r0, r3
 8002180:	3728      	adds	r7, #40	@ 0x28
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
	...

08002188 <HAL_DMAEx_List_LinkQ>:
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_LinkQ(DMA_HandleTypeDef *const hdma,
                                       DMA_QListTypeDef *const pQList)
{
 8002188:	b480      	push	{r7}
 800218a:	b085      	sub	sp, #20
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
  HAL_DMA_StateTypeDef state;

  /* Check the DMA channel handle and the queue parameters */
  if ((hdma == NULL) || (pQList == NULL))
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d002      	beq.n	800219e <HAL_DMAEx_List_LinkQ+0x16>
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d101      	bne.n	80021a2 <HAL_DMAEx_List_LinkQ+0x1a>
  {
    return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e078      	b.n	8002294 <HAL_DMAEx_List_LinkQ+0x10c>
  }

  /* Check the DMA Mode is not DMA_NORMAL */
  if (hdma->Mode == DMA_NORMAL)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d101      	bne.n	80021ae <HAL_DMAEx_List_LinkQ+0x26>
  {
    return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e072      	b.n	8002294 <HAL_DMAEx_List_LinkQ+0x10c>
  }

  /* Get DMA state */
  state = hdma->State;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80021b4:	73fb      	strb	r3, [r7, #15]

  /* Check DMA channel state */
  if ((hdma->State == HAL_DMA_STATE_BUSY) || (state == HAL_DMA_STATE_SUSPEND))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b02      	cmp	r3, #2
 80021c0:	d002      	beq.n	80021c8 <HAL_DMAEx_List_LinkQ+0x40>
 80021c2:	7bfb      	ldrb	r3, [r7, #15]
 80021c4:	2b05      	cmp	r3, #5
 80021c6:	d108      	bne.n	80021da <HAL_DMAEx_List_LinkQ+0x52>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2240      	movs	r2, #64	@ 0x40
 80021cc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e05c      	b.n	8002294 <HAL_DMAEx_List_LinkQ+0x10c>
  }

  /* Check queue state */
  if (pQList->State == HAL_DMA_QUEUE_STATE_BUSY)
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	7b1b      	ldrb	r3, [r3, #12]
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d104      	bne.n	80021ee <HAL_DMAEx_List_LinkQ+0x66>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_BUSY;
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	2201      	movs	r2, #1
 80021e8:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e052      	b.n	8002294 <HAL_DMAEx_List_LinkQ+0x10c>
  }

  /* Check linearity compatibility */
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a2b      	ldr	r2, [pc, #172]	@ (80022a0 <HAL_DMAEx_List_LinkQ+0x118>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d022      	beq.n	800223e <HAL_DMAEx_List_LinkQ+0xb6>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a29      	ldr	r2, [pc, #164]	@ (80022a4 <HAL_DMAEx_List_LinkQ+0x11c>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d01d      	beq.n	800223e <HAL_DMAEx_List_LinkQ+0xb6>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a28      	ldr	r2, [pc, #160]	@ (80022a8 <HAL_DMAEx_List_LinkQ+0x120>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d018      	beq.n	800223e <HAL_DMAEx_List_LinkQ+0xb6>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a26      	ldr	r2, [pc, #152]	@ (80022ac <HAL_DMAEx_List_LinkQ+0x124>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d013      	beq.n	800223e <HAL_DMAEx_List_LinkQ+0xb6>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a25      	ldr	r2, [pc, #148]	@ (80022b0 <HAL_DMAEx_List_LinkQ+0x128>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d00e      	beq.n	800223e <HAL_DMAEx_List_LinkQ+0xb6>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a23      	ldr	r2, [pc, #140]	@ (80022b4 <HAL_DMAEx_List_LinkQ+0x12c>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d009      	beq.n	800223e <HAL_DMAEx_List_LinkQ+0xb6>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a22      	ldr	r2, [pc, #136]	@ (80022b8 <HAL_DMAEx_List_LinkQ+0x130>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d004      	beq.n	800223e <HAL_DMAEx_List_LinkQ+0xb6>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a20      	ldr	r2, [pc, #128]	@ (80022bc <HAL_DMAEx_List_LinkQ+0x134>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d101      	bne.n	8002242 <HAL_DMAEx_List_LinkQ+0xba>
 800223e:	2301      	movs	r3, #1
 8002240:	e000      	b.n	8002244 <HAL_DMAEx_List_LinkQ+0xbc>
 8002242:	2300      	movs	r3, #0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d10b      	bne.n	8002260 <HAL_DMAEx_List_LinkQ+0xd8>
      ((pQList->Head->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR))
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	6a1b      	ldr	r3, [r3, #32]
 800224e:	f003 0302 	and.w	r3, r3, #2
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 8002252:	2b00      	cmp	r3, #0
 8002254:	d004      	beq.n	8002260 <HAL_DMAEx_List_LinkQ+0xd8>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_UNSUPPORTED;
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	2203      	movs	r2, #3
 800225a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e019      	b.n	8002294 <HAL_DMAEx_List_LinkQ+0x10c>
  }

  /* Check circularity compatibility */
  if (hdma->Mode == DMA_LINKEDLIST_CIRCULAR)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002264:	2b81      	cmp	r3, #129	@ 0x81
 8002266:	d108      	bne.n	800227a <HAL_DMAEx_List_LinkQ+0xf2>
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode == NULL)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d10d      	bne.n	800228c <HAL_DMAEx_List_LinkQ+0x104>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	2204      	movs	r2, #4
 8002274:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e00c      	b.n	8002294 <HAL_DMAEx_List_LinkQ+0x10c>
    }
  }
  else
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode != NULL)
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d004      	beq.n	800228c <HAL_DMAEx_List_LinkQ+0x104>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	2204      	movs	r2, #4
 8002286:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e003      	b.n	8002294 <HAL_DMAEx_List_LinkQ+0x10c>
    }
  }

  /* Register queue to DMA handle */
  hdma->LinkedListQueue = pQList;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	683a      	ldr	r2, [r7, #0]
 8002290:	675a      	str	r2, [r3, #116]	@ 0x74

  return HAL_OK;
 8002292:	2300      	movs	r3, #0
}
 8002294:	4618      	mov	r0, r3
 8002296:	3714      	adds	r7, #20
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr
 80022a0:	40020350 	.word	0x40020350
 80022a4:	50020350 	.word	0x50020350
 80022a8:	400203d0 	.word	0x400203d0
 80022ac:	500203d0 	.word	0x500203d0
 80022b0:	40021350 	.word	0x40021350
 80022b4:	50021350 	.word	0x50021350
 80022b8:	400213d0 	.word	0x400213d0
 80022bc:	500213d0 	.word	0x500213d0

080022c0 <DMA_List_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_List_Init(DMA_HandleTypeDef const *const hdma)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value */
  tmpreg = hdma->InitLinkedList.Priority | hdma->InitLinkedList.LinkStepMode;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022d0:	4313      	orrs	r3, r2
 80022d2:	60fb      	str	r3, [r7, #12]

  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a85      	ldr	r2, [pc, #532]	@ (80024f0 <DMA_List_Init+0x230>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	f000 80a0 	beq.w	8002420 <DMA_List_Init+0x160>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a83      	ldr	r2, [pc, #524]	@ (80024f4 <DMA_List_Init+0x234>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	f000 809a 	beq.w	8002420 <DMA_List_Init+0x160>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a81      	ldr	r2, [pc, #516]	@ (80024f8 <DMA_List_Init+0x238>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	f000 8094 	beq.w	8002420 <DMA_List_Init+0x160>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a7f      	ldr	r2, [pc, #508]	@ (80024fc <DMA_List_Init+0x23c>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	f000 808e 	beq.w	8002420 <DMA_List_Init+0x160>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a7d      	ldr	r2, [pc, #500]	@ (8002500 <DMA_List_Init+0x240>)
 800230a:	4293      	cmp	r3, r2
 800230c:	f000 8088 	beq.w	8002420 <DMA_List_Init+0x160>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a7b      	ldr	r2, [pc, #492]	@ (8002504 <DMA_List_Init+0x244>)
 8002316:	4293      	cmp	r3, r2
 8002318:	f000 8082 	beq.w	8002420 <DMA_List_Init+0x160>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a79      	ldr	r2, [pc, #484]	@ (8002508 <DMA_List_Init+0x248>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d07c      	beq.n	8002420 <DMA_List_Init+0x160>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a78      	ldr	r2, [pc, #480]	@ (800250c <DMA_List_Init+0x24c>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d077      	beq.n	8002420 <DMA_List_Init+0x160>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a76      	ldr	r2, [pc, #472]	@ (8002510 <DMA_List_Init+0x250>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d072      	beq.n	8002420 <DMA_List_Init+0x160>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a75      	ldr	r2, [pc, #468]	@ (8002514 <DMA_List_Init+0x254>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d06d      	beq.n	8002420 <DMA_List_Init+0x160>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a73      	ldr	r2, [pc, #460]	@ (8002518 <DMA_List_Init+0x258>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d068      	beq.n	8002420 <DMA_List_Init+0x160>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a72      	ldr	r2, [pc, #456]	@ (800251c <DMA_List_Init+0x25c>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d063      	beq.n	8002420 <DMA_List_Init+0x160>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a70      	ldr	r2, [pc, #448]	@ (8002520 <DMA_List_Init+0x260>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d05e      	beq.n	8002420 <DMA_List_Init+0x160>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a6f      	ldr	r2, [pc, #444]	@ (8002524 <DMA_List_Init+0x264>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d059      	beq.n	8002420 <DMA_List_Init+0x160>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a6d      	ldr	r2, [pc, #436]	@ (8002528 <DMA_List_Init+0x268>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d054      	beq.n	8002420 <DMA_List_Init+0x160>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a6c      	ldr	r2, [pc, #432]	@ (800252c <DMA_List_Init+0x26c>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d04f      	beq.n	8002420 <DMA_List_Init+0x160>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a6a      	ldr	r2, [pc, #424]	@ (8002530 <DMA_List_Init+0x270>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d04a      	beq.n	8002420 <DMA_List_Init+0x160>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a69      	ldr	r2, [pc, #420]	@ (8002534 <DMA_List_Init+0x274>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d045      	beq.n	8002420 <DMA_List_Init+0x160>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a67      	ldr	r2, [pc, #412]	@ (8002538 <DMA_List_Init+0x278>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d040      	beq.n	8002420 <DMA_List_Init+0x160>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a66      	ldr	r2, [pc, #408]	@ (800253c <DMA_List_Init+0x27c>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d03b      	beq.n	8002420 <DMA_List_Init+0x160>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a64      	ldr	r2, [pc, #400]	@ (8002540 <DMA_List_Init+0x280>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d036      	beq.n	8002420 <DMA_List_Init+0x160>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a63      	ldr	r2, [pc, #396]	@ (8002544 <DMA_List_Init+0x284>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d031      	beq.n	8002420 <DMA_List_Init+0x160>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a61      	ldr	r2, [pc, #388]	@ (8002548 <DMA_List_Init+0x288>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d02c      	beq.n	8002420 <DMA_List_Init+0x160>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a60      	ldr	r2, [pc, #384]	@ (800254c <DMA_List_Init+0x28c>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d027      	beq.n	8002420 <DMA_List_Init+0x160>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a5e      	ldr	r2, [pc, #376]	@ (8002550 <DMA_List_Init+0x290>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d022      	beq.n	8002420 <DMA_List_Init+0x160>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a5d      	ldr	r2, [pc, #372]	@ (8002554 <DMA_List_Init+0x294>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d01d      	beq.n	8002420 <DMA_List_Init+0x160>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a5b      	ldr	r2, [pc, #364]	@ (8002558 <DMA_List_Init+0x298>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d018      	beq.n	8002420 <DMA_List_Init+0x160>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a5a      	ldr	r2, [pc, #360]	@ (800255c <DMA_List_Init+0x29c>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d013      	beq.n	8002420 <DMA_List_Init+0x160>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a58      	ldr	r2, [pc, #352]	@ (8002560 <DMA_List_Init+0x2a0>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d00e      	beq.n	8002420 <DMA_List_Init+0x160>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a57      	ldr	r2, [pc, #348]	@ (8002564 <DMA_List_Init+0x2a4>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d009      	beq.n	8002420 <DMA_List_Init+0x160>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a55      	ldr	r2, [pc, #340]	@ (8002568 <DMA_List_Init+0x2a8>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d004      	beq.n	8002420 <DMA_List_Init+0x160>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a54      	ldr	r2, [pc, #336]	@ (800256c <DMA_List_Init+0x2ac>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d101      	bne.n	8002424 <DMA_List_Init+0x164>
 8002420:	2301      	movs	r3, #1
 8002422:	e000      	b.n	8002426 <DMA_List_Init+0x166>
 8002424:	2300      	movs	r3, #0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d004      	beq.n	8002434 <DMA_List_Init+0x174>
  {
    tmpreg |= hdma->InitLinkedList.LinkAllocatedPort;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242e:	68fa      	ldr	r2, [r7, #12]
 8002430:	4313      	orrs	r3, r2
 8002432:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	695b      	ldr	r3, [r3, #20]
 800243a:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	68fa      	ldr	r2, [r7, #12]
 8002444:	430a      	orrs	r2, r1
 8002446:	615a      	str	r2, [r3, #20]

  /* Write DMA Channel Control Register (CTR1) */
  WRITE_REG(hdma->Instance->CTR1, 0U);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2200      	movs	r2, #0
 800244e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write DMA Channel Control Register (CTR2) */
  WRITE_REG(hdma->Instance->CTR2, hdma->InitLinkedList.TransferEventMode);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002458:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Write DMA Channel Control Register (CBR1) */
  WRITE_REG(hdma->Instance->CBR1, 0U);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2200      	movs	r2, #0
 8002460:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write DMA Channel Control Register (CSAR) */
  WRITE_REG(hdma->Instance->CSAR, 0U);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	2200      	movs	r2, #0
 8002468:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write DMA Channel Control Register (CDAR) */
  WRITE_REG(hdma->Instance->CDAR, 0U);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2200      	movs	r2, #0
 8002470:	651a      	str	r2, [r3, #80]	@ 0x50

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a2a      	ldr	r2, [pc, #168]	@ (8002520 <DMA_List_Init+0x260>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d022      	beq.n	80024c2 <DMA_List_Init+0x202>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a28      	ldr	r2, [pc, #160]	@ (8002524 <DMA_List_Init+0x264>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d01d      	beq.n	80024c2 <DMA_List_Init+0x202>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a27      	ldr	r2, [pc, #156]	@ (8002528 <DMA_List_Init+0x268>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d018      	beq.n	80024c2 <DMA_List_Init+0x202>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a25      	ldr	r2, [pc, #148]	@ (800252c <DMA_List_Init+0x26c>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d013      	beq.n	80024c2 <DMA_List_Init+0x202>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a30      	ldr	r2, [pc, #192]	@ (8002560 <DMA_List_Init+0x2a0>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d00e      	beq.n	80024c2 <DMA_List_Init+0x202>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a2e      	ldr	r2, [pc, #184]	@ (8002564 <DMA_List_Init+0x2a4>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d009      	beq.n	80024c2 <DMA_List_Init+0x202>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a2d      	ldr	r2, [pc, #180]	@ (8002568 <DMA_List_Init+0x2a8>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d004      	beq.n	80024c2 <DMA_List_Init+0x202>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a2b      	ldr	r2, [pc, #172]	@ (800256c <DMA_List_Init+0x2ac>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d101      	bne.n	80024c6 <DMA_List_Init+0x206>
 80024c2:	2301      	movs	r3, #1
 80024c4:	e000      	b.n	80024c8 <DMA_List_Init+0x208>
 80024c6:	2300      	movs	r3, #0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d007      	beq.n	80024dc <DMA_List_Init+0x21c>
  {
    /* Write DMA Channel Control Register (CTR3) */
    WRITE_REG(hdma->Instance->CTR3, 0U);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2200      	movs	r2, #0
 80024d2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Control Register (CBR2) */
    WRITE_REG(hdma->Instance->CBR2, 0U);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2200      	movs	r2, #0
 80024da:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) */
  WRITE_REG(hdma->Instance->CLLR, 0U);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2200      	movs	r2, #0
 80024e2:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80024e4:	bf00      	nop
 80024e6:	3714      	adds	r7, #20
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr
 80024f0:	40020050 	.word	0x40020050
 80024f4:	50020050 	.word	0x50020050
 80024f8:	400200d0 	.word	0x400200d0
 80024fc:	500200d0 	.word	0x500200d0
 8002500:	40020150 	.word	0x40020150
 8002504:	50020150 	.word	0x50020150
 8002508:	400201d0 	.word	0x400201d0
 800250c:	500201d0 	.word	0x500201d0
 8002510:	40020250 	.word	0x40020250
 8002514:	50020250 	.word	0x50020250
 8002518:	400202d0 	.word	0x400202d0
 800251c:	500202d0 	.word	0x500202d0
 8002520:	40020350 	.word	0x40020350
 8002524:	50020350 	.word	0x50020350
 8002528:	400203d0 	.word	0x400203d0
 800252c:	500203d0 	.word	0x500203d0
 8002530:	40021050 	.word	0x40021050
 8002534:	50021050 	.word	0x50021050
 8002538:	400210d0 	.word	0x400210d0
 800253c:	500210d0 	.word	0x500210d0
 8002540:	40021150 	.word	0x40021150
 8002544:	50021150 	.word	0x50021150
 8002548:	400211d0 	.word	0x400211d0
 800254c:	500211d0 	.word	0x500211d0
 8002550:	40021250 	.word	0x40021250
 8002554:	50021250 	.word	0x50021250
 8002558:	400212d0 	.word	0x400212d0
 800255c:	500212d0 	.word	0x500212d0
 8002560:	40021350 	.word	0x40021350
 8002564:	50021350 	.word	0x50021350
 8002568:	400213d0 	.word	0x400213d0
 800256c:	500213d0 	.word	0x500213d0

08002570 <DMA_List_BuildNode>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                               DMA_NodeTypeDef *const pNode)
{
 8002570:	b480      	push	{r7}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
  int32_t blockoffset;

  /* Update CTR1 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register (CTR1) value */
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	695a      	ldr	r2, [r3, #20]
                                                   pNodeConfig->Init.DestDataWidth               |
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	69db      	ldr	r3, [r3, #28]
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 8002582:	431a      	orrs	r2, r3
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                                                   pNodeConfig->Init.DestDataWidth               |
 8002588:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcInc                      |
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	691b      	ldr	r3, [r3, #16]
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 800258e:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcDataWidth;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	699b      	ldr	r3, [r3, #24]
                                                   pNodeConfig->Init.SrcInc                      |
 8002594:	431a      	orrs	r2, r3
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	601a      	str	r2, [r3, #0]
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |= DMA_CTR1_DSEC;
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Add parameters related to DMA configuration */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0320 	and.w	r3, r3, #32
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d017      	beq.n	80025d6 <DMA_List_BuildNode+0x66>
  {
    /* Prepare DMA channel transfer register (CTR1) value */
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	681a      	ldr	r2, [r3, #0]
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025b2:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b8:	3b01      	subs	r3, #1
 80025ba:	051b      	lsls	r3, r3, #20
 80025bc:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 80025c0:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c6:	3b01      	subs	r3, #1
 80025c8:	011b      	lsls	r3, r3, #4
 80025ca:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 80025ce:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 80025d0:	431a      	orrs	r2, r3
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	601a      	str	r2, [r3, #0]
  /*********************************************************************************** CTR1 register value is updated */


  /* Update CTR2 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register 2 (CTR2) value */
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
                                                   (pNodeConfig->Init.Request & (DMA_CTR2_REQSEL | DMA_CTR2_SWREQ));
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6859      	ldr	r1, [r3, #4]
 80025de:	f240 23ff 	movw	r3, #767	@ 0x2ff
 80025e2:	400b      	ands	r3, r1
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 80025e4:	431a      	orrs	r2, r3
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	605a      	str	r2, [r3, #4]

  /* Check for memory to peripheral transfer */
  if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	68db      	ldr	r3, [r3, #12]
 80025ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025f2:	d10c      	bne.n	800260e <DMA_List_BuildNode+0x9e>
  {
    /* Check for GPDMA */
    if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 0320 	and.w	r3, r3, #32
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d011      	beq.n	8002624 <DMA_List_BuildNode+0xb4>
    {
      pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_DREQ;
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	605a      	str	r2, [r3, #4]
 800260c:	e00a      	b.n	8002624 <DMA_List_BuildNode+0xb4>
    }
  }
  /* Memory to memory transfer */
  else if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	68db      	ldr	r3, [r3, #12]
 8002612:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002616:	d105      	bne.n	8002624 <DMA_List_BuildNode+0xb4>
  {
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_SWREQ;
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	605a      	str	r2, [r3, #4]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Configure HW Peripheral flow control selection */
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= pNodeConfig->Init.Mode;
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	685a      	ldr	r2, [r3, #4]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800262c:	431a      	orrs	r2, r3
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	605a      	str	r2, [r3, #4]

  /* Check if trigger feature is active */
  if (pNodeConfig->TriggerConfig.TriggerPolarity != DMA_TRIG_POLARITY_MASKED)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002636:	2b00      	cmp	r3, #0
 8002638:	d00f      	beq.n	800265a <DMA_List_BuildNode+0xea>
  {
    /* Prepare DMA channel transfer register 2 (CTR2) value */
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	685a      	ldr	r2, [r3, #4]
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002646:	4319      	orrs	r1, r3
      ((pNodeConfig->TriggerConfig.TriggerSelection << DMA_CTR2_TRIGSEL_Pos) & DMA_CTR2_TRIGSEL);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800264c:	041b      	lsls	r3, r3, #16
 800264e:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 8002652:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 8002654:	431a      	orrs	r2, r3
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	605a      	str	r2, [r3, #4]
  /*********************************************************************************** CTR2 register value is updated */


  /* Update CBR1 register value ***************************************************************************************/
  /* Prepare DMA channel block register 1 (CBR1) value */
  pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (pNodeConfig->DataSize & DMA_CBR1_BNDT);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800265e:	b29a      	uxth	r2, r3
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	609a      	str	r2, [r3, #8]

  /* If 2D addressing is supported by the selected DMA channel */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0302 	and.w	r3, r3, #2
 800266c:	2b00      	cmp	r3, #0
 800266e:	d04e      	beq.n	800270e <DMA_List_BuildNode+0x19e>
  {
    /* Set the new CBR1 Register value */
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	689a      	ldr	r2, [r3, #8]
      (((pNodeConfig->RepeatBlockConfig.RepeatCount - 1U) << DMA_CBR1_BRC_Pos) & DMA_CBR1_BRC);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002678:	3b01      	subs	r3, #1
 800267a:	0419      	lsls	r1, r3, #16
 800267c:	4b6a      	ldr	r3, [pc, #424]	@ (8002828 <DMA_List_BuildNode+0x2b8>)
 800267e:	400b      	ands	r3, r1
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 8002680:	431a      	orrs	r2, r3
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	609a      	str	r2, [r3, #8]

    /* If the source address offset is negative, set SDEC bit */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800268a:	2b00      	cmp	r3, #0
 800268c:	da06      	bge.n	800269c <DMA_List_BuildNode+0x12c>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_SDEC;
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	609a      	str	r2, [r3, #8]
 800269a:	e005      	b.n	80026a8 <DMA_List_BuildNode+0x138>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_SDEC);
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	609a      	str	r2, [r3, #8]
    }

    /* If the destination address offset is negative, set DDEC bit */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	da06      	bge.n	80026be <DMA_List_BuildNode+0x14e>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_DDEC;
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	609a      	str	r2, [r3, #8]
 80026bc:	e005      	b.n	80026ca <DMA_List_BuildNode+0x15a>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_DDEC);
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	609a      	str	r2, [r3, #8]
    }

    /* If the repeated block source address offset is negative, set BRSEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	da06      	bge.n	80026e0 <DMA_List_BuildNode+0x170>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRSDEC;
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	609a      	str	r2, [r3, #8]
 80026de:	e005      	b.n	80026ec <DMA_List_BuildNode+0x17c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRSDEC);
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	609a      	str	r2, [r3, #8]
    }

    /* if the repeated block destination address offset is negative, set BRDEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	da06      	bge.n	8002702 <DMA_List_BuildNode+0x192>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRDDEC;
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	609a      	str	r2, [r3, #8]
 8002700:	e005      	b.n	800270e <DMA_List_BuildNode+0x19e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRDDEC);
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	609a      	str	r2, [r3, #8]
  }
  /*********************************************************************************** CBR1 register value is updated */


  /* Update CSAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = pNodeConfig->SrcAddress;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	60da      	str	r2, [r3, #12]
  /*********************************************************************************** CSAR register value is updated */


  /* Update CDAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = pNodeConfig->DstAddress;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	611a      	str	r2, [r3, #16]
  /*********************************************************************************** CDAR register value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0302 	and.w	r3, r3, #2
 8002726:	2b00      	cmp	r3, #0
 8002728:	d05d      	beq.n	80027e6 <DMA_List_BuildNode+0x276>
  {
    /* Update CTR3 register value *************************************************************************************/
    /* Write new CTR3 Register value : source address offset */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800272e:	2b00      	cmp	r3, #0
 8002730:	da09      	bge.n	8002746 <DMA_List_BuildNode+0x1d6>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.SrcAddrOffset);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002736:	425b      	negs	r3, r3
 8002738:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CTR3_SAO);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	f3c3 020c 	ubfx	r2, r3, #0, #13
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	615a      	str	r2, [r3, #20]
 8002744:	e005      	b.n	8002752 <DMA_List_BuildNode+0x1e2>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.SrcAddrOffset & DMA_CTR3_SAO);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800274a:	f3c3 020c 	ubfx	r2, r3, #0, #13
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	615a      	str	r2, [r3, #20]
    }

    /* Write new CTR3 Register value : destination address offset */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002756:	2b00      	cmp	r3, #0
 8002758:	da0d      	bge.n	8002776 <DMA_List_BuildNode+0x206>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.DestAddrOffset);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800275e:	425b      	negs	r3, r3
 8002760:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |= (((uint32_t)blockoffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	695a      	ldr	r2, [r3, #20]
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	0419      	lsls	r1, r3, #16
 800276a:	4b30      	ldr	r3, [pc, #192]	@ (800282c <DMA_List_BuildNode+0x2bc>)
 800276c:	400b      	ands	r3, r1
 800276e:	431a      	orrs	r2, r3
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	615a      	str	r2, [r3, #20]
 8002774:	e009      	b.n	800278a <DMA_List_BuildNode+0x21a>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	695a      	ldr	r2, [r3, #20]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.DestAddrOffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800277e:	0419      	lsls	r1, r3, #16
 8002780:	4b2a      	ldr	r3, [pc, #168]	@ (800282c <DMA_List_BuildNode+0x2bc>)
 8002782:	400b      	ands	r3, r1
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 8002784:	431a      	orrs	r2, r3
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	615a      	str	r2, [r3, #20]
    /********************************************************************************* CTR3 register value is updated */


    /* Update CBR2 register value *************************************************************************************/
    /* Write new CBR2 Register value : repeated block source address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800278e:	2b00      	cmp	r3, #0
 8002790:	da08      	bge.n	80027a4 <DMA_List_BuildNode+0x234>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002796:	425b      	negs	r3, r3
 8002798:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CBR2_BRSAO);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	b29a      	uxth	r2, r3
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	619a      	str	r2, [r3, #24]
 80027a2:	e004      	b.n	80027ae <DMA_List_BuildNode+0x23e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset & DMA_CBR2_BRSAO);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027a8:	b29a      	uxth	r2, r3
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	619a      	str	r2, [r3, #24]
    }

    /* Write new CBR2 Register value : repeated block destination address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	da0b      	bge.n	80027ce <DMA_List_BuildNode+0x25e>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027ba:	425b      	negs	r3, r3
 80027bc:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)blockoffset & DMA_CBR2_BRSAO) << DMA_CBR2_BRDAO_Pos);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 80027c6:	431a      	orrs	r2, r3
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	619a      	str	r2, [r3, #24]
 80027cc:	e007      	b.n	80027de <DMA_List_BuildNode+0x26e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset << DMA_CBR2_BRDAO_Pos) & DMA_CBR2_BRDAO);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027d6:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 80027d8:	431a      	orrs	r2, r3
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	619a      	str	r2, [r3, #24]
    }
    /********************************************************************************* CBR2 register value is updated */

    /* Update CLLR register value *************************************************************************************/
    /* Reset CLLR Register value : channel linked-list address register offset */
    pNode->LinkRegisters[NODE_CLLR_2D_DEFAULT_OFFSET] = 0U;
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	2200      	movs	r2, #0
 80027e2:	61da      	str	r2, [r3, #28]
 80027e4:	e002      	b.n	80027ec <DMA_List_BuildNode+0x27c>
  }
  else
  {
    /* Update CLLR register value *************************************************************************************/
    /* Reset CLLR Register value : channel linked-list address register offset */
    pNode->LinkRegisters[NODE_CLLR_LINEAR_DEFAULT_OFFSET] = 0U;
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	2200      	movs	r2, #0
 80027ea:	615a      	str	r2, [r3, #20]
    /********************************************************************************* CLLR register value is cleared */
  }

  /* Update node information value ************************************************************************************/
  /* Set node information */
  pNode->NodeInfo = pNodeConfig->NodeType;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	621a      	str	r2, [r3, #32]
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 0302 	and.w	r3, r3, #2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d006      	beq.n	800280e <DMA_List_BuildNode+0x29e>
  {
    pNode->NodeInfo |= (NODE_CLLR_2D_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	6a1b      	ldr	r3, [r3, #32]
 8002804:	f443 62e0 	orr.w	r2, r3, #1792	@ 0x700
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	621a      	str	r2, [r3, #32]
  else
  {
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
  }
  /******************************************************************************** Node information value is updated */
}
 800280c:	e005      	b.n	800281a <DMA_List_BuildNode+0x2aa>
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	6a1b      	ldr	r3, [r3, #32]
 8002812:	f443 62a0 	orr.w	r2, r3, #1280	@ 0x500
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	621a      	str	r2, [r3, #32]
}
 800281a:	bf00      	nop
 800281c:	3714      	adds	r7, #20
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	07ff0000 	.word	0x07ff0000
 800282c:	1fff0000 	.word	0x1fff0000

08002830 <DMA_List_CheckNodesBaseAddresses>:
  * @retval Return 0 when nodes addresses are compatible, 1 otherwise.
  */
static uint32_t DMA_List_CheckNodesBaseAddresses(DMA_NodeTypeDef const *const pNode1,
                                                 DMA_NodeTypeDef const *const pNode2,
                                                 DMA_NodeTypeDef const *const pNode3)
{
 8002830:	b480      	push	{r7}
 8002832:	b087      	sub	sp, #28
 8002834:	af00      	add	r7, sp, #0
 8002836:	60f8      	str	r0, [r7, #12]
 8002838:	60b9      	str	r1, [r7, #8]
 800283a:	607a      	str	r2, [r7, #4]
  uint32_t temp = (((uint32_t)pNode1 | (uint32_t)pNode2 | (uint32_t)pNode3) & DMA_CLBAR_LBA);
 800283c:	68fa      	ldr	r2, [r7, #12]
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	431a      	orrs	r2, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4313      	orrs	r3, r2
 8002846:	0c1b      	lsrs	r3, r3, #16
 8002848:	041b      	lsls	r3, r3, #16
 800284a:	613b      	str	r3, [r7, #16]
  uint32_t ref  = 0U;
 800284c:	2300      	movs	r3, #0
 800284e:	617b      	str	r3, [r7, #20]

  /* Check node 1 address */
  if ((uint32_t)pNode1 != 0U)
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d002      	beq.n	800285c <DMA_List_CheckNodesBaseAddresses+0x2c>
  {
    ref = (uint32_t)pNode1;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	617b      	str	r3, [r7, #20]
 800285a:	e00a      	b.n	8002872 <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 2 address */
  else if ((uint32_t)pNode2 != 0U)
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d002      	beq.n	8002868 <DMA_List_CheckNodesBaseAddresses+0x38>
  {
    ref = (uint32_t)pNode2;
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	617b      	str	r3, [r7, #20]
 8002866:	e004      	b.n	8002872 <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 3 address */
  else if ((uint32_t)pNode3 != 0U)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <DMA_List_CheckNodesBaseAddresses+0x42>
  {
    ref = (uint32_t)pNode3;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check addresses compatibility */
  if (temp != ((uint32_t)ref & DMA_CLBAR_LBA))
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	0c1b      	lsrs	r3, r3, #16
 8002876:	041b      	lsls	r3, r3, #16
 8002878:	693a      	ldr	r2, [r7, #16]
 800287a:	429a      	cmp	r2, r3
 800287c:	d001      	beq.n	8002882 <DMA_List_CheckNodesBaseAddresses+0x52>
  {
    return 1U;
 800287e:	2301      	movs	r3, #1
 8002880:	e000      	b.n	8002884 <DMA_List_CheckNodesBaseAddresses+0x54>
  }

  return 0U;
 8002882:	2300      	movs	r3, #0
}
 8002884:	4618      	mov	r0, r3
 8002886:	371c      	adds	r7, #28
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr

08002890 <DMA_List_CheckNodesTypes>:
  * @retval Return 0 when nodes types are compatible, otherwise nodes types are not compatible.
  */
static uint32_t DMA_List_CheckNodesTypes(DMA_NodeTypeDef const *const pNode1,
                                         DMA_NodeTypeDef const *const pNode2,
                                         DMA_NodeTypeDef const *const pNode3)
{
 8002890:	b480      	push	{r7}
 8002892:	b087      	sub	sp, #28
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	60b9      	str	r1, [r7, #8]
 800289a:	607a      	str	r2, [r7, #4]
  uint32_t ref = 0U;
 800289c:	2300      	movs	r3, #0
 800289e:	617b      	str	r3, [r7, #20]

  /* Check node 1 parameter */
  if (pNode1 != NULL)
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d004      	beq.n	80028b0 <DMA_List_CheckNodesTypes+0x20>
  {
    ref = pNode1->NodeInfo & NODE_TYPE_MASK;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6a1b      	ldr	r3, [r3, #32]
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	617b      	str	r3, [r7, #20]
 80028ae:	e00e      	b.n	80028ce <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 2 parameter */
  else if (pNode2 != NULL)
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d004      	beq.n	80028c0 <DMA_List_CheckNodesTypes+0x30>
  {
    ref = pNode2->NodeInfo & NODE_TYPE_MASK;
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	6a1b      	ldr	r3, [r3, #32]
 80028ba:	b2db      	uxtb	r3, r3
 80028bc:	617b      	str	r3, [r7, #20]
 80028be:	e006      	b.n	80028ce <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 3 parameter */
  else if (pNode3 != NULL)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d003      	beq.n	80028ce <DMA_List_CheckNodesTypes+0x3e>
  {
    ref = pNode3->NodeInfo & NODE_TYPE_MASK;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6a1b      	ldr	r3, [r3, #32]
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check node 2 parameter */
  if (pNode2 != NULL)
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d007      	beq.n	80028e4 <DMA_List_CheckNodesTypes+0x54>
  {
    /* Check node type compatibility */
    if (ref != (pNode2->NodeInfo & NODE_TYPE_MASK))
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	6a1b      	ldr	r3, [r3, #32]
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	697a      	ldr	r2, [r7, #20]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d001      	beq.n	80028e4 <DMA_List_CheckNodesTypes+0x54>
    {
      return 2U;
 80028e0:	2302      	movs	r3, #2
 80028e2:	e00b      	b.n	80028fc <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  /* Check node 3 parameter */
  if (pNode3 != NULL)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d007      	beq.n	80028fa <DMA_List_CheckNodesTypes+0x6a>
  {
    /* Check node type compatibility */
    if (ref != (pNode3->NodeInfo & NODE_TYPE_MASK))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a1b      	ldr	r3, [r3, #32]
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	697a      	ldr	r2, [r7, #20]
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d001      	beq.n	80028fa <DMA_List_CheckNodesTypes+0x6a>
    {
      return 3U;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e000      	b.n	80028fc <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  return 0U;
 80028fa:	2300      	movs	r3, #0
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	371c      	adds	r7, #28
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr

08002908 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 8002908:	b480      	push	{r7}
 800290a:	b085      	sub	sp, #20
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6a1b      	ldr	r3, [r3, #32]
 8002918:	f003 0302 	and.w	r3, r3, #2
 800291c:	2b00      	cmp	r3, #0
 800291e:	d00c      	beq.n	800293a <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d002      	beq.n	800292c <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	4a0d      	ldr	r2, [pc, #52]	@ (8002960 <DMA_List_GetCLLRNodeInfo+0x58>)
 800292a:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d00f      	beq.n	8002952 <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2207      	movs	r2, #7
 8002936:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 8002938:	e00b      	b.n	8002952 <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d002      	beq.n	8002946 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	4a08      	ldr	r2, [pc, #32]	@ (8002964 <DMA_List_GetCLLRNodeInfo+0x5c>)
 8002944:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d002      	beq.n	8002952 <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2205      	movs	r2, #5
 8002950:	601a      	str	r2, [r3, #0]
}
 8002952:	bf00      	nop
 8002954:	3714      	adds	r7, #20
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr
 800295e:	bf00      	nop
 8002960:	fe010000 	.word	0xfe010000
 8002964:	f8010000 	.word	0xf8010000

08002968 <DMA_List_FindNode>:
  * @retval Return 0 when node is found in selected queue, otherwise node is not found.
  */
static uint32_t DMA_List_FindNode(DMA_QListTypeDef const *const pQList,
                                  DMA_NodeTypeDef const *const pNode,
                                  DMA_NodeInQInfoTypeDef *const NodeInfo)
{
 8002968:	b480      	push	{r7}
 800296a:	b089      	sub	sp, #36	@ 0x24
 800296c:	af00      	add	r7, sp, #0
 800296e:	60f8      	str	r0, [r7, #12]
 8002970:	60b9      	str	r1, [r7, #8]
 8002972:	607a      	str	r2, [r7, #4]
  uint32_t node_idx = 0U;
 8002974:	2300      	movs	r3, #0
 8002976:	61fb      	str	r3, [r7, #28]
  uint32_t currentnode_address  = 0U;
 8002978:	2300      	movs	r3, #0
 800297a:	61bb      	str	r3, [r7, #24]
  uint32_t previousnode_address  = 0U;
 800297c:	2300      	movs	r3, #0
 800297e:	617b      	str	r3, [r7, #20]
  uint32_t cllr_offset = NodeInfo->cllr_offset;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	613b      	str	r3, [r7, #16]

  /* Find last node in queue */
  if (pNode ==  NULL)
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d142      	bne.n	8002a12 <DMA_List_FindNode+0xaa>
  {
    /* Check that previous node is linked to the selected queue */
    while (node_idx < pQList->NodeNumber)
 800298c:	e01d      	b.n	80029ca <DMA_List_FindNode+0x62>
    {
      /* Get head node address */
      if (node_idx == 0U)
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d107      	bne.n	80029a4 <DMA_List_FindNode+0x3c>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	461a      	mov	r2, r3
 800299a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800299e:	4013      	ands	r3, r2
 80029a0:	61bb      	str	r3, [r7, #24]
 80029a2:	e00f      	b.n	80029c4 <DMA_List_FindNode+0x5c>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 80029a4:	69bb      	ldr	r3, [r7, #24]
 80029a6:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	0c1b      	lsrs	r3, r3, #16
 80029ae:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 80029b0:	69ba      	ldr	r2, [r7, #24]
 80029b2:	4413      	add	r3, r2
 80029b4:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 80029bc:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80029c0:	4013      	ands	r3, r2
 80029c2:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	3301      	adds	r3, #1
 80029c8:	61fb      	str	r3, [r7, #28]
    while (node_idx < pQList->NodeNumber)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	69fa      	ldr	r2, [r7, #28]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d3dc      	bcc.n	800298e <DMA_List_FindNode+0x26>
 80029d4:	e029      	b.n	8002a2a <DMA_List_FindNode+0xc2>
  {
    /* Check that previous node is linked to the selected queue */
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
    {
      /* Get head node address */
      if (node_idx == 0U)
 80029d6:	69fb      	ldr	r3, [r7, #28]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d107      	bne.n	80029ec <DMA_List_FindNode+0x84>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	461a      	mov	r2, r3
 80029e2:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80029e6:	4013      	ands	r3, r2
 80029e8:	61bb      	str	r3, [r7, #24]
 80029ea:	e00f      	b.n	8002a0c <DMA_List_FindNode+0xa4>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 80029ec:	69bb      	ldr	r3, [r7, #24]
 80029ee:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	0c1b      	lsrs	r3, r3, #16
 80029f6:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 80029f8:	69ba      	ldr	r2, [r7, #24]
 80029fa:	4413      	add	r3, r2
 80029fc:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 8002a04:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8002a08:	4013      	ands	r3, r2
 8002a0a:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	3301      	adds	r3, #1
 8002a10:	61fb      	str	r3, [r7, #28]
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	69fa      	ldr	r2, [r7, #28]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d206      	bcs.n	8002a2a <DMA_List_FindNode+0xc2>
 8002a1c:	68ba      	ldr	r2, [r7, #8]
 8002a1e:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8002a22:	4013      	ands	r3, r2
 8002a24:	69ba      	ldr	r2, [r7, #24]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d1d5      	bne.n	80029d6 <DMA_List_FindNode+0x6e>
    }
  }

  /* Check stored address */
  if (pNode != NULL)
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d008      	beq.n	8002a42 <DMA_List_FindNode+0xda>
  {
    if (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA))
 8002a30:	68ba      	ldr	r2, [r7, #8]
 8002a32:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8002a36:	4013      	ands	r3, r2
 8002a38:	69ba      	ldr	r2, [r7, #24]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d001      	beq.n	8002a42 <DMA_List_FindNode+0xda>
    {
      return 1U;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e02b      	b.n	8002a9a <DMA_List_FindNode+0x132>
    }
  }

  /* Update current node position */
  NodeInfo->currentnode_pos = node_idx;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	69fa      	ldr	r2, [r7, #28]
 8002a46:	609a      	str	r2, [r3, #8]

  /* Update previous node address */
  NodeInfo->previousnode_addr = previousnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	0c1b      	lsrs	r3, r3, #16
 8002a4e:	041b      	lsls	r3, r3, #16
 8002a50:	697a      	ldr	r2, [r7, #20]
 8002a52:	431a      	orrs	r2, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	605a      	str	r2, [r3, #4]

  /* Update current node address */
  NodeInfo->currentnode_addr = currentnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	0c1b      	lsrs	r3, r3, #16
 8002a5e:	041b      	lsls	r3, r3, #16
 8002a60:	69ba      	ldr	r2, [r7, #24]
 8002a62:	431a      	orrs	r2, r3
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	60da      	str	r2, [r3, #12]

  /* Update next node address */
  if (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] != 0U)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d00f      	beq.n	8002a98 <DMA_List_FindNode+0x130>
  {
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a84:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
 8002a88:	401a      	ands	r2, r3
                               DMA_CLLR_LA) | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	0c1b      	lsrs	r3, r3, #16
 8002a90:	041b      	lsls	r3, r3, #16
 8002a92:	431a      	orrs	r2, r3
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	611a      	str	r2, [r3, #16]
  }

  return 0U;
 8002a98:	2300      	movs	r3, #0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3724      	adds	r7, #36	@ 0x24
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
	...

08002aa8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b087      	sub	sp, #28
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002ab6:	e142      	b.n	8002d3e <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	2101      	movs	r1, #1
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f000 8134 	beq.w	8002d38 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d003      	beq.n	8002ae0 <HAL_GPIO_Init+0x38>
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	2b12      	cmp	r3, #18
 8002ade:	d125      	bne.n	8002b2c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	08da      	lsrs	r2, r3, #3
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	3208      	adds	r2, #8
 8002ae8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002aec:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	f003 0307 	and.w	r3, r3, #7
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	220f      	movs	r2, #15
 8002af8:	fa02 f303 	lsl.w	r3, r2, r3
 8002afc:	43db      	mvns	r3, r3
 8002afe:	697a      	ldr	r2, [r7, #20]
 8002b00:	4013      	ands	r3, r2
 8002b02:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	691b      	ldr	r3, [r3, #16]
 8002b08:	f003 020f 	and.w	r2, r3, #15
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	f003 0307 	and.w	r3, r3, #7
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	fa02 f303 	lsl.w	r3, r2, r3
 8002b18:	697a      	ldr	r2, [r7, #20]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	08da      	lsrs	r2, r3, #3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	3208      	adds	r2, #8
 8002b26:	6979      	ldr	r1, [r7, #20]
 8002b28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	005b      	lsls	r3, r3, #1
 8002b36:	2203      	movs	r2, #3
 8002b38:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3c:	43db      	mvns	r3, r3
 8002b3e:	697a      	ldr	r2, [r7, #20]
 8002b40:	4013      	ands	r3, r2
 8002b42:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f003 0203 	and.w	r2, r3, #3
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	005b      	lsls	r3, r3, #1
 8002b50:	fa02 f303 	lsl.w	r3, r2, r3
 8002b54:	697a      	ldr	r2, [r7, #20]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	697a      	ldr	r2, [r7, #20]
 8002b5e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d00b      	beq.n	8002b80 <HAL_GPIO_Init+0xd8>
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d007      	beq.n	8002b80 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b74:	2b11      	cmp	r3, #17
 8002b76:	d003      	beq.n	8002b80 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	2b12      	cmp	r3, #18
 8002b7e:	d130      	bne.n	8002be2 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	005b      	lsls	r3, r3, #1
 8002b8a:	2203      	movs	r2, #3
 8002b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b90:	43db      	mvns	r3, r3
 8002b92:	697a      	ldr	r2, [r7, #20]
 8002b94:	4013      	ands	r3, r2
 8002b96:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	68da      	ldr	r2, [r3, #12]
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	005b      	lsls	r3, r3, #1
 8002ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba4:	697a      	ldr	r2, [r7, #20]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	697a      	ldr	r2, [r7, #20]
 8002bae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbe:	43db      	mvns	r3, r3
 8002bc0:	697a      	ldr	r2, [r7, #20]
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	091b      	lsrs	r3, r3, #4
 8002bcc:	f003 0201 	and.w	r2, r3, #1
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd6:	697a      	ldr	r2, [r7, #20]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	697a      	ldr	r2, [r7, #20]
 8002be0:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f003 0303 	and.w	r3, r3, #3
 8002bea:	2b03      	cmp	r3, #3
 8002bec:	d109      	bne.n	8002c02 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8002bf6:	2b03      	cmp	r3, #3
 8002bf8:	d11b      	bne.n	8002c32 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d017      	beq.n	8002c32 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	2203      	movs	r2, #3
 8002c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c12:	43db      	mvns	r3, r3
 8002c14:	697a      	ldr	r2, [r7, #20]
 8002c16:	4013      	ands	r3, r2
 8002c18:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	689a      	ldr	r2, [r3, #8]
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	fa02 f303 	lsl.w	r3, r2, r3
 8002c26:	697a      	ldr	r2, [r7, #20]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	697a      	ldr	r2, [r7, #20]
 8002c30:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d07c      	beq.n	8002d38 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002c3e:	4a47      	ldr	r2, [pc, #284]	@ (8002d5c <HAL_GPIO_Init+0x2b4>)
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	089b      	lsrs	r3, r3, #2
 8002c44:	3318      	adds	r3, #24
 8002c46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c4a:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	f003 0303 	and.w	r3, r3, #3
 8002c52:	00db      	lsls	r3, r3, #3
 8002c54:	220f      	movs	r2, #15
 8002c56:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5a:	43db      	mvns	r3, r3
 8002c5c:	697a      	ldr	r2, [r7, #20]
 8002c5e:	4013      	ands	r3, r2
 8002c60:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	0a9a      	lsrs	r2, r3, #10
 8002c66:	4b3e      	ldr	r3, [pc, #248]	@ (8002d60 <HAL_GPIO_Init+0x2b8>)
 8002c68:	4013      	ands	r3, r2
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	f002 0203 	and.w	r2, r2, #3
 8002c70:	00d2      	lsls	r2, r2, #3
 8002c72:	4093      	lsls	r3, r2
 8002c74:	697a      	ldr	r2, [r7, #20]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002c7a:	4938      	ldr	r1, [pc, #224]	@ (8002d5c <HAL_GPIO_Init+0x2b4>)
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	089b      	lsrs	r3, r3, #2
 8002c80:	3318      	adds	r3, #24
 8002c82:	697a      	ldr	r2, [r7, #20]
 8002c84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002c88:	4b34      	ldr	r3, [pc, #208]	@ (8002d5c <HAL_GPIO_Init+0x2b4>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	43db      	mvns	r3, r3
 8002c92:	697a      	ldr	r2, [r7, #20]
 8002c94:	4013      	ands	r3, r2
 8002c96:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d003      	beq.n	8002cac <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8002ca4:	697a      	ldr	r2, [r7, #20]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002cac:	4a2b      	ldr	r2, [pc, #172]	@ (8002d5c <HAL_GPIO_Init+0x2b4>)
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002cb2:	4b2a      	ldr	r3, [pc, #168]	@ (8002d5c <HAL_GPIO_Init+0x2b4>)
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	43db      	mvns	r3, r3
 8002cbc:	697a      	ldr	r2, [r7, #20]
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d003      	beq.n	8002cd6 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 8002cce:	697a      	ldr	r2, [r7, #20]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8002cd6:	4a21      	ldr	r2, [pc, #132]	@ (8002d5c <HAL_GPIO_Init+0x2b4>)
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002cdc:	4b1f      	ldr	r3, [pc, #124]	@ (8002d5c <HAL_GPIO_Init+0x2b4>)
 8002cde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ce2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	43db      	mvns	r3, r3
 8002ce8:	697a      	ldr	r2, [r7, #20]
 8002cea:	4013      	ands	r3, r2
 8002cec:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d003      	beq.n	8002d02 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8002cfa:	697a      	ldr	r2, [r7, #20]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002d02:	4a16      	ldr	r2, [pc, #88]	@ (8002d5c <HAL_GPIO_Init+0x2b4>)
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8002d0a:	4b14      	ldr	r3, [pc, #80]	@ (8002d5c <HAL_GPIO_Init+0x2b4>)
 8002d0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d10:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	43db      	mvns	r3, r3
 8002d16:	697a      	ldr	r2, [r7, #20]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d003      	beq.n	8002d30 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8002d28:	697a      	ldr	r2, [r7, #20]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002d30:	4a0a      	ldr	r2, [pc, #40]	@ (8002d5c <HAL_GPIO_Init+0x2b4>)
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	3301      	adds	r3, #1
 8002d3c:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	fa22 f303 	lsr.w	r3, r2, r3
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	f47f aeb5 	bne.w	8002ab8 <HAL_GPIO_Init+0x10>
  }
}
 8002d4e:	bf00      	nop
 8002d50:	bf00      	nop
 8002d52:	371c      	adds	r7, #28
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr
 8002d5c:	44022000 	.word	0x44022000
 8002d60:	002f7f7f 	.word	0x002f7f7f

08002d64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	460b      	mov	r3, r1
 8002d6e:	807b      	strh	r3, [r7, #2]
 8002d70:	4613      	mov	r3, r2
 8002d72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d74:	787b      	ldrb	r3, [r7, #1]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d003      	beq.n	8002d82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d7a:	887a      	ldrh	r2, [r7, #2]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d80:	e002      	b.n	8002d88 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d82:	887a      	ldrh	r2, [r7, #2]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002d88:	bf00      	nop
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8002d98:	4b05      	ldr	r3, [pc, #20]	@ (8002db0 <HAL_ICACHE_Enable+0x1c>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a04      	ldr	r2, [pc, #16]	@ (8002db0 <HAL_ICACHE_Enable+0x1c>)
 8002d9e:	f043 0301 	orr.w	r3, r3, #1
 8002da2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr
 8002db0:	40030400 	.word	0x40030400

08002db4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b088      	sub	sp, #32
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d102      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	f000 bc28 	b.w	8003618 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002dc8:	4b94      	ldr	r3, [pc, #592]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002dca:	69db      	ldr	r3, [r3, #28]
 8002dcc:	f003 0318 	and.w	r3, r3, #24
 8002dd0:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8002dd2:	4b92      	ldr	r3, [pc, #584]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002dd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd6:	f003 0303 	and.w	r3, r3, #3
 8002dda:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0310 	and.w	r3, r3, #16
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d05b      	beq.n	8002ea0 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	2b08      	cmp	r3, #8
 8002dec:	d005      	beq.n	8002dfa <HAL_RCC_OscConfig+0x46>
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	2b18      	cmp	r3, #24
 8002df2:	d114      	bne.n	8002e1e <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8002df4:	69bb      	ldr	r3, [r7, #24]
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d111      	bne.n	8002e1e <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	69db      	ldr	r3, [r3, #28]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d102      	bne.n	8002e08 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	f000 bc08 	b.w	8003618 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8002e08:	4b84      	ldr	r3, [pc, #528]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002e0a:	699b      	ldr	r3, [r3, #24]
 8002e0c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6a1b      	ldr	r3, [r3, #32]
 8002e14:	041b      	lsls	r3, r3, #16
 8002e16:	4981      	ldr	r1, [pc, #516]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8002e1c:	e040      	b.n	8002ea0 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	69db      	ldr	r3, [r3, #28]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d023      	beq.n	8002e6e <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002e26:	4b7d      	ldr	r3, [pc, #500]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a7c      	ldr	r2, [pc, #496]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002e2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e32:	f7fe fa15 	bl	8001260 <HAL_GetTick>
 8002e36:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002e38:	e008      	b.n	8002e4c <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8002e3a:	f7fe fa11 	bl	8001260 <HAL_GetTick>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	2b02      	cmp	r3, #2
 8002e46:	d901      	bls.n	8002e4c <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	e3e5      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002e4c:	4b73      	ldr	r3, [pc, #460]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d0f0      	beq.n	8002e3a <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8002e58:	4b70      	ldr	r3, [pc, #448]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002e5a:	699b      	ldr	r3, [r3, #24]
 8002e5c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6a1b      	ldr	r3, [r3, #32]
 8002e64:	041b      	lsls	r3, r3, #16
 8002e66:	496d      	ldr	r1, [pc, #436]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	618b      	str	r3, [r1, #24]
 8002e6c:	e018      	b.n	8002ea0 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002e6e:	4b6b      	ldr	r3, [pc, #428]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a6a      	ldr	r2, [pc, #424]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002e74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e7a:	f7fe f9f1 	bl	8001260 <HAL_GetTick>
 8002e7e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002e80:	e008      	b.n	8002e94 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8002e82:	f7fe f9ed 	bl	8001260 <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d901      	bls.n	8002e94 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8002e90:	2303      	movs	r3, #3
 8002e92:	e3c1      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002e94:	4b61      	ldr	r3, [pc, #388]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d1f0      	bne.n	8002e82 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0301 	and.w	r3, r3, #1
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f000 80a0 	beq.w	8002fee <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	2b10      	cmp	r3, #16
 8002eb2:	d005      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x10c>
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	2b18      	cmp	r3, #24
 8002eb8:	d109      	bne.n	8002ece <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8002eba:	69bb      	ldr	r3, [r7, #24]
 8002ebc:	2b03      	cmp	r3, #3
 8002ebe:	d106      	bne.n	8002ece <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	f040 8092 	bne.w	8002fee <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e3a4      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ed6:	d106      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x132>
 8002ed8:	4b50      	ldr	r3, [pc, #320]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a4f      	ldr	r2, [pc, #316]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002ede:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ee2:	6013      	str	r3, [r2, #0]
 8002ee4:	e058      	b.n	8002f98 <HAL_RCC_OscConfig+0x1e4>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d112      	bne.n	8002f14 <HAL_RCC_OscConfig+0x160>
 8002eee:	4b4b      	ldr	r3, [pc, #300]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a4a      	ldr	r2, [pc, #296]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002ef4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ef8:	6013      	str	r3, [r2, #0]
 8002efa:	4b48      	ldr	r3, [pc, #288]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a47      	ldr	r2, [pc, #284]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f00:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002f04:	6013      	str	r3, [r2, #0]
 8002f06:	4b45      	ldr	r3, [pc, #276]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a44      	ldr	r2, [pc, #272]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f0c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f10:	6013      	str	r3, [r2, #0]
 8002f12:	e041      	b.n	8002f98 <HAL_RCC_OscConfig+0x1e4>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f1c:	d112      	bne.n	8002f44 <HAL_RCC_OscConfig+0x190>
 8002f1e:	4b3f      	ldr	r3, [pc, #252]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a3e      	ldr	r2, [pc, #248]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f28:	6013      	str	r3, [r2, #0]
 8002f2a:	4b3c      	ldr	r3, [pc, #240]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a3b      	ldr	r2, [pc, #236]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f30:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002f34:	6013      	str	r3, [r2, #0]
 8002f36:	4b39      	ldr	r3, [pc, #228]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a38      	ldr	r2, [pc, #224]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f40:	6013      	str	r3, [r2, #0]
 8002f42:	e029      	b.n	8002f98 <HAL_RCC_OscConfig+0x1e4>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8002f4c:	d112      	bne.n	8002f74 <HAL_RCC_OscConfig+0x1c0>
 8002f4e:	4b33      	ldr	r3, [pc, #204]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a32      	ldr	r2, [pc, #200]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f58:	6013      	str	r3, [r2, #0]
 8002f5a:	4b30      	ldr	r3, [pc, #192]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a2f      	ldr	r2, [pc, #188]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f60:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f64:	6013      	str	r3, [r2, #0]
 8002f66:	4b2d      	ldr	r3, [pc, #180]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a2c      	ldr	r2, [pc, #176]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f70:	6013      	str	r3, [r2, #0]
 8002f72:	e011      	b.n	8002f98 <HAL_RCC_OscConfig+0x1e4>
 8002f74:	4b29      	ldr	r3, [pc, #164]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a28      	ldr	r2, [pc, #160]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f7e:	6013      	str	r3, [r2, #0]
 8002f80:	4b26      	ldr	r3, [pc, #152]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a25      	ldr	r2, [pc, #148]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f8a:	6013      	str	r3, [r2, #0]
 8002f8c:	4b23      	ldr	r3, [pc, #140]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a22      	ldr	r2, [pc, #136]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002f92:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002f96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d013      	beq.n	8002fc8 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa0:	f7fe f95e 	bl	8001260 <HAL_GetTick>
 8002fa4:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fa6:	e008      	b.n	8002fba <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002fa8:	f7fe f95a 	bl	8001260 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	2b64      	cmp	r3, #100	@ 0x64
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e32e      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fba:	4b18      	ldr	r3, [pc, #96]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d0f0      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x1f4>
 8002fc6:	e012      	b.n	8002fee <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fc8:	f7fe f94a 	bl	8001260 <HAL_GetTick>
 8002fcc:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002fce:	e008      	b.n	8002fe2 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002fd0:	f7fe f946 	bl	8001260 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b64      	cmp	r3, #100	@ 0x64
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e31a      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002fe2:	4b0e      	ldr	r3, [pc, #56]	@ (800301c <HAL_RCC_OscConfig+0x268>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d1f0      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0302 	and.w	r3, r3, #2
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	f000 809a 	beq.w	8003130 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002ffc:	69fb      	ldr	r3, [r7, #28]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d005      	beq.n	800300e <HAL_RCC_OscConfig+0x25a>
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	2b18      	cmp	r3, #24
 8003006:	d149      	bne.n	800309c <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8003008:	69bb      	ldr	r3, [r7, #24]
 800300a:	2b01      	cmp	r3, #1
 800300c:	d146      	bne.n	800309c <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d104      	bne.n	8003020 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e2fe      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
 800301a:	bf00      	nop
 800301c:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d11c      	bne.n	8003060 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8003026:	4b9a      	ldr	r3, [pc, #616]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0218 	and.w	r2, r3, #24
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	691b      	ldr	r3, [r3, #16]
 8003032:	429a      	cmp	r2, r3
 8003034:	d014      	beq.n	8003060 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003036:	4b96      	ldr	r3, [pc, #600]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f023 0218 	bic.w	r2, r3, #24
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	691b      	ldr	r3, [r3, #16]
 8003042:	4993      	ldr	r1, [pc, #588]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003044:	4313      	orrs	r3, r2
 8003046:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8003048:	f000 fdd0 	bl	8003bec <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800304c:	4b91      	ldr	r3, [pc, #580]	@ (8003294 <HAL_RCC_OscConfig+0x4e0>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4618      	mov	r0, r3
 8003052:	f7fe f87b 	bl	800114c <HAL_InitTick>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d001      	beq.n	8003060 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e2db      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003060:	f7fe f8fe 	bl	8001260 <HAL_GetTick>
 8003064:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003066:	e008      	b.n	800307a <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003068:	f7fe f8fa 	bl	8001260 <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	2b02      	cmp	r3, #2
 8003074:	d901      	bls.n	800307a <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e2ce      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800307a:	4b85      	ldr	r3, [pc, #532]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0302 	and.w	r3, r3, #2
 8003082:	2b00      	cmp	r3, #0
 8003084:	d0f0      	beq.n	8003068 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003086:	4b82      	ldr	r3, [pc, #520]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003088:	691b      	ldr	r3, [r3, #16]
 800308a:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	695b      	ldr	r3, [r3, #20]
 8003092:	041b      	lsls	r3, r3, #16
 8003094:	497e      	ldr	r1, [pc, #504]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003096:	4313      	orrs	r3, r2
 8003098:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800309a:	e049      	b.n	8003130 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d02c      	beq.n	80030fe <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80030a4:	4b7a      	ldr	r3, [pc, #488]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f023 0218 	bic.w	r2, r3, #24
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	691b      	ldr	r3, [r3, #16]
 80030b0:	4977      	ldr	r1, [pc, #476]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 80030b2:	4313      	orrs	r3, r2
 80030b4:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 80030b6:	4b76      	ldr	r3, [pc, #472]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a75      	ldr	r2, [pc, #468]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 80030bc:	f043 0301 	orr.w	r3, r3, #1
 80030c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030c2:	f7fe f8cd 	bl	8001260 <HAL_GetTick>
 80030c6:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030c8:	e008      	b.n	80030dc <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80030ca:	f7fe f8c9 	bl	8001260 <HAL_GetTick>
 80030ce:	4602      	mov	r2, r0
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	2b02      	cmp	r3, #2
 80030d6:	d901      	bls.n	80030dc <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 80030d8:	2303      	movs	r3, #3
 80030da:	e29d      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030dc:	4b6c      	ldr	r3, [pc, #432]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0302 	and.w	r3, r3, #2
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d0f0      	beq.n	80030ca <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80030e8:	4b69      	ldr	r3, [pc, #420]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 80030ea:	691b      	ldr	r3, [r3, #16]
 80030ec:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	695b      	ldr	r3, [r3, #20]
 80030f4:	041b      	lsls	r3, r3, #16
 80030f6:	4966      	ldr	r1, [pc, #408]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 80030f8:	4313      	orrs	r3, r2
 80030fa:	610b      	str	r3, [r1, #16]
 80030fc:	e018      	b.n	8003130 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030fe:	4b64      	ldr	r3, [pc, #400]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a63      	ldr	r2, [pc, #396]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003104:	f023 0301 	bic.w	r3, r3, #1
 8003108:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800310a:	f7fe f8a9 	bl	8001260 <HAL_GetTick>
 800310e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003110:	e008      	b.n	8003124 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003112:	f7fe f8a5 	bl	8001260 <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	2b02      	cmp	r3, #2
 800311e:	d901      	bls.n	8003124 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	e279      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003124:	4b5a      	ldr	r3, [pc, #360]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0302 	and.w	r3, r3, #2
 800312c:	2b00      	cmp	r3, #0
 800312e:	d1f0      	bne.n	8003112 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 0308 	and.w	r3, r3, #8
 8003138:	2b00      	cmp	r3, #0
 800313a:	d03c      	beq.n	80031b6 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	699b      	ldr	r3, [r3, #24]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d01c      	beq.n	800317e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003144:	4b52      	ldr	r3, [pc, #328]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003146:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800314a:	4a51      	ldr	r2, [pc, #324]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 800314c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003150:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003154:	f7fe f884 	bl	8001260 <HAL_GetTick>
 8003158:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800315a:	e008      	b.n	800316e <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800315c:	f7fe f880 	bl	8001260 <HAL_GetTick>
 8003160:	4602      	mov	r2, r0
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	2b02      	cmp	r3, #2
 8003168:	d901      	bls.n	800316e <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 800316a:	2303      	movs	r3, #3
 800316c:	e254      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800316e:	4b48      	ldr	r3, [pc, #288]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003170:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003174:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003178:	2b00      	cmp	r3, #0
 800317a:	d0ef      	beq.n	800315c <HAL_RCC_OscConfig+0x3a8>
 800317c:	e01b      	b.n	80031b6 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800317e:	4b44      	ldr	r3, [pc, #272]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003180:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003184:	4a42      	ldr	r2, [pc, #264]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003186:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800318a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800318e:	f7fe f867 	bl	8001260 <HAL_GetTick>
 8003192:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003194:	e008      	b.n	80031a8 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003196:	f7fe f863 	bl	8001260 <HAL_GetTick>
 800319a:	4602      	mov	r2, r0
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d901      	bls.n	80031a8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80031a4:	2303      	movs	r3, #3
 80031a6:	e237      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80031a8:	4b39      	ldr	r3, [pc, #228]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 80031aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80031ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1ef      	bne.n	8003196 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 0304 	and.w	r3, r3, #4
 80031be:	2b00      	cmp	r3, #0
 80031c0:	f000 80d2 	beq.w	8003368 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80031c4:	4b34      	ldr	r3, [pc, #208]	@ (8003298 <HAL_RCC_OscConfig+0x4e4>)
 80031c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c8:	f003 0301 	and.w	r3, r3, #1
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d118      	bne.n	8003202 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80031d0:	4b31      	ldr	r3, [pc, #196]	@ (8003298 <HAL_RCC_OscConfig+0x4e4>)
 80031d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d4:	4a30      	ldr	r2, [pc, #192]	@ (8003298 <HAL_RCC_OscConfig+0x4e4>)
 80031d6:	f043 0301 	orr.w	r3, r3, #1
 80031da:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031dc:	f7fe f840 	bl	8001260 <HAL_GetTick>
 80031e0:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80031e2:	e008      	b.n	80031f6 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031e4:	f7fe f83c 	bl	8001260 <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d901      	bls.n	80031f6 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e210      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80031f6:	4b28      	ldr	r3, [pc, #160]	@ (8003298 <HAL_RCC_OscConfig+0x4e4>)
 80031f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d0f0      	beq.n	80031e4 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	2b01      	cmp	r3, #1
 8003208:	d108      	bne.n	800321c <HAL_RCC_OscConfig+0x468>
 800320a:	4b21      	ldr	r3, [pc, #132]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 800320c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003210:	4a1f      	ldr	r2, [pc, #124]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003212:	f043 0301 	orr.w	r3, r3, #1
 8003216:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800321a:	e074      	b.n	8003306 <HAL_RCC_OscConfig+0x552>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d118      	bne.n	8003256 <HAL_RCC_OscConfig+0x4a2>
 8003224:	4b1a      	ldr	r3, [pc, #104]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003226:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800322a:	4a19      	ldr	r2, [pc, #100]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 800322c:	f023 0301 	bic.w	r3, r3, #1
 8003230:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003234:	4b16      	ldr	r3, [pc, #88]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003236:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800323a:	4a15      	ldr	r2, [pc, #84]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 800323c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003240:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003244:	4b12      	ldr	r3, [pc, #72]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003246:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800324a:	4a11      	ldr	r2, [pc, #68]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 800324c:	f023 0304 	bic.w	r3, r3, #4
 8003250:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003254:	e057      	b.n	8003306 <HAL_RCC_OscConfig+0x552>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	2b05      	cmp	r3, #5
 800325c:	d11e      	bne.n	800329c <HAL_RCC_OscConfig+0x4e8>
 800325e:	4b0c      	ldr	r3, [pc, #48]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003260:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003264:	4a0a      	ldr	r2, [pc, #40]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003266:	f043 0304 	orr.w	r3, r3, #4
 800326a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800326e:	4b08      	ldr	r3, [pc, #32]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003270:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003274:	4a06      	ldr	r2, [pc, #24]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003276:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800327a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800327e:	4b04      	ldr	r3, [pc, #16]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003280:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003284:	4a02      	ldr	r2, [pc, #8]	@ (8003290 <HAL_RCC_OscConfig+0x4dc>)
 8003286:	f043 0301 	orr.w	r3, r3, #1
 800328a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800328e:	e03a      	b.n	8003306 <HAL_RCC_OscConfig+0x552>
 8003290:	44020c00 	.word	0x44020c00
 8003294:	20000004 	.word	0x20000004
 8003298:	44020800 	.word	0x44020800
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	2b85      	cmp	r3, #133	@ 0x85
 80032a2:	d118      	bne.n	80032d6 <HAL_RCC_OscConfig+0x522>
 80032a4:	4ba2      	ldr	r3, [pc, #648]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80032a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032aa:	4aa1      	ldr	r2, [pc, #644]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80032ac:	f043 0304 	orr.w	r3, r3, #4
 80032b0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80032b4:	4b9e      	ldr	r3, [pc, #632]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80032b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032ba:	4a9d      	ldr	r2, [pc, #628]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80032bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032c0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80032c4:	4b9a      	ldr	r3, [pc, #616]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80032c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032ca:	4a99      	ldr	r2, [pc, #612]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80032cc:	f043 0301 	orr.w	r3, r3, #1
 80032d0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80032d4:	e017      	b.n	8003306 <HAL_RCC_OscConfig+0x552>
 80032d6:	4b96      	ldr	r3, [pc, #600]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80032d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032dc:	4a94      	ldr	r2, [pc, #592]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80032de:	f023 0301 	bic.w	r3, r3, #1
 80032e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80032e6:	4b92      	ldr	r3, [pc, #584]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80032e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032ec:	4a90      	ldr	r2, [pc, #576]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80032ee:	f023 0304 	bic.w	r3, r3, #4
 80032f2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80032f6:	4b8e      	ldr	r3, [pc, #568]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80032f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032fc:	4a8c      	ldr	r2, [pc, #560]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80032fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003302:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d016      	beq.n	800333c <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800330e:	f7fd ffa7 	bl	8001260 <HAL_GetTick>
 8003312:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003314:	e00a      	b.n	800332c <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003316:	f7fd ffa3 	bl	8001260 <HAL_GetTick>
 800331a:	4602      	mov	r2, r0
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003324:	4293      	cmp	r3, r2
 8003326:	d901      	bls.n	800332c <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e175      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800332c:	4b80      	ldr	r3, [pc, #512]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 800332e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003332:	f003 0302 	and.w	r3, r3, #2
 8003336:	2b00      	cmp	r3, #0
 8003338:	d0ed      	beq.n	8003316 <HAL_RCC_OscConfig+0x562>
 800333a:	e015      	b.n	8003368 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800333c:	f7fd ff90 	bl	8001260 <HAL_GetTick>
 8003340:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003342:	e00a      	b.n	800335a <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003344:	f7fd ff8c 	bl	8001260 <HAL_GetTick>
 8003348:	4602      	mov	r2, r0
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003352:	4293      	cmp	r3, r2
 8003354:	d901      	bls.n	800335a <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e15e      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800335a:	4b75      	ldr	r3, [pc, #468]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 800335c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003360:	f003 0302 	and.w	r3, r3, #2
 8003364:	2b00      	cmp	r3, #0
 8003366:	d1ed      	bne.n	8003344 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0320 	and.w	r3, r3, #32
 8003370:	2b00      	cmp	r3, #0
 8003372:	d036      	beq.n	80033e2 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003378:	2b00      	cmp	r3, #0
 800337a:	d019      	beq.n	80033b0 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800337c:	4b6c      	ldr	r3, [pc, #432]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a6b      	ldr	r2, [pc, #428]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 8003382:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003386:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003388:	f7fd ff6a 	bl	8001260 <HAL_GetTick>
 800338c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800338e:	e008      	b.n	80033a2 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8003390:	f7fd ff66 	bl	8001260 <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	2b02      	cmp	r3, #2
 800339c:	d901      	bls.n	80033a2 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e13a      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80033a2:	4b63      	ldr	r3, [pc, #396]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d0f0      	beq.n	8003390 <HAL_RCC_OscConfig+0x5dc>
 80033ae:	e018      	b.n	80033e2 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80033b0:	4b5f      	ldr	r3, [pc, #380]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a5e      	ldr	r2, [pc, #376]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80033b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80033ba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033bc:	f7fd ff50 	bl	8001260 <HAL_GetTick>
 80033c0:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80033c2:	e008      	b.n	80033d6 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80033c4:	f7fd ff4c 	bl	8001260 <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d901      	bls.n	80033d6 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e120      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80033d6:	4b56      	ldr	r3, [pc, #344]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d1f0      	bne.n	80033c4 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	f000 8115 	beq.w	8003616 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	2b18      	cmp	r3, #24
 80033f0:	f000 80af 	beq.w	8003552 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	f040 8086 	bne.w	800350a <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80033fe:	4b4c      	ldr	r3, [pc, #304]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a4b      	ldr	r2, [pc, #300]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 8003404:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003408:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800340a:	f7fd ff29 	bl	8001260 <HAL_GetTick>
 800340e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003410:	e008      	b.n	8003424 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003412:	f7fd ff25 	bl	8001260 <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	2b02      	cmp	r3, #2
 800341e:	d901      	bls.n	8003424 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8003420:	2303      	movs	r3, #3
 8003422:	e0f9      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003424:	4b42      	ldr	r3, [pc, #264]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800342c:	2b00      	cmp	r3, #0
 800342e:	d1f0      	bne.n	8003412 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8003430:	4b3f      	ldr	r3, [pc, #252]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 8003432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003434:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003438:	f023 0303 	bic.w	r3, r3, #3
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003444:	0212      	lsls	r2, r2, #8
 8003446:	430a      	orrs	r2, r1
 8003448:	4939      	ldr	r1, [pc, #228]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 800344a:	4313      	orrs	r3, r2
 800344c:	628b      	str	r3, [r1, #40]	@ 0x28
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003452:	3b01      	subs	r3, #1
 8003454:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800345c:	3b01      	subs	r3, #1
 800345e:	025b      	lsls	r3, r3, #9
 8003460:	b29b      	uxth	r3, r3
 8003462:	431a      	orrs	r2, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003468:	3b01      	subs	r3, #1
 800346a:	041b      	lsls	r3, r3, #16
 800346c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003470:	431a      	orrs	r2, r3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003476:	3b01      	subs	r3, #1
 8003478:	061b      	lsls	r3, r3, #24
 800347a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800347e:	492c      	ldr	r1, [pc, #176]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 8003480:	4313      	orrs	r3, r2
 8003482:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8003484:	4b2a      	ldr	r3, [pc, #168]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 8003486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003488:	4a29      	ldr	r2, [pc, #164]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 800348a:	f023 0310 	bic.w	r3, r3, #16
 800348e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003494:	4a26      	ldr	r2, [pc, #152]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 8003496:	00db      	lsls	r3, r3, #3
 8003498:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800349a:	4b25      	ldr	r3, [pc, #148]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 800349c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800349e:	4a24      	ldr	r2, [pc, #144]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80034a0:	f043 0310 	orr.w	r3, r3, #16
 80034a4:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 80034a6:	4b22      	ldr	r3, [pc, #136]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80034a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034aa:	f023 020c 	bic.w	r2, r3, #12
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034b2:	491f      	ldr	r1, [pc, #124]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80034b4:	4313      	orrs	r3, r2
 80034b6:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 80034b8:	4b1d      	ldr	r3, [pc, #116]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80034ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034bc:	f023 0220 	bic.w	r2, r3, #32
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034c4:	491a      	ldr	r1, [pc, #104]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80034c6:	4313      	orrs	r3, r2
 80034c8:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 80034ca:	4b19      	ldr	r3, [pc, #100]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80034cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ce:	4a18      	ldr	r2, [pc, #96]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80034d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034d4:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 80034d6:	4b16      	ldr	r3, [pc, #88]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a15      	ldr	r2, [pc, #84]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80034dc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034e2:	f7fd febd 	bl	8001260 <HAL_GetTick>
 80034e6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80034e8:	e008      	b.n	80034fc <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80034ea:	f7fd feb9 	bl	8001260 <HAL_GetTick>
 80034ee:	4602      	mov	r2, r0
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	2b02      	cmp	r3, #2
 80034f6:	d901      	bls.n	80034fc <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 80034f8:	2303      	movs	r3, #3
 80034fa:	e08d      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80034fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003504:	2b00      	cmp	r3, #0
 8003506:	d0f0      	beq.n	80034ea <HAL_RCC_OscConfig+0x736>
 8003508:	e085      	b.n	8003616 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800350a:	4b09      	ldr	r3, [pc, #36]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a08      	ldr	r2, [pc, #32]	@ (8003530 <HAL_RCC_OscConfig+0x77c>)
 8003510:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003514:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003516:	f7fd fea3 	bl	8001260 <HAL_GetTick>
 800351a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800351c:	e00a      	b.n	8003534 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800351e:	f7fd fe9f 	bl	8001260 <HAL_GetTick>
 8003522:	4602      	mov	r2, r0
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	2b02      	cmp	r3, #2
 800352a:	d903      	bls.n	8003534 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 800352c:	2303      	movs	r3, #3
 800352e:	e073      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
 8003530:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003534:	4b3a      	ldr	r3, [pc, #232]	@ (8003620 <HAL_RCC_OscConfig+0x86c>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d1ee      	bne.n	800351e <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8003540:	4b37      	ldr	r3, [pc, #220]	@ (8003620 <HAL_RCC_OscConfig+0x86c>)
 8003542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003544:	4a36      	ldr	r2, [pc, #216]	@ (8003620 <HAL_RCC_OscConfig+0x86c>)
 8003546:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800354a:	f023 0303 	bic.w	r3, r3, #3
 800354e:	6293      	str	r3, [r2, #40]	@ 0x28
 8003550:	e061      	b.n	8003616 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8003552:	4b33      	ldr	r3, [pc, #204]	@ (8003620 <HAL_RCC_OscConfig+0x86c>)
 8003554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003556:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003558:	4b31      	ldr	r3, [pc, #196]	@ (8003620 <HAL_RCC_OscConfig+0x86c>)
 800355a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800355c:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003562:	2b01      	cmp	r3, #1
 8003564:	d031      	beq.n	80035ca <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	f003 0203 	and.w	r2, r3, #3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003570:	429a      	cmp	r2, r3
 8003572:	d12a      	bne.n	80035ca <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	0a1b      	lsrs	r3, r3, #8
 8003578:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003580:	429a      	cmp	r2, r3
 8003582:	d122      	bne.n	80035ca <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800358e:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003590:	429a      	cmp	r2, r3
 8003592:	d11a      	bne.n	80035ca <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	0a5b      	lsrs	r3, r3, #9
 8003598:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a0:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d111      	bne.n	80035ca <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	0c1b      	lsrs	r3, r3, #16
 80035aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035b2:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d108      	bne.n	80035ca <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	0e1b      	lsrs	r3, r3, #24
 80035bc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c4:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80035c6:	429a      	cmp	r2, r3
 80035c8:	d001      	beq.n	80035ce <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e024      	b.n	8003618 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80035ce:	4b14      	ldr	r3, [pc, #80]	@ (8003620 <HAL_RCC_OscConfig+0x86c>)
 80035d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035d2:	08db      	lsrs	r3, r3, #3
 80035d4:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80035dc:	429a      	cmp	r2, r3
 80035de:	d01a      	beq.n	8003616 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80035e0:	4b0f      	ldr	r3, [pc, #60]	@ (8003620 <HAL_RCC_OscConfig+0x86c>)
 80035e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035e4:	4a0e      	ldr	r2, [pc, #56]	@ (8003620 <HAL_RCC_OscConfig+0x86c>)
 80035e6:	f023 0310 	bic.w	r3, r3, #16
 80035ea:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ec:	f7fd fe38 	bl	8001260 <HAL_GetTick>
 80035f0:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 80035f2:	bf00      	nop
 80035f4:	f7fd fe34 	bl	8001260 <HAL_GetTick>
 80035f8:	4602      	mov	r2, r0
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d0f9      	beq.n	80035f4 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003604:	4a06      	ldr	r2, [pc, #24]	@ (8003620 <HAL_RCC_OscConfig+0x86c>)
 8003606:	00db      	lsls	r3, r3, #3
 8003608:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800360a:	4b05      	ldr	r3, [pc, #20]	@ (8003620 <HAL_RCC_OscConfig+0x86c>)
 800360c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800360e:	4a04      	ldr	r2, [pc, #16]	@ (8003620 <HAL_RCC_OscConfig+0x86c>)
 8003610:	f043 0310 	orr.w	r3, r3, #16
 8003614:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8003616:	2300      	movs	r3, #0
}
 8003618:	4618      	mov	r0, r3
 800361a:	3720      	adds	r7, #32
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}
 8003620:	44020c00 	.word	0x44020c00

08003624 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d101      	bne.n	8003638 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e19e      	b.n	8003976 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003638:	4b83      	ldr	r3, [pc, #524]	@ (8003848 <HAL_RCC_ClockConfig+0x224>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 030f 	and.w	r3, r3, #15
 8003640:	683a      	ldr	r2, [r7, #0]
 8003642:	429a      	cmp	r2, r3
 8003644:	d910      	bls.n	8003668 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003646:	4b80      	ldr	r3, [pc, #512]	@ (8003848 <HAL_RCC_ClockConfig+0x224>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f023 020f 	bic.w	r2, r3, #15
 800364e:	497e      	ldr	r1, [pc, #504]	@ (8003848 <HAL_RCC_ClockConfig+0x224>)
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	4313      	orrs	r3, r2
 8003654:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003656:	4b7c      	ldr	r3, [pc, #496]	@ (8003848 <HAL_RCC_ClockConfig+0x224>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 030f 	and.w	r3, r3, #15
 800365e:	683a      	ldr	r2, [r7, #0]
 8003660:	429a      	cmp	r2, r3
 8003662:	d001      	beq.n	8003668 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e186      	b.n	8003976 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0310 	and.w	r3, r3, #16
 8003670:	2b00      	cmp	r3, #0
 8003672:	d012      	beq.n	800369a <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	695a      	ldr	r2, [r3, #20]
 8003678:	4b74      	ldr	r3, [pc, #464]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 800367a:	6a1b      	ldr	r3, [r3, #32]
 800367c:	0a1b      	lsrs	r3, r3, #8
 800367e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003682:	429a      	cmp	r2, r3
 8003684:	d909      	bls.n	800369a <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003686:	4b71      	ldr	r3, [pc, #452]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 8003688:	6a1b      	ldr	r3, [r3, #32]
 800368a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	695b      	ldr	r3, [r3, #20]
 8003692:	021b      	lsls	r3, r3, #8
 8003694:	496d      	ldr	r1, [pc, #436]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 8003696:	4313      	orrs	r3, r2
 8003698:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 0308 	and.w	r3, r3, #8
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d012      	beq.n	80036cc <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	691a      	ldr	r2, [r3, #16]
 80036aa:	4b68      	ldr	r3, [pc, #416]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 80036ac:	6a1b      	ldr	r3, [r3, #32]
 80036ae:	091b      	lsrs	r3, r3, #4
 80036b0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d909      	bls.n	80036cc <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80036b8:	4b64      	ldr	r3, [pc, #400]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 80036ba:	6a1b      	ldr	r3, [r3, #32]
 80036bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	691b      	ldr	r3, [r3, #16]
 80036c4:	011b      	lsls	r3, r3, #4
 80036c6:	4961      	ldr	r1, [pc, #388]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 80036c8:	4313      	orrs	r3, r2
 80036ca:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 0304 	and.w	r3, r3, #4
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d010      	beq.n	80036fa <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	68da      	ldr	r2, [r3, #12]
 80036dc:	4b5b      	ldr	r3, [pc, #364]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 80036de:	6a1b      	ldr	r3, [r3, #32]
 80036e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d908      	bls.n	80036fa <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80036e8:	4b58      	ldr	r3, [pc, #352]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 80036ea:	6a1b      	ldr	r3, [r3, #32]
 80036ec:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	4955      	ldr	r1, [pc, #340]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 80036f6:	4313      	orrs	r3, r2
 80036f8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0302 	and.w	r3, r3, #2
 8003702:	2b00      	cmp	r3, #0
 8003704:	d010      	beq.n	8003728 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	689a      	ldr	r2, [r3, #8]
 800370a:	4b50      	ldr	r3, [pc, #320]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 800370c:	6a1b      	ldr	r3, [r3, #32]
 800370e:	f003 030f 	and.w	r3, r3, #15
 8003712:	429a      	cmp	r2, r3
 8003714:	d908      	bls.n	8003728 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003716:	4b4d      	ldr	r3, [pc, #308]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 8003718:	6a1b      	ldr	r3, [r3, #32]
 800371a:	f023 020f 	bic.w	r2, r3, #15
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	494a      	ldr	r1, [pc, #296]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 8003724:	4313      	orrs	r3, r2
 8003726:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 0301 	and.w	r3, r3, #1
 8003730:	2b00      	cmp	r3, #0
 8003732:	f000 8093 	beq.w	800385c <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	2b03      	cmp	r3, #3
 800373c:	d107      	bne.n	800374e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800373e:	4b43      	ldr	r3, [pc, #268]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d121      	bne.n	800378e <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e113      	b.n	8003976 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	2b02      	cmp	r3, #2
 8003754:	d107      	bne.n	8003766 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003756:	4b3d      	ldr	r3, [pc, #244]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d115      	bne.n	800378e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e107      	b.n	8003976 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	2b01      	cmp	r3, #1
 800376c:	d107      	bne.n	800377e <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800376e:	4b37      	ldr	r3, [pc, #220]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003776:	2b00      	cmp	r3, #0
 8003778:	d109      	bne.n	800378e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e0fb      	b.n	8003976 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800377e:	4b33      	ldr	r3, [pc, #204]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	2b00      	cmp	r3, #0
 8003788:	d101      	bne.n	800378e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e0f3      	b.n	8003976 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800378e:	4b2f      	ldr	r3, [pc, #188]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 8003790:	69db      	ldr	r3, [r3, #28]
 8003792:	f023 0203 	bic.w	r2, r3, #3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	492c      	ldr	r1, [pc, #176]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 800379c:	4313      	orrs	r3, r2
 800379e:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037a0:	f7fd fd5e 	bl	8001260 <HAL_GetTick>
 80037a4:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	2b03      	cmp	r3, #3
 80037ac:	d112      	bne.n	80037d4 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037ae:	e00a      	b.n	80037c6 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80037b0:	f7fd fd56 	bl	8001260 <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037be:	4293      	cmp	r3, r2
 80037c0:	d901      	bls.n	80037c6 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e0d7      	b.n	8003976 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037c6:	4b21      	ldr	r3, [pc, #132]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 80037c8:	69db      	ldr	r3, [r3, #28]
 80037ca:	f003 0318 	and.w	r3, r3, #24
 80037ce:	2b18      	cmp	r3, #24
 80037d0:	d1ee      	bne.n	80037b0 <HAL_RCC_ClockConfig+0x18c>
 80037d2:	e043      	b.n	800385c <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d112      	bne.n	8003802 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80037dc:	e00a      	b.n	80037f4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80037de:	f7fd fd3f 	bl	8001260 <HAL_GetTick>
 80037e2:	4602      	mov	r2, r0
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	1ad3      	subs	r3, r2, r3
 80037e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d901      	bls.n	80037f4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e0c0      	b.n	8003976 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80037f4:	4b15      	ldr	r3, [pc, #84]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 80037f6:	69db      	ldr	r3, [r3, #28]
 80037f8:	f003 0318 	and.w	r3, r3, #24
 80037fc:	2b10      	cmp	r3, #16
 80037fe:	d1ee      	bne.n	80037de <HAL_RCC_ClockConfig+0x1ba>
 8003800:	e02c      	b.n	800385c <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	2b01      	cmp	r3, #1
 8003808:	d122      	bne.n	8003850 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800380a:	e00a      	b.n	8003822 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800380c:	f7fd fd28 	bl	8001260 <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	f241 3288 	movw	r2, #5000	@ 0x1388
 800381a:	4293      	cmp	r3, r2
 800381c:	d901      	bls.n	8003822 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e0a9      	b.n	8003976 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8003822:	4b0a      	ldr	r3, [pc, #40]	@ (800384c <HAL_RCC_ClockConfig+0x228>)
 8003824:	69db      	ldr	r3, [r3, #28]
 8003826:	f003 0318 	and.w	r3, r3, #24
 800382a:	2b08      	cmp	r3, #8
 800382c:	d1ee      	bne.n	800380c <HAL_RCC_ClockConfig+0x1e8>
 800382e:	e015      	b.n	800385c <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003830:	f7fd fd16 	bl	8001260 <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800383e:	4293      	cmp	r3, r2
 8003840:	d906      	bls.n	8003850 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8003842:	2303      	movs	r3, #3
 8003844:	e097      	b.n	8003976 <HAL_RCC_ClockConfig+0x352>
 8003846:	bf00      	nop
 8003848:	40022000 	.word	0x40022000
 800384c:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003850:	4b4b      	ldr	r3, [pc, #300]	@ (8003980 <HAL_RCC_ClockConfig+0x35c>)
 8003852:	69db      	ldr	r3, [r3, #28]
 8003854:	f003 0318 	and.w	r3, r3, #24
 8003858:	2b00      	cmp	r3, #0
 800385a:	d1e9      	bne.n	8003830 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 0302 	and.w	r3, r3, #2
 8003864:	2b00      	cmp	r3, #0
 8003866:	d010      	beq.n	800388a <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	689a      	ldr	r2, [r3, #8]
 800386c:	4b44      	ldr	r3, [pc, #272]	@ (8003980 <HAL_RCC_ClockConfig+0x35c>)
 800386e:	6a1b      	ldr	r3, [r3, #32]
 8003870:	f003 030f 	and.w	r3, r3, #15
 8003874:	429a      	cmp	r2, r3
 8003876:	d208      	bcs.n	800388a <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003878:	4b41      	ldr	r3, [pc, #260]	@ (8003980 <HAL_RCC_ClockConfig+0x35c>)
 800387a:	6a1b      	ldr	r3, [r3, #32]
 800387c:	f023 020f 	bic.w	r2, r3, #15
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	493e      	ldr	r1, [pc, #248]	@ (8003980 <HAL_RCC_ClockConfig+0x35c>)
 8003886:	4313      	orrs	r3, r2
 8003888:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800388a:	4b3e      	ldr	r3, [pc, #248]	@ (8003984 <HAL_RCC_ClockConfig+0x360>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 030f 	and.w	r3, r3, #15
 8003892:	683a      	ldr	r2, [r7, #0]
 8003894:	429a      	cmp	r2, r3
 8003896:	d210      	bcs.n	80038ba <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003898:	4b3a      	ldr	r3, [pc, #232]	@ (8003984 <HAL_RCC_ClockConfig+0x360>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f023 020f 	bic.w	r2, r3, #15
 80038a0:	4938      	ldr	r1, [pc, #224]	@ (8003984 <HAL_RCC_ClockConfig+0x360>)
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038a8:	4b36      	ldr	r3, [pc, #216]	@ (8003984 <HAL_RCC_ClockConfig+0x360>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 030f 	and.w	r3, r3, #15
 80038b0:	683a      	ldr	r2, [r7, #0]
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d001      	beq.n	80038ba <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e05d      	b.n	8003976 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0304 	and.w	r3, r3, #4
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d010      	beq.n	80038e8 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	68da      	ldr	r2, [r3, #12]
 80038ca:	4b2d      	ldr	r3, [pc, #180]	@ (8003980 <HAL_RCC_ClockConfig+0x35c>)
 80038cc:	6a1b      	ldr	r3, [r3, #32]
 80038ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d208      	bcs.n	80038e8 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80038d6:	4b2a      	ldr	r3, [pc, #168]	@ (8003980 <HAL_RCC_ClockConfig+0x35c>)
 80038d8:	6a1b      	ldr	r3, [r3, #32]
 80038da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	4927      	ldr	r1, [pc, #156]	@ (8003980 <HAL_RCC_ClockConfig+0x35c>)
 80038e4:	4313      	orrs	r3, r2
 80038e6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0308 	and.w	r3, r3, #8
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d012      	beq.n	800391a <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	691a      	ldr	r2, [r3, #16]
 80038f8:	4b21      	ldr	r3, [pc, #132]	@ (8003980 <HAL_RCC_ClockConfig+0x35c>)
 80038fa:	6a1b      	ldr	r3, [r3, #32]
 80038fc:	091b      	lsrs	r3, r3, #4
 80038fe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003902:	429a      	cmp	r2, r3
 8003904:	d209      	bcs.n	800391a <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003906:	4b1e      	ldr	r3, [pc, #120]	@ (8003980 <HAL_RCC_ClockConfig+0x35c>)
 8003908:	6a1b      	ldr	r3, [r3, #32]
 800390a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	011b      	lsls	r3, r3, #4
 8003914:	491a      	ldr	r1, [pc, #104]	@ (8003980 <HAL_RCC_ClockConfig+0x35c>)
 8003916:	4313      	orrs	r3, r2
 8003918:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 0310 	and.w	r3, r3, #16
 8003922:	2b00      	cmp	r3, #0
 8003924:	d012      	beq.n	800394c <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	695a      	ldr	r2, [r3, #20]
 800392a:	4b15      	ldr	r3, [pc, #84]	@ (8003980 <HAL_RCC_ClockConfig+0x35c>)
 800392c:	6a1b      	ldr	r3, [r3, #32]
 800392e:	0a1b      	lsrs	r3, r3, #8
 8003930:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003934:	429a      	cmp	r2, r3
 8003936:	d209      	bcs.n	800394c <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003938:	4b11      	ldr	r3, [pc, #68]	@ (8003980 <HAL_RCC_ClockConfig+0x35c>)
 800393a:	6a1b      	ldr	r3, [r3, #32]
 800393c:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	695b      	ldr	r3, [r3, #20]
 8003944:	021b      	lsls	r3, r3, #8
 8003946:	490e      	ldr	r1, [pc, #56]	@ (8003980 <HAL_RCC_ClockConfig+0x35c>)
 8003948:	4313      	orrs	r3, r2
 800394a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800394c:	f000 f822 	bl	8003994 <HAL_RCC_GetSysClockFreq>
 8003950:	4602      	mov	r2, r0
 8003952:	4b0b      	ldr	r3, [pc, #44]	@ (8003980 <HAL_RCC_ClockConfig+0x35c>)
 8003954:	6a1b      	ldr	r3, [r3, #32]
 8003956:	f003 030f 	and.w	r3, r3, #15
 800395a:	490b      	ldr	r1, [pc, #44]	@ (8003988 <HAL_RCC_ClockConfig+0x364>)
 800395c:	5ccb      	ldrb	r3, [r1, r3]
 800395e:	fa22 f303 	lsr.w	r3, r2, r3
 8003962:	4a0a      	ldr	r2, [pc, #40]	@ (800398c <HAL_RCC_ClockConfig+0x368>)
 8003964:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003966:	4b0a      	ldr	r3, [pc, #40]	@ (8003990 <HAL_RCC_ClockConfig+0x36c>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4618      	mov	r0, r3
 800396c:	f7fd fbee 	bl	800114c <HAL_InitTick>
 8003970:	4603      	mov	r3, r0
 8003972:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8003974:	7afb      	ldrb	r3, [r7, #11]
}
 8003976:	4618      	mov	r0, r3
 8003978:	3710      	adds	r7, #16
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	44020c00 	.word	0x44020c00
 8003984:	40022000 	.word	0x40022000
 8003988:	0800da48 	.word	0x0800da48
 800398c:	20000000 	.word	0x20000000
 8003990:	20000004 	.word	0x20000004

08003994 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003994:	b480      	push	{r7}
 8003996:	b089      	sub	sp, #36	@ 0x24
 8003998:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800399a:	4b8c      	ldr	r3, [pc, #560]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x238>)
 800399c:	69db      	ldr	r3, [r3, #28]
 800399e:	f003 0318 	and.w	r3, r3, #24
 80039a2:	2b08      	cmp	r3, #8
 80039a4:	d102      	bne.n	80039ac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80039a6:	4b8a      	ldr	r3, [pc, #552]	@ (8003bd0 <HAL_RCC_GetSysClockFreq+0x23c>)
 80039a8:	61fb      	str	r3, [r7, #28]
 80039aa:	e107      	b.n	8003bbc <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80039ac:	4b87      	ldr	r3, [pc, #540]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x238>)
 80039ae:	69db      	ldr	r3, [r3, #28]
 80039b0:	f003 0318 	and.w	r3, r3, #24
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d112      	bne.n	80039de <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80039b8:	4b84      	ldr	r3, [pc, #528]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x238>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0320 	and.w	r3, r3, #32
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d009      	beq.n	80039d8 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80039c4:	4b81      	ldr	r3, [pc, #516]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x238>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	08db      	lsrs	r3, r3, #3
 80039ca:	f003 0303 	and.w	r3, r3, #3
 80039ce:	4a81      	ldr	r2, [pc, #516]	@ (8003bd4 <HAL_RCC_GetSysClockFreq+0x240>)
 80039d0:	fa22 f303 	lsr.w	r3, r2, r3
 80039d4:	61fb      	str	r3, [r7, #28]
 80039d6:	e0f1      	b.n	8003bbc <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 80039d8:	4b7e      	ldr	r3, [pc, #504]	@ (8003bd4 <HAL_RCC_GetSysClockFreq+0x240>)
 80039da:	61fb      	str	r3, [r7, #28]
 80039dc:	e0ee      	b.n	8003bbc <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80039de:	4b7b      	ldr	r3, [pc, #492]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x238>)
 80039e0:	69db      	ldr	r3, [r3, #28]
 80039e2:	f003 0318 	and.w	r3, r3, #24
 80039e6:	2b10      	cmp	r3, #16
 80039e8:	d102      	bne.n	80039f0 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80039ea:	4b7b      	ldr	r3, [pc, #492]	@ (8003bd8 <HAL_RCC_GetSysClockFreq+0x244>)
 80039ec:	61fb      	str	r3, [r7, #28]
 80039ee:	e0e5      	b.n	8003bbc <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80039f0:	4b76      	ldr	r3, [pc, #472]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x238>)
 80039f2:	69db      	ldr	r3, [r3, #28]
 80039f4:	f003 0318 	and.w	r3, r3, #24
 80039f8:	2b18      	cmp	r3, #24
 80039fa:	f040 80dd 	bne.w	8003bb8 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80039fe:	4b73      	ldr	r3, [pc, #460]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x238>)
 8003a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a02:	f003 0303 	and.w	r3, r3, #3
 8003a06:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8003a08:	4b70      	ldr	r3, [pc, #448]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x238>)
 8003a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a0c:	0a1b      	lsrs	r3, r3, #8
 8003a0e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a12:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003a14:	4b6d      	ldr	r3, [pc, #436]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x238>)
 8003a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a18:	091b      	lsrs	r3, r3, #4
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8003a20:	4b6a      	ldr	r3, [pc, #424]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x238>)
 8003a22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8003a24:	08db      	lsrs	r3, r3, #3
 8003a26:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8003a2a:	68fa      	ldr	r2, [r7, #12]
 8003a2c:	fb02 f303 	mul.w	r3, r2, r3
 8003a30:	ee07 3a90 	vmov	s15, r3
 8003a34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a38:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	f000 80b7 	beq.w	8003bb2 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d003      	beq.n	8003a52 <HAL_RCC_GetSysClockFreq+0xbe>
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	2b03      	cmp	r3, #3
 8003a4e:	d056      	beq.n	8003afe <HAL_RCC_GetSysClockFreq+0x16a>
 8003a50:	e077      	b.n	8003b42 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8003a52:	4b5e      	ldr	r3, [pc, #376]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x238>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0320 	and.w	r3, r3, #32
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d02d      	beq.n	8003aba <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003a5e:	4b5b      	ldr	r3, [pc, #364]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x238>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	08db      	lsrs	r3, r3, #3
 8003a64:	f003 0303 	and.w	r3, r3, #3
 8003a68:	4a5a      	ldr	r2, [pc, #360]	@ (8003bd4 <HAL_RCC_GetSysClockFreq+0x240>)
 8003a6a:	fa22 f303 	lsr.w	r3, r2, r3
 8003a6e:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	ee07 3a90 	vmov	s15, r3
 8003a76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	ee07 3a90 	vmov	s15, r3
 8003a80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a84:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a88:	4b50      	ldr	r3, [pc, #320]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x238>)
 8003a8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a90:	ee07 3a90 	vmov	s15, r3
 8003a94:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a98:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a9c:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8003bdc <HAL_RCC_GetSysClockFreq+0x248>
 8003aa0:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003aa4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003aa8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003aac:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003ab0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ab4:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8003ab8:	e065      	b.n	8003b86 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	ee07 3a90 	vmov	s15, r3
 8003ac0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ac4:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8003be0 <HAL_RCC_GetSysClockFreq+0x24c>
 8003ac8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003acc:	4b3f      	ldr	r3, [pc, #252]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x238>)
 8003ace:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ad0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ad4:	ee07 3a90 	vmov	s15, r3
 8003ad8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8003adc:	ed97 6a02 	vldr	s12, [r7, #8]
 8003ae0:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8003bdc <HAL_RCC_GetSysClockFreq+0x248>
 8003ae4:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003ae8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8003aec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003af0:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003af4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003af8:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8003afc:	e043      	b.n	8003b86 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	ee07 3a90 	vmov	s15, r3
 8003b04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b08:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8003be4 <HAL_RCC_GetSysClockFreq+0x250>
 8003b0c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b10:	4b2e      	ldr	r3, [pc, #184]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x238>)
 8003b12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b18:	ee07 3a90 	vmov	s15, r3
 8003b1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003b20:	ed97 6a02 	vldr	s12, [r7, #8]
 8003b24:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8003bdc <HAL_RCC_GetSysClockFreq+0x248>
 8003b28:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003b2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003b30:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b34:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003b38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b3c:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8003b40:	e021      	b.n	8003b86 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	ee07 3a90 	vmov	s15, r3
 8003b48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b4c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003be8 <HAL_RCC_GetSysClockFreq+0x254>
 8003b50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b54:	4b1d      	ldr	r3, [pc, #116]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x238>)
 8003b56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b5c:	ee07 3a90 	vmov	s15, r3
 8003b60:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003b64:	ed97 6a02 	vldr	s12, [r7, #8]
 8003b68:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8003bdc <HAL_RCC_GetSysClockFreq+0x248>
 8003b6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003b70:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003b74:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b78:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003b7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b80:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8003b84:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8003b86:	4b11      	ldr	r3, [pc, #68]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x238>)
 8003b88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b8a:	0a5b      	lsrs	r3, r3, #9
 8003b8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b90:	3301      	adds	r3, #1
 8003b92:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	ee07 3a90 	vmov	s15, r3
 8003b9a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003b9e:	edd7 6a06 	vldr	s13, [r7, #24]
 8003ba2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ba6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003baa:	ee17 3a90 	vmov	r3, s15
 8003bae:	61fb      	str	r3, [r7, #28]
 8003bb0:	e004      	b.n	8003bbc <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	61fb      	str	r3, [r7, #28]
 8003bb6:	e001      	b.n	8003bbc <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8003bb8:	4b06      	ldr	r3, [pc, #24]	@ (8003bd4 <HAL_RCC_GetSysClockFreq+0x240>)
 8003bba:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8003bbc:	69fb      	ldr	r3, [r7, #28]
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3724      	adds	r7, #36	@ 0x24
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	44020c00 	.word	0x44020c00
 8003bd0:	003d0900 	.word	0x003d0900
 8003bd4:	03d09000 	.word	0x03d09000
 8003bd8:	017d7840 	.word	0x017d7840
 8003bdc:	46000000 	.word	0x46000000
 8003be0:	4c742400 	.word	0x4c742400
 8003be4:	4bbebc20 	.word	0x4bbebc20
 8003be8:	4a742400 	.word	0x4a742400

08003bec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8003bf0:	f7ff fed0 	bl	8003994 <HAL_RCC_GetSysClockFreq>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	4b08      	ldr	r3, [pc, #32]	@ (8003c18 <HAL_RCC_GetHCLKFreq+0x2c>)
 8003bf8:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8003bfa:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8003bfe:	4907      	ldr	r1, [pc, #28]	@ (8003c1c <HAL_RCC_GetHCLKFreq+0x30>)
 8003c00:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8003c02:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8003c06:	fa22 f303 	lsr.w	r3, r2, r3
 8003c0a:	4a05      	ldr	r2, [pc, #20]	@ (8003c20 <HAL_RCC_GetHCLKFreq+0x34>)
 8003c0c:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8003c0e:	4b04      	ldr	r3, [pc, #16]	@ (8003c20 <HAL_RCC_GetHCLKFreq+0x34>)
 8003c10:	681b      	ldr	r3, [r3, #0]
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	44020c00 	.word	0x44020c00
 8003c1c:	0800da48 	.word	0x0800da48
 8003c20:	20000000 	.word	0x20000000

08003c24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8003c28:	f7ff ffe0 	bl	8003bec <HAL_RCC_GetHCLKFreq>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	4b06      	ldr	r3, [pc, #24]	@ (8003c48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c30:	6a1b      	ldr	r3, [r3, #32]
 8003c32:	091b      	lsrs	r3, r3, #4
 8003c34:	f003 0307 	and.w	r3, r3, #7
 8003c38:	4904      	ldr	r1, [pc, #16]	@ (8003c4c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c3a:	5ccb      	ldrb	r3, [r1, r3]
 8003c3c:	f003 031f 	and.w	r3, r3, #31
 8003c40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	44020c00 	.word	0x44020c00
 8003c4c:	0800da58 	.word	0x0800da58

08003c50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8003c54:	f7ff ffca 	bl	8003bec <HAL_RCC_GetHCLKFreq>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	4b06      	ldr	r3, [pc, #24]	@ (8003c74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c5c:	6a1b      	ldr	r3, [r3, #32]
 8003c5e:	0a1b      	lsrs	r3, r3, #8
 8003c60:	f003 0307 	and.w	r3, r3, #7
 8003c64:	4904      	ldr	r1, [pc, #16]	@ (8003c78 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c66:	5ccb      	ldrb	r3, [r1, r3]
 8003c68:	f003 031f 	and.w	r3, r3, #31
 8003c6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	44020c00 	.word	0x44020c00
 8003c78:	0800da58 	.word	0x0800da58

08003c7c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8003c80:	f7ff ffb4 	bl	8003bec <HAL_RCC_GetHCLKFreq>
 8003c84:	4602      	mov	r2, r0
 8003c86:	4b06      	ldr	r3, [pc, #24]	@ (8003ca0 <HAL_RCC_GetPCLK3Freq+0x24>)
 8003c88:	6a1b      	ldr	r3, [r3, #32]
 8003c8a:	0b1b      	lsrs	r3, r3, #12
 8003c8c:	f003 0307 	and.w	r3, r3, #7
 8003c90:	4904      	ldr	r1, [pc, #16]	@ (8003ca4 <HAL_RCC_GetPCLK3Freq+0x28>)
 8003c92:	5ccb      	ldrb	r3, [r1, r3]
 8003c94:	f003 031f 	and.w	r3, r3, #31
 8003c98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	bd80      	pop	{r7, pc}
 8003ca0:	44020c00 	.word	0x44020c00
 8003ca4:	0800da58 	.word	0x0800da58

08003ca8 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8003ca8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003cac:	b0d8      	sub	sp, #352	@ 0x160
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003cba:	2300      	movs	r3, #0
 8003cbc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003cc0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cc8:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8003ccc:	2500      	movs	r5, #0
 8003cce:	ea54 0305 	orrs.w	r3, r4, r5
 8003cd2:	d00b      	beq.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8003cd4:	4bcd      	ldr	r3, [pc, #820]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003cd6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003cda:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8003cde:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ce4:	4ac9      	ldr	r2, [pc, #804]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003ce6:	430b      	orrs	r3, r1
 8003ce8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003cec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf4:	f002 0801 	and.w	r8, r2, #1
 8003cf8:	f04f 0900 	mov.w	r9, #0
 8003cfc:	ea58 0309 	orrs.w	r3, r8, r9
 8003d00:	d042      	beq.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8003d02:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d08:	2b05      	cmp	r3, #5
 8003d0a:	d823      	bhi.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8003d0c:	a201      	add	r2, pc, #4	@ (adr r2, 8003d14 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8003d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d12:	bf00      	nop
 8003d14:	08003d5d 	.word	0x08003d5d
 8003d18:	08003d2d 	.word	0x08003d2d
 8003d1c:	08003d41 	.word	0x08003d41
 8003d20:	08003d5d 	.word	0x08003d5d
 8003d24:	08003d5d 	.word	0x08003d5d
 8003d28:	08003d5d 	.word	0x08003d5d
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003d2c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d30:	3308      	adds	r3, #8
 8003d32:	4618      	mov	r0, r3
 8003d34:	f004 fee0 	bl	8008af8 <RCCEx_PLL2_Config>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8003d3e:	e00e      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003d40:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d44:	3330      	adds	r3, #48	@ 0x30
 8003d46:	4618      	mov	r0, r3
 8003d48:	f004 ff6e 	bl	8008c28 <RCCEx_PLL3_Config>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8003d52:	e004      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003d5a:	e000      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8003d5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d5e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d10c      	bne.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8003d66:	4ba9      	ldr	r3, [pc, #676]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003d68:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003d6c:	f023 0107 	bic.w	r1, r3, #7
 8003d70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d76:	4aa5      	ldr	r2, [pc, #660]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003d78:	430b      	orrs	r3, r1
 8003d7a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003d7e:	e003      	b.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d80:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003d84:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d90:	f002 0a02 	and.w	sl, r2, #2
 8003d94:	f04f 0b00 	mov.w	fp, #0
 8003d98:	ea5a 030b 	orrs.w	r3, sl, fp
 8003d9c:	f000 8088 	beq.w	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8003da0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003da4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003da6:	2b28      	cmp	r3, #40	@ 0x28
 8003da8:	d868      	bhi.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8003daa:	a201      	add	r2, pc, #4	@ (adr r2, 8003db0 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8003dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003db0:	08003e85 	.word	0x08003e85
 8003db4:	08003e7d 	.word	0x08003e7d
 8003db8:	08003e7d 	.word	0x08003e7d
 8003dbc:	08003e7d 	.word	0x08003e7d
 8003dc0:	08003e7d 	.word	0x08003e7d
 8003dc4:	08003e7d 	.word	0x08003e7d
 8003dc8:	08003e7d 	.word	0x08003e7d
 8003dcc:	08003e7d 	.word	0x08003e7d
 8003dd0:	08003e55 	.word	0x08003e55
 8003dd4:	08003e7d 	.word	0x08003e7d
 8003dd8:	08003e7d 	.word	0x08003e7d
 8003ddc:	08003e7d 	.word	0x08003e7d
 8003de0:	08003e7d 	.word	0x08003e7d
 8003de4:	08003e7d 	.word	0x08003e7d
 8003de8:	08003e7d 	.word	0x08003e7d
 8003dec:	08003e7d 	.word	0x08003e7d
 8003df0:	08003e69 	.word	0x08003e69
 8003df4:	08003e7d 	.word	0x08003e7d
 8003df8:	08003e7d 	.word	0x08003e7d
 8003dfc:	08003e7d 	.word	0x08003e7d
 8003e00:	08003e7d 	.word	0x08003e7d
 8003e04:	08003e7d 	.word	0x08003e7d
 8003e08:	08003e7d 	.word	0x08003e7d
 8003e0c:	08003e7d 	.word	0x08003e7d
 8003e10:	08003e85 	.word	0x08003e85
 8003e14:	08003e7d 	.word	0x08003e7d
 8003e18:	08003e7d 	.word	0x08003e7d
 8003e1c:	08003e7d 	.word	0x08003e7d
 8003e20:	08003e7d 	.word	0x08003e7d
 8003e24:	08003e7d 	.word	0x08003e7d
 8003e28:	08003e7d 	.word	0x08003e7d
 8003e2c:	08003e7d 	.word	0x08003e7d
 8003e30:	08003e85 	.word	0x08003e85
 8003e34:	08003e7d 	.word	0x08003e7d
 8003e38:	08003e7d 	.word	0x08003e7d
 8003e3c:	08003e7d 	.word	0x08003e7d
 8003e40:	08003e7d 	.word	0x08003e7d
 8003e44:	08003e7d 	.word	0x08003e7d
 8003e48:	08003e7d 	.word	0x08003e7d
 8003e4c:	08003e7d 	.word	0x08003e7d
 8003e50:	08003e85 	.word	0x08003e85
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003e54:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e58:	3308      	adds	r3, #8
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f004 fe4c 	bl	8008af8 <RCCEx_PLL2_Config>
 8003e60:	4603      	mov	r3, r0
 8003e62:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8003e66:	e00e      	b.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003e68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e6c:	3330      	adds	r3, #48	@ 0x30
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f004 feda 	bl	8008c28 <RCCEx_PLL3_Config>
 8003e74:	4603      	mov	r3, r0
 8003e76:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8003e7a:	e004      	b.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003e82:	e000      	b.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8003e84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e86:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d10c      	bne.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8003e8e:	4b5f      	ldr	r3, [pc, #380]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003e90:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003e94:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003e98:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e9e:	4a5b      	ldr	r2, [pc, #364]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003ea0:	430b      	orrs	r3, r1
 8003ea2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003ea6:	e003      	b.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ea8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003eac:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003eb0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eb8:	f002 0304 	and.w	r3, r2, #4
 8003ebc:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8003ec6:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 8003eca:	460b      	mov	r3, r1
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	d04e      	beq.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8003ed0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ed4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ed6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003eda:	d02c      	beq.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8003edc:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003ee0:	d825      	bhi.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x286>
 8003ee2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ee6:	d028      	beq.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003ee8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003eec:	d81f      	bhi.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x286>
 8003eee:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ef0:	d025      	beq.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x296>
 8003ef2:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ef4:	d81b      	bhi.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x286>
 8003ef6:	2b80      	cmp	r3, #128	@ 0x80
 8003ef8:	d00f      	beq.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x272>
 8003efa:	2b80      	cmp	r3, #128	@ 0x80
 8003efc:	d817      	bhi.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x286>
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d01f      	beq.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8003f02:	2b40      	cmp	r3, #64	@ 0x40
 8003f04:	d113      	bne.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003f06:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f0a:	3308      	adds	r3, #8
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f004 fdf3 	bl	8008af8 <RCCEx_PLL2_Config>
 8003f12:	4603      	mov	r3, r0
 8003f14:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8003f18:	e014      	b.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003f1a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f1e:	3330      	adds	r3, #48	@ 0x30
 8003f20:	4618      	mov	r0, r3
 8003f22:	f004 fe81 	bl	8008c28 <RCCEx_PLL3_Config>
 8003f26:	4603      	mov	r3, r0
 8003f28:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8003f2c:	e00a      	b.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003f34:	e006      	b.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8003f36:	bf00      	nop
 8003f38:	e004      	b.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8003f3a:	bf00      	nop
 8003f3c:	e002      	b.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8003f3e:	bf00      	nop
 8003f40:	e000      	b.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8003f42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f44:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d10c      	bne.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8003f4c:	4b2f      	ldr	r3, [pc, #188]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003f4e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003f52:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003f56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f5c:	4a2b      	ldr	r2, [pc, #172]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003f5e:	430b      	orrs	r3, r1
 8003f60:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003f64:	e003      	b.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f66:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003f6a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003f6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f76:	f002 0308 	and.w	r3, r2, #8
 8003f7a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8003f7e:	2300      	movs	r3, #0
 8003f80:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8003f84:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 8003f88:	460b      	mov	r3, r1
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	d056      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8003f8e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f92:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f94:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003f98:	d031      	beq.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0x356>
 8003f9a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003f9e:	d82a      	bhi.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003fa0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fa4:	d02d      	beq.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8003fa6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003faa:	d824      	bhi.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003fac:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003fb0:	d029      	beq.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8003fb2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003fb6:	d81e      	bhi.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003fb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fbc:	d011      	beq.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8003fbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fc2:	d818      	bhi.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d023      	beq.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8003fc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fcc:	d113      	bne.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003fce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003fd2:	3308      	adds	r3, #8
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f004 fd8f 	bl	8008af8 <RCCEx_PLL2_Config>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8003fe0:	e017      	b.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003fe2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003fe6:	3330      	adds	r3, #48	@ 0x30
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f004 fe1d 	bl	8008c28 <RCCEx_PLL3_Config>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8003ff4:	e00d      	b.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003ffc:	e009      	b.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8003ffe:	bf00      	nop
 8004000:	e007      	b.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004002:	bf00      	nop
 8004004:	e005      	b.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004006:	bf00      	nop
 8004008:	e003      	b.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800400a:	bf00      	nop
 800400c:	44020c00 	.word	0x44020c00
        break;
 8004010:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004012:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004016:	2b00      	cmp	r3, #0
 8004018:	d10c      	bne.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800401a:	4bbb      	ldr	r3, [pc, #748]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800401c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004020:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8004024:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004028:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800402a:	4ab7      	ldr	r2, [pc, #732]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800402c:	430b      	orrs	r3, r1
 800402e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004032:	e003      	b.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004034:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004038:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800403c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004044:	f002 0310 	and.w	r3, r2, #16
 8004048:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800404c:	2300      	movs	r3, #0
 800404e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8004052:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 8004056:	460b      	mov	r3, r1
 8004058:	4313      	orrs	r3, r2
 800405a:	d053      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 800405c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004060:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004062:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004066:	d031      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x424>
 8004068:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800406c:	d82a      	bhi.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800406e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004072:	d02d      	beq.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8004074:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004078:	d824      	bhi.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800407a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800407e:	d029      	beq.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8004080:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004084:	d81e      	bhi.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004086:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800408a:	d011      	beq.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x408>
 800408c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004090:	d818      	bhi.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004092:	2b00      	cmp	r3, #0
 8004094:	d020      	beq.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8004096:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800409a:	d113      	bne.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800409c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80040a0:	3308      	adds	r3, #8
 80040a2:	4618      	mov	r0, r3
 80040a4:	f004 fd28 	bl	8008af8 <RCCEx_PLL2_Config>
 80040a8:	4603      	mov	r3, r0
 80040aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 80040ae:	e014      	b.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80040b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80040b4:	3330      	adds	r3, #48	@ 0x30
 80040b6:	4618      	mov	r0, r3
 80040b8:	f004 fdb6 	bl	8008c28 <RCCEx_PLL3_Config>
 80040bc:	4603      	mov	r3, r0
 80040be:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 80040c2:	e00a      	b.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80040ca:	e006      	b.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80040cc:	bf00      	nop
 80040ce:	e004      	b.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80040d0:	bf00      	nop
 80040d2:	e002      	b.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80040d4:	bf00      	nop
 80040d6:	e000      	b.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80040d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040da:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d10c      	bne.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80040e2:	4b89      	ldr	r3, [pc, #548]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80040e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80040e8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80040ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80040f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040f2:	4a85      	ldr	r2, [pc, #532]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80040f4:	430b      	orrs	r3, r1
 80040f6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80040fa:	e003      	b.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040fc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004100:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004104:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800410c:	f002 0320 	and.w	r3, r2, #32
 8004110:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8004114:	2300      	movs	r3, #0
 8004116:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800411a:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 800411e:	460b      	mov	r3, r1
 8004120:	4313      	orrs	r3, r2
 8004122:	d053      	beq.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8004124:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004128:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800412a:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800412e:	d031      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8004130:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004134:	d82a      	bhi.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004136:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800413a:	d02d      	beq.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800413c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004140:	d824      	bhi.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004142:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004146:	d029      	beq.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8004148:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800414c:	d81e      	bhi.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800414e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004152:	d011      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8004154:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004158:	d818      	bhi.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800415a:	2b00      	cmp	r3, #0
 800415c:	d020      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 800415e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004162:	d113      	bne.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004164:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004168:	3308      	adds	r3, #8
 800416a:	4618      	mov	r0, r3
 800416c:	f004 fcc4 	bl	8008af8 <RCCEx_PLL2_Config>
 8004170:	4603      	mov	r3, r0
 8004172:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8004176:	e014      	b.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004178:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800417c:	3330      	adds	r3, #48	@ 0x30
 800417e:	4618      	mov	r0, r3
 8004180:	f004 fd52 	bl	8008c28 <RCCEx_PLL3_Config>
 8004184:	4603      	mov	r3, r0
 8004186:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 800418a:	e00a      	b.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004192:	e006      	b.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004194:	bf00      	nop
 8004196:	e004      	b.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004198:	bf00      	nop
 800419a:	e002      	b.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800419c:	bf00      	nop
 800419e:	e000      	b.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80041a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d10c      	bne.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 80041aa:	4b57      	ldr	r3, [pc, #348]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80041ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80041b0:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 80041b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ba:	4a53      	ldr	r2, [pc, #332]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80041bc:	430b      	orrs	r3, r1
 80041be:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80041c2:	e003      	b.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041c4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80041c8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80041cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041d4:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80041d8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80041dc:	2300      	movs	r3, #0
 80041de:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80041e2:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 80041e6:	460b      	mov	r3, r1
 80041e8:	4313      	orrs	r3, r2
 80041ea:	d053      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 80041ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041f2:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80041f6:	d031      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 80041f8:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80041fc:	d82a      	bhi.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80041fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004202:	d02d      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8004204:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004208:	d824      	bhi.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800420a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800420e:	d029      	beq.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004210:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004214:	d81e      	bhi.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004216:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800421a:	d011      	beq.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x598>
 800421c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004220:	d818      	bhi.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004222:	2b00      	cmp	r3, #0
 8004224:	d020      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004226:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800422a:	d113      	bne.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800422c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004230:	3308      	adds	r3, #8
 8004232:	4618      	mov	r0, r3
 8004234:	f004 fc60 	bl	8008af8 <RCCEx_PLL2_Config>
 8004238:	4603      	mov	r3, r0
 800423a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 800423e:	e014      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004240:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004244:	3330      	adds	r3, #48	@ 0x30
 8004246:	4618      	mov	r0, r3
 8004248:	f004 fcee 	bl	8008c28 <RCCEx_PLL3_Config>
 800424c:	4603      	mov	r3, r0
 800424e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8004252:	e00a      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800425a:	e006      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800425c:	bf00      	nop
 800425e:	e004      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004260:	bf00      	nop
 8004262:	e002      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004264:	bf00      	nop
 8004266:	e000      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004268:	bf00      	nop
    }

    if (ret == HAL_OK)
 800426a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800426e:	2b00      	cmp	r3, #0
 8004270:	d10c      	bne.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8004272:	4b25      	ldr	r3, [pc, #148]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004274:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004278:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 800427c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004280:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004282:	4a21      	ldr	r2, [pc, #132]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004284:	430b      	orrs	r3, r1
 8004286:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800428a:	e003      	b.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800428c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004290:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004294:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800429c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80042a0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80042a4:	2300      	movs	r3, #0
 80042a6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80042aa:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 80042ae:	460b      	mov	r3, r1
 80042b0:	4313      	orrs	r3, r2
 80042b2:	d055      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 80042b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80042b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042ba:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80042be:	d033      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x680>
 80042c0:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80042c4:	d82c      	bhi.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80042c6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80042ca:	d02f      	beq.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x684>
 80042cc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80042d0:	d826      	bhi.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80042d2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80042d6:	d02b      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x688>
 80042d8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80042dc:	d820      	bhi.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80042de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042e2:	d013      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x664>
 80042e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042e8:	d81a      	bhi.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d022      	beq.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 80042ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80042f2:	d115      	bne.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80042f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80042f8:	3308      	adds	r3, #8
 80042fa:	4618      	mov	r0, r3
 80042fc:	f004 fbfc 	bl	8008af8 <RCCEx_PLL2_Config>
 8004300:	4603      	mov	r3, r0
 8004302:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8004306:	e016      	b.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8004308:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800430c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004310:	3330      	adds	r3, #48	@ 0x30
 8004312:	4618      	mov	r0, r3
 8004314:	f004 fc88 	bl	8008c28 <RCCEx_PLL3_Config>
 8004318:	4603      	mov	r3, r0
 800431a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 800431e:	e00a      	b.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004326:	e006      	b.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004328:	bf00      	nop
 800432a:	e004      	b.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800432c:	bf00      	nop
 800432e:	e002      	b.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004330:	bf00      	nop
 8004332:	e000      	b.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004334:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004336:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800433a:	2b00      	cmp	r3, #0
 800433c:	d10c      	bne.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 800433e:	4bbb      	ldr	r3, [pc, #748]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004340:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004344:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004348:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800434c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800434e:	4ab7      	ldr	r2, [pc, #732]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004350:	430b      	orrs	r3, r1
 8004352:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004356:	e003      	b.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004358:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800435c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8004360:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004368:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 800436c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8004370:	2300      	movs	r3, #0
 8004372:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8004376:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 800437a:	460b      	mov	r3, r1
 800437c:	4313      	orrs	r3, r2
 800437e:	d053      	beq.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8004380:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004384:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004386:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800438a:	d031      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x748>
 800438c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004390:	d82a      	bhi.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004392:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004396:	d02d      	beq.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8004398:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800439c:	d824      	bhi.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x740>
 800439e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80043a2:	d029      	beq.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x750>
 80043a4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80043a8:	d81e      	bhi.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x740>
 80043aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80043ae:	d011      	beq.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 80043b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80043b4:	d818      	bhi.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x740>
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d020      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x754>
 80043ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80043be:	d113      	bne.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80043c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043c4:	3308      	adds	r3, #8
 80043c6:	4618      	mov	r0, r3
 80043c8:	f004 fb96 	bl	8008af8 <RCCEx_PLL2_Config>
 80043cc:	4603      	mov	r3, r0
 80043ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 80043d2:	e014      	b.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80043d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043d8:	3330      	adds	r3, #48	@ 0x30
 80043da:	4618      	mov	r0, r3
 80043dc:	f004 fc24 	bl	8008c28 <RCCEx_PLL3_Config>
 80043e0:	4603      	mov	r3, r0
 80043e2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 80043e6:	e00a      	b.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80043ee:	e006      	b.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80043f0:	bf00      	nop
 80043f2:	e004      	b.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80043f4:	bf00      	nop
 80043f6:	e002      	b.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80043f8:	bf00      	nop
 80043fa:	e000      	b.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80043fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043fe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004402:	2b00      	cmp	r3, #0
 8004404:	d10c      	bne.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8004406:	4b89      	ldr	r3, [pc, #548]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004408:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800440c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004410:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004414:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004416:	4a85      	ldr	r2, [pc, #532]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004418:	430b      	orrs	r3, r1
 800441a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800441e:	e003      	b.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004420:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004424:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8004428:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800442c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004430:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8004434:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004438:	2300      	movs	r3, #0
 800443a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800443e:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004442:	460b      	mov	r3, r1
 8004444:	4313      	orrs	r3, r2
 8004446:	d055      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8004448:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800444c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004450:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8004454:	d031      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x812>
 8004456:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 800445a:	d82a      	bhi.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800445c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004460:	d02d      	beq.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x816>
 8004462:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004466:	d824      	bhi.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004468:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800446c:	d029      	beq.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 800446e:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8004472:	d81e      	bhi.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004474:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004478:	d011      	beq.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 800447a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800447e:	d818      	bhi.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004480:	2b00      	cmp	r3, #0
 8004482:	d020      	beq.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8004484:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004488:	d113      	bne.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800448a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800448e:	3308      	adds	r3, #8
 8004490:	4618      	mov	r0, r3
 8004492:	f004 fb31 	bl	8008af8 <RCCEx_PLL2_Config>
 8004496:	4603      	mov	r3, r0
 8004498:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 800449c:	e014      	b.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800449e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044a2:	3330      	adds	r3, #48	@ 0x30
 80044a4:	4618      	mov	r0, r3
 80044a6:	f004 fbbf 	bl	8008c28 <RCCEx_PLL3_Config>
 80044aa:	4603      	mov	r3, r0
 80044ac:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 80044b0:	e00a      	b.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80044b8:	e006      	b.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80044ba:	bf00      	nop
 80044bc:	e004      	b.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80044be:	bf00      	nop
 80044c0:	e002      	b.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80044c2:	bf00      	nop
 80044c4:	e000      	b.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80044c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044c8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d10d      	bne.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 80044d0:	4b56      	ldr	r3, [pc, #344]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80044d2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80044d6:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 80044da:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044e2:	4a52      	ldr	r2, [pc, #328]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80044e4:	430b      	orrs	r3, r1
 80044e6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80044ea:	e003      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044ec:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80044f0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 80044f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044fc:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004500:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004504:	2300      	movs	r3, #0
 8004506:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800450a:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800450e:	460b      	mov	r3, r1
 8004510:	4313      	orrs	r3, r2
 8004512:	d044      	beq.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8004514:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004518:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800451c:	2b05      	cmp	r3, #5
 800451e:	d823      	bhi.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8004520:	a201      	add	r2, pc, #4	@ (adr r2, 8004528 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8004522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004526:	bf00      	nop
 8004528:	08004571 	.word	0x08004571
 800452c:	08004541 	.word	0x08004541
 8004530:	08004555 	.word	0x08004555
 8004534:	08004571 	.word	0x08004571
 8004538:	08004571 	.word	0x08004571
 800453c:	08004571 	.word	0x08004571
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004540:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004544:	3308      	adds	r3, #8
 8004546:	4618      	mov	r0, r3
 8004548:	f004 fad6 	bl	8008af8 <RCCEx_PLL2_Config>
 800454c:	4603      	mov	r3, r0
 800454e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8004552:	e00e      	b.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004554:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004558:	3330      	adds	r3, #48	@ 0x30
 800455a:	4618      	mov	r0, r3
 800455c:	f004 fb64 	bl	8008c28 <RCCEx_PLL3_Config>
 8004560:	4603      	mov	r3, r0
 8004562:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8004566:	e004      	b.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800456e:	e000      	b.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8004570:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004572:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004576:	2b00      	cmp	r3, #0
 8004578:	d10d      	bne.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 800457a:	4b2c      	ldr	r3, [pc, #176]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800457c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004580:	f023 0107 	bic.w	r1, r3, #7
 8004584:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004588:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800458c:	4a27      	ldr	r2, [pc, #156]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800458e:	430b      	orrs	r3, r1
 8004590:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004594:	e003      	b.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004596:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800459a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 800459e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045a6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80045aa:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80045ae:	2300      	movs	r3, #0
 80045b0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80045b4:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80045b8:	460b      	mov	r3, r1
 80045ba:	4313      	orrs	r3, r2
 80045bc:	d04f      	beq.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 80045be:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045c6:	2b50      	cmp	r3, #80	@ 0x50
 80045c8:	d029      	beq.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x976>
 80045ca:	2b50      	cmp	r3, #80	@ 0x50
 80045cc:	d823      	bhi.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80045ce:	2b40      	cmp	r3, #64	@ 0x40
 80045d0:	d027      	beq.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 80045d2:	2b40      	cmp	r3, #64	@ 0x40
 80045d4:	d81f      	bhi.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80045d6:	2b30      	cmp	r3, #48	@ 0x30
 80045d8:	d025      	beq.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x97e>
 80045da:	2b30      	cmp	r3, #48	@ 0x30
 80045dc:	d81b      	bhi.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80045de:	2b20      	cmp	r3, #32
 80045e0:	d00f      	beq.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80045e2:	2b20      	cmp	r3, #32
 80045e4:	d817      	bhi.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d022      	beq.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x988>
 80045ea:	2b10      	cmp	r3, #16
 80045ec:	d113      	bne.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80045ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045f2:	3308      	adds	r3, #8
 80045f4:	4618      	mov	r0, r3
 80045f6:	f004 fa7f 	bl	8008af8 <RCCEx_PLL2_Config>
 80045fa:	4603      	mov	r3, r0
 80045fc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8004600:	e017      	b.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004602:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004606:	3330      	adds	r3, #48	@ 0x30
 8004608:	4618      	mov	r0, r3
 800460a:	f004 fb0d 	bl	8008c28 <RCCEx_PLL3_Config>
 800460e:	4603      	mov	r3, r0
 8004610:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8004614:	e00d      	b.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800461c:	e009      	b.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800461e:	bf00      	nop
 8004620:	e007      	b.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004622:	bf00      	nop
 8004624:	e005      	b.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004626:	bf00      	nop
 8004628:	e003      	b.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 800462a:	bf00      	nop
 800462c:	44020c00 	.word	0x44020c00
        break;
 8004630:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004632:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004636:	2b00      	cmp	r3, #0
 8004638:	d10d      	bne.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 800463a:	4baf      	ldr	r3, [pc, #700]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800463c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004640:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004644:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004648:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800464c:	4aaa      	ldr	r2, [pc, #680]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800464e:	430b      	orrs	r3, r1
 8004650:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004654:	e003      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004656:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800465a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800465e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004666:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800466a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800466e:	2300      	movs	r3, #0
 8004670:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004674:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004678:	460b      	mov	r3, r1
 800467a:	4313      	orrs	r3, r2
 800467c:	d055      	beq.n	800472a <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 800467e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004682:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004686:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800468a:	d031      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 800468c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004690:	d82a      	bhi.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004692:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004696:	d02d      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8004698:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800469c:	d824      	bhi.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800469e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80046a2:	d029      	beq.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 80046a4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80046a8:	d81e      	bhi.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80046aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80046ae:	d011      	beq.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 80046b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80046b4:	d818      	bhi.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d020      	beq.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0xa54>
 80046ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80046be:	d113      	bne.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80046c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046c4:	3308      	adds	r3, #8
 80046c6:	4618      	mov	r0, r3
 80046c8:	f004 fa16 	bl	8008af8 <RCCEx_PLL2_Config>
 80046cc:	4603      	mov	r3, r0
 80046ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80046d2:	e014      	b.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80046d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046d8:	3330      	adds	r3, #48	@ 0x30
 80046da:	4618      	mov	r0, r3
 80046dc:	f004 faa4 	bl	8008c28 <RCCEx_PLL3_Config>
 80046e0:	4603      	mov	r3, r0
 80046e2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80046e6:	e00a      	b.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80046ee:	e006      	b.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80046f0:	bf00      	nop
 80046f2:	e004      	b.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80046f4:	bf00      	nop
 80046f6:	e002      	b.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80046f8:	bf00      	nop
 80046fa:	e000      	b.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80046fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046fe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004702:	2b00      	cmp	r3, #0
 8004704:	d10d      	bne.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8004706:	4b7c      	ldr	r3, [pc, #496]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004708:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800470c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004710:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004714:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004718:	4a77      	ldr	r2, [pc, #476]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800471a:	430b      	orrs	r3, r1
 800471c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004720:	e003      	b.n	800472a <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004722:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004726:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800472a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800472e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004732:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004736:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800473a:	2300      	movs	r3, #0
 800473c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004740:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004744:	460b      	mov	r3, r1
 8004746:	4313      	orrs	r3, r2
 8004748:	d03d      	beq.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 800474a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800474e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004752:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004756:	d01b      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8004758:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800475c:	d814      	bhi.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 800475e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004762:	d017      	beq.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8004764:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004768:	d80e      	bhi.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 800476a:	2b00      	cmp	r3, #0
 800476c:	d014      	beq.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 800476e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004772:	d109      	bne.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004774:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004778:	3330      	adds	r3, #48	@ 0x30
 800477a:	4618      	mov	r0, r3
 800477c:	f004 fa54 	bl	8008c28 <RCCEx_PLL3_Config>
 8004780:	4603      	mov	r3, r0
 8004782:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8004786:	e008      	b.n	800479a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800478e:	e004      	b.n	800479a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004790:	bf00      	nop
 8004792:	e002      	b.n	800479a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004794:	bf00      	nop
 8004796:	e000      	b.n	800479a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004798:	bf00      	nop
    }

    if (ret == HAL_OK)
 800479a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d10d      	bne.n	80047be <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80047a2:	4b55      	ldr	r3, [pc, #340]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80047a4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80047a8:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80047ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047b4:	4a50      	ldr	r2, [pc, #320]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80047b6:	430b      	orrs	r3, r1
 80047b8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80047bc:	e003      	b.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80047c2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80047c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ce:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80047d2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80047d6:	2300      	movs	r3, #0
 80047d8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80047dc:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80047e0:	460b      	mov	r3, r1
 80047e2:	4313      	orrs	r3, r2
 80047e4:	d03d      	beq.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 80047e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047ee:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80047f2:	d01b      	beq.n	800482c <HAL_RCCEx_PeriphCLKConfig+0xb84>
 80047f4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80047f8:	d814      	bhi.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 80047fa:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80047fe:	d017      	beq.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8004800:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004804:	d80e      	bhi.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8004806:	2b00      	cmp	r3, #0
 8004808:	d014      	beq.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 800480a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800480e:	d109      	bne.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004810:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004814:	3330      	adds	r3, #48	@ 0x30
 8004816:	4618      	mov	r0, r3
 8004818:	f004 fa06 	bl	8008c28 <RCCEx_PLL3_Config>
 800481c:	4603      	mov	r3, r0
 800481e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8004822:	e008      	b.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800482a:	e004      	b.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 800482c:	bf00      	nop
 800482e:	e002      	b.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8004830:	bf00      	nop
 8004832:	e000      	b.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8004834:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004836:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800483a:	2b00      	cmp	r3, #0
 800483c:	d10d      	bne.n	800485a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800483e:	4b2e      	ldr	r3, [pc, #184]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004840:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004844:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8004848:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800484c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004850:	4a29      	ldr	r2, [pc, #164]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004852:	430b      	orrs	r3, r1
 8004854:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004858:	e003      	b.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800485a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800485e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004862:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800486a:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800486e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004872:	2300      	movs	r3, #0
 8004874:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004878:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800487c:	460b      	mov	r3, r1
 800487e:	4313      	orrs	r3, r2
 8004880:	d040      	beq.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8004882:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004886:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800488a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800488e:	d01b      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8004890:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004894:	d814      	bhi.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8004896:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800489a:	d017      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800489c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80048a0:	d80e      	bhi.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d014      	beq.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80048a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048aa:	d109      	bne.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80048ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048b0:	3330      	adds	r3, #48	@ 0x30
 80048b2:	4618      	mov	r0, r3
 80048b4:	f004 f9b8 	bl	8008c28 <RCCEx_PLL3_Config>
 80048b8:	4603      	mov	r3, r0
 80048ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 80048be:	e008      	b.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80048c6:	e004      	b.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80048c8:	bf00      	nop
 80048ca:	e002      	b.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80048cc:	bf00      	nop
 80048ce:	e000      	b.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80048d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048d2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d110      	bne.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80048da:	4b07      	ldr	r3, [pc, #28]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80048dc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80048e0:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80048e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80048ec:	4a02      	ldr	r2, [pc, #8]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80048ee:	430b      	orrs	r3, r1
 80048f0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80048f4:	e006      	b.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 80048f6:	bf00      	nop
 80048f8:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048fc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004900:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004904:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800490c:	2100      	movs	r1, #0
 800490e:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 8004912:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004916:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800491a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800491e:	460b      	mov	r3, r1
 8004920:	4313      	orrs	r3, r2
 8004922:	d03d      	beq.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8004924:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004928:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800492c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004930:	d01b      	beq.n	800496a <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8004932:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004936:	d814      	bhi.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8004938:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800493c:	d017      	beq.n	800496e <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 800493e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004942:	d80e      	bhi.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8004944:	2b00      	cmp	r3, #0
 8004946:	d014      	beq.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 8004948:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800494c:	d109      	bne.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800494e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004952:	3330      	adds	r3, #48	@ 0x30
 8004954:	4618      	mov	r0, r3
 8004956:	f004 f967 	bl	8008c28 <RCCEx_PLL3_Config>
 800495a:	4603      	mov	r3, r0
 800495c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 8004960:	e008      	b.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004968:	e004      	b.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800496a:	bf00      	nop
 800496c:	e002      	b.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800496e:	bf00      	nop
 8004970:	e000      	b.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8004972:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004974:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004978:	2b00      	cmp	r3, #0
 800497a:	d10d      	bne.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 800497c:	4bbe      	ldr	r3, [pc, #760]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800497e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004982:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004986:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800498a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800498e:	4aba      	ldr	r2, [pc, #744]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004990:	430b      	orrs	r3, r1
 8004992:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004996:	e003      	b.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004998:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800499c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80049a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a8:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80049ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80049b0:	2300      	movs	r3, #0
 80049b2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80049b6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80049ba:	460b      	mov	r3, r1
 80049bc:	4313      	orrs	r3, r2
 80049be:	d035      	beq.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 80049c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049c4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80049c8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049cc:	d015      	beq.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0xd52>
 80049ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049d2:	d80e      	bhi.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d012      	beq.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0xd56>
 80049d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80049dc:	d109      	bne.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80049de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049e2:	3330      	adds	r3, #48	@ 0x30
 80049e4:	4618      	mov	r0, r3
 80049e6:	f004 f91f 	bl	8008c28 <RCCEx_PLL3_Config>
 80049ea:	4603      	mov	r3, r0
 80049ec:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 80049f0:	e006      	b.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80049f8:	e002      	b.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 80049fa:	bf00      	nop
 80049fc:	e000      	b.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 80049fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a00:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d10d      	bne.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8004a08:	4b9b      	ldr	r3, [pc, #620]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004a0a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004a0e:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8004a12:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a16:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004a1a:	4a97      	ldr	r2, [pc, #604]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004a1c:	430b      	orrs	r3, r1
 8004a1e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004a22:	e003      	b.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a24:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004a28:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004a2c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a34:	2100      	movs	r1, #0
 8004a36:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 8004a3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a3e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004a42:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004a46:	460b      	mov	r3, r1
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	d00e      	beq.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8004a4c:	4b8a      	ldr	r3, [pc, #552]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004a4e:	69db      	ldr	r3, [r3, #28]
 8004a50:	4a89      	ldr	r2, [pc, #548]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004a52:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004a56:	61d3      	str	r3, [r2, #28]
 8004a58:	4b87      	ldr	r3, [pc, #540]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004a5a:	69d9      	ldr	r1, [r3, #28]
 8004a5c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a60:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8004a64:	4a84      	ldr	r2, [pc, #528]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004a66:	430b      	orrs	r3, r1
 8004a68:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004a6a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a72:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004a76:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004a80:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004a84:	460b      	mov	r3, r1
 8004a86:	4313      	orrs	r3, r2
 8004a88:	d055      	beq.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8004a8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a8e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004a92:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004a96:	d031      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0xe54>
 8004a98:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004a9c:	d82a      	bhi.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8004a9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aa2:	d02d      	beq.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8004aa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aa8:	d824      	bhi.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8004aaa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004aae:	d029      	beq.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8004ab0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ab4:	d81e      	bhi.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8004ab6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004aba:	d011      	beq.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 8004abc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ac0:	d818      	bhi.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d020      	beq.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8004ac6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004aca:	d113      	bne.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004acc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ad0:	3308      	adds	r3, #8
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f004 f810 	bl	8008af8 <RCCEx_PLL2_Config>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8004ade:	e014      	b.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004ae0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ae4:	3330      	adds	r3, #48	@ 0x30
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f004 f89e 	bl	8008c28 <RCCEx_PLL3_Config>
 8004aec:	4603      	mov	r3, r0
 8004aee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8004af2:	e00a      	b.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004afa:	e006      	b.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8004afc:	bf00      	nop
 8004afe:	e004      	b.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8004b00:	bf00      	nop
 8004b02:	e002      	b.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8004b04:	bf00      	nop
 8004b06:	e000      	b.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8004b08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b0a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d10d      	bne.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8004b12:	4b59      	ldr	r3, [pc, #356]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004b14:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004b18:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004b1c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b20:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004b24:	4a54      	ldr	r2, [pc, #336]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004b26:	430b      	orrs	r3, r1
 8004b28:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004b2c:	e003      	b.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b2e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004b32:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004b36:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b3e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004b42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004b46:	2300      	movs	r3, #0
 8004b48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b4c:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004b50:	460b      	mov	r3, r1
 8004b52:	4313      	orrs	r3, r2
 8004b54:	d055      	beq.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8004b56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b5a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004b5e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004b62:	d031      	beq.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 8004b64:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004b68:	d82a      	bhi.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8004b6a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b6e:	d02d      	beq.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0xf24>
 8004b70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b74:	d824      	bhi.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8004b76:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004b7a:	d029      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 8004b7c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004b80:	d81e      	bhi.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8004b82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b86:	d011      	beq.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0xf04>
 8004b88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b8c:	d818      	bhi.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d020      	beq.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8004b92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b96:	d113      	bne.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004b98:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b9c:	3308      	adds	r3, #8
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f003 ffaa 	bl	8008af8 <RCCEx_PLL2_Config>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8004baa:	e014      	b.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004bac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bb0:	3330      	adds	r3, #48	@ 0x30
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f004 f838 	bl	8008c28 <RCCEx_PLL3_Config>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8004bbe:	e00a      	b.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004bc6:	e006      	b.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8004bc8:	bf00      	nop
 8004bca:	e004      	b.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8004bcc:	bf00      	nop
 8004bce:	e002      	b.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8004bd0:	bf00      	nop
 8004bd2:	e000      	b.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8004bd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bd6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d10d      	bne.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8004bde:	4b26      	ldr	r3, [pc, #152]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004be0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004be4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004be8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bec:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004bf0:	4a21      	ldr	r2, [pc, #132]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004bf2:	430b      	orrs	r3, r1
 8004bf4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004bf8:	e003      	b.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bfa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004bfe:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8004c02:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c0a:	2100      	movs	r1, #0
 8004c0c:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 8004c10:	f003 0320 	and.w	r3, r3, #32
 8004c14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c18:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004c1c:	460b      	mov	r3, r1
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	d057      	beq.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 8004c22:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c26:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004c2a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c2e:	d033      	beq.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 8004c30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c34:	d82c      	bhi.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8004c36:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004c3a:	d02f      	beq.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8004c3c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004c40:	d826      	bhi.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8004c42:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004c46:	d02b      	beq.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 8004c48:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004c4c:	d820      	bhi.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8004c4e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c52:	d013      	beq.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004c54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c58:	d81a      	bhi.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d022      	beq.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 8004c5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c62:	d115      	bne.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004c64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c68:	3308      	adds	r3, #8
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f003 ff44 	bl	8008af8 <RCCEx_PLL2_Config>
 8004c70:	4603      	mov	r3, r0
 8004c72:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8004c76:	e016      	b.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
 8004c78:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004c7c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c80:	3330      	adds	r3, #48	@ 0x30
 8004c82:	4618      	mov	r0, r3
 8004c84:	f003 ffd0 	bl	8008c28 <RCCEx_PLL3_Config>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8004c8e:	e00a      	b.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004c96:	e006      	b.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8004c98:	bf00      	nop
 8004c9a:	e004      	b.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8004c9c:	bf00      	nop
 8004c9e:	e002      	b.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8004ca0:	bf00      	nop
 8004ca2:	e000      	b.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8004ca4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ca6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d10d      	bne.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 8004cae:	4bbb      	ldr	r3, [pc, #748]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8004cb0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004cb4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004cb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cbc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004cc0:	4ab6      	ldr	r2, [pc, #728]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8004cc2:	430b      	orrs	r3, r1
 8004cc4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004cc8:	e003      	b.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004cce:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 8004cd2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cda:	2100      	movs	r1, #0
 8004cdc:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8004ce0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ce4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004ce8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004cec:	460b      	mov	r3, r1
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	d055      	beq.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 8004cf2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cf6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004cfa:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8004cfe:	d031      	beq.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8004d00:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8004d04:	d82a      	bhi.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8004d06:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d0a:	d02d      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8004d0c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d10:	d824      	bhi.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8004d12:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004d16:	d029      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 8004d18:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004d1c:	d81e      	bhi.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8004d1e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004d22:	d011      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8004d24:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004d28:	d818      	bhi.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d020      	beq.n	8004d70 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 8004d2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d32:	d113      	bne.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004d34:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d38:	3308      	adds	r3, #8
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f003 fedc 	bl	8008af8 <RCCEx_PLL2_Config>
 8004d40:	4603      	mov	r3, r0
 8004d42:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8004d46:	e014      	b.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004d48:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d4c:	3330      	adds	r3, #48	@ 0x30
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f003 ff6a 	bl	8008c28 <RCCEx_PLL3_Config>
 8004d54:	4603      	mov	r3, r0
 8004d56:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8004d5a:	e00a      	b.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004d62:	e006      	b.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8004d64:	bf00      	nop
 8004d66:	e004      	b.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8004d68:	bf00      	nop
 8004d6a:	e002      	b.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8004d6c:	bf00      	nop
 8004d6e:	e000      	b.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8004d70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d72:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d10d      	bne.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 8004d7a:	4b88      	ldr	r3, [pc, #544]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8004d7c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004d80:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 8004d84:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d88:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004d8c:	4a83      	ldr	r2, [pc, #524]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8004d8e:	430b      	orrs	r3, r1
 8004d90:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004d94:	e003      	b.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d96:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004d9a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8004d9e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004da6:	2100      	movs	r1, #0
 8004da8:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8004dac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004db0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004db4:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004db8:	460b      	mov	r3, r1
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	d055      	beq.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 8004dbe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004dc2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004dc6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004dca:	d031      	beq.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 8004dcc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004dd0:	d82a      	bhi.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8004dd2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004dd6:	d02d      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 8004dd8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ddc:	d824      	bhi.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8004dde:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004de2:	d029      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 8004de4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004de8:	d81e      	bhi.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8004dea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004dee:	d011      	beq.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 8004df0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004df4:	d818      	bhi.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d020      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1194>
 8004dfa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004dfe:	d113      	bne.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004e00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e04:	3308      	adds	r3, #8
 8004e06:	4618      	mov	r0, r3
 8004e08:	f003 fe76 	bl	8008af8 <RCCEx_PLL2_Config>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8004e12:	e014      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004e14:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e18:	3330      	adds	r3, #48	@ 0x30
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f003 ff04 	bl	8008c28 <RCCEx_PLL3_Config>
 8004e20:	4603      	mov	r3, r0
 8004e22:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8004e26:	e00a      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004e2e:	e006      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8004e30:	bf00      	nop
 8004e32:	e004      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8004e34:	bf00      	nop
 8004e36:	e002      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8004e38:	bf00      	nop
 8004e3a:	e000      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8004e3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e3e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d10d      	bne.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 8004e46:	4b55      	ldr	r3, [pc, #340]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8004e48:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004e4c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004e50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e54:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004e58:	4a50      	ldr	r2, [pc, #320]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8004e5a:	430b      	orrs	r3, r1
 8004e5c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004e60:	e003      	b.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e62:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e66:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8004e6a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e72:	2100      	movs	r1, #0
 8004e74:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8004e78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e7c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004e80:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004e84:	460b      	mov	r3, r1
 8004e86:	4313      	orrs	r3, r2
 8004e88:	d055      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 8004e8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e8e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004e92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e96:	d031      	beq.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x1254>
 8004e98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e9c:	d82a      	bhi.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8004e9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ea2:	d02d      	beq.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 8004ea4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ea8:	d824      	bhi.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8004eaa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004eae:	d029      	beq.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8004eb0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004eb4:	d81e      	bhi.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8004eb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004eba:	d011      	beq.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 8004ebc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ec0:	d818      	bhi.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d020      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 8004ec6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004eca:	d113      	bne.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004ecc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ed0:	3308      	adds	r3, #8
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f003 fe10 	bl	8008af8 <RCCEx_PLL2_Config>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8004ede:	e014      	b.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004ee0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ee4:	3330      	adds	r3, #48	@ 0x30
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f003 fe9e 	bl	8008c28 <RCCEx_PLL3_Config>
 8004eec:	4603      	mov	r3, r0
 8004eee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8004ef2:	e00a      	b.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004efa:	e006      	b.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8004efc:	bf00      	nop
 8004efe:	e004      	b.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8004f00:	bf00      	nop
 8004f02:	e002      	b.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8004f04:	bf00      	nop
 8004f06:	e000      	b.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8004f08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f0a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d10d      	bne.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8004f12:	4b22      	ldr	r3, [pc, #136]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8004f14:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004f18:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004f1c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f20:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004f24:	4a1d      	ldr	r2, [pc, #116]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8004f26:	430b      	orrs	r3, r1
 8004f28:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004f2c:	e003      	b.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f2e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f32:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004f36:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f3e:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004f42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004f46:	2300      	movs	r3, #0
 8004f48:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004f4c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004f50:	460b      	mov	r3, r1
 8004f52:	4313      	orrs	r3, r2
 8004f54:	d055      	beq.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8004f56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f5a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004f5e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f62:	d035      	beq.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8004f64:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f68:	d82e      	bhi.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8004f6a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f6e:	d031      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8004f70:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f74:	d828      	bhi.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8004f76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f7a:	d01b      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 8004f7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f80:	d822      	bhi.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d003      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 8004f86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f8a:	d009      	beq.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 8004f8c:	e01c      	b.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f8e:	4b03      	ldr	r3, [pc, #12]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8004f90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f92:	4a02      	ldr	r2, [pc, #8]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8004f94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f98:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004f9a:	e01c      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
 8004f9c:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004fa0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fa4:	3308      	adds	r3, #8
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f003 fda6 	bl	8008af8 <RCCEx_PLL2_Config>
 8004fac:	4603      	mov	r3, r0
 8004fae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004fb2:	e010      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004fb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fb8:	3330      	adds	r3, #48	@ 0x30
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f003 fe34 	bl	8008c28 <RCCEx_PLL3_Config>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004fc6:	e006      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004fce:	e002      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8004fd0:	bf00      	nop
 8004fd2:	e000      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8004fd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fd6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d10d      	bne.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8004fde:	4bc3      	ldr	r3, [pc, #780]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8004fe0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004fe4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004fe8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004ff0:	4abe      	ldr	r2, [pc, #760]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8004ff2:	430b      	orrs	r3, r1
 8004ff4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004ff8:	e003      	b.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ffa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004ffe:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8005002:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800500a:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800500e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005012:	2300      	movs	r3, #0
 8005014:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005018:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800501c:	460b      	mov	r3, r1
 800501e:	4313      	orrs	r3, r2
 8005020:	d051      	beq.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8005022:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005026:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800502a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800502e:	d033      	beq.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8005030:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005034:	d82c      	bhi.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8005036:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800503a:	d02d      	beq.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 800503c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005040:	d826      	bhi.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8005042:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005046:	d019      	beq.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 8005048:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800504c:	d820      	bhi.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800504e:	2b00      	cmp	r3, #0
 8005050:	d003      	beq.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 8005052:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005056:	d007      	beq.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 8005058:	e01a      	b.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800505a:	4ba4      	ldr	r3, [pc, #656]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800505c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800505e:	4aa3      	ldr	r2, [pc, #652]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005060:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005064:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005066:	e018      	b.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005068:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800506c:	3308      	adds	r3, #8
 800506e:	4618      	mov	r0, r3
 8005070:	f003 fd42 	bl	8008af8 <RCCEx_PLL2_Config>
 8005074:	4603      	mov	r3, r0
 8005076:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800507a:	e00e      	b.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800507c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005080:	3330      	adds	r3, #48	@ 0x30
 8005082:	4618      	mov	r0, r3
 8005084:	f003 fdd0 	bl	8008c28 <RCCEx_PLL3_Config>
 8005088:	4603      	mov	r3, r0
 800508a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800508e:	e004      	b.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005090:	2301      	movs	r3, #1
 8005092:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005096:	e000      	b.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 8005098:	bf00      	nop
    }

    if (ret == HAL_OK)
 800509a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d10d      	bne.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80050a2:	4b92      	ldr	r3, [pc, #584]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80050a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80050a8:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 80050ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050b0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80050b4:	4a8d      	ldr	r2, [pc, #564]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80050b6:	430b      	orrs	r3, r1
 80050b8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80050bc:	e003      	b.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80050c2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80050c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ce:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80050d2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80050d4:	2300      	movs	r3, #0
 80050d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80050d8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80050dc:	460b      	mov	r3, r1
 80050de:	4313      	orrs	r3, r2
 80050e0:	d032      	beq.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80050e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050e6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80050ea:	2b05      	cmp	r3, #5
 80050ec:	d80f      	bhi.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x1466>
 80050ee:	2b03      	cmp	r3, #3
 80050f0:	d211      	bcs.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x146e>
 80050f2:	2b01      	cmp	r3, #1
 80050f4:	d911      	bls.n	800511a <HAL_RCCEx_PeriphCLKConfig+0x1472>
 80050f6:	2b02      	cmp	r3, #2
 80050f8:	d109      	bne.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80050fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050fe:	3308      	adds	r3, #8
 8005100:	4618      	mov	r0, r3
 8005102:	f003 fcf9 	bl	8008af8 <RCCEx_PLL2_Config>
 8005106:	4603      	mov	r3, r0
 8005108:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800510c:	e006      	b.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005114:	e002      	b.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8005116:	bf00      	nop
 8005118:	e000      	b.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 800511a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800511c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005120:	2b00      	cmp	r3, #0
 8005122:	d10d      	bne.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005124:	4b71      	ldr	r3, [pc, #452]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005126:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800512a:	f023 0107 	bic.w	r1, r3, #7
 800512e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005132:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005136:	4a6d      	ldr	r2, [pc, #436]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005138:	430b      	orrs	r3, r1
 800513a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800513e:	e003      	b.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005140:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005144:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8005148:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800514c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005150:	2100      	movs	r1, #0
 8005152:	6739      	str	r1, [r7, #112]	@ 0x70
 8005154:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005158:	677b      	str	r3, [r7, #116]	@ 0x74
 800515a:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800515e:	460b      	mov	r3, r1
 8005160:	4313      	orrs	r3, r2
 8005162:	d024      	beq.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8005164:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005168:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800516c:	2b00      	cmp	r3, #0
 800516e:	d005      	beq.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 8005170:	2b08      	cmp	r3, #8
 8005172:	d005      	beq.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800517a:	e002      	b.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 800517c:	bf00      	nop
 800517e:	e000      	b.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8005180:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005182:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005186:	2b00      	cmp	r3, #0
 8005188:	d10d      	bne.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 800518a:	4b58      	ldr	r3, [pc, #352]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800518c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005190:	f023 0108 	bic.w	r1, r3, #8
 8005194:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005198:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800519c:	4a53      	ldr	r2, [pc, #332]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800519e:	430b      	orrs	r3, r1
 80051a0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80051a4:	e003      	b.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051a6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80051aa:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80051ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b6:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80051ba:	66bb      	str	r3, [r7, #104]	@ 0x68
 80051bc:	2300      	movs	r3, #0
 80051be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80051c0:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80051c4:	460b      	mov	r3, r1
 80051c6:	4313      	orrs	r3, r2
 80051c8:	f000 80b9 	beq.w	800533e <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80051cc:	4b48      	ldr	r3, [pc, #288]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80051ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d0:	4a47      	ldr	r2, [pc, #284]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80051d2:	f043 0301 	orr.w	r3, r3, #1
 80051d6:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80051d8:	f7fc f842 	bl	8001260 <HAL_GetTick>
 80051dc:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80051e0:	e00b      	b.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051e2:	f7fc f83d 	bl	8001260 <HAL_GetTick>
 80051e6:	4602      	mov	r2, r0
 80051e8:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	2b02      	cmp	r3, #2
 80051f0:	d903      	bls.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80051f8:	e005      	b.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80051fa:	4b3d      	ldr	r3, [pc, #244]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80051fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051fe:	f003 0301 	and.w	r3, r3, #1
 8005202:	2b00      	cmp	r3, #0
 8005204:	d0ed      	beq.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 8005206:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800520a:	2b00      	cmp	r3, #0
 800520c:	f040 8093 	bne.w	8005336 <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005210:	4b36      	ldr	r3, [pc, #216]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005212:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005216:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800521a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800521e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005222:	2b00      	cmp	r3, #0
 8005224:	d023      	beq.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 8005226:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800522a:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 800522e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005232:	4293      	cmp	r3, r2
 8005234:	d01b      	beq.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005236:	4b2d      	ldr	r3, [pc, #180]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005238:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800523c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005240:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005244:	4b29      	ldr	r3, [pc, #164]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005246:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800524a:	4a28      	ldr	r2, [pc, #160]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800524c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005250:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005254:	4b25      	ldr	r3, [pc, #148]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005256:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800525a:	4a24      	ldr	r2, [pc, #144]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800525c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005260:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005264:	4a21      	ldr	r2, [pc, #132]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005266:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800526a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800526e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005272:	f003 0301 	and.w	r3, r3, #1
 8005276:	2b00      	cmp	r3, #0
 8005278:	d019      	beq.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800527a:	f7fb fff1 	bl	8001260 <HAL_GetTick>
 800527e:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005282:	e00d      	b.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005284:	f7fb ffec 	bl	8001260 <HAL_GetTick>
 8005288:	4602      	mov	r2, r0
 800528a:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800528e:	1ad2      	subs	r2, r2, r3
 8005290:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005294:	429a      	cmp	r2, r3
 8005296:	d903      	bls.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 8005298:	2303      	movs	r3, #3
 800529a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 800529e:	e006      	b.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052a0:	4b12      	ldr	r3, [pc, #72]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80052a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80052a6:	f003 0302 	and.w	r3, r3, #2
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d0ea      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 80052ae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d13a      	bne.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80052b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052ba:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80052be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052c6:	d115      	bne.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 80052c8:	4b08      	ldr	r3, [pc, #32]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80052ca:	69db      	ldr	r3, [r3, #28]
 80052cc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80052d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052d4:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80052d8:	091b      	lsrs	r3, r3, #4
 80052da:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80052de:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80052e2:	4a02      	ldr	r2, [pc, #8]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80052e4:	430b      	orrs	r3, r1
 80052e6:	61d3      	str	r3, [r2, #28]
 80052e8:	e00a      	b.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 80052ea:	bf00      	nop
 80052ec:	44020c00 	.word	0x44020c00
 80052f0:	44020800 	.word	0x44020800
 80052f4:	4b9f      	ldr	r3, [pc, #636]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80052f6:	69db      	ldr	r3, [r3, #28]
 80052f8:	4a9e      	ldr	r2, [pc, #632]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80052fa:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80052fe:	61d3      	str	r3, [r2, #28]
 8005300:	4b9c      	ldr	r3, [pc, #624]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005302:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005306:	4a9b      	ldr	r2, [pc, #620]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005308:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800530c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005310:	4b98      	ldr	r3, [pc, #608]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005312:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8005316:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800531a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800531e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005322:	4a94      	ldr	r2, [pc, #592]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005324:	430b      	orrs	r3, r1
 8005326:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800532a:	e008      	b.n	800533e <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800532c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005330:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8005334:	e003      	b.n	800533e <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005336:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800533a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800533e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005346:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800534a:	663b      	str	r3, [r7, #96]	@ 0x60
 800534c:	2300      	movs	r3, #0
 800534e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005350:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005354:	460b      	mov	r3, r1
 8005356:	4313      	orrs	r3, r2
 8005358:	d035      	beq.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800535a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800535e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8005362:	2b30      	cmp	r3, #48	@ 0x30
 8005364:	d014      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8005366:	2b30      	cmp	r3, #48	@ 0x30
 8005368:	d80e      	bhi.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 800536a:	2b20      	cmp	r3, #32
 800536c:	d012      	beq.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 800536e:	2b20      	cmp	r3, #32
 8005370:	d80a      	bhi.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8005372:	2b00      	cmp	r3, #0
 8005374:	d010      	beq.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8005376:	2b10      	cmp	r3, #16
 8005378:	d106      	bne.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800537a:	4b7e      	ldr	r3, [pc, #504]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800537c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800537e:	4a7d      	ldr	r2, [pc, #500]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005380:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005384:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8005386:	e008      	b.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005388:	2301      	movs	r3, #1
 800538a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800538e:	e004      	b.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8005390:	bf00      	nop
 8005392:	e002      	b.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8005394:	bf00      	nop
 8005396:	e000      	b.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8005398:	bf00      	nop
    }

    if (ret == HAL_OK)
 800539a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d10d      	bne.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80053a2:	4b74      	ldr	r3, [pc, #464]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80053a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80053a8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80053ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053b0:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80053b4:	4a6f      	ldr	r2, [pc, #444]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80053b6:	430b      	orrs	r3, r1
 80053b8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80053bc:	e003      	b.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80053c2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80053c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ce:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80053d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80053d4:	2300      	movs	r3, #0
 80053d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80053d8:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80053dc:	460b      	mov	r3, r1
 80053de:	4313      	orrs	r3, r2
 80053e0:	d033      	beq.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 80053e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053e6:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d002      	beq.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 80053ee:	2b40      	cmp	r3, #64	@ 0x40
 80053f0:	d007      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x175a>
 80053f2:	e010      	b.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053f4:	4b5f      	ldr	r3, [pc, #380]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80053f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053f8:	4a5e      	ldr	r2, [pc, #376]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80053fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80053fe:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8005400:	e00d      	b.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005402:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005406:	3308      	adds	r3, #8
 8005408:	4618      	mov	r0, r3
 800540a:	f003 fb75 	bl	8008af8 <RCCEx_PLL2_Config>
 800540e:	4603      	mov	r3, r0
 8005410:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8005414:	e003      	b.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8005416:	2301      	movs	r3, #1
 8005418:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800541c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800541e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005422:	2b00      	cmp	r3, #0
 8005424:	d10d      	bne.n	8005442 <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8005426:	4b53      	ldr	r3, [pc, #332]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005428:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800542c:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8005430:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005434:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8005438:	4a4e      	ldr	r2, [pc, #312]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800543a:	430b      	orrs	r3, r1
 800543c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005440:	e003      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005442:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005446:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800544a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800544e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005452:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005456:	653b      	str	r3, [r7, #80]	@ 0x50
 8005458:	2300      	movs	r3, #0
 800545a:	657b      	str	r3, [r7, #84]	@ 0x54
 800545c:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005460:	460b      	mov	r3, r1
 8005462:	4313      	orrs	r3, r2
 8005464:	d033      	beq.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8005466:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800546a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800546e:	2b00      	cmp	r3, #0
 8005470:	d002      	beq.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8005472:	2b80      	cmp	r3, #128	@ 0x80
 8005474:	d007      	beq.n	8005486 <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8005476:	e010      	b.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005478:	4b3e      	ldr	r3, [pc, #248]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800547a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800547c:	4a3d      	ldr	r2, [pc, #244]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800547e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005482:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8005484:	e00d      	b.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005486:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800548a:	3308      	adds	r3, #8
 800548c:	4618      	mov	r0, r3
 800548e:	f003 fb33 	bl	8008af8 <RCCEx_PLL2_Config>
 8005492:	4603      	mov	r3, r0
 8005494:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8005498:	e003      	b.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80054a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d10d      	bne.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 80054aa:	4b32      	ldr	r3, [pc, #200]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80054ac:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80054b0:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80054b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054b8:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80054bc:	4a2d      	ldr	r2, [pc, #180]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80054be:	430b      	orrs	r3, r1
 80054c0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80054c4:	e003      	b.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054c6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80054ca:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80054ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d6:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80054da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054dc:	2300      	movs	r3, #0
 80054de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054e0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80054e4:	460b      	mov	r3, r1
 80054e6:	4313      	orrs	r3, r2
 80054e8:	d04a      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 80054ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80054f2:	2b04      	cmp	r3, #4
 80054f4:	d827      	bhi.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x189e>
 80054f6:	a201      	add	r2, pc, #4	@ (adr r2, 80054fc <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 80054f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054fc:	08005511 	.word	0x08005511
 8005500:	0800551f 	.word	0x0800551f
 8005504:	08005533 	.word	0x08005533
 8005508:	0800554f 	.word	0x0800554f
 800550c:	0800554f 	.word	0x0800554f
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005510:	4b18      	ldr	r3, [pc, #96]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005514:	4a17      	ldr	r2, [pc, #92]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005516:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800551a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800551c:	e018      	b.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800551e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005522:	3308      	adds	r3, #8
 8005524:	4618      	mov	r0, r3
 8005526:	f003 fae7 	bl	8008af8 <RCCEx_PLL2_Config>
 800552a:	4603      	mov	r3, r0
 800552c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005530:	e00e      	b.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005532:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005536:	3330      	adds	r3, #48	@ 0x30
 8005538:	4618      	mov	r0, r3
 800553a:	f003 fb75 	bl	8008c28 <RCCEx_PLL3_Config>
 800553e:	4603      	mov	r3, r0
 8005540:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005544:	e004      	b.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800554c:	e000      	b.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 800554e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005550:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005554:	2b00      	cmp	r3, #0
 8005556:	d10f      	bne.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8005558:	4b06      	ldr	r3, [pc, #24]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800555a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800555e:	f023 0107 	bic.w	r1, r3, #7
 8005562:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005566:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800556a:	4a02      	ldr	r2, [pc, #8]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800556c:	430b      	orrs	r3, r1
 800556e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005572:	e005      	b.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8005574:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005578:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800557c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8005580:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005588:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800558c:	643b      	str	r3, [r7, #64]	@ 0x40
 800558e:	2300      	movs	r3, #0
 8005590:	647b      	str	r3, [r7, #68]	@ 0x44
 8005592:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005596:	460b      	mov	r3, r1
 8005598:	4313      	orrs	r3, r2
 800559a:	f000 8081 	beq.w	80056a0 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 800559e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055a2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80055a6:	2b20      	cmp	r3, #32
 80055a8:	d85f      	bhi.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 80055aa:	a201      	add	r2, pc, #4	@ (adr r2, 80055b0 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 80055ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055b0:	08005635 	.word	0x08005635
 80055b4:	0800566b 	.word	0x0800566b
 80055b8:	0800566b 	.word	0x0800566b
 80055bc:	0800566b 	.word	0x0800566b
 80055c0:	0800566b 	.word	0x0800566b
 80055c4:	0800566b 	.word	0x0800566b
 80055c8:	0800566b 	.word	0x0800566b
 80055cc:	0800566b 	.word	0x0800566b
 80055d0:	08005643 	.word	0x08005643
 80055d4:	0800566b 	.word	0x0800566b
 80055d8:	0800566b 	.word	0x0800566b
 80055dc:	0800566b 	.word	0x0800566b
 80055e0:	0800566b 	.word	0x0800566b
 80055e4:	0800566b 	.word	0x0800566b
 80055e8:	0800566b 	.word	0x0800566b
 80055ec:	0800566b 	.word	0x0800566b
 80055f0:	08005657 	.word	0x08005657
 80055f4:	0800566b 	.word	0x0800566b
 80055f8:	0800566b 	.word	0x0800566b
 80055fc:	0800566b 	.word	0x0800566b
 8005600:	0800566b 	.word	0x0800566b
 8005604:	0800566b 	.word	0x0800566b
 8005608:	0800566b 	.word	0x0800566b
 800560c:	0800566b 	.word	0x0800566b
 8005610:	08005673 	.word	0x08005673
 8005614:	0800566b 	.word	0x0800566b
 8005618:	0800566b 	.word	0x0800566b
 800561c:	0800566b 	.word	0x0800566b
 8005620:	0800566b 	.word	0x0800566b
 8005624:	0800566b 	.word	0x0800566b
 8005628:	0800566b 	.word	0x0800566b
 800562c:	0800566b 	.word	0x0800566b
 8005630:	08005673 	.word	0x08005673
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005634:	4bab      	ldr	r3, [pc, #684]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005638:	4aaa      	ldr	r2, [pc, #680]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800563a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800563e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005640:	e018      	b.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005642:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005646:	3308      	adds	r3, #8
 8005648:	4618      	mov	r0, r3
 800564a:	f003 fa55 	bl	8008af8 <RCCEx_PLL2_Config>
 800564e:	4603      	mov	r3, r0
 8005650:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005654:	e00e      	b.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005656:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800565a:	3330      	adds	r3, #48	@ 0x30
 800565c:	4618      	mov	r0, r3
 800565e:	f003 fae3 	bl	8008c28 <RCCEx_PLL3_Config>
 8005662:	4603      	mov	r3, r0
 8005664:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005668:	e004      	b.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005670:	e000      	b.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 8005672:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005674:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005678:	2b00      	cmp	r3, #0
 800567a:	d10d      	bne.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800567c:	4b99      	ldr	r3, [pc, #612]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800567e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005682:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005686:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800568a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800568e:	4a95      	ldr	r2, [pc, #596]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005690:	430b      	orrs	r3, r1
 8005692:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005696:	e003      	b.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005698:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800569c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80056a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056a8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80056ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80056ae:	2300      	movs	r3, #0
 80056b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80056b2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80056b6:	460b      	mov	r3, r1
 80056b8:	4313      	orrs	r3, r2
 80056ba:	d04e      	beq.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 80056bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80056c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056c8:	d02e      	beq.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 80056ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056ce:	d827      	bhi.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 80056d0:	2bc0      	cmp	r3, #192	@ 0xc0
 80056d2:	d02b      	beq.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 80056d4:	2bc0      	cmp	r3, #192	@ 0xc0
 80056d6:	d823      	bhi.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 80056d8:	2b80      	cmp	r3, #128	@ 0x80
 80056da:	d017      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 80056dc:	2b80      	cmp	r3, #128	@ 0x80
 80056de:	d81f      	bhi.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d002      	beq.n	80056ea <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 80056e4:	2b40      	cmp	r3, #64	@ 0x40
 80056e6:	d007      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 80056e8:	e01a      	b.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056ea:	4b7e      	ldr	r3, [pc, #504]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80056ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ee:	4a7d      	ldr	r2, [pc, #500]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80056f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056f4:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80056f6:	e01a      	b.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80056f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056fc:	3308      	adds	r3, #8
 80056fe:	4618      	mov	r0, r3
 8005700:	f003 f9fa 	bl	8008af8 <RCCEx_PLL2_Config>
 8005704:	4603      	mov	r3, r0
 8005706:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800570a:	e010      	b.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800570c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005710:	3330      	adds	r3, #48	@ 0x30
 8005712:	4618      	mov	r0, r3
 8005714:	f003 fa88 	bl	8008c28 <RCCEx_PLL3_Config>
 8005718:	4603      	mov	r3, r0
 800571a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800571e:	e006      	b.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005720:	2301      	movs	r3, #1
 8005722:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005726:	e002      	b.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8005728:	bf00      	nop
 800572a:	e000      	b.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 800572c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800572e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005732:	2b00      	cmp	r3, #0
 8005734:	d10d      	bne.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8005736:	4b6b      	ldr	r3, [pc, #428]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005738:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800573c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005740:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005744:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005748:	4a66      	ldr	r2, [pc, #408]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800574a:	430b      	orrs	r3, r1
 800574c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005750:	e003      	b.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005752:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005756:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 800575a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800575e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005762:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005766:	633b      	str	r3, [r7, #48]	@ 0x30
 8005768:	2300      	movs	r3, #0
 800576a:	637b      	str	r3, [r7, #52]	@ 0x34
 800576c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005770:	460b      	mov	r3, r1
 8005772:	4313      	orrs	r3, r2
 8005774:	d055      	beq.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8005776:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800577a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800577e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005782:	d031      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 8005784:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005788:	d82a      	bhi.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800578a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800578e:	d02d      	beq.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 8005790:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005794:	d824      	bhi.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005796:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800579a:	d029      	beq.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 800579c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80057a0:	d81e      	bhi.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80057a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057a6:	d011      	beq.n	80057cc <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 80057a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057ac:	d818      	bhi.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d020      	beq.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 80057b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057b6:	d113      	bne.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80057b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057bc:	3308      	adds	r3, #8
 80057be:	4618      	mov	r0, r3
 80057c0:	f003 f99a 	bl	8008af8 <RCCEx_PLL2_Config>
 80057c4:	4603      	mov	r3, r0
 80057c6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 80057ca:	e014      	b.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80057cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057d0:	3330      	adds	r3, #48	@ 0x30
 80057d2:	4618      	mov	r0, r3
 80057d4:	f003 fa28 	bl	8008c28 <RCCEx_PLL3_Config>
 80057d8:	4603      	mov	r3, r0
 80057da:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 80057de:	e00a      	b.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057e0:	2301      	movs	r3, #1
 80057e2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80057e6:	e006      	b.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 80057e8:	bf00      	nop
 80057ea:	e004      	b.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 80057ec:	bf00      	nop
 80057ee:	e002      	b.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 80057f0:	bf00      	nop
 80057f2:	e000      	b.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 80057f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057f6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d10d      	bne.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 80057fe:	4b39      	ldr	r3, [pc, #228]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005800:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005804:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8005808:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800580c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8005810:	4a34      	ldr	r2, [pc, #208]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005812:	430b      	orrs	r3, r1
 8005814:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005818:	e003      	b.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800581a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800581e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8005822:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800582a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800582e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005830:	2300      	movs	r3, #0
 8005832:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005834:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005838:	460b      	mov	r3, r1
 800583a:	4313      	orrs	r3, r2
 800583c:	d058      	beq.n	80058f0 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 800583e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005842:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005846:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800584a:	d031      	beq.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 800584c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005850:	d82a      	bhi.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005852:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005856:	d02d      	beq.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 8005858:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800585c:	d824      	bhi.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800585e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005862:	d029      	beq.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 8005864:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005868:	d81e      	bhi.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800586a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800586e:	d011      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 8005870:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005874:	d818      	bhi.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005876:	2b00      	cmp	r3, #0
 8005878:	d020      	beq.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 800587a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800587e:	d113      	bne.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005880:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005884:	3308      	adds	r3, #8
 8005886:	4618      	mov	r0, r3
 8005888:	f003 f936 	bl	8008af8 <RCCEx_PLL2_Config>
 800588c:	4603      	mov	r3, r0
 800588e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8005892:	e014      	b.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005894:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005898:	3330      	adds	r3, #48	@ 0x30
 800589a:	4618      	mov	r0, r3
 800589c:	f003 f9c4 	bl	8008c28 <RCCEx_PLL3_Config>
 80058a0:	4603      	mov	r3, r0
 80058a2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80058a6:	e00a      	b.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058a8:	2301      	movs	r3, #1
 80058aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80058ae:	e006      	b.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80058b0:	bf00      	nop
 80058b2:	e004      	b.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80058b4:	bf00      	nop
 80058b6:	e002      	b.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80058b8:	bf00      	nop
 80058ba:	e000      	b.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80058bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d110      	bne.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 80058c6:	4b07      	ldr	r3, [pc, #28]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80058c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058cc:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80058d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058d8:	4902      	ldr	r1, [pc, #8]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80058da:	4313      	orrs	r3, r2
 80058dc:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80058e0:	e006      	b.n	80058f0 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 80058e2:	bf00      	nop
 80058e4:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058e8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80058ec:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80058f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f8:	2100      	movs	r1, #0
 80058fa:	6239      	str	r1, [r7, #32]
 80058fc:	f003 0301 	and.w	r3, r3, #1
 8005900:	627b      	str	r3, [r7, #36]	@ 0x24
 8005902:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005906:	460b      	mov	r3, r1
 8005908:	4313      	orrs	r3, r2
 800590a:	d055      	beq.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 800590c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005910:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005914:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005918:	d031      	beq.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 800591a:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800591e:	d82a      	bhi.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8005920:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005924:	d02d      	beq.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 8005926:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800592a:	d824      	bhi.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800592c:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005930:	d029      	beq.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 8005932:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005936:	d81e      	bhi.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8005938:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800593c:	d011      	beq.n	8005962 <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 800593e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005942:	d818      	bhi.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8005944:	2b00      	cmp	r3, #0
 8005946:	d020      	beq.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 8005948:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800594c:	d113      	bne.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800594e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005952:	3308      	adds	r3, #8
 8005954:	4618      	mov	r0, r3
 8005956:	f003 f8cf 	bl	8008af8 <RCCEx_PLL2_Config>
 800595a:	4603      	mov	r3, r0
 800595c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005960:	e014      	b.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005962:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005966:	3330      	adds	r3, #48	@ 0x30
 8005968:	4618      	mov	r0, r3
 800596a:	f003 f95d 	bl	8008c28 <RCCEx_PLL3_Config>
 800596e:	4603      	mov	r3, r0
 8005970:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005974:	e00a      	b.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800597c:	e006      	b.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800597e:	bf00      	nop
 8005980:	e004      	b.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8005982:	bf00      	nop
 8005984:	e002      	b.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8005986:	bf00      	nop
 8005988:	e000      	b.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800598a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800598c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005990:	2b00      	cmp	r3, #0
 8005992:	d10d      	bne.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 8005994:	4b88      	ldr	r3, [pc, #544]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005996:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800599a:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 800599e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80059a6:	4984      	ldr	r1, [pc, #528]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80059a8:	4313      	orrs	r3, r2
 80059aa:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80059ae:	e003      	b.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059b0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80059b4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80059b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059c0:	2100      	movs	r1, #0
 80059c2:	61b9      	str	r1, [r7, #24]
 80059c4:	f003 0302 	and.w	r3, r3, #2
 80059c8:	61fb      	str	r3, [r7, #28]
 80059ca:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80059ce:	460b      	mov	r3, r1
 80059d0:	4313      	orrs	r3, r2
 80059d2:	d03d      	beq.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 80059d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059d8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80059dc:	2b03      	cmp	r3, #3
 80059de:	d81c      	bhi.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 80059e0:	a201      	add	r2, pc, #4	@ (adr r2, 80059e8 <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 80059e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059e6:	bf00      	nop
 80059e8:	08005a23 	.word	0x08005a23
 80059ec:	080059f9 	.word	0x080059f9
 80059f0:	08005a07 	.word	0x08005a07
 80059f4:	08005a23 	.word	0x08005a23
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059f8:	4b6f      	ldr	r3, [pc, #444]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80059fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059fc:	4a6e      	ldr	r2, [pc, #440]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80059fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a02:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005a04:	e00e      	b.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005a06:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a0a:	3308      	adds	r3, #8
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f003 f873 	bl	8008af8 <RCCEx_PLL2_Config>
 8005a12:	4603      	mov	r3, r0
 8005a14:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8005a18:	e004      	b.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005a20:	e000      	b.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 8005a22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a24:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d10d      	bne.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8005a2c:	4b62      	ldr	r3, [pc, #392]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005a2e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005a32:	f023 0203 	bic.w	r2, r3, #3
 8005a36:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a3a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005a3e:	495e      	ldr	r1, [pc, #376]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005a40:	4313      	orrs	r3, r2
 8005a42:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8005a46:	e003      	b.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a48:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a4c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005a50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a58:	2100      	movs	r1, #0
 8005a5a:	6139      	str	r1, [r7, #16]
 8005a5c:	f003 0304 	and.w	r3, r3, #4
 8005a60:	617b      	str	r3, [r7, #20]
 8005a62:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005a66:	460b      	mov	r3, r1
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	d03a      	beq.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8005a6c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a70:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005a74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a78:	d00e      	beq.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 8005a7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a7e:	d815      	bhi.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d017      	beq.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 8005a84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a88:	d110      	bne.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a8a:	4b4b      	ldr	r3, [pc, #300]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a8e:	4a4a      	ldr	r2, [pc, #296]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005a90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a94:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8005a96:	e00e      	b.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005a98:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a9c:	3308      	adds	r3, #8
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f003 f82a 	bl	8008af8 <RCCEx_PLL2_Config>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8005aaa:	e004      	b.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005ab2:	e000      	b.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 8005ab4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ab6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d10d      	bne.n	8005ada <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8005abe:	4b3e      	ldr	r3, [pc, #248]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005ac0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005ac4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005ac8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005acc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005ad0:	4939      	ldr	r1, [pc, #228]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8005ad8:	e003      	b.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ada:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005ade:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005ae2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aea:	2100      	movs	r1, #0
 8005aec:	60b9      	str	r1, [r7, #8]
 8005aee:	f003 0310 	and.w	r3, r3, #16
 8005af2:	60fb      	str	r3, [r7, #12]
 8005af4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005af8:	460b      	mov	r3, r1
 8005afa:	4313      	orrs	r3, r2
 8005afc:	d038      	beq.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8005afe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b02:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005b06:	2b30      	cmp	r3, #48	@ 0x30
 8005b08:	d01b      	beq.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 8005b0a:	2b30      	cmp	r3, #48	@ 0x30
 8005b0c:	d815      	bhi.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 8005b0e:	2b10      	cmp	r3, #16
 8005b10:	d002      	beq.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 8005b12:	2b20      	cmp	r3, #32
 8005b14:	d007      	beq.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 8005b16:	e010      	b.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b18:	4b27      	ldr	r3, [pc, #156]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b1c:	4a26      	ldr	r2, [pc, #152]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005b1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b22:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8005b24:	e00e      	b.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005b26:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b2a:	3330      	adds	r3, #48	@ 0x30
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f003 f87b 	bl	8008c28 <RCCEx_PLL3_Config>
 8005b32:	4603      	mov	r3, r0
 8005b34:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8005b38:	e004      	b.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005b40:	e000      	b.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 8005b42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b44:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d10d      	bne.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8005b4c:	4b1a      	ldr	r3, [pc, #104]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005b4e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005b52:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005b56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b5a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005b5e:	4916      	ldr	r1, [pc, #88]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005b60:	4313      	orrs	r3, r2
 8005b62:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8005b66:	e003      	b.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b68:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b6c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005b70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b78:	2100      	movs	r1, #0
 8005b7a:	6039      	str	r1, [r7, #0]
 8005b7c:	f003 0308 	and.w	r3, r3, #8
 8005b80:	607b      	str	r3, [r7, #4]
 8005b82:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005b86:	460b      	mov	r3, r1
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	d00c      	beq.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8005b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005b8e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005b92:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005b96:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b9a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8005b9e:	4906      	ldr	r1, [pc, #24]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 8005ba6:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005bb6:	bf00      	nop
 8005bb8:	44020c00 	.word	0x44020c00

08005bbc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b08b      	sub	sp, #44	@ 0x2c
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8005bc4:	4bae      	ldr	r3, [pc, #696]	@ (8005e80 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005bc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bcc:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005bce:	4bac      	ldr	r3, [pc, #688]	@ (8005e80 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bd2:	f003 0303 	and.w	r3, r3, #3
 8005bd6:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8005bd8:	4ba9      	ldr	r3, [pc, #676]	@ (8005e80 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bdc:	0a1b      	lsrs	r3, r3, #8
 8005bde:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005be2:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005be4:	4ba6      	ldr	r3, [pc, #664]	@ (8005e80 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005be8:	091b      	lsrs	r3, r3, #4
 8005bea:	f003 0301 	and.w	r3, r3, #1
 8005bee:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005bf0:	4ba3      	ldr	r3, [pc, #652]	@ (8005e80 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005bf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bf4:	08db      	lsrs	r3, r3, #3
 8005bf6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005bfa:	697a      	ldr	r2, [r7, #20]
 8005bfc:	fb02 f303 	mul.w	r3, r2, r3
 8005c00:	ee07 3a90 	vmov	s15, r3
 8005c04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c08:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8005c0c:	69bb      	ldr	r3, [r7, #24]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	f000 8126 	beq.w	8005e60 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8005c14:	69fb      	ldr	r3, [r7, #28]
 8005c16:	2b03      	cmp	r3, #3
 8005c18:	d053      	beq.n	8005cc2 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	2b03      	cmp	r3, #3
 8005c1e:	d86f      	bhi.n	8005d00 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8005c20:	69fb      	ldr	r3, [r7, #28]
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d003      	beq.n	8005c2e <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	2b02      	cmp	r3, #2
 8005c2a:	d02b      	beq.n	8005c84 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8005c2c:	e068      	b.n	8005d00 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005c2e:	4b94      	ldr	r3, [pc, #592]	@ (8005e80 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	08db      	lsrs	r3, r3, #3
 8005c34:	f003 0303 	and.w	r3, r3, #3
 8005c38:	4a92      	ldr	r2, [pc, #584]	@ (8005e84 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8005c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8005c3e:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	ee07 3a90 	vmov	s15, r3
 8005c46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c4a:	69bb      	ldr	r3, [r7, #24]
 8005c4c:	ee07 3a90 	vmov	s15, r3
 8005c50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c58:	6a3b      	ldr	r3, [r7, #32]
 8005c5a:	ee07 3a90 	vmov	s15, r3
 8005c5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c62:	ed97 6a04 	vldr	s12, [r7, #16]
 8005c66:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8005e88 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8005c6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c7e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005c82:	e068      	b.n	8005d56 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	ee07 3a90 	vmov	s15, r3
 8005c8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c8e:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8005e8c <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8005c92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c96:	6a3b      	ldr	r3, [r7, #32]
 8005c98:	ee07 3a90 	vmov	s15, r3
 8005c9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ca0:	ed97 6a04 	vldr	s12, [r7, #16]
 8005ca4:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005e88 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8005ca8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005cac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005cb0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005cb4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cbc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005cc0:	e049      	b.n	8005d56 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005cc2:	69bb      	ldr	r3, [r7, #24]
 8005cc4:	ee07 3a90 	vmov	s15, r3
 8005cc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ccc:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8005e90 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8005cd0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005cd4:	6a3b      	ldr	r3, [r7, #32]
 8005cd6:	ee07 3a90 	vmov	s15, r3
 8005cda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cde:	ed97 6a04 	vldr	s12, [r7, #16]
 8005ce2:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8005e88 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8005ce6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005cea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005cee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005cf2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cfa:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005cfe:	e02a      	b.n	8005d56 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005d00:	4b5f      	ldr	r3, [pc, #380]	@ (8005e80 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	08db      	lsrs	r3, r3, #3
 8005d06:	f003 0303 	and.w	r3, r3, #3
 8005d0a:	4a5e      	ldr	r2, [pc, #376]	@ (8005e84 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8005d0c:	fa22 f303 	lsr.w	r3, r2, r3
 8005d10:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	ee07 3a90 	vmov	s15, r3
 8005d18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d1c:	69bb      	ldr	r3, [r7, #24]
 8005d1e:	ee07 3a90 	vmov	s15, r3
 8005d22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d2a:	6a3b      	ldr	r3, [r7, #32]
 8005d2c:	ee07 3a90 	vmov	s15, r3
 8005d30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d34:	ed97 6a04 	vldr	s12, [r7, #16]
 8005d38:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8005e88 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8005d3c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d40:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d44:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d48:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d50:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005d54:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005d56:	4b4a      	ldr	r3, [pc, #296]	@ (8005e80 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d5e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d62:	d121      	bne.n	8005da8 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8005d64:	4b46      	ldr	r3, [pc, #280]	@ (8005e80 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d017      	beq.n	8005da0 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005d70:	4b43      	ldr	r3, [pc, #268]	@ (8005e80 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005d72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d74:	0a5b      	lsrs	r3, r3, #9
 8005d76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d7a:	ee07 3a90 	vmov	s15, r3
 8005d7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8005d82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005d86:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8005d8a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005d8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d96:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	601a      	str	r2, [r3, #0]
 8005d9e:	e006      	b.n	8005dae <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2200      	movs	r2, #0
 8005da4:	601a      	str	r2, [r3, #0]
 8005da6:	e002      	b.n	8005dae <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005dae:	4b34      	ldr	r3, [pc, #208]	@ (8005e80 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005db6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005dba:	d121      	bne.n	8005e00 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8005dbc:	4b30      	ldr	r3, [pc, #192]	@ (8005e80 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d017      	beq.n	8005df8 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005dc8:	4b2d      	ldr	r3, [pc, #180]	@ (8005e80 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005dca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dcc:	0c1b      	lsrs	r3, r3, #16
 8005dce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005dd2:	ee07 3a90 	vmov	s15, r3
 8005dd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8005dda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005dde:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8005de2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005de6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005dea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005dee:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	605a      	str	r2, [r3, #4]
 8005df6:	e006      	b.n	8005e06 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	605a      	str	r2, [r3, #4]
 8005dfe:	e002      	b.n	8005e06 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005e06:	4b1e      	ldr	r3, [pc, #120]	@ (8005e80 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e0e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005e12:	d121      	bne.n	8005e58 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8005e14:	4b1a      	ldr	r3, [pc, #104]	@ (8005e80 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e18:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d017      	beq.n	8005e50 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005e20:	4b17      	ldr	r3, [pc, #92]	@ (8005e80 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005e22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e24:	0e1b      	lsrs	r3, r3, #24
 8005e26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e2a:	ee07 3a90 	vmov	s15, r3
 8005e2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8005e32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005e36:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8005e3a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005e3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e46:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8005e4e:	e010      	b.n	8005e72 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2200      	movs	r2, #0
 8005e54:	609a      	str	r2, [r3, #8]
}
 8005e56:	e00c      	b.n	8005e72 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	609a      	str	r2, [r3, #8]
}
 8005e5e:	e008      	b.n	8005e72 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2200      	movs	r2, #0
 8005e64:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	609a      	str	r2, [r3, #8]
}
 8005e72:	bf00      	nop
 8005e74:	372c      	adds	r7, #44	@ 0x2c
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr
 8005e7e:	bf00      	nop
 8005e80:	44020c00 	.word	0x44020c00
 8005e84:	03d09000 	.word	0x03d09000
 8005e88:	46000000 	.word	0x46000000
 8005e8c:	4a742400 	.word	0x4a742400
 8005e90:	4bbebc20 	.word	0x4bbebc20

08005e94 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b08b      	sub	sp, #44	@ 0x2c
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8005e9c:	4bae      	ldr	r3, [pc, #696]	@ (8006158 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005e9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ea0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ea4:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8005ea6:	4bac      	ldr	r3, [pc, #688]	@ (8006158 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eaa:	f003 0303 	and.w	r3, r3, #3
 8005eae:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8005eb0:	4ba9      	ldr	r3, [pc, #676]	@ (8006158 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb4:	0a1b      	lsrs	r3, r3, #8
 8005eb6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005eba:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8005ebc:	4ba6      	ldr	r3, [pc, #664]	@ (8006158 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ec0:	091b      	lsrs	r3, r3, #4
 8005ec2:	f003 0301 	and.w	r3, r3, #1
 8005ec6:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8005ec8:	4ba3      	ldr	r3, [pc, #652]	@ (8006158 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ecc:	08db      	lsrs	r3, r3, #3
 8005ece:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005ed2:	697a      	ldr	r2, [r7, #20]
 8005ed4:	fb02 f303 	mul.w	r3, r2, r3
 8005ed8:	ee07 3a90 	vmov	s15, r3
 8005edc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ee0:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8005ee4:	69bb      	ldr	r3, [r7, #24]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	f000 8126 	beq.w	8006138 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8005eec:	69fb      	ldr	r3, [r7, #28]
 8005eee:	2b03      	cmp	r3, #3
 8005ef0:	d053      	beq.n	8005f9a <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8005ef2:	69fb      	ldr	r3, [r7, #28]
 8005ef4:	2b03      	cmp	r3, #3
 8005ef6:	d86f      	bhi.n	8005fd8 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	d003      	beq.n	8005f06 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8005efe:	69fb      	ldr	r3, [r7, #28]
 8005f00:	2b02      	cmp	r3, #2
 8005f02:	d02b      	beq.n	8005f5c <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8005f04:	e068      	b.n	8005fd8 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005f06:	4b94      	ldr	r3, [pc, #592]	@ (8006158 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	08db      	lsrs	r3, r3, #3
 8005f0c:	f003 0303 	and.w	r3, r3, #3
 8005f10:	4a92      	ldr	r2, [pc, #584]	@ (800615c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8005f12:	fa22 f303 	lsr.w	r3, r2, r3
 8005f16:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	ee07 3a90 	vmov	s15, r3
 8005f1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	ee07 3a90 	vmov	s15, r3
 8005f28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f2c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f30:	6a3b      	ldr	r3, [r7, #32]
 8005f32:	ee07 3a90 	vmov	s15, r3
 8005f36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f3a:	ed97 6a04 	vldr	s12, [r7, #16]
 8005f3e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006160 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005f42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f56:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005f5a:	e068      	b.n	800602e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005f5c:	69bb      	ldr	r3, [r7, #24]
 8005f5e:	ee07 3a90 	vmov	s15, r3
 8005f62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f66:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006164 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8005f6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f6e:	6a3b      	ldr	r3, [r7, #32]
 8005f70:	ee07 3a90 	vmov	s15, r3
 8005f74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f78:	ed97 6a04 	vldr	s12, [r7, #16]
 8005f7c:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006160 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005f80:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f84:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f88:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f94:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005f98:	e049      	b.n	800602e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005f9a:	69bb      	ldr	r3, [r7, #24]
 8005f9c:	ee07 3a90 	vmov	s15, r3
 8005fa0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fa4:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006168 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8005fa8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fac:	6a3b      	ldr	r3, [r7, #32]
 8005fae:	ee07 3a90 	vmov	s15, r3
 8005fb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fb6:	ed97 6a04 	vldr	s12, [r7, #16]
 8005fba:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006160 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005fbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005fca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fd2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005fd6:	e02a      	b.n	800602e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005fd8:	4b5f      	ldr	r3, [pc, #380]	@ (8006158 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	08db      	lsrs	r3, r3, #3
 8005fde:	f003 0303 	and.w	r3, r3, #3
 8005fe2:	4a5e      	ldr	r2, [pc, #376]	@ (800615c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8005fe4:	fa22 f303 	lsr.w	r3, r2, r3
 8005fe8:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	ee07 3a90 	vmov	s15, r3
 8005ff0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ff4:	69bb      	ldr	r3, [r7, #24]
 8005ff6:	ee07 3a90 	vmov	s15, r3
 8005ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ffe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006002:	6a3b      	ldr	r3, [r7, #32]
 8006004:	ee07 3a90 	vmov	s15, r3
 8006008:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800600c:	ed97 6a04 	vldr	s12, [r7, #16]
 8006010:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006160 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006014:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006018:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800601c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006020:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006024:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006028:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800602c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800602e:	4b4a      	ldr	r3, [pc, #296]	@ (8006158 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006036:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800603a:	d121      	bne.n	8006080 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800603c:	4b46      	ldr	r3, [pc, #280]	@ (8006158 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800603e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006040:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006044:	2b00      	cmp	r3, #0
 8006046:	d017      	beq.n	8006078 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006048:	4b43      	ldr	r3, [pc, #268]	@ (8006158 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800604a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800604c:	0a5b      	lsrs	r3, r3, #9
 800604e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006052:	ee07 3a90 	vmov	s15, r3
 8006056:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800605a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800605e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8006062:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006066:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800606a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800606e:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	601a      	str	r2, [r3, #0]
 8006076:	e006      	b.n	8006086 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	601a      	str	r2, [r3, #0]
 800607e:	e002      	b.n	8006086 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006086:	4b34      	ldr	r3, [pc, #208]	@ (8006158 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800608e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006092:	d121      	bne.n	80060d8 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8006094:	4b30      	ldr	r3, [pc, #192]	@ (8006158 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006098:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800609c:	2b00      	cmp	r3, #0
 800609e:	d017      	beq.n	80060d0 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80060a0:	4b2d      	ldr	r3, [pc, #180]	@ (8006158 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80060a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060a4:	0c1b      	lsrs	r3, r3, #16
 80060a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060aa:	ee07 3a90 	vmov	s15, r3
 80060ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 80060b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80060b6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80060ba:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80060be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060c6:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	605a      	str	r2, [r3, #4]
 80060ce:	e006      	b.n	80060de <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2200      	movs	r2, #0
 80060d4:	605a      	str	r2, [r3, #4]
 80060d6:	e002      	b.n	80060de <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2200      	movs	r2, #0
 80060dc:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80060de:	4b1e      	ldr	r3, [pc, #120]	@ (8006158 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80060e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80060ea:	d121      	bne.n	8006130 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80060ec:	4b1a      	ldr	r3, [pc, #104]	@ (8006158 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80060ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d017      	beq.n	8006128 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80060f8:	4b17      	ldr	r3, [pc, #92]	@ (8006158 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80060fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060fc:	0e1b      	lsrs	r3, r3, #24
 80060fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006102:	ee07 3a90 	vmov	s15, r3
 8006106:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800610a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800610e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8006112:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006116:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800611a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800611e:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006126:	e010      	b.n	800614a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2200      	movs	r2, #0
 800612c:	609a      	str	r2, [r3, #8]
}
 800612e:	e00c      	b.n	800614a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	609a      	str	r2, [r3, #8]
}
 8006136:	e008      	b.n	800614a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2200      	movs	r2, #0
 800613c:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2200      	movs	r2, #0
 8006142:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	609a      	str	r2, [r3, #8]
}
 800614a:	bf00      	nop
 800614c:	372c      	adds	r7, #44	@ 0x2c
 800614e:	46bd      	mov	sp, r7
 8006150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006154:	4770      	bx	lr
 8006156:	bf00      	nop
 8006158:	44020c00 	.word	0x44020c00
 800615c:	03d09000 	.word	0x03d09000
 8006160:	46000000 	.word	0x46000000
 8006164:	4a742400 	.word	0x4a742400
 8006168:	4bbebc20 	.word	0x4bbebc20

0800616c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 800616c:	b480      	push	{r7}
 800616e:	b08b      	sub	sp, #44	@ 0x2c
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8006174:	4bae      	ldr	r3, [pc, #696]	@ (8006430 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006176:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006178:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800617c:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800617e:	4bac      	ldr	r3, [pc, #688]	@ (8006430 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006182:	f003 0303 	and.w	r3, r3, #3
 8006186:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8006188:	4ba9      	ldr	r3, [pc, #676]	@ (8006430 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800618a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800618c:	0a1b      	lsrs	r3, r3, #8
 800618e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006192:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8006194:	4ba6      	ldr	r3, [pc, #664]	@ (8006430 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006198:	091b      	lsrs	r3, r3, #4
 800619a:	f003 0301 	and.w	r3, r3, #1
 800619e:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80061a0:	4ba3      	ldr	r3, [pc, #652]	@ (8006430 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80061a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061a4:	08db      	lsrs	r3, r3, #3
 80061a6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80061aa:	697a      	ldr	r2, [r7, #20]
 80061ac:	fb02 f303 	mul.w	r3, r2, r3
 80061b0:	ee07 3a90 	vmov	s15, r3
 80061b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061b8:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 80061bc:	69bb      	ldr	r3, [r7, #24]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	f000 8126 	beq.w	8006410 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 80061c4:	69fb      	ldr	r3, [r7, #28]
 80061c6:	2b03      	cmp	r3, #3
 80061c8:	d053      	beq.n	8006272 <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 80061ca:	69fb      	ldr	r3, [r7, #28]
 80061cc:	2b03      	cmp	r3, #3
 80061ce:	d86f      	bhi.n	80062b0 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 80061d0:	69fb      	ldr	r3, [r7, #28]
 80061d2:	2b01      	cmp	r3, #1
 80061d4:	d003      	beq.n	80061de <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 80061d6:	69fb      	ldr	r3, [r7, #28]
 80061d8:	2b02      	cmp	r3, #2
 80061da:	d02b      	beq.n	8006234 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 80061dc:	e068      	b.n	80062b0 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80061de:	4b94      	ldr	r3, [pc, #592]	@ (8006430 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	08db      	lsrs	r3, r3, #3
 80061e4:	f003 0303 	and.w	r3, r3, #3
 80061e8:	4a92      	ldr	r2, [pc, #584]	@ (8006434 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80061ea:	fa22 f303 	lsr.w	r3, r2, r3
 80061ee:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	ee07 3a90 	vmov	s15, r3
 80061f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061fa:	69bb      	ldr	r3, [r7, #24]
 80061fc:	ee07 3a90 	vmov	s15, r3
 8006200:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006204:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006208:	6a3b      	ldr	r3, [r7, #32]
 800620a:	ee07 3a90 	vmov	s15, r3
 800620e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006212:	ed97 6a04 	vldr	s12, [r7, #16]
 8006216:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800621a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800621e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006222:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006226:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800622a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800622e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006232:	e068      	b.n	8006306 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006234:	69bb      	ldr	r3, [r7, #24]
 8006236:	ee07 3a90 	vmov	s15, r3
 800623a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800623e:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800643c <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8006242:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006246:	6a3b      	ldr	r3, [r7, #32]
 8006248:	ee07 3a90 	vmov	s15, r3
 800624c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006250:	ed97 6a04 	vldr	s12, [r7, #16]
 8006254:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006258:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800625c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006260:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006264:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006268:	ee67 7a27 	vmul.f32	s15, s14, s15
 800626c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006270:	e049      	b.n	8006306 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006272:	69bb      	ldr	r3, [r7, #24]
 8006274:	ee07 3a90 	vmov	s15, r3
 8006278:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800627c:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006440 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8006280:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006284:	6a3b      	ldr	r3, [r7, #32]
 8006286:	ee07 3a90 	vmov	s15, r3
 800628a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800628e:	ed97 6a04 	vldr	s12, [r7, #16]
 8006292:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006296:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800629a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800629e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062aa:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80062ae:	e02a      	b.n	8006306 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80062b0:	4b5f      	ldr	r3, [pc, #380]	@ (8006430 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	08db      	lsrs	r3, r3, #3
 80062b6:	f003 0303 	and.w	r3, r3, #3
 80062ba:	4a5e      	ldr	r2, [pc, #376]	@ (8006434 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80062bc:	fa22 f303 	lsr.w	r3, r2, r3
 80062c0:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	ee07 3a90 	vmov	s15, r3
 80062c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062cc:	69bb      	ldr	r3, [r7, #24]
 80062ce:	ee07 3a90 	vmov	s15, r3
 80062d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062da:	6a3b      	ldr	r3, [r7, #32]
 80062dc:	ee07 3a90 	vmov	s15, r3
 80062e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062e4:	ed97 6a04 	vldr	s12, [r7, #16]
 80062e8:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80062ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006300:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006304:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006306:	4b4a      	ldr	r3, [pc, #296]	@ (8006430 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800630e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006312:	d121      	bne.n	8006358 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8006314:	4b46      	ldr	r3, [pc, #280]	@ (8006430 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006318:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800631c:	2b00      	cmp	r3, #0
 800631e:	d017      	beq.n	8006350 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006320:	4b43      	ldr	r3, [pc, #268]	@ (8006430 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006322:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006324:	0a5b      	lsrs	r3, r3, #9
 8006326:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800632a:	ee07 3a90 	vmov	s15, r3
 800632e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8006332:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006336:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800633a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800633e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006342:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006346:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	601a      	str	r2, [r3, #0]
 800634e:	e006      	b.n	800635e <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2200      	movs	r2, #0
 8006354:	601a      	str	r2, [r3, #0]
 8006356:	e002      	b.n	800635e <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2200      	movs	r2, #0
 800635c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800635e:	4b34      	ldr	r3, [pc, #208]	@ (8006430 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006366:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800636a:	d121      	bne.n	80063b0 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 800636c:	4b30      	ldr	r3, [pc, #192]	@ (8006430 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800636e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006370:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006374:	2b00      	cmp	r3, #0
 8006376:	d017      	beq.n	80063a8 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006378:	4b2d      	ldr	r3, [pc, #180]	@ (8006430 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800637a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800637c:	0c1b      	lsrs	r3, r3, #16
 800637e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006382:	ee07 3a90 	vmov	s15, r3
 8006386:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 800638a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800638e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006392:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006396:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800639a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800639e:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	605a      	str	r2, [r3, #4]
 80063a6:	e006      	b.n	80063b6 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2200      	movs	r2, #0
 80063ac:	605a      	str	r2, [r3, #4]
 80063ae:	e002      	b.n	80063b6 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2200      	movs	r2, #0
 80063b4:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80063b6:	4b1e      	ldr	r3, [pc, #120]	@ (8006430 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80063be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80063c2:	d121      	bne.n	8006408 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80063c4:	4b1a      	ldr	r3, [pc, #104]	@ (8006430 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80063c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d017      	beq.n	8006400 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80063d0:	4b17      	ldr	r3, [pc, #92]	@ (8006430 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80063d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063d4:	0e1b      	lsrs	r3, r3, #24
 80063d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063da:	ee07 3a90 	vmov	s15, r3
 80063de:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 80063e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063e6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 80063ea:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80063ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063f6:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 80063fe:	e010      	b.n	8006422 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2200      	movs	r2, #0
 8006404:	609a      	str	r2, [r3, #8]
}
 8006406:	e00c      	b.n	8006422 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2200      	movs	r2, #0
 800640c:	609a      	str	r2, [r3, #8]
}
 800640e:	e008      	b.n	8006422 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	609a      	str	r2, [r3, #8]
}
 8006422:	bf00      	nop
 8006424:	372c      	adds	r7, #44	@ 0x2c
 8006426:	46bd      	mov	sp, r7
 8006428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642c:	4770      	bx	lr
 800642e:	bf00      	nop
 8006430:	44020c00 	.word	0x44020c00
 8006434:	03d09000 	.word	0x03d09000
 8006438:	46000000 	.word	0x46000000
 800643c:	4a742400 	.word	0x4a742400
 8006440:	4bbebc20 	.word	0x4bbebc20

08006444 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006444:	b590      	push	{r4, r7, lr}
 8006446:	b08f      	sub	sp, #60	@ 0x3c
 8006448:	af00      	add	r7, sp, #0
 800644a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800644e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006452:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8006456:	4321      	orrs	r1, r4
 8006458:	d150      	bne.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800645a:	4b26      	ldr	r3, [pc, #152]	@ (80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800645c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006460:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006464:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8006466:	4b23      	ldr	r3, [pc, #140]	@ (80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006468:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800646c:	f003 0302 	and.w	r3, r3, #2
 8006470:	2b02      	cmp	r3, #2
 8006472:	d108      	bne.n	8006486 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006476:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800647a:	d104      	bne.n	8006486 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800647c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006480:	637b      	str	r3, [r7, #52]	@ 0x34
 8006482:	f002 bb2a 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006486:	4b1b      	ldr	r3, [pc, #108]	@ (80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006488:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800648c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006490:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006494:	d108      	bne.n	80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8006496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006498:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800649c:	d104      	bne.n	80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 800649e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80064a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80064a4:	f002 bb19 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 80064a8:	4b12      	ldr	r3, [pc, #72]	@ (80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80064b4:	d119      	bne.n	80064ea <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80064b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064bc:	d115      	bne.n	80064ea <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80064be:	4b0d      	ldr	r3, [pc, #52]	@ (80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80064c0:	69db      	ldr	r3, [r3, #28]
 80064c2:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 80064c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064ca:	d30a      	bcc.n	80064e2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 80064cc:	4b09      	ldr	r3, [pc, #36]	@ (80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80064ce:	69db      	ldr	r3, [r3, #28]
 80064d0:	0a1b      	lsrs	r3, r3, #8
 80064d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80064d6:	4a08      	ldr	r2, [pc, #32]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80064d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80064dc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80064de:	f002 bafc 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 80064e2:	2300      	movs	r3, #0
 80064e4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80064e6:	f002 baf8 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80064ea:	2300      	movs	r3, #0
 80064ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80064ee:	f002 baf4 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80064f2:	bf00      	nop
 80064f4:	44020c00 	.word	0x44020c00
 80064f8:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 80064fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006500:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8006504:	ea50 0104 	orrs.w	r1, r0, r4
 8006508:	f001 8275 	beq.w	80079f6 <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 800650c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006510:	2801      	cmp	r0, #1
 8006512:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8006516:	f082 82dd 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800651a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800651e:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8006522:	ea50 0104 	orrs.w	r1, r0, r4
 8006526:	f001 816c 	beq.w	8007802 <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 800652a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800652e:	2801      	cmp	r0, #1
 8006530:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8006534:	f082 82ce 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006538:	e9d7 0100 	ldrd	r0, r1, [r7]
 800653c:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8006540:	ea50 0104 	orrs.w	r1, r0, r4
 8006544:	f001 8602 	beq.w	800814c <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8006548:	e9d7 0100 	ldrd	r0, r1, [r7]
 800654c:	2801      	cmp	r0, #1
 800654e:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8006552:	f082 82bf 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006556:	e9d7 0100 	ldrd	r0, r1, [r7]
 800655a:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 800655e:	ea50 0104 	orrs.w	r1, r0, r4
 8006562:	f001 854c 	beq.w	8007ffe <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 8006566:	e9d7 0100 	ldrd	r0, r1, [r7]
 800656a:	2801      	cmp	r0, #1
 800656c:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8006570:	f082 82b0 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006574:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006578:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 800657c:	ea50 0104 	orrs.w	r1, r0, r4
 8006580:	f001 849e 	beq.w	8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 8006584:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006588:	2801      	cmp	r0, #1
 800658a:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 800658e:	f082 82a1 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006592:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006596:	f1a1 0420 	sub.w	r4, r1, #32
 800659a:	ea50 0104 	orrs.w	r1, r0, r4
 800659e:	f001 83e8 	beq.w	8007d72 <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 80065a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80065a6:	2801      	cmp	r0, #1
 80065a8:	f171 0120 	sbcs.w	r1, r1, #32
 80065ac:	f082 8292 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80065b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80065b4:	f1a1 0410 	sub.w	r4, r1, #16
 80065b8:	ea50 0104 	orrs.w	r1, r0, r4
 80065bc:	f002 8256 	beq.w	8008a6c <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 80065c0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80065c4:	2801      	cmp	r0, #1
 80065c6:	f171 0110 	sbcs.w	r1, r1, #16
 80065ca:	f082 8283 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80065ce:	e9d7 0100 	ldrd	r0, r1, [r7]
 80065d2:	f1a1 0408 	sub.w	r4, r1, #8
 80065d6:	ea50 0104 	orrs.w	r1, r0, r4
 80065da:	f002 81cc 	beq.w	8008976 <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 80065de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80065e2:	2801      	cmp	r0, #1
 80065e4:	f171 0108 	sbcs.w	r1, r1, #8
 80065e8:	f082 8274 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80065ec:	e9d7 0100 	ldrd	r0, r1, [r7]
 80065f0:	1f0c      	subs	r4, r1, #4
 80065f2:	ea50 0104 	orrs.w	r1, r0, r4
 80065f6:	f001 8648 	beq.w	800828a <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 80065fa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80065fe:	2801      	cmp	r0, #1
 8006600:	f171 0104 	sbcs.w	r1, r1, #4
 8006604:	f082 8266 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006608:	e9d7 0100 	ldrd	r0, r1, [r7]
 800660c:	1e8c      	subs	r4, r1, #2
 800660e:	ea50 0104 	orrs.w	r1, r0, r4
 8006612:	f002 8143 	beq.w	800889c <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 8006616:	e9d7 0100 	ldrd	r0, r1, [r7]
 800661a:	2801      	cmp	r0, #1
 800661c:	f171 0102 	sbcs.w	r1, r1, #2
 8006620:	f082 8258 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006624:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006628:	1e4c      	subs	r4, r1, #1
 800662a:	ea50 0104 	orrs.w	r1, r0, r4
 800662e:	f002 80ce 	beq.w	80087ce <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 8006632:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006636:	2801      	cmp	r0, #1
 8006638:	f171 0101 	sbcs.w	r1, r1, #1
 800663c:	f082 824a 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006640:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006644:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8006648:	4321      	orrs	r1, r4
 800664a:	f002 8059 	beq.w	8008700 <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 800664e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006652:	4cd9      	ldr	r4, [pc, #868]	@ (80069b8 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8006654:	42a0      	cmp	r0, r4
 8006656:	f171 0100 	sbcs.w	r1, r1, #0
 800665a:	f082 823b 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800665e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006662:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8006666:	4321      	orrs	r1, r4
 8006668:	f001 87d9 	beq.w	800861e <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 800666c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006670:	4cd2      	ldr	r4, [pc, #840]	@ (80069bc <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8006672:	42a0      	cmp	r0, r4
 8006674:	f171 0100 	sbcs.w	r1, r1, #0
 8006678:	f082 822c 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800667c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006680:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8006684:	4321      	orrs	r1, r4
 8006686:	f001 8751 	beq.w	800852c <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 800668a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800668e:	4ccc      	ldr	r4, [pc, #816]	@ (80069c0 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8006690:	42a0      	cmp	r0, r4
 8006692:	f171 0100 	sbcs.w	r1, r1, #0
 8006696:	f082 821d 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800669a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800669e:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 80066a2:	4321      	orrs	r1, r4
 80066a4:	f001 869a 	beq.w	80083dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 80066a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80066ac:	4cc5      	ldr	r4, [pc, #788]	@ (80069c4 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 80066ae:	42a0      	cmp	r0, r4
 80066b0:	f171 0100 	sbcs.w	r1, r1, #0
 80066b4:	f082 820e 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80066b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80066bc:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 80066c0:	4321      	orrs	r1, r4
 80066c2:	f001 8612 	beq.w	80082ea <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 80066c6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80066ca:	4cbf      	ldr	r4, [pc, #764]	@ (80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 80066cc:	42a0      	cmp	r0, r4
 80066ce:	f171 0100 	sbcs.w	r1, r1, #0
 80066d2:	f082 81ff 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80066d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80066da:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 80066de:	4321      	orrs	r1, r4
 80066e0:	f002 817e 	beq.w	80089e0 <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 80066e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80066e8:	4cb8      	ldr	r4, [pc, #736]	@ (80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80066ea:	42a0      	cmp	r0, r4
 80066ec:	f171 0100 	sbcs.w	r1, r1, #0
 80066f0:	f082 81f0 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80066f4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80066f8:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 80066fc:	4321      	orrs	r1, r4
 80066fe:	f000 829e 	beq.w	8006c3e <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 8006702:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006706:	4cb2      	ldr	r4, [pc, #712]	@ (80069d0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006708:	42a0      	cmp	r0, r4
 800670a:	f171 0100 	sbcs.w	r1, r1, #0
 800670e:	f082 81e1 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006712:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006716:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 800671a:	4321      	orrs	r1, r4
 800671c:	f000 826d 	beq.w	8006bfa <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8006720:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006724:	4cab      	ldr	r4, [pc, #684]	@ (80069d4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006726:	42a0      	cmp	r0, r4
 8006728:	f171 0100 	sbcs.w	r1, r1, #0
 800672c:	f082 81d2 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006730:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006734:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8006738:	4321      	orrs	r1, r4
 800673a:	f001 800d 	beq.w	8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 800673e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006742:	4ca5      	ldr	r4, [pc, #660]	@ (80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006744:	42a0      	cmp	r0, r4
 8006746:	f171 0100 	sbcs.w	r1, r1, #0
 800674a:	f082 81c3 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800674e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006752:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 8006756:	4321      	orrs	r1, r4
 8006758:	f000 81d0 	beq.w	8006afc <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 800675c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006760:	4c9e      	ldr	r4, [pc, #632]	@ (80069dc <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006762:	42a0      	cmp	r0, r4
 8006764:	f171 0100 	sbcs.w	r1, r1, #0
 8006768:	f082 81b4 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800676c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006770:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 8006774:	4321      	orrs	r1, r4
 8006776:	f000 8142 	beq.w	80069fe <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 800677a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800677e:	4c98      	ldr	r4, [pc, #608]	@ (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006780:	42a0      	cmp	r0, r4
 8006782:	f171 0100 	sbcs.w	r1, r1, #0
 8006786:	f082 81a5 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800678a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800678e:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 8006792:	4321      	orrs	r1, r4
 8006794:	f001 824e 	beq.w	8007c34 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 8006798:	e9d7 0100 	ldrd	r0, r1, [r7]
 800679c:	4c91      	ldr	r4, [pc, #580]	@ (80069e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 800679e:	42a0      	cmp	r0, r4
 80067a0:	f171 0100 	sbcs.w	r1, r1, #0
 80067a4:	f082 8196 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80067a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80067ac:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 80067b0:	4321      	orrs	r1, r4
 80067b2:	f001 8197 	beq.w	8007ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 80067b6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80067ba:	4c8b      	ldr	r4, [pc, #556]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80067bc:	42a0      	cmp	r0, r4
 80067be:	f171 0100 	sbcs.w	r1, r1, #0
 80067c2:	f082 8187 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80067c6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80067ca:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 80067ce:	4321      	orrs	r1, r4
 80067d0:	f001 8154 	beq.w	8007a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 80067d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80067d8:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 80067dc:	f171 0100 	sbcs.w	r1, r1, #0
 80067e0:	f082 8178 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80067e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80067e8:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 80067ec:	4321      	orrs	r1, r4
 80067ee:	f001 80b7 	beq.w	8007960 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 80067f2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80067f6:	f248 0401 	movw	r4, #32769	@ 0x8001
 80067fa:	42a0      	cmp	r0, r4
 80067fc:	f171 0100 	sbcs.w	r1, r1, #0
 8006800:	f082 8168 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006804:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006808:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 800680c:	4321      	orrs	r1, r4
 800680e:	f001 8064 	beq.w	80078da <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 8006812:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006816:	f244 0401 	movw	r4, #16385	@ 0x4001
 800681a:	42a0      	cmp	r0, r4
 800681c:	f171 0100 	sbcs.w	r1, r1, #0
 8006820:	f082 8158 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006824:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006828:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 800682c:	4321      	orrs	r1, r4
 800682e:	f001 8011 	beq.w	8007854 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 8006832:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006836:	f242 0401 	movw	r4, #8193	@ 0x2001
 800683a:	42a0      	cmp	r0, r4
 800683c:	f171 0100 	sbcs.w	r1, r1, #0
 8006840:	f082 8148 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006844:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006848:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 800684c:	4321      	orrs	r1, r4
 800684e:	f000 871e 	beq.w	800768e <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 8006852:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006856:	f241 0401 	movw	r4, #4097	@ 0x1001
 800685a:	42a0      	cmp	r0, r4
 800685c:	f171 0100 	sbcs.w	r1, r1, #0
 8006860:	f082 8138 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006864:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006868:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 800686c:	4321      	orrs	r1, r4
 800686e:	f000 86a8 	beq.w	80075c2 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 8006872:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006876:	f640 0401 	movw	r4, #2049	@ 0x801
 800687a:	42a0      	cmp	r0, r4
 800687c:	f171 0100 	sbcs.w	r1, r1, #0
 8006880:	f082 8128 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006884:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006888:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 800688c:	4321      	orrs	r1, r4
 800688e:	f000 8632 	beq.w	80074f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 8006892:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006896:	f240 4401 	movw	r4, #1025	@ 0x401
 800689a:	42a0      	cmp	r0, r4
 800689c:	f171 0100 	sbcs.w	r1, r1, #0
 80068a0:	f082 8118 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80068a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80068a8:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 80068ac:	4321      	orrs	r1, r4
 80068ae:	f000 85b0 	beq.w	8007412 <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 80068b2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80068b6:	f240 2401 	movw	r4, #513	@ 0x201
 80068ba:	42a0      	cmp	r0, r4
 80068bc:	f171 0100 	sbcs.w	r1, r1, #0
 80068c0:	f082 8108 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80068c4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80068c8:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 80068cc:	4321      	orrs	r1, r4
 80068ce:	f000 8535 	beq.w	800733c <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 80068d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80068d6:	f240 1401 	movw	r4, #257	@ 0x101
 80068da:	42a0      	cmp	r0, r4
 80068dc:	f171 0100 	sbcs.w	r1, r1, #0
 80068e0:	f082 80f8 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80068e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80068e8:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 80068ec:	4321      	orrs	r1, r4
 80068ee:	f000 84ba 	beq.w	8007266 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 80068f2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80068f6:	2881      	cmp	r0, #129	@ 0x81
 80068f8:	f171 0100 	sbcs.w	r1, r1, #0
 80068fc:	f082 80ea 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006900:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006904:	2821      	cmp	r0, #33	@ 0x21
 8006906:	f171 0100 	sbcs.w	r1, r1, #0
 800690a:	d26f      	bcs.n	80069ec <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800690c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006910:	4301      	orrs	r1, r0
 8006912:	f002 80df 	beq.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006916:	e9d7 0100 	ldrd	r0, r1, [r7]
 800691a:	1e42      	subs	r2, r0, #1
 800691c:	f141 33ff 	adc.w	r3, r1, #4294967295
 8006920:	2a20      	cmp	r2, #32
 8006922:	f173 0100 	sbcs.w	r1, r3, #0
 8006926:	f082 80d5 	bcs.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800692a:	2a1f      	cmp	r2, #31
 800692c:	f202 80d2 	bhi.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006930:	a101      	add	r1, pc, #4	@ (adr r1, 8006938 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 8006932:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006936:	bf00      	nop
 8006938:	08006c99 	.word	0x08006c99
 800693c:	08006d65 	.word	0x08006d65
 8006940:	08008ad5 	.word	0x08008ad5
 8006944:	08006e25 	.word	0x08006e25
 8006948:	08008ad5 	.word	0x08008ad5
 800694c:	08008ad5 	.word	0x08008ad5
 8006950:	08008ad5 	.word	0x08008ad5
 8006954:	08006ef5 	.word	0x08006ef5
 8006958:	08008ad5 	.word	0x08008ad5
 800695c:	08008ad5 	.word	0x08008ad5
 8006960:	08008ad5 	.word	0x08008ad5
 8006964:	08008ad5 	.word	0x08008ad5
 8006968:	08008ad5 	.word	0x08008ad5
 800696c:	08008ad5 	.word	0x08008ad5
 8006970:	08008ad5 	.word	0x08008ad5
 8006974:	08006fd7 	.word	0x08006fd7
 8006978:	08008ad5 	.word	0x08008ad5
 800697c:	08008ad5 	.word	0x08008ad5
 8006980:	08008ad5 	.word	0x08008ad5
 8006984:	08008ad5 	.word	0x08008ad5
 8006988:	08008ad5 	.word	0x08008ad5
 800698c:	08008ad5 	.word	0x08008ad5
 8006990:	08008ad5 	.word	0x08008ad5
 8006994:	08008ad5 	.word	0x08008ad5
 8006998:	08008ad5 	.word	0x08008ad5
 800699c:	08008ad5 	.word	0x08008ad5
 80069a0:	08008ad5 	.word	0x08008ad5
 80069a4:	08008ad5 	.word	0x08008ad5
 80069a8:	08008ad5 	.word	0x08008ad5
 80069ac:	08008ad5 	.word	0x08008ad5
 80069b0:	08008ad5 	.word	0x08008ad5
 80069b4:	080070ad 	.word	0x080070ad
 80069b8:	80000001 	.word	0x80000001
 80069bc:	40000001 	.word	0x40000001
 80069c0:	20000001 	.word	0x20000001
 80069c4:	10000001 	.word	0x10000001
 80069c8:	08000001 	.word	0x08000001
 80069cc:	04000001 	.word	0x04000001
 80069d0:	00800001 	.word	0x00800001
 80069d4:	00400001 	.word	0x00400001
 80069d8:	00200001 	.word	0x00200001
 80069dc:	00100001 	.word	0x00100001
 80069e0:	00080001 	.word	0x00080001
 80069e4:	00040001 	.word	0x00040001
 80069e8:	00020001 	.word	0x00020001
 80069ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069f0:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 80069f4:	430b      	orrs	r3, r1
 80069f6:	f000 83c4 	beq.w	8007182 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 80069fa:	f002 b86b 	b.w	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80069fe:	4ba1      	ldr	r3, [pc, #644]	@ (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006a00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006a04:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006a08:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8006a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a0c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006a10:	d036      	beq.n	8006a80 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 8006a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a14:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006a18:	d86b      	bhi.n	8006af2 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8006a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a1c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006a20:	d02b      	beq.n	8006a7a <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8006a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a24:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006a28:	d863      	bhi.n	8006af2 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8006a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a30:	d01b      	beq.n	8006a6a <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 8006a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a38:	d85b      	bhi.n	8006af2 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8006a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d004      	beq.n	8006a4a <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 8006a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a46:	d008      	beq.n	8006a5a <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 8006a48:	e053      	b.n	8006af2 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006a4a:	f107 0320 	add.w	r3, r7, #32
 8006a4e:	4618      	mov	r0, r3
 8006a50:	f7ff f8b4 	bl	8005bbc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a56:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006a58:	e04e      	b.n	8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a5a:	f107 0314 	add.w	r3, r7, #20
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f7ff fa18 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006a68:	e046      	b.n	8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a6a:	f107 0308 	add.w	r3, r7, #8
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f7ff fb7c 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006a78:	e03e      	b.n	8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006a7a:	4b83      	ldr	r3, [pc, #524]	@ (8006c88 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8006a7c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006a7e:	e03b      	b.n	8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006a80:	4b80      	ldr	r3, [pc, #512]	@ (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006a82:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006a86:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006a8a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006a8c:	4b7d      	ldr	r3, [pc, #500]	@ (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f003 0302 	and.w	r3, r3, #2
 8006a94:	2b02      	cmp	r3, #2
 8006a96:	d10c      	bne.n	8006ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 8006a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d109      	bne.n	8006ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006a9e:	4b79      	ldr	r3, [pc, #484]	@ (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	08db      	lsrs	r3, r3, #3
 8006aa4:	f003 0303 	and.w	r3, r3, #3
 8006aa8:	4a78      	ldr	r2, [pc, #480]	@ (8006c8c <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 8006aaa:	fa22 f303 	lsr.w	r3, r2, r3
 8006aae:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ab0:	e01e      	b.n	8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006ab2:	4b74      	ldr	r3, [pc, #464]	@ (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006aba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006abe:	d106      	bne.n	8006ace <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006ac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ac6:	d102      	bne.n	8006ace <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006ac8:	4b71      	ldr	r3, [pc, #452]	@ (8006c90 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 8006aca:	637b      	str	r3, [r7, #52]	@ 0x34
 8006acc:	e010      	b.n	8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006ace:	4b6d      	ldr	r3, [pc, #436]	@ (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ad6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ada:	d106      	bne.n	8006aea <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 8006adc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ade:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ae2:	d102      	bne.n	8006aea <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006ae4:	4b6b      	ldr	r3, [pc, #428]	@ (8006c94 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8006ae6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ae8:	e002      	b.n	8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8006aea:	2300      	movs	r3, #0
 8006aec:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006aee:	e003      	b.n	8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 8006af0:	e002      	b.n	8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 8006af2:	2300      	movs	r3, #0
 8006af4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006af6:	bf00      	nop
          }
        }
        break;
 8006af8:	f001 bfef 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8006afc:	4b61      	ldr	r3, [pc, #388]	@ (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006afe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006b02:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 8006b06:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8006b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b0a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006b0e:	d036      	beq.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 8006b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b12:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006b16:	d86b      	bhi.n	8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8006b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b1a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006b1e:	d02b      	beq.n	8006b78 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8006b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b22:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006b26:	d863      	bhi.n	8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8006b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b2e:	d01b      	beq.n	8006b68 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8006b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b36:	d85b      	bhi.n	8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8006b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d004      	beq.n	8006b48 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8006b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b40:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006b44:	d008      	beq.n	8006b58 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 8006b46:	e053      	b.n	8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006b48:	f107 0320 	add.w	r3, r7, #32
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	f7ff f835 	bl	8005bbc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b54:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006b56:	e04e      	b.n	8006bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b58:	f107 0314 	add.w	r3, r7, #20
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	f7ff f999 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006b66:	e046      	b.n	8006bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006b68:	f107 0308 	add.w	r3, r7, #8
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f7ff fafd 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006b76:	e03e      	b.n	8006bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006b78:	4b43      	ldr	r3, [pc, #268]	@ (8006c88 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8006b7a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006b7c:	e03b      	b.n	8006bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006b7e:	4b41      	ldr	r3, [pc, #260]	@ (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006b80:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006b84:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006b88:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006b8a:	4b3e      	ldr	r3, [pc, #248]	@ (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f003 0302 	and.w	r3, r3, #2
 8006b92:	2b02      	cmp	r3, #2
 8006b94:	d10c      	bne.n	8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 8006b96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d109      	bne.n	8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006b9c:	4b39      	ldr	r3, [pc, #228]	@ (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	08db      	lsrs	r3, r3, #3
 8006ba2:	f003 0303 	and.w	r3, r3, #3
 8006ba6:	4a39      	ldr	r2, [pc, #228]	@ (8006c8c <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 8006ba8:	fa22 f303 	lsr.w	r3, r2, r3
 8006bac:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bae:	e01e      	b.n	8006bee <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006bb0:	4b34      	ldr	r3, [pc, #208]	@ (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006bb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006bbc:	d106      	bne.n	8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8006bbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bc4:	d102      	bne.n	8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006bc6:	4b32      	ldr	r3, [pc, #200]	@ (8006c90 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 8006bc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bca:	e010      	b.n	8006bee <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006bcc:	4b2d      	ldr	r3, [pc, #180]	@ (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bd4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006bd8:	d106      	bne.n	8006be8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 8006bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bdc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006be0:	d102      	bne.n	8006be8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006be2:	4b2c      	ldr	r3, [pc, #176]	@ (8006c94 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8006be4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006be6:	e002      	b.n	8006bee <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8006be8:	2300      	movs	r3, #0
 8006bea:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006bec:	e003      	b.n	8006bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 8006bee:	e002      	b.n	8006bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006bf4:	bf00      	nop
          }
        }
        break;
 8006bf6:	f001 bf70 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 8006bfa:	4b22      	ldr	r3, [pc, #136]	@ (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006bfc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006c00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c04:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 8006c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d108      	bne.n	8006c1e <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006c0c:	f107 0320 	add.w	r3, r7, #32
 8006c10:	4618      	mov	r0, r3
 8006c12:	f7fe ffd3 	bl	8005bbc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c18:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006c1a:	f001 bf5e 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 8006c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c20:	2b40      	cmp	r3, #64	@ 0x40
 8006c22:	d108      	bne.n	8006c36 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c24:	f107 0314 	add.w	r3, r7, #20
 8006c28:	4618      	mov	r0, r3
 8006c2a:	f7ff f933 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006c2e:	69fb      	ldr	r3, [r7, #28]
 8006c30:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c32:	f001 bf52 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8006c36:	2300      	movs	r3, #0
 8006c38:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c3a:	f001 bf4e 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 8006c3e:	4b11      	ldr	r3, [pc, #68]	@ (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006c40:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006c44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c48:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 8006c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d108      	bne.n	8006c62 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006c50:	f107 0320 	add.w	r3, r7, #32
 8006c54:	4618      	mov	r0, r3
 8006c56:	f7fe ffb1 	bl	8005bbc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c5c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006c5e:	f001 bf3c 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 8006c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c64:	2b80      	cmp	r3, #128	@ 0x80
 8006c66:	d108      	bne.n	8006c7a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c68:	f107 0314 	add.w	r3, r7, #20
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	f7ff f911 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006c72:	69fb      	ldr	r3, [r7, #28]
 8006c74:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c76:	f001 bf30 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c7e:	f001 bf2c 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006c82:	bf00      	nop
 8006c84:	44020c00 	.word	0x44020c00
 8006c88:	00bb8000 	.word	0x00bb8000
 8006c8c:	03d09000 	.word	0x03d09000
 8006c90:	003d0900 	.word	0x003d0900
 8006c94:	017d7840 	.word	0x017d7840
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8006c98:	4b9d      	ldr	r3, [pc, #628]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006c9a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006c9e:	f003 0307 	and.w	r3, r3, #7
 8006ca2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8006ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d104      	bne.n	8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8006caa:	f7fc ffd1 	bl	8003c50 <HAL_RCC_GetPCLK2Freq>
 8006cae:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8006cb0:	f001 bf13 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8006cb4:	4b96      	ldr	r3, [pc, #600]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006cbc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006cc0:	d10a      	bne.n	8006cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8006cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	d107      	bne.n	8006cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006cc8:	f107 0314 	add.w	r3, r7, #20
 8006ccc:	4618      	mov	r0, r3
 8006cce:	f7ff f8e1 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006cd2:	69bb      	ldr	r3, [r7, #24]
 8006cd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cd6:	e043      	b.n	8006d60 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 8006cd8:	4b8d      	ldr	r3, [pc, #564]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ce0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ce4:	d10a      	bne.n	8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 8006ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ce8:	2b02      	cmp	r3, #2
 8006cea:	d107      	bne.n	8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006cec:	f107 0308 	add.w	r3, r7, #8
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f7ff fa3b 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cfa:	e031      	b.n	8006d60 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8006cfc:	4b84      	ldr	r3, [pc, #528]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f003 0302 	and.w	r3, r3, #2
 8006d04:	2b02      	cmp	r3, #2
 8006d06:	d10c      	bne.n	8006d22 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8006d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d0a:	2b03      	cmp	r3, #3
 8006d0c:	d109      	bne.n	8006d22 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006d0e:	4b80      	ldr	r3, [pc, #512]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	08db      	lsrs	r3, r3, #3
 8006d14:	f003 0303 	and.w	r3, r3, #3
 8006d18:	4a7e      	ldr	r2, [pc, #504]	@ (8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8006d1a:	fa22 f303 	lsr.w	r3, r2, r3
 8006d1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d20:	e01e      	b.n	8006d60 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8006d22:	4b7b      	ldr	r3, [pc, #492]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d2e:	d105      	bne.n	8006d3c <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 8006d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d32:	2b04      	cmp	r3, #4
 8006d34:	d102      	bne.n	8006d3c <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 8006d36:	4b78      	ldr	r3, [pc, #480]	@ (8006f18 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8006d38:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d3a:	e011      	b.n	8006d60 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8006d3c:	4b74      	ldr	r3, [pc, #464]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006d3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d42:	f003 0302 	and.w	r3, r3, #2
 8006d46:	2b02      	cmp	r3, #2
 8006d48:	d106      	bne.n	8006d58 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 8006d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d4c:	2b05      	cmp	r3, #5
 8006d4e:	d103      	bne.n	8006d58 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 8006d50:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d54:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d56:	e003      	b.n	8006d60 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 8006d58:	2300      	movs	r3, #0
 8006d5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d5c:	f001 bebd 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006d60:	f001 bebb 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006d64:	4b6a      	ldr	r3, [pc, #424]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006d66:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006d6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006d6e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8006d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d104      	bne.n	8006d80 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006d76:	f7fc ff55 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 8006d7a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8006d7c:	f001 bead 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8006d80:	4b63      	ldr	r3, [pc, #396]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d8c:	d10a      	bne.n	8006da4 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8006d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d90:	2b08      	cmp	r3, #8
 8006d92:	d107      	bne.n	8006da4 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d94:	f107 0314 	add.w	r3, r7, #20
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f7ff f87b 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006d9e:	69bb      	ldr	r3, [r7, #24]
 8006da0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006da2:	e03d      	b.n	8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 8006da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006da6:	2b10      	cmp	r3, #16
 8006da8:	d108      	bne.n	8006dbc <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006daa:	f107 0308 	add.w	r3, r7, #8
 8006dae:	4618      	mov	r0, r3
 8006db0:	f7ff f9dc 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006db8:	f001 be8f 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8006dbc:	4b54      	ldr	r3, [pc, #336]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f003 0302 	and.w	r3, r3, #2
 8006dc4:	2b02      	cmp	r3, #2
 8006dc6:	d10c      	bne.n	8006de2 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8006dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dca:	2b18      	cmp	r3, #24
 8006dcc:	d109      	bne.n	8006de2 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006dce:	4b50      	ldr	r3, [pc, #320]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	08db      	lsrs	r3, r3, #3
 8006dd4:	f003 0303 	and.w	r3, r3, #3
 8006dd8:	4a4e      	ldr	r2, [pc, #312]	@ (8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8006dda:	fa22 f303 	lsr.w	r3, r2, r3
 8006dde:	637b      	str	r3, [r7, #52]	@ 0x34
 8006de0:	e01e      	b.n	8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8006de2:	4b4b      	ldr	r3, [pc, #300]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006dea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006dee:	d105      	bne.n	8006dfc <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8006df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df2:	2b20      	cmp	r3, #32
 8006df4:	d102      	bne.n	8006dfc <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 8006df6:	4b48      	ldr	r3, [pc, #288]	@ (8006f18 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8006df8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dfa:	e011      	b.n	8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8006dfc:	4b44      	ldr	r3, [pc, #272]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006dfe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006e02:	f003 0302 	and.w	r3, r3, #2
 8006e06:	2b02      	cmp	r3, #2
 8006e08:	d106      	bne.n	8006e18 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 8006e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e0c:	2b28      	cmp	r3, #40	@ 0x28
 8006e0e:	d103      	bne.n	8006e18 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 8006e10:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e14:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e16:	e003      	b.n	8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e1c:	f001 be5d 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006e20:	f001 be5b 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8006e24:	4b3a      	ldr	r3, [pc, #232]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006e26:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006e2a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006e2e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8006e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d104      	bne.n	8006e40 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006e36:	f7fc fef5 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 8006e3a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8006e3c:	f001 be4d 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8006e40:	4b33      	ldr	r3, [pc, #204]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e48:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e4c:	d10a      	bne.n	8006e64 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 8006e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e50:	2b40      	cmp	r3, #64	@ 0x40
 8006e52:	d107      	bne.n	8006e64 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e54:	f107 0314 	add.w	r3, r7, #20
 8006e58:	4618      	mov	r0, r3
 8006e5a:	f7ff f81b 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006e5e:	69bb      	ldr	r3, [r7, #24]
 8006e60:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e62:	e045      	b.n	8006ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8006e64:	4b2a      	ldr	r3, [pc, #168]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006e6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e70:	d10a      	bne.n	8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 8006e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e74:	2b80      	cmp	r3, #128	@ 0x80
 8006e76:	d107      	bne.n	8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e78:	f107 0308 	add.w	r3, r7, #8
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	f7ff f975 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e86:	e033      	b.n	8006ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8006e88:	4b21      	ldr	r3, [pc, #132]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f003 0302 	and.w	r3, r3, #2
 8006e90:	2b02      	cmp	r3, #2
 8006e92:	d10c      	bne.n	8006eae <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 8006e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e96:	2bc0      	cmp	r3, #192	@ 0xc0
 8006e98:	d109      	bne.n	8006eae <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006e9a:	4b1d      	ldr	r3, [pc, #116]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	08db      	lsrs	r3, r3, #3
 8006ea0:	f003 0303 	and.w	r3, r3, #3
 8006ea4:	4a1b      	ldr	r2, [pc, #108]	@ (8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8006ea6:	fa22 f303 	lsr.w	r3, r2, r3
 8006eaa:	637b      	str	r3, [r7, #52]	@ 0x34
 8006eac:	e020      	b.n	8006ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8006eae:	4b18      	ldr	r3, [pc, #96]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006eb6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006eba:	d106      	bne.n	8006eca <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 8006ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ebe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ec2:	d102      	bne.n	8006eca <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 8006ec4:	4b14      	ldr	r3, [pc, #80]	@ (8006f18 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8006ec6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ec8:	e012      	b.n	8006ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8006eca:	4b11      	ldr	r3, [pc, #68]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006ecc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ed0:	f003 0302 	and.w	r3, r3, #2
 8006ed4:	2b02      	cmp	r3, #2
 8006ed6:	d107      	bne.n	8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 8006ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eda:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8006ede:	d103      	bne.n	8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 8006ee0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ee4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ee6:	e003      	b.n	8006ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 8006ee8:	2300      	movs	r3, #0
 8006eea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006eec:	f001 bdf5 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006ef0:	f001 bdf3 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8006ef4:	4b06      	ldr	r3, [pc, #24]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8006ef6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006efa:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8006efe:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8006f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d10a      	bne.n	8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006f06:	f7fc fe8d 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 8006f0a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8006f0c:	f001 bde5 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006f10:	44020c00 	.word	0x44020c00
 8006f14:	03d09000 	.word	0x03d09000
 8006f18:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8006f1c:	4ba0      	ldr	r3, [pc, #640]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f24:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f28:	d10b      	bne.n	8006f42 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 8006f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f30:	d107      	bne.n	8006f42 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f32:	f107 0314 	add.w	r3, r7, #20
 8006f36:	4618      	mov	r0, r3
 8006f38:	f7fe ffac 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006f3c:	69bb      	ldr	r3, [r7, #24]
 8006f3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f40:	e047      	b.n	8006fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 8006f42:	4b97      	ldr	r3, [pc, #604]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006f4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f4e:	d10b      	bne.n	8006f68 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 8006f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f56:	d107      	bne.n	8006f68 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f58:	f107 0308 	add.w	r3, r7, #8
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f7ff f905 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f66:	e034      	b.n	8006fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8006f68:	4b8d      	ldr	r3, [pc, #564]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f003 0302 	and.w	r3, r3, #2
 8006f70:	2b02      	cmp	r3, #2
 8006f72:	d10d      	bne.n	8006f90 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8006f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f76:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006f7a:	d109      	bne.n	8006f90 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006f7c:	4b88      	ldr	r3, [pc, #544]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	08db      	lsrs	r3, r3, #3
 8006f82:	f003 0303 	and.w	r3, r3, #3
 8006f86:	4a87      	ldr	r2, [pc, #540]	@ (80071a4 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8006f88:	fa22 f303 	lsr.w	r3, r2, r3
 8006f8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f8e:	e020      	b.n	8006fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 8006f90:	4b83      	ldr	r3, [pc, #524]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f9c:	d106      	bne.n	8006fac <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 8006f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fa0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006fa4:	d102      	bne.n	8006fac <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 8006fa6:	4b80      	ldr	r3, [pc, #512]	@ (80071a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8006fa8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006faa:	e012      	b.n	8006fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8006fac:	4b7c      	ldr	r3, [pc, #496]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006fae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006fb2:	f003 0302 	and.w	r3, r3, #2
 8006fb6:	2b02      	cmp	r3, #2
 8006fb8:	d107      	bne.n	8006fca <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 8006fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fbc:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006fc0:	d103      	bne.n	8006fca <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 8006fc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006fc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fc8:	e003      	b.n	8006fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006fce:	f001 bd84 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006fd2:	f001 bd82 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006fd6:	4b72      	ldr	r3, [pc, #456]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006fd8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006fdc:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006fe0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8006fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d104      	bne.n	8006ff2 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006fe8:	f7fc fe1c 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 8006fec:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 8006fee:	f001 bd74 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 8006ff2:	4b6b      	ldr	r3, [pc, #428]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ffa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ffe:	d10b      	bne.n	8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 8007000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007002:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007006:	d107      	bne.n	8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007008:	f107 0314 	add.w	r3, r7, #20
 800700c:	4618      	mov	r0, r3
 800700e:	f7fe ff41 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007012:	69bb      	ldr	r3, [r7, #24]
 8007014:	637b      	str	r3, [r7, #52]	@ 0x34
 8007016:	e047      	b.n	80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8007018:	4b61      	ldr	r3, [pc, #388]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007020:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007024:	d10b      	bne.n	800703e <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 8007026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007028:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800702c:	d107      	bne.n	800703e <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800702e:	f107 0308 	add.w	r3, r7, #8
 8007032:	4618      	mov	r0, r3
 8007034:	f7ff f89a 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	637b      	str	r3, [r7, #52]	@ 0x34
 800703c:	e034      	b.n	80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800703e:	4b58      	ldr	r3, [pc, #352]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f003 0302 	and.w	r3, r3, #2
 8007046:	2b02      	cmp	r3, #2
 8007048:	d10d      	bne.n	8007066 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 800704a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800704c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007050:	d109      	bne.n	8007066 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007052:	4b53      	ldr	r3, [pc, #332]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	08db      	lsrs	r3, r3, #3
 8007058:	f003 0303 	and.w	r3, r3, #3
 800705c:	4a51      	ldr	r2, [pc, #324]	@ (80071a4 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800705e:	fa22 f303 	lsr.w	r3, r2, r3
 8007062:	637b      	str	r3, [r7, #52]	@ 0x34
 8007064:	e020      	b.n	80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 8007066:	4b4e      	ldr	r3, [pc, #312]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800706e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007072:	d106      	bne.n	8007082 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8007074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007076:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800707a:	d102      	bne.n	8007082 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 800707c:	4b4a      	ldr	r3, [pc, #296]	@ (80071a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800707e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007080:	e012      	b.n	80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8007082:	4b47      	ldr	r3, [pc, #284]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007084:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007088:	f003 0302 	and.w	r3, r3, #2
 800708c:	2b02      	cmp	r3, #2
 800708e:	d107      	bne.n	80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 8007090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007092:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007096:	d103      	bne.n	80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 8007098:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800709c:	637b      	str	r3, [r7, #52]	@ 0x34
 800709e:	e003      	b.n	80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 80070a0:	2300      	movs	r3, #0
 80070a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80070a4:	f001 bd19 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80070a8:	f001 bd17 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 80070ac:	4b3c      	ldr	r3, [pc, #240]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80070ae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80070b2:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 80070b6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 80070b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d104      	bne.n	80070c8 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80070be:	f7fc fdb1 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 80070c2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 80070c4:	f001 bd09 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 80070c8:	4b35      	ldr	r3, [pc, #212]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80070d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80070d4:	d10b      	bne.n	80070ee <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 80070d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070dc:	d107      	bne.n	80070ee <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80070de:	f107 0314 	add.w	r3, r7, #20
 80070e2:	4618      	mov	r0, r3
 80070e4:	f7fe fed6 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80070e8:	69bb      	ldr	r3, [r7, #24]
 80070ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80070ec:	e047      	b.n	800717e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 80070ee:	4b2c      	ldr	r3, [pc, #176]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80070f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070fa:	d10b      	bne.n	8007114 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 80070fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007102:	d107      	bne.n	8007114 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007104:	f107 0308 	add.w	r3, r7, #8
 8007108:	4618      	mov	r0, r3
 800710a:	f7ff f82f 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	637b      	str	r3, [r7, #52]	@ 0x34
 8007112:	e034      	b.n	800717e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8007114:	4b22      	ldr	r3, [pc, #136]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f003 0302 	and.w	r3, r3, #2
 800711c:	2b02      	cmp	r3, #2
 800711e:	d10d      	bne.n	800713c <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 8007120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007122:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8007126:	d109      	bne.n	800713c <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007128:	4b1d      	ldr	r3, [pc, #116]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	08db      	lsrs	r3, r3, #3
 800712e:	f003 0303 	and.w	r3, r3, #3
 8007132:	4a1c      	ldr	r2, [pc, #112]	@ (80071a4 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007134:	fa22 f303 	lsr.w	r3, r2, r3
 8007138:	637b      	str	r3, [r7, #52]	@ 0x34
 800713a:	e020      	b.n	800717e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 800713c:	4b18      	ldr	r3, [pc, #96]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007144:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007148:	d106      	bne.n	8007158 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 800714a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800714c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007150:	d102      	bne.n	8007158 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 8007152:	4b15      	ldr	r3, [pc, #84]	@ (80071a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8007154:	637b      	str	r3, [r7, #52]	@ 0x34
 8007156:	e012      	b.n	800717e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8007158:	4b11      	ldr	r3, [pc, #68]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800715a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800715e:	f003 0302 	and.w	r3, r3, #2
 8007162:	2b02      	cmp	r3, #2
 8007164:	d107      	bne.n	8007176 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8007166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007168:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800716c:	d103      	bne.n	8007176 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 800716e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007172:	637b      	str	r3, [r7, #52]	@ 0x34
 8007174:	e003      	b.n	800717e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 8007176:	2300      	movs	r3, #0
 8007178:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800717a:	f001 bcae 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800717e:	f001 bcac 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 8007182:	4b07      	ldr	r3, [pc, #28]	@ (80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007184:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007188:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 800718c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 800718e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007190:	2b00      	cmp	r3, #0
 8007192:	d10b      	bne.n	80071ac <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007194:	f7fc fd46 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 8007198:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 800719a:	f001 bc9e 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800719e:	bf00      	nop
 80071a0:	44020c00 	.word	0x44020c00
 80071a4:	03d09000 	.word	0x03d09000
 80071a8:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 80071ac:	4ba0      	ldr	r3, [pc, #640]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80071b8:	d10b      	bne.n	80071d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 80071ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071bc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80071c0:	d107      	bne.n	80071d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80071c2:	f107 0314 	add.w	r3, r7, #20
 80071c6:	4618      	mov	r0, r3
 80071c8:	f7fe fe64 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80071cc:	69bb      	ldr	r3, [r7, #24]
 80071ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80071d0:	e047      	b.n	8007262 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 80071d2:	4b97      	ldr	r3, [pc, #604]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80071da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80071de:	d10b      	bne.n	80071f8 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 80071e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80071e6:	d107      	bne.n	80071f8 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80071e8:	f107 0308 	add.w	r3, r7, #8
 80071ec:	4618      	mov	r0, r3
 80071ee:	f7fe ffbd 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80071f6:	e034      	b.n	8007262 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 80071f8:	4b8d      	ldr	r3, [pc, #564]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f003 0302 	and.w	r3, r3, #2
 8007200:	2b02      	cmp	r3, #2
 8007202:	d10d      	bne.n	8007220 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 8007204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007206:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800720a:	d109      	bne.n	8007220 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800720c:	4b88      	ldr	r3, [pc, #544]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	08db      	lsrs	r3, r3, #3
 8007212:	f003 0303 	and.w	r3, r3, #3
 8007216:	4a87      	ldr	r2, [pc, #540]	@ (8007434 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8007218:	fa22 f303 	lsr.w	r3, r2, r3
 800721c:	637b      	str	r3, [r7, #52]	@ 0x34
 800721e:	e020      	b.n	8007262 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8007220:	4b83      	ldr	r3, [pc, #524]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007228:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800722c:	d106      	bne.n	800723c <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 800722e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007230:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007234:	d102      	bne.n	800723c <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 8007236:	4b80      	ldr	r3, [pc, #512]	@ (8007438 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007238:	637b      	str	r3, [r7, #52]	@ 0x34
 800723a:	e012      	b.n	8007262 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 800723c:	4b7c      	ldr	r3, [pc, #496]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800723e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007242:	f003 0302 	and.w	r3, r3, #2
 8007246:	2b02      	cmp	r3, #2
 8007248:	d107      	bne.n	800725a <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 800724a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800724c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8007250:	d103      	bne.n	800725a <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 8007252:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007256:	637b      	str	r3, [r7, #52]	@ 0x34
 8007258:	e003      	b.n	8007262 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 800725a:	2300      	movs	r3, #0
 800725c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800725e:	f001 bc3c 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007262:	f001 bc3a 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 8007266:	4b72      	ldr	r3, [pc, #456]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007268:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800726c:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8007270:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 8007272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007274:	2b00      	cmp	r3, #0
 8007276:	d104      	bne.n	8007282 <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007278:	f7fc fcd4 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 800727c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 800727e:	f001 bc2c 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 8007282:	4b6b      	ldr	r3, [pc, #428]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800728a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800728e:	d10b      	bne.n	80072a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8007290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007292:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007296:	d107      	bne.n	80072a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007298:	f107 0314 	add.w	r3, r7, #20
 800729c:	4618      	mov	r0, r3
 800729e:	f7fe fdf9 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80072a2:	69bb      	ldr	r3, [r7, #24]
 80072a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80072a6:	e047      	b.n	8007338 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 80072a8:	4b61      	ldr	r3, [pc, #388]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80072b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072b4:	d10b      	bne.n	80072ce <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 80072b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80072bc:	d107      	bne.n	80072ce <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80072be:	f107 0308 	add.w	r3, r7, #8
 80072c2:	4618      	mov	r0, r3
 80072c4:	f7fe ff52 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80072cc:	e034      	b.n	8007338 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 80072ce:	4b58      	ldr	r3, [pc, #352]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f003 0302 	and.w	r3, r3, #2
 80072d6:	2b02      	cmp	r3, #2
 80072d8:	d10d      	bne.n	80072f6 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 80072da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072dc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80072e0:	d109      	bne.n	80072f6 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80072e2:	4b53      	ldr	r3, [pc, #332]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	08db      	lsrs	r3, r3, #3
 80072e8:	f003 0303 	and.w	r3, r3, #3
 80072ec:	4a51      	ldr	r2, [pc, #324]	@ (8007434 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 80072ee:	fa22 f303 	lsr.w	r3, r2, r3
 80072f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80072f4:	e020      	b.n	8007338 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 80072f6:	4b4e      	ldr	r3, [pc, #312]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007302:	d106      	bne.n	8007312 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 8007304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007306:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800730a:	d102      	bne.n	8007312 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 800730c:	4b4a      	ldr	r3, [pc, #296]	@ (8007438 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 800730e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007310:	e012      	b.n	8007338 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 8007312:	4b47      	ldr	r3, [pc, #284]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007314:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007318:	f003 0302 	and.w	r3, r3, #2
 800731c:	2b02      	cmp	r3, #2
 800731e:	d107      	bne.n	8007330 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 8007320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007322:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007326:	d103      	bne.n	8007330 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 8007328:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800732c:	637b      	str	r3, [r7, #52]	@ 0x34
 800732e:	e003      	b.n	8007338 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 8007330:	2300      	movs	r3, #0
 8007332:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007334:	f001 bbd1 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007338:	f001 bbcf 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 800733c:	4b3c      	ldr	r3, [pc, #240]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800733e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007342:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007346:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 8007348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800734a:	2b00      	cmp	r3, #0
 800734c:	d104      	bne.n	8007358 <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800734e:	f7fc fc69 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 8007352:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8007354:	f001 bbc1 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8007358:	4b35      	ldr	r3, [pc, #212]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007360:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007364:	d10b      	bne.n	800737e <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 8007366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007368:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800736c:	d107      	bne.n	800737e <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800736e:	f107 0314 	add.w	r3, r7, #20
 8007372:	4618      	mov	r0, r3
 8007374:	f7fe fd8e 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007378:	69bb      	ldr	r3, [r7, #24]
 800737a:	637b      	str	r3, [r7, #52]	@ 0x34
 800737c:	e047      	b.n	800740e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 800737e:	4b2c      	ldr	r3, [pc, #176]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007386:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800738a:	d10b      	bne.n	80073a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 800738c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800738e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007392:	d107      	bne.n	80073a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007394:	f107 0308 	add.w	r3, r7, #8
 8007398:	4618      	mov	r0, r3
 800739a:	f7fe fee7 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80073a2:	e034      	b.n	800740e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 80073a4:	4b22      	ldr	r3, [pc, #136]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f003 0302 	and.w	r3, r3, #2
 80073ac:	2b02      	cmp	r3, #2
 80073ae:	d10d      	bne.n	80073cc <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 80073b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073b2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80073b6:	d109      	bne.n	80073cc <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80073b8:	4b1d      	ldr	r3, [pc, #116]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	08db      	lsrs	r3, r3, #3
 80073be:	f003 0303 	and.w	r3, r3, #3
 80073c2:	4a1c      	ldr	r2, [pc, #112]	@ (8007434 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 80073c4:	fa22 f303 	lsr.w	r3, r2, r3
 80073c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80073ca:	e020      	b.n	800740e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 80073cc:	4b18      	ldr	r3, [pc, #96]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073d8:	d106      	bne.n	80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 80073da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073dc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80073e0:	d102      	bne.n	80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 80073e2:	4b15      	ldr	r3, [pc, #84]	@ (8007438 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 80073e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80073e6:	e012      	b.n	800740e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 80073e8:	4b11      	ldr	r3, [pc, #68]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80073ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80073ee:	f003 0302 	and.w	r3, r3, #2
 80073f2:	2b02      	cmp	r3, #2
 80073f4:	d107      	bne.n	8007406 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 80073f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80073fc:	d103      	bne.n	8007406 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 80073fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007402:	637b      	str	r3, [r7, #52]	@ 0x34
 8007404:	e003      	b.n	800740e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 8007406:	2300      	movs	r3, #0
 8007408:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800740a:	f001 bb66 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800740e:	f001 bb64 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 8007412:	4b07      	ldr	r3, [pc, #28]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007414:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007418:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 800741c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 800741e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007420:	2b00      	cmp	r3, #0
 8007422:	d10b      	bne.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007424:	f7fc fbfe 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 8007428:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 800742a:	f001 bb56 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800742e:	bf00      	nop
 8007430:	44020c00 	.word	0x44020c00
 8007434:	03d09000 	.word	0x03d09000
 8007438:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 800743c:	4ba1      	ldr	r3, [pc, #644]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007444:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007448:	d10b      	bne.n	8007462 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 800744a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800744c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007450:	d107      	bne.n	8007462 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007452:	f107 0314 	add.w	r3, r7, #20
 8007456:	4618      	mov	r0, r3
 8007458:	f7fe fd1c 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800745c:	69bb      	ldr	r3, [r7, #24]
 800745e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007460:	e047      	b.n	80074f2 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 8007462:	4b98      	ldr	r3, [pc, #608]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800746a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800746e:	d10b      	bne.n	8007488 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 8007470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007472:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007476:	d107      	bne.n	8007488 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007478:	f107 0308 	add.w	r3, r7, #8
 800747c:	4618      	mov	r0, r3
 800747e:	f7fe fe75 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	637b      	str	r3, [r7, #52]	@ 0x34
 8007486:	e034      	b.n	80074f2 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8007488:	4b8e      	ldr	r3, [pc, #568]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f003 0302 	and.w	r3, r3, #2
 8007490:	2b02      	cmp	r3, #2
 8007492:	d10d      	bne.n	80074b0 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 8007494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007496:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800749a:	d109      	bne.n	80074b0 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800749c:	4b89      	ldr	r3, [pc, #548]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	08db      	lsrs	r3, r3, #3
 80074a2:	f003 0303 	and.w	r3, r3, #3
 80074a6:	4a88      	ldr	r2, [pc, #544]	@ (80076c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 80074a8:	fa22 f303 	lsr.w	r3, r2, r3
 80074ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80074ae:	e020      	b.n	80074f2 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 80074b0:	4b84      	ldr	r3, [pc, #528]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80074b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074bc:	d106      	bne.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 80074be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074c4:	d102      	bne.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 80074c6:	4b81      	ldr	r3, [pc, #516]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 80074c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80074ca:	e012      	b.n	80074f2 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 80074cc:	4b7d      	ldr	r3, [pc, #500]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80074ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80074d2:	f003 0302 	and.w	r3, r3, #2
 80074d6:	2b02      	cmp	r3, #2
 80074d8:	d107      	bne.n	80074ea <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 80074da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074dc:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 80074e0:	d103      	bne.n	80074ea <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 80074e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80074e8:	e003      	b.n	80074f2 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 80074ea:	2300      	movs	r3, #0
 80074ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80074ee:	f001 baf4 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80074f2:	f001 baf2 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 80074f6:	4b73      	ldr	r3, [pc, #460]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80074f8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80074fc:	f003 0307 	and.w	r3, r3, #7
 8007500:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 8007502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007504:	2b00      	cmp	r3, #0
 8007506:	d104      	bne.n	8007512 <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007508:	f7fc fb8c 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 800750c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 800750e:	f001 bae4 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 8007512:	4b6c      	ldr	r3, [pc, #432]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800751a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800751e:	d10a      	bne.n	8007536 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 8007520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007522:	2b01      	cmp	r3, #1
 8007524:	d107      	bne.n	8007536 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007526:	f107 0314 	add.w	r3, r7, #20
 800752a:	4618      	mov	r0, r3
 800752c:	f7fe fcb2 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007530:	69bb      	ldr	r3, [r7, #24]
 8007532:	637b      	str	r3, [r7, #52]	@ 0x34
 8007534:	e043      	b.n	80075be <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8007536:	4b63      	ldr	r3, [pc, #396]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800753e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007542:	d10a      	bne.n	800755a <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8007544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007546:	2b02      	cmp	r3, #2
 8007548:	d107      	bne.n	800755a <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800754a:	f107 0308 	add.w	r3, r7, #8
 800754e:	4618      	mov	r0, r3
 8007550:	f7fe fe0c 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	637b      	str	r3, [r7, #52]	@ 0x34
 8007558:	e031      	b.n	80075be <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 800755a:	4b5a      	ldr	r3, [pc, #360]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f003 0302 	and.w	r3, r3, #2
 8007562:	2b02      	cmp	r3, #2
 8007564:	d10c      	bne.n	8007580 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 8007566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007568:	2b03      	cmp	r3, #3
 800756a:	d109      	bne.n	8007580 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800756c:	4b55      	ldr	r3, [pc, #340]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	08db      	lsrs	r3, r3, #3
 8007572:	f003 0303 	and.w	r3, r3, #3
 8007576:	4a54      	ldr	r2, [pc, #336]	@ (80076c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007578:	fa22 f303 	lsr.w	r3, r2, r3
 800757c:	637b      	str	r3, [r7, #52]	@ 0x34
 800757e:	e01e      	b.n	80075be <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8007580:	4b50      	ldr	r3, [pc, #320]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007588:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800758c:	d105      	bne.n	800759a <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 800758e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007590:	2b04      	cmp	r3, #4
 8007592:	d102      	bne.n	800759a <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 8007594:	4b4d      	ldr	r3, [pc, #308]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007596:	637b      	str	r3, [r7, #52]	@ 0x34
 8007598:	e011      	b.n	80075be <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 800759a:	4b4a      	ldr	r3, [pc, #296]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800759c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80075a0:	f003 0302 	and.w	r3, r3, #2
 80075a4:	2b02      	cmp	r3, #2
 80075a6:	d106      	bne.n	80075b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 80075a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075aa:	2b05      	cmp	r3, #5
 80075ac:	d103      	bne.n	80075b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 80075ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80075b4:	e003      	b.n	80075be <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 80075b6:	2300      	movs	r3, #0
 80075b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80075ba:	f001 ba8e 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80075be:	f001 ba8c 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 80075c2:	4b40      	ldr	r3, [pc, #256]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80075c4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80075c8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80075cc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 80075ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d104      	bne.n	80075de <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80075d4:	f7fc fb26 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 80075d8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 80075da:	f001 ba7e 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 80075de:	4b39      	ldr	r3, [pc, #228]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80075ea:	d10a      	bne.n	8007602 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 80075ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ee:	2b10      	cmp	r3, #16
 80075f0:	d107      	bne.n	8007602 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075f2:	f107 0314 	add.w	r3, r7, #20
 80075f6:	4618      	mov	r0, r3
 80075f8:	f7fe fc4c 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80075fc:	69bb      	ldr	r3, [r7, #24]
 80075fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007600:	e043      	b.n	800768a <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8007602:	4b30      	ldr	r3, [pc, #192]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800760a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800760e:	d10a      	bne.n	8007626 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8007610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007612:	2b20      	cmp	r3, #32
 8007614:	d107      	bne.n	8007626 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007616:	f107 0308 	add.w	r3, r7, #8
 800761a:	4618      	mov	r0, r3
 800761c:	f7fe fda6 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	637b      	str	r3, [r7, #52]	@ 0x34
 8007624:	e031      	b.n	800768a <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8007626:	4b27      	ldr	r3, [pc, #156]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f003 0302 	and.w	r3, r3, #2
 800762e:	2b02      	cmp	r3, #2
 8007630:	d10c      	bne.n	800764c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 8007632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007634:	2b30      	cmp	r3, #48	@ 0x30
 8007636:	d109      	bne.n	800764c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007638:	4b22      	ldr	r3, [pc, #136]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	08db      	lsrs	r3, r3, #3
 800763e:	f003 0303 	and.w	r3, r3, #3
 8007642:	4a21      	ldr	r2, [pc, #132]	@ (80076c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007644:	fa22 f303 	lsr.w	r3, r2, r3
 8007648:	637b      	str	r3, [r7, #52]	@ 0x34
 800764a:	e01e      	b.n	800768a <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 800764c:	4b1d      	ldr	r3, [pc, #116]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007654:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007658:	d105      	bne.n	8007666 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 800765a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800765c:	2b40      	cmp	r3, #64	@ 0x40
 800765e:	d102      	bne.n	8007666 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 8007660:	4b1a      	ldr	r3, [pc, #104]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007662:	637b      	str	r3, [r7, #52]	@ 0x34
 8007664:	e011      	b.n	800768a <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 8007666:	4b17      	ldr	r3, [pc, #92]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007668:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800766c:	f003 0302 	and.w	r3, r3, #2
 8007670:	2b02      	cmp	r3, #2
 8007672:	d106      	bne.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 8007674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007676:	2b50      	cmp	r3, #80	@ 0x50
 8007678:	d103      	bne.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 800767a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800767e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007680:	e003      	b.n	800768a <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 8007682:	2300      	movs	r3, #0
 8007684:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007686:	f001 ba28 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800768a:	f001 ba26 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800768e:	4b0d      	ldr	r3, [pc, #52]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007690:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007694:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007698:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800769a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800769c:	2b00      	cmp	r3, #0
 800769e:	d104      	bne.n	80076aa <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80076a0:	f7fc faec 	bl	8003c7c <HAL_RCC_GetPCLK3Freq>
 80076a4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80076a6:	f001 ba18 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 80076aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80076b0:	d10e      	bne.n	80076d0 <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80076b2:	f107 0314 	add.w	r3, r7, #20
 80076b6:	4618      	mov	r0, r3
 80076b8:	f7fe fbec 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80076bc:	69bb      	ldr	r3, [r7, #24]
 80076be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076c0:	f001 ba0b 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80076c4:	44020c00 	.word	0x44020c00
 80076c8:	03d09000 	.word	0x03d09000
 80076cc:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 80076d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80076d6:	d108      	bne.n	80076ea <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80076d8:	f107 0308 	add.w	r3, r7, #8
 80076dc:	4618      	mov	r0, r3
 80076de:	f7fe fd45 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076e6:	f001 b9f8 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80076ea:	4ba4      	ldr	r3, [pc, #656]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f003 0302 	and.w	r3, r3, #2
 80076f2:	2b02      	cmp	r3, #2
 80076f4:	d10d      	bne.n	8007712 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 80076f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076f8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80076fc:	d109      	bne.n	8007712 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80076fe:	4b9f      	ldr	r3, [pc, #636]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	08db      	lsrs	r3, r3, #3
 8007704:	f003 0303 	and.w	r3, r3, #3
 8007708:	4a9d      	ldr	r2, [pc, #628]	@ (8007980 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800770a:	fa22 f303 	lsr.w	r3, r2, r3
 800770e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007710:	e020      	b.n	8007754 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8007712:	4b9a      	ldr	r3, [pc, #616]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800771a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800771e:	d106      	bne.n	800772e <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 8007720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007722:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007726:	d102      	bne.n	800772e <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 8007728:	4b96      	ldr	r3, [pc, #600]	@ (8007984 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800772a:	637b      	str	r3, [r7, #52]	@ 0x34
 800772c:	e012      	b.n	8007754 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800772e:	4b93      	ldr	r3, [pc, #588]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007730:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007734:	f003 0302 	and.w	r3, r3, #2
 8007738:	2b02      	cmp	r3, #2
 800773a:	d107      	bne.n	800774c <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 800773c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800773e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007742:	d103      	bne.n	800774c <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 8007744:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007748:	637b      	str	r3, [r7, #52]	@ 0x34
 800774a:	e003      	b.n	8007754 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 800774c:	2300      	movs	r3, #0
 800774e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007750:	f001 b9c3 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007754:	f001 b9c1 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8007758:	4b88      	ldr	r3, [pc, #544]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800775a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800775e:	f003 0307 	and.w	r3, r3, #7
 8007762:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8007764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007766:	2b00      	cmp	r3, #0
 8007768:	d104      	bne.n	8007774 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 800776a:	f7fc fa3f 	bl	8003bec <HAL_RCC_GetHCLKFreq>
 800776e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8007770:	f001 b9b3 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8007774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007776:	2b01      	cmp	r3, #1
 8007778:	d104      	bne.n	8007784 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 800777a:	f7fc f90b 	bl	8003994 <HAL_RCC_GetSysClockFreq>
 800777e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007780:	f001 b9ab 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8007784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007786:	2b02      	cmp	r3, #2
 8007788:	d108      	bne.n	800779c <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800778a:	f107 0314 	add.w	r3, r7, #20
 800778e:	4618      	mov	r0, r3
 8007790:	f7fe fb80 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007794:	69fb      	ldr	r3, [r7, #28]
 8007796:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007798:	f001 b99f 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800779c:	4b77      	ldr	r3, [pc, #476]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80077a8:	d105      	bne.n	80077b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 80077aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ac:	2b03      	cmp	r3, #3
 80077ae:	d102      	bne.n	80077b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 80077b0:	4b75      	ldr	r3, [pc, #468]	@ (8007988 <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 80077b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80077b4:	e023      	b.n	80077fe <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 80077b6:	4b71      	ldr	r3, [pc, #452]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f003 0302 	and.w	r3, r3, #2
 80077be:	2b02      	cmp	r3, #2
 80077c0:	d10c      	bne.n	80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 80077c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c4:	2b04      	cmp	r3, #4
 80077c6:	d109      	bne.n	80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80077c8:	4b6c      	ldr	r3, [pc, #432]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	08db      	lsrs	r3, r3, #3
 80077ce:	f003 0303 	and.w	r3, r3, #3
 80077d2:	4a6b      	ldr	r2, [pc, #428]	@ (8007980 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 80077d4:	fa22 f303 	lsr.w	r3, r2, r3
 80077d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80077da:	e010      	b.n	80077fe <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 80077dc:	4b67      	ldr	r3, [pc, #412]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80077e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077e8:	d105      	bne.n	80077f6 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 80077ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ec:	2b05      	cmp	r3, #5
 80077ee:	d102      	bne.n	80077f6 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 80077f0:	4b64      	ldr	r3, [pc, #400]	@ (8007984 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 80077f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80077f4:	e003      	b.n	80077fe <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 80077f6:	2300      	movs	r3, #0
 80077f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80077fa:	f001 b96e 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80077fe:	f001 b96c 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8007802:	4b5e      	ldr	r3, [pc, #376]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007804:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007808:	f003 0308 	and.w	r3, r3, #8
 800780c:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800780e:	4b5b      	ldr	r3, [pc, #364]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007810:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007814:	f003 0302 	and.w	r3, r3, #2
 8007818:	2b02      	cmp	r3, #2
 800781a:	d106      	bne.n	800782a <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 800781c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800781e:	2b00      	cmp	r3, #0
 8007820:	d103      	bne.n	800782a <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 8007822:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007826:	637b      	str	r3, [r7, #52]	@ 0x34
 8007828:	e012      	b.n	8007850 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800782a:	4b54      	ldr	r3, [pc, #336]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800782c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007830:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007834:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007838:	d106      	bne.n	8007848 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 800783a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800783c:	2b08      	cmp	r3, #8
 800783e:	d103      	bne.n	8007848 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 8007840:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007844:	637b      	str	r3, [r7, #52]	@ 0x34
 8007846:	e003      	b.n	8007850 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8007848:	2300      	movs	r3, #0
 800784a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800784c:	f001 b945 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007850:	f001 b943 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007854:	4b49      	ldr	r3, [pc, #292]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007856:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800785a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800785e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8007860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007862:	2b00      	cmp	r3, #0
 8007864:	d104      	bne.n	8007870 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007866:	f7fc f9dd 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 800786a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800786c:	f001 b935 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8007870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007872:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007876:	d108      	bne.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007878:	f107 0308 	add.w	r3, r7, #8
 800787c:	4618      	mov	r0, r3
 800787e:	f7fe fc75 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007882:	693b      	ldr	r3, [r7, #16]
 8007884:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007886:	f001 b928 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800788a:	4b3c      	ldr	r3, [pc, #240]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f003 0302 	and.w	r3, r3, #2
 8007892:	2b02      	cmp	r3, #2
 8007894:	d10d      	bne.n	80078b2 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 8007896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007898:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800789c:	d109      	bne.n	80078b2 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800789e:	4b37      	ldr	r3, [pc, #220]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	08db      	lsrs	r3, r3, #3
 80078a4:	f003 0303 	and.w	r3, r3, #3
 80078a8:	4a35      	ldr	r2, [pc, #212]	@ (8007980 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 80078aa:	fa22 f303 	lsr.w	r3, r2, r3
 80078ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80078b0:	e011      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 80078b2:	4b32      	ldr	r3, [pc, #200]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80078ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078be:	d106      	bne.n	80078ce <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 80078c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078c2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80078c6:	d102      	bne.n	80078ce <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 80078c8:	4b2e      	ldr	r3, [pc, #184]	@ (8007984 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 80078ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80078cc:	e003      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 80078ce:	2300      	movs	r3, #0
 80078d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80078d2:	f001 b902 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80078d6:	f001 b900 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80078da:	4b28      	ldr	r3, [pc, #160]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80078dc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80078e0:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80078e4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80078e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d104      	bne.n	80078f6 <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80078ec:	f7fc f99a 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 80078f0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 80078f2:	f001 b8f2 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 80078f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078f8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80078fc:	d108      	bne.n	8007910 <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80078fe:	f107 0308 	add.w	r3, r7, #8
 8007902:	4618      	mov	r0, r3
 8007904:	f7fe fc32 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800790c:	f001 b8e5 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8007910:	4b1a      	ldr	r3, [pc, #104]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f003 0302 	and.w	r3, r3, #2
 8007918:	2b02      	cmp	r3, #2
 800791a:	d10d      	bne.n	8007938 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 800791c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800791e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007922:	d109      	bne.n	8007938 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007924:	4b15      	ldr	r3, [pc, #84]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	08db      	lsrs	r3, r3, #3
 800792a:	f003 0303 	and.w	r3, r3, #3
 800792e:	4a14      	ldr	r2, [pc, #80]	@ (8007980 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007930:	fa22 f303 	lsr.w	r3, r2, r3
 8007934:	637b      	str	r3, [r7, #52]	@ 0x34
 8007936:	e011      	b.n	800795c <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8007938:	4b10      	ldr	r3, [pc, #64]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007940:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007944:	d106      	bne.n	8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 8007946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007948:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800794c:	d102      	bne.n	8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 800794e:	4b0d      	ldr	r3, [pc, #52]	@ (8007984 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007950:	637b      	str	r3, [r7, #52]	@ 0x34
 8007952:	e003      	b.n	800795c <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 8007954:	2300      	movs	r3, #0
 8007956:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007958:	f001 b8bf 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800795c:	f001 b8bd 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8007960:	4b06      	ldr	r3, [pc, #24]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007962:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007966:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800796a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 800796c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800796e:	2b00      	cmp	r3, #0
 8007970:	d10c      	bne.n	800798c <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007972:	f7fc f983 	bl	8003c7c <HAL_RCC_GetPCLK3Freq>
 8007976:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 8007978:	f001 b8af 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800797c:	44020c00 	.word	0x44020c00
 8007980:	03d09000 	.word	0x03d09000
 8007984:	003d0900 	.word	0x003d0900
 8007988:	017d7840 	.word	0x017d7840
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 800798c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800798e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007992:	d108      	bne.n	80079a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007994:	f107 0308 	add.w	r3, r7, #8
 8007998:	4618      	mov	r0, r3
 800799a:	f7fe fbe7 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80079a2:	f001 b89a 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 80079a6:	4b9f      	ldr	r3, [pc, #636]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f003 0302 	and.w	r3, r3, #2
 80079ae:	2b02      	cmp	r3, #2
 80079b0:	d10d      	bne.n	80079ce <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 80079b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80079b8:	d109      	bne.n	80079ce <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80079ba:	4b9a      	ldr	r3, [pc, #616]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	08db      	lsrs	r3, r3, #3
 80079c0:	f003 0303 	and.w	r3, r3, #3
 80079c4:	4a98      	ldr	r2, [pc, #608]	@ (8007c28 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80079c6:	fa22 f303 	lsr.w	r3, r2, r3
 80079ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80079cc:	e011      	b.n	80079f2 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 80079ce:	4b95      	ldr	r3, [pc, #596]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079da:	d106      	bne.n	80079ea <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 80079dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079de:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80079e2:	d102      	bne.n	80079ea <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 80079e4:	4b91      	ldr	r3, [pc, #580]	@ (8007c2c <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80079e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80079e8:	e003      	b.n	80079f2 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 80079ea:	2300      	movs	r3, #0
 80079ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80079ee:	f001 b874 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80079f2:	f001 b872 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80079f6:	4b8b      	ldr	r3, [pc, #556]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80079f8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80079fc:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8007a00:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 8007a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d104      	bne.n	8007a12 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007a08:	f7fc f938 	bl	8003c7c <HAL_RCC_GetPCLK3Freq>
 8007a0c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 8007a0e:	f001 b864 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 8007a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a14:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007a18:	d108      	bne.n	8007a2c <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a1a:	f107 0308 	add.w	r3, r7, #8
 8007a1e:	4618      	mov	r0, r3
 8007a20:	f7fe fba4 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007a24:	693b      	ldr	r3, [r7, #16]
 8007a26:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007a28:	f001 b857 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8007a2c:	4b7d      	ldr	r3, [pc, #500]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f003 0302 	and.w	r3, r3, #2
 8007a34:	2b02      	cmp	r3, #2
 8007a36:	d10d      	bne.n	8007a54 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 8007a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a3a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007a3e:	d109      	bne.n	8007a54 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007a40:	4b78      	ldr	r3, [pc, #480]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	08db      	lsrs	r3, r3, #3
 8007a46:	f003 0303 	and.w	r3, r3, #3
 8007a4a:	4a77      	ldr	r2, [pc, #476]	@ (8007c28 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8007a4c:	fa22 f303 	lsr.w	r3, r2, r3
 8007a50:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a52:	e011      	b.n	8007a78 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 8007a54:	4b73      	ldr	r3, [pc, #460]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a60:	d106      	bne.n	8007a70 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 8007a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a64:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007a68:	d102      	bne.n	8007a70 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 8007a6a:	4b70      	ldr	r3, [pc, #448]	@ (8007c2c <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8007a6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a6e:	e003      	b.n	8007a78 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 8007a70:	2300      	movs	r3, #0
 8007a72:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007a74:	f001 b831 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007a78:	f001 b82f 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8007a7c:	4b69      	ldr	r3, [pc, #420]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007a7e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007a82:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8007a86:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8007a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d104      	bne.n	8007a98 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007a8e:	f7fc f8c9 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 8007a92:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007a94:	f001 b821 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 8007a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007a9e:	d108      	bne.n	8007ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007aa0:	f107 0308 	add.w	r3, r7, #8
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f7fe fb61 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007aae:	f001 b814 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8007ab2:	4b5c      	ldr	r3, [pc, #368]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f003 0302 	and.w	r3, r3, #2
 8007aba:	2b02      	cmp	r3, #2
 8007abc:	d10e      	bne.n	8007adc <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 8007abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ac0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007ac4:	d10a      	bne.n	8007adc <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007ac6:	4b57      	ldr	r3, [pc, #348]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	08db      	lsrs	r3, r3, #3
 8007acc:	f003 0303 	and.w	r3, r3, #3
 8007ad0:	4a55      	ldr	r2, [pc, #340]	@ (8007c28 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8007ad2:	fa22 f303 	lsr.w	r3, r2, r3
 8007ad6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ad8:	f000 bfff 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8007adc:	2300      	movs	r3, #0
 8007ade:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ae0:	f000 bffb 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007ae4:	4b4f      	ldr	r3, [pc, #316]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007ae6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007aea:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007aee:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8007af6:	d056      	beq.n	8007ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 8007af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007afa:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8007afe:	f200 808b 	bhi.w	8007c18 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8007b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b08:	d03e      	beq.n	8007b88 <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 8007b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b10:	f200 8082 	bhi.w	8007c18 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8007b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b1a:	d027      	beq.n	8007b6c <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 8007b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b1e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b22:	d879      	bhi.n	8007c18 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8007b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b2a:	d017      	beq.n	8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 8007b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b32:	d871      	bhi.n	8007c18 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8007b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d004      	beq.n	8007b44 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 8007b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b40:	d004      	beq.n	8007b4c <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 8007b42:	e069      	b.n	8007c18 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8007b44:	f7fc f89a 	bl	8003c7c <HAL_RCC_GetPCLK3Freq>
 8007b48:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8007b4a:	e068      	b.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b4c:	f107 0314 	add.w	r3, r7, #20
 8007b50:	4618      	mov	r0, r3
 8007b52:	f7fe f99f 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007b5a:	e060      	b.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b5c:	f107 0308 	add.w	r3, r7, #8
 8007b60:	4618      	mov	r0, r3
 8007b62:	f7fe fb03 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007b6a:	e058      	b.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007b6c:	4b2d      	ldr	r3, [pc, #180]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007b6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b72:	f003 0302 	and.w	r3, r3, #2
 8007b76:	2b02      	cmp	r3, #2
 8007b78:	d103      	bne.n	8007b82 <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 8007b7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b7e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007b80:	e04d      	b.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 8007b82:	2300      	movs	r3, #0
 8007b84:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007b86:	e04a      	b.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8007b88:	4b26      	ldr	r3, [pc, #152]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007b8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b8e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b92:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b96:	d103      	bne.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 8007b98:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007b9c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007b9e:	e03e      	b.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007ba4:	e03b      	b.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007ba6:	4b1f      	ldr	r3, [pc, #124]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007ba8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007bac:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007bb0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007bb2:	4b1c      	ldr	r3, [pc, #112]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f003 0302 	and.w	r3, r3, #2
 8007bba:	2b02      	cmp	r3, #2
 8007bbc:	d10c      	bne.n	8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 8007bbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d109      	bne.n	8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007bc4:	4b17      	ldr	r3, [pc, #92]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	08db      	lsrs	r3, r3, #3
 8007bca:	f003 0303 	and.w	r3, r3, #3
 8007bce:	4a16      	ldr	r2, [pc, #88]	@ (8007c28 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8007bd0:	fa22 f303 	lsr.w	r3, r2, r3
 8007bd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bd6:	e01e      	b.n	8007c16 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007bd8:	4b12      	ldr	r3, [pc, #72]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007be0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007be4:	d106      	bne.n	8007bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 8007be6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007be8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bec:	d102      	bne.n	8007bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007bee:	4b0f      	ldr	r3, [pc, #60]	@ (8007c2c <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8007bf0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bf2:	e010      	b.n	8007c16 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bfc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007c00:	d106      	bne.n	8007c10 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 8007c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c04:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c08:	d102      	bne.n	8007c10 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007c0a:	4b09      	ldr	r3, [pc, #36]	@ (8007c30 <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 8007c0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c0e:	e002      	b.n	8007c16 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007c10:	2300      	movs	r3, #0
 8007c12:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007c14:	e003      	b.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 8007c16:	e002      	b.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 8007c18:	2300      	movs	r3, #0
 8007c1a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007c1c:	bf00      	nop
          }
        }
        break;
 8007c1e:	f000 bf5c 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007c22:	bf00      	nop
 8007c24:	44020c00 	.word	0x44020c00
 8007c28:	03d09000 	.word	0x03d09000
 8007c2c:	003d0900 	.word	0x003d0900
 8007c30:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8007c34:	4b9e      	ldr	r3, [pc, #632]	@ (8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007c36:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007c3a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007c3e:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c42:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007c46:	d056      	beq.n	8007cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 8007c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c4a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007c4e:	f200 808b 	bhi.w	8007d68 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8007c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c54:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007c58:	d03e      	beq.n	8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 8007c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c5c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007c60:	f200 8082 	bhi.w	8007d68 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8007c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c66:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007c6a:	d027      	beq.n	8007cbc <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 8007c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c6e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007c72:	d879      	bhi.n	8007d68 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8007c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c7a:	d017      	beq.n	8007cac <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 8007c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c82:	d871      	bhi.n	8007d68 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8007c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d004      	beq.n	8007c94 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 8007c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c90:	d004      	beq.n	8007c9c <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 8007c92:	e069      	b.n	8007d68 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8007c94:	f7fb ffc6 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 8007c98:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8007c9a:	e068      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c9c:	f107 0314 	add.w	r3, r7, #20
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	f7fe f8f7 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007caa:	e060      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007cac:	f107 0308 	add.w	r3, r7, #8
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	f7fe fa5b 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8007cb6:	693b      	ldr	r3, [r7, #16]
 8007cb8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007cba:	e058      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007cbc:	4b7c      	ldr	r3, [pc, #496]	@ (8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007cbe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007cc2:	f003 0302 	and.w	r3, r3, #2
 8007cc6:	2b02      	cmp	r3, #2
 8007cc8:	d103      	bne.n	8007cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 8007cca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007cce:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007cd0:	e04d      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007cd6:	e04a      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8007cd8:	4b75      	ldr	r3, [pc, #468]	@ (8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007cda:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007cde:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ce2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ce6:	d103      	bne.n	8007cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 8007ce8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007cec:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007cee:	e03e      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007cf4:	e03b      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007cf6:	4b6e      	ldr	r3, [pc, #440]	@ (8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007cf8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007cfc:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007d00:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007d02:	4b6b      	ldr	r3, [pc, #428]	@ (8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f003 0302 	and.w	r3, r3, #2
 8007d0a:	2b02      	cmp	r3, #2
 8007d0c:	d10c      	bne.n	8007d28 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 8007d0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d109      	bne.n	8007d28 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007d14:	4b66      	ldr	r3, [pc, #408]	@ (8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	08db      	lsrs	r3, r3, #3
 8007d1a:	f003 0303 	and.w	r3, r3, #3
 8007d1e:	4a65      	ldr	r2, [pc, #404]	@ (8007eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8007d20:	fa22 f303 	lsr.w	r3, r2, r3
 8007d24:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d26:	e01e      	b.n	8007d66 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007d28:	4b61      	ldr	r3, [pc, #388]	@ (8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d34:	d106      	bne.n	8007d44 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 8007d36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d3c:	d102      	bne.n	8007d44 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007d3e:	4b5e      	ldr	r3, [pc, #376]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8007d40:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d42:	e010      	b.n	8007d66 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007d44:	4b5a      	ldr	r3, [pc, #360]	@ (8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d4c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007d50:	d106      	bne.n	8007d60 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 8007d52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d58:	d102      	bne.n	8007d60 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007d5a:	4b58      	ldr	r3, [pc, #352]	@ (8007ebc <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8007d5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d5e:	e002      	b.n	8007d66 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007d60:	2300      	movs	r3, #0
 8007d62:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007d64:	e003      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 8007d66:	e002      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007d6c:	bf00      	nop
          }
        }
        break;
 8007d6e:	f000 beb4 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 8007d72:	4b4f      	ldr	r3, [pc, #316]	@ (8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007d74:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007d78:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007d7c:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007d84:	d056      	beq.n	8007e34 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 8007d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007d8c:	f200 808b 	bhi.w	8007ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8007d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d92:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007d96:	d03e      	beq.n	8007e16 <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 8007d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d9a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007d9e:	f200 8082 	bhi.w	8007ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8007da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007da8:	d027      	beq.n	8007dfa <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 8007daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dac:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007db0:	d879      	bhi.n	8007ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8007db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007db8:	d017      	beq.n	8007dea <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 8007dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dbc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007dc0:	d871      	bhi.n	8007ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8007dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d004      	beq.n	8007dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 8007dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007dce:	d004      	beq.n	8007dda <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 8007dd0:	e069      	b.n	8007ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8007dd2:	f7fb ff53 	bl	8003c7c <HAL_RCC_GetPCLK3Freq>
 8007dd6:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8007dd8:	e068      	b.n	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007dda:	f107 0314 	add.w	r3, r7, #20
 8007dde:	4618      	mov	r0, r3
 8007de0:	f7fe f858 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007de4:	697b      	ldr	r3, [r7, #20]
 8007de6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007de8:	e060      	b.n	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007dea:	f107 0308 	add.w	r3, r7, #8
 8007dee:	4618      	mov	r0, r3
 8007df0:	f7fe f9bc 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8007df4:	693b      	ldr	r3, [r7, #16]
 8007df6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007df8:	e058      	b.n	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007dfa:	4b2d      	ldr	r3, [pc, #180]	@ (8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007dfc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e00:	f003 0302 	and.w	r3, r3, #2
 8007e04:	2b02      	cmp	r3, #2
 8007e06:	d103      	bne.n	8007e10 <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 8007e08:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e0c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007e0e:	e04d      	b.n	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8007e10:	2300      	movs	r3, #0
 8007e12:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007e14:	e04a      	b.n	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8007e16:	4b26      	ldr	r3, [pc, #152]	@ (8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007e18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e20:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e24:	d103      	bne.n	8007e2e <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 8007e26:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007e2a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007e2c:	e03e      	b.n	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8007e2e:	2300      	movs	r3, #0
 8007e30:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007e32:	e03b      	b.n	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007e34:	4b1e      	ldr	r3, [pc, #120]	@ (8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007e36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e3a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007e40:	4b1b      	ldr	r3, [pc, #108]	@ (8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f003 0302 	and.w	r3, r3, #2
 8007e48:	2b02      	cmp	r3, #2
 8007e4a:	d10c      	bne.n	8007e66 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 8007e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d109      	bne.n	8007e66 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007e52:	4b17      	ldr	r3, [pc, #92]	@ (8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	08db      	lsrs	r3, r3, #3
 8007e58:	f003 0303 	and.w	r3, r3, #3
 8007e5c:	4a15      	ldr	r2, [pc, #84]	@ (8007eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8007e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8007e62:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e64:	e01e      	b.n	8007ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007e66:	4b12      	ldr	r3, [pc, #72]	@ (8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e72:	d106      	bne.n	8007e82 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 8007e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e7a:	d102      	bne.n	8007e82 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007e7c:	4b0e      	ldr	r3, [pc, #56]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8007e7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e80:	e010      	b.n	8007ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007e82:	4b0b      	ldr	r3, [pc, #44]	@ (8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e8e:	d106      	bne.n	8007e9e <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 8007e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e92:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e96:	d102      	bne.n	8007e9e <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007e98:	4b08      	ldr	r3, [pc, #32]	@ (8007ebc <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8007e9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e9c:	e002      	b.n	8007ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007ea2:	e003      	b.n	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 8007ea4:	e002      	b.n	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007eaa:	bf00      	nop
          }
        }
        break;
 8007eac:	f000 be15 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007eb0:	44020c00 	.word	0x44020c00
 8007eb4:	03d09000 	.word	0x03d09000
 8007eb8:	003d0900 	.word	0x003d0900
 8007ebc:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 8007ec0:	4b9e      	ldr	r3, [pc, #632]	@ (800813c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8007ec2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007ec6:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 8007eca:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ece:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8007ed2:	d056      	beq.n	8007f82 <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 8007ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed6:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8007eda:	f200 808b 	bhi.w	8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8007ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007ee4:	d03e      	beq.n	8007f64 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 8007ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007eec:	f200 8082 	bhi.w	8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8007ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007ef6:	d027      	beq.n	8007f48 <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 8007ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007efa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007efe:	d879      	bhi.n	8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8007f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f02:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007f06:	d017      	beq.n	8007f38 <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 8007f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f0a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007f0e:	d871      	bhi.n	8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8007f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d004      	beq.n	8007f20 <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 8007f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f18:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f1c:	d004      	beq.n	8007f28 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 8007f1e:	e069      	b.n	8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8007f20:	f7fb feac 	bl	8003c7c <HAL_RCC_GetPCLK3Freq>
 8007f24:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8007f26:	e068      	b.n	8007ffa <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f28:	f107 0314 	add.w	r3, r7, #20
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	f7fd ffb1 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007f36:	e060      	b.n	8007ffa <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f38:	f107 0308 	add.w	r3, r7, #8
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	f7fe f915 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007f46:	e058      	b.n	8007ffa <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007f48:	4b7c      	ldr	r3, [pc, #496]	@ (800813c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8007f4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f4e:	f003 0302 	and.w	r3, r3, #2
 8007f52:	2b02      	cmp	r3, #2
 8007f54:	d103      	bne.n	8007f5e <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 8007f56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f5a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007f5c:	e04d      	b.n	8007ffa <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8007f5e:	2300      	movs	r3, #0
 8007f60:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007f62:	e04a      	b.n	8007ffa <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8007f64:	4b75      	ldr	r3, [pc, #468]	@ (800813c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8007f66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f6a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f72:	d103      	bne.n	8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 8007f74:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007f78:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007f7a:	e03e      	b.n	8007ffa <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007f80:	e03b      	b.n	8007ffa <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007f82:	4b6e      	ldr	r3, [pc, #440]	@ (800813c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8007f84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007f88:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007f8e:	4b6b      	ldr	r3, [pc, #428]	@ (800813c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f003 0302 	and.w	r3, r3, #2
 8007f96:	2b02      	cmp	r3, #2
 8007f98:	d10c      	bne.n	8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 8007f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d109      	bne.n	8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007fa0:	4b66      	ldr	r3, [pc, #408]	@ (800813c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	08db      	lsrs	r3, r3, #3
 8007fa6:	f003 0303 	and.w	r3, r3, #3
 8007faa:	4a65      	ldr	r2, [pc, #404]	@ (8008140 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 8007fac:	fa22 f303 	lsr.w	r3, r2, r3
 8007fb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fb2:	e01e      	b.n	8007ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007fb4:	4b61      	ldr	r3, [pc, #388]	@ (800813c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007fbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fc0:	d106      	bne.n	8007fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 8007fc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fc8:	d102      	bne.n	8007fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007fca:	4b5e      	ldr	r3, [pc, #376]	@ (8008144 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 8007fcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fce:	e010      	b.n	8007ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007fd0:	4b5a      	ldr	r3, [pc, #360]	@ (800813c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fd8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007fdc:	d106      	bne.n	8007fec <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 8007fde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fe0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007fe4:	d102      	bne.n	8007fec <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007fe6:	4b58      	ldr	r3, [pc, #352]	@ (8008148 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8007fe8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fea:	e002      	b.n	8007ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007fec:	2300      	movs	r3, #0
 8007fee:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007ff0:	e003      	b.n	8007ffa <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 8007ff2:	e002      	b.n	8007ffa <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007ff8:	bf00      	nop
          }
        }
        break;
 8007ffa:	f000 bd6e 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 8007ffe:	4b4f      	ldr	r3, [pc, #316]	@ (800813c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008000:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008004:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008008:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800800a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800800c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008010:	d056      	beq.n	80080c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 8008012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008014:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008018:	f200 808b 	bhi.w	8008132 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800801c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800801e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008022:	d03e      	beq.n	80080a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 8008024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008026:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800802a:	f200 8082 	bhi.w	8008132 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800802e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008030:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008034:	d027      	beq.n	8008086 <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 8008036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008038:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800803c:	d879      	bhi.n	8008132 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800803e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008040:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008044:	d017      	beq.n	8008076 <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 8008046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008048:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800804c:	d871      	bhi.n	8008132 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800804e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008050:	2b00      	cmp	r3, #0
 8008052:	d004      	beq.n	800805e <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 8008054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008056:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800805a:	d004      	beq.n	8008066 <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 800805c:	e069      	b.n	8008132 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800805e:	f7fb fe0d 	bl	8003c7c <HAL_RCC_GetPCLK3Freq>
 8008062:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008064:	e068      	b.n	8008138 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008066:	f107 0314 	add.w	r3, r7, #20
 800806a:	4618      	mov	r0, r3
 800806c:	f7fd ff12 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008074:	e060      	b.n	8008138 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008076:	f107 0308 	add.w	r3, r7, #8
 800807a:	4618      	mov	r0, r3
 800807c:	f7fe f876 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008080:	693b      	ldr	r3, [r7, #16]
 8008082:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008084:	e058      	b.n	8008138 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008086:	4b2d      	ldr	r3, [pc, #180]	@ (800813c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008088:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800808c:	f003 0302 	and.w	r3, r3, #2
 8008090:	2b02      	cmp	r3, #2
 8008092:	d103      	bne.n	800809c <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 8008094:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008098:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800809a:	e04d      	b.n	8008138 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 800809c:	2300      	movs	r3, #0
 800809e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80080a0:	e04a      	b.n	8008138 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80080a2:	4b26      	ldr	r3, [pc, #152]	@ (800813c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80080a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80080b0:	d103      	bne.n	80080ba <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 80080b2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80080b6:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80080b8:	e03e      	b.n	8008138 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 80080ba:	2300      	movs	r3, #0
 80080bc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80080be:	e03b      	b.n	8008138 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80080c0:	4b1e      	ldr	r3, [pc, #120]	@ (800813c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80080c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80080c6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80080ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80080cc:	4b1b      	ldr	r3, [pc, #108]	@ (800813c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f003 0302 	and.w	r3, r3, #2
 80080d4:	2b02      	cmp	r3, #2
 80080d6:	d10c      	bne.n	80080f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 80080d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d109      	bne.n	80080f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80080de:	4b17      	ldr	r3, [pc, #92]	@ (800813c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	08db      	lsrs	r3, r3, #3
 80080e4:	f003 0303 	and.w	r3, r3, #3
 80080e8:	4a15      	ldr	r2, [pc, #84]	@ (8008140 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 80080ea:	fa22 f303 	lsr.w	r3, r2, r3
 80080ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80080f0:	e01e      	b.n	8008130 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80080f2:	4b12      	ldr	r3, [pc, #72]	@ (800813c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80080fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080fe:	d106      	bne.n	800810e <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 8008100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008102:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008106:	d102      	bne.n	800810e <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008108:	4b0e      	ldr	r3, [pc, #56]	@ (8008144 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800810a:	637b      	str	r3, [r7, #52]	@ 0x34
 800810c:	e010      	b.n	8008130 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800810e:	4b0b      	ldr	r3, [pc, #44]	@ (800813c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008116:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800811a:	d106      	bne.n	800812a <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 800811c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800811e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008122:	d102      	bne.n	800812a <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008124:	4b08      	ldr	r3, [pc, #32]	@ (8008148 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8008126:	637b      	str	r3, [r7, #52]	@ 0x34
 8008128:	e002      	b.n	8008130 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800812a:	2300      	movs	r3, #0
 800812c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800812e:	e003      	b.n	8008138 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 8008130:	e002      	b.n	8008138 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 8008132:	2300      	movs	r3, #0
 8008134:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008136:	bf00      	nop
          }
        }
        break;
 8008138:	f000 bccf 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800813c:	44020c00 	.word	0x44020c00
 8008140:	03d09000 	.word	0x03d09000
 8008144:	003d0900 	.word	0x003d0900
 8008148:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 800814c:	4b9e      	ldr	r3, [pc, #632]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800814e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008152:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008156:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800815a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800815e:	d056      	beq.n	800820e <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 8008160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008162:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008166:	f200 808b 	bhi.w	8008280 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800816a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800816c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008170:	d03e      	beq.n	80081f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 8008172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008174:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008178:	f200 8082 	bhi.w	8008280 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800817c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800817e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008182:	d027      	beq.n	80081d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 8008184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008186:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800818a:	d879      	bhi.n	8008280 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800818c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800818e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008192:	d017      	beq.n	80081c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 8008194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008196:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800819a:	d871      	bhi.n	8008280 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800819c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d004      	beq.n	80081ac <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 80081a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80081a8:	d004      	beq.n	80081b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 80081aa:	e069      	b.n	8008280 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80081ac:	f7fb fd66 	bl	8003c7c <HAL_RCC_GetPCLK3Freq>
 80081b0:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80081b2:	e068      	b.n	8008286 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80081b4:	f107 0314 	add.w	r3, r7, #20
 80081b8:	4618      	mov	r0, r3
 80081ba:	f7fd fe6b 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80081be:	697b      	ldr	r3, [r7, #20]
 80081c0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80081c2:	e060      	b.n	8008286 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80081c4:	f107 0308 	add.w	r3, r7, #8
 80081c8:	4618      	mov	r0, r3
 80081ca:	f7fd ffcf 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80081ce:	693b      	ldr	r3, [r7, #16]
 80081d0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80081d2:	e058      	b.n	8008286 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80081d4:	4b7c      	ldr	r3, [pc, #496]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80081d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80081da:	f003 0302 	and.w	r3, r3, #2
 80081de:	2b02      	cmp	r3, #2
 80081e0:	d103      	bne.n	80081ea <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 80081e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80081e6:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80081e8:	e04d      	b.n	8008286 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 80081ea:	2300      	movs	r3, #0
 80081ec:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80081ee:	e04a      	b.n	8008286 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80081f0:	4b75      	ldr	r3, [pc, #468]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80081f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80081f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80081fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80081fe:	d103      	bne.n	8008208 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 8008200:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008204:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008206:	e03e      	b.n	8008286 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8008208:	2300      	movs	r3, #0
 800820a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800820c:	e03b      	b.n	8008286 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800820e:	4b6e      	ldr	r3, [pc, #440]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008210:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008214:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008218:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800821a:	4b6b      	ldr	r3, [pc, #428]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f003 0302 	and.w	r3, r3, #2
 8008222:	2b02      	cmp	r3, #2
 8008224:	d10c      	bne.n	8008240 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 8008226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008228:	2b00      	cmp	r3, #0
 800822a:	d109      	bne.n	8008240 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800822c:	4b66      	ldr	r3, [pc, #408]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	08db      	lsrs	r3, r3, #3
 8008232:	f003 0303 	and.w	r3, r3, #3
 8008236:	4a65      	ldr	r2, [pc, #404]	@ (80083cc <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8008238:	fa22 f303 	lsr.w	r3, r2, r3
 800823c:	637b      	str	r3, [r7, #52]	@ 0x34
 800823e:	e01e      	b.n	800827e <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008240:	4b61      	ldr	r3, [pc, #388]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008248:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800824c:	d106      	bne.n	800825c <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 800824e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008250:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008254:	d102      	bne.n	800825c <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008256:	4b5e      	ldr	r3, [pc, #376]	@ (80083d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8008258:	637b      	str	r3, [r7, #52]	@ 0x34
 800825a:	e010      	b.n	800827e <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800825c:	4b5a      	ldr	r3, [pc, #360]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008264:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008268:	d106      	bne.n	8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 800826a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800826c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008270:	d102      	bne.n	8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008272:	4b58      	ldr	r3, [pc, #352]	@ (80083d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8008274:	637b      	str	r3, [r7, #52]	@ 0x34
 8008276:	e002      	b.n	800827e <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008278:	2300      	movs	r3, #0
 800827a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800827c:	e003      	b.n	8008286 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 800827e:	e002      	b.n	8008286 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 8008280:	2300      	movs	r3, #0
 8008282:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008284:	bf00      	nop
          }
        }
        break;
 8008286:	f000 bc28 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800828a:	4b4f      	ldr	r3, [pc, #316]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800828c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008290:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008294:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8008296:	4b4c      	ldr	r3, [pc, #304]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800829e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80082a2:	d106      	bne.n	80082b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 80082a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d103      	bne.n	80082b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 80082aa:	4b4a      	ldr	r3, [pc, #296]	@ (80083d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 80082ac:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 80082ae:	f000 bc14 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 80082b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80082b8:	d108      	bne.n	80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80082ba:	f107 0320 	add.w	r3, r7, #32
 80082be:	4618      	mov	r0, r3
 80082c0:	f7fd fc7c 	bl	8005bbc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80082c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082c6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80082c8:	f000 bc07 	b.w	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 80082cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082d2:	d107      	bne.n	80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082d4:	f107 0314 	add.w	r3, r7, #20
 80082d8:	4618      	mov	r0, r3
 80082da:	f7fd fddb 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80082de:	69bb      	ldr	r3, [r7, #24]
 80082e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80082e2:	e3fa      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80082e4:	2300      	movs	r3, #0
 80082e6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80082e8:	e3f7      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80082ea:	4b37      	ldr	r3, [pc, #220]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80082ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80082f0:	f003 0307 	and.w	r3, r3, #7
 80082f4:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 80082f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082f8:	2b04      	cmp	r3, #4
 80082fa:	d861      	bhi.n	80083c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 80082fc:	a201      	add	r2, pc, #4	@ (adr r2, 8008304 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 80082fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008302:	bf00      	nop
 8008304:	08008319 	.word	0x08008319
 8008308:	08008329 	.word	0x08008329
 800830c:	08008339 	.word	0x08008339
 8008310:	08008349 	.word	0x08008349
 8008314:	0800834f 	.word	0x0800834f
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008318:	f107 0320 	add.w	r3, r7, #32
 800831c:	4618      	mov	r0, r3
 800831e:	f7fd fc4d 	bl	8005bbc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008324:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008326:	e04e      	b.n	80083c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008328:	f107 0314 	add.w	r3, r7, #20
 800832c:	4618      	mov	r0, r3
 800832e:	f7fd fdb1 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008336:	e046      	b.n	80083c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008338:	f107 0308 	add.w	r3, r7, #8
 800833c:	4618      	mov	r0, r3
 800833e:	f7fd ff15 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008346:	e03e      	b.n	80083c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008348:	4b23      	ldr	r3, [pc, #140]	@ (80083d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 800834a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800834c:	e03b      	b.n	80083c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800834e:	4b1e      	ldr	r3, [pc, #120]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008350:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008354:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008358:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800835a:	4b1b      	ldr	r3, [pc, #108]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f003 0302 	and.w	r3, r3, #2
 8008362:	2b02      	cmp	r3, #2
 8008364:	d10c      	bne.n	8008380 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 8008366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008368:	2b00      	cmp	r3, #0
 800836a:	d109      	bne.n	8008380 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800836c:	4b16      	ldr	r3, [pc, #88]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	08db      	lsrs	r3, r3, #3
 8008372:	f003 0303 	and.w	r3, r3, #3
 8008376:	4a15      	ldr	r2, [pc, #84]	@ (80083cc <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8008378:	fa22 f303 	lsr.w	r3, r2, r3
 800837c:	637b      	str	r3, [r7, #52]	@ 0x34
 800837e:	e01e      	b.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008380:	4b11      	ldr	r3, [pc, #68]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008388:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800838c:	d106      	bne.n	800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 800838e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008390:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008394:	d102      	bne.n	800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008396:	4b0e      	ldr	r3, [pc, #56]	@ (80083d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8008398:	637b      	str	r3, [r7, #52]	@ 0x34
 800839a:	e010      	b.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800839c:	4b0a      	ldr	r3, [pc, #40]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083a8:	d106      	bne.n	80083b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 80083aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80083b0:	d102      	bne.n	80083b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80083b2:	4b08      	ldr	r3, [pc, #32]	@ (80083d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 80083b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80083b6:	e002      	b.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80083b8:	2300      	movs	r3, #0
 80083ba:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80083bc:	e003      	b.n	80083c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 80083be:	e002      	b.n	80083c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 80083c0:	2300      	movs	r3, #0
 80083c2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80083c4:	bf00      	nop
          }
        }
        break;
 80083c6:	e388      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80083c8:	44020c00 	.word	0x44020c00
 80083cc:	03d09000 	.word	0x03d09000
 80083d0:	003d0900 	.word	0x003d0900
 80083d4:	017d7840 	.word	0x017d7840
 80083d8:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80083dc:	4ba9      	ldr	r3, [pc, #676]	@ (8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80083de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80083e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80083e6:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 80083e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ea:	2b20      	cmp	r3, #32
 80083ec:	f200 809a 	bhi.w	8008524 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 80083f0:	a201      	add	r2, pc, #4	@ (adr r2, 80083f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 80083f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083f6:	bf00      	nop
 80083f8:	0800847d 	.word	0x0800847d
 80083fc:	08008525 	.word	0x08008525
 8008400:	08008525 	.word	0x08008525
 8008404:	08008525 	.word	0x08008525
 8008408:	08008525 	.word	0x08008525
 800840c:	08008525 	.word	0x08008525
 8008410:	08008525 	.word	0x08008525
 8008414:	08008525 	.word	0x08008525
 8008418:	0800848d 	.word	0x0800848d
 800841c:	08008525 	.word	0x08008525
 8008420:	08008525 	.word	0x08008525
 8008424:	08008525 	.word	0x08008525
 8008428:	08008525 	.word	0x08008525
 800842c:	08008525 	.word	0x08008525
 8008430:	08008525 	.word	0x08008525
 8008434:	08008525 	.word	0x08008525
 8008438:	0800849d 	.word	0x0800849d
 800843c:	08008525 	.word	0x08008525
 8008440:	08008525 	.word	0x08008525
 8008444:	08008525 	.word	0x08008525
 8008448:	08008525 	.word	0x08008525
 800844c:	08008525 	.word	0x08008525
 8008450:	08008525 	.word	0x08008525
 8008454:	08008525 	.word	0x08008525
 8008458:	080084ad 	.word	0x080084ad
 800845c:	08008525 	.word	0x08008525
 8008460:	08008525 	.word	0x08008525
 8008464:	08008525 	.word	0x08008525
 8008468:	08008525 	.word	0x08008525
 800846c:	08008525 	.word	0x08008525
 8008470:	08008525 	.word	0x08008525
 8008474:	08008525 	.word	0x08008525
 8008478:	080084b3 	.word	0x080084b3
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800847c:	f107 0320 	add.w	r3, r7, #32
 8008480:	4618      	mov	r0, r3
 8008482:	f7fd fb9b 	bl	8005bbc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008488:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800848a:	e04e      	b.n	800852a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800848c:	f107 0314 	add.w	r3, r7, #20
 8008490:	4618      	mov	r0, r3
 8008492:	f7fd fcff 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800849a:	e046      	b.n	800852a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800849c:	f107 0308 	add.w	r3, r7, #8
 80084a0:	4618      	mov	r0, r3
 80084a2:	f7fd fe63 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084aa:	e03e      	b.n	800852a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80084ac:	4b76      	ldr	r3, [pc, #472]	@ (8008688 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 80084ae:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084b0:	e03b      	b.n	800852a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80084b2:	4b74      	ldr	r3, [pc, #464]	@ (8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80084b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80084b8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80084bc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80084be:	4b71      	ldr	r3, [pc, #452]	@ (8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f003 0302 	and.w	r3, r3, #2
 80084c6:	2b02      	cmp	r3, #2
 80084c8:	d10c      	bne.n	80084e4 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 80084ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d109      	bne.n	80084e4 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80084d0:	4b6c      	ldr	r3, [pc, #432]	@ (8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	08db      	lsrs	r3, r3, #3
 80084d6:	f003 0303 	and.w	r3, r3, #3
 80084da:	4a6c      	ldr	r2, [pc, #432]	@ (800868c <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 80084dc:	fa22 f303 	lsr.w	r3, r2, r3
 80084e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80084e2:	e01e      	b.n	8008522 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80084e4:	4b67      	ldr	r3, [pc, #412]	@ (8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80084ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084f0:	d106      	bne.n	8008500 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 80084f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084f8:	d102      	bne.n	8008500 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80084fa:	4b65      	ldr	r3, [pc, #404]	@ (8008690 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 80084fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80084fe:	e010      	b.n	8008522 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008500:	4b60      	ldr	r3, [pc, #384]	@ (8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008508:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800850c:	d106      	bne.n	800851c <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 800850e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008510:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008514:	d102      	bne.n	800851c <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008516:	4b5f      	ldr	r3, [pc, #380]	@ (8008694 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8008518:	637b      	str	r3, [r7, #52]	@ 0x34
 800851a:	e002      	b.n	8008522 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800851c:	2300      	movs	r3, #0
 800851e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008520:	e003      	b.n	800852a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 8008522:	e002      	b.n	800852a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 8008524:	2300      	movs	r3, #0
 8008526:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008528:	bf00      	nop
          }
        }
        break;
 800852a:	e2d6      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800852c:	4b55      	ldr	r3, [pc, #340]	@ (8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800852e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008532:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8008536:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8008538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800853a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800853e:	d031      	beq.n	80085a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 8008540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008542:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008546:	d866      	bhi.n	8008616 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800854a:	2bc0      	cmp	r3, #192	@ 0xc0
 800854c:	d027      	beq.n	800859e <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 800854e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008550:	2bc0      	cmp	r3, #192	@ 0xc0
 8008552:	d860      	bhi.n	8008616 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008554:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008556:	2b80      	cmp	r3, #128	@ 0x80
 8008558:	d019      	beq.n	800858e <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 800855a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800855c:	2b80      	cmp	r3, #128	@ 0x80
 800855e:	d85a      	bhi.n	8008616 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008562:	2b00      	cmp	r3, #0
 8008564:	d003      	beq.n	800856e <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 8008566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008568:	2b40      	cmp	r3, #64	@ 0x40
 800856a:	d008      	beq.n	800857e <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 800856c:	e053      	b.n	8008616 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800856e:	f107 0320 	add.w	r3, r7, #32
 8008572:	4618      	mov	r0, r3
 8008574:	f7fd fb22 	bl	8005bbc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800857a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800857c:	e04e      	b.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800857e:	f107 0314 	add.w	r3, r7, #20
 8008582:	4618      	mov	r0, r3
 8008584:	f7fd fc86 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008588:	697b      	ldr	r3, [r7, #20]
 800858a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800858c:	e046      	b.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800858e:	f107 0308 	add.w	r3, r7, #8
 8008592:	4618      	mov	r0, r3
 8008594:	f7fd fdea 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800859c:	e03e      	b.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800859e:	4b3a      	ldr	r3, [pc, #232]	@ (8008688 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 80085a0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80085a2:	e03b      	b.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80085a4:	4b37      	ldr	r3, [pc, #220]	@ (8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80085a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80085aa:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80085ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80085b0:	4b34      	ldr	r3, [pc, #208]	@ (8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f003 0302 	and.w	r3, r3, #2
 80085b8:	2b02      	cmp	r3, #2
 80085ba:	d10c      	bne.n	80085d6 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 80085bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d109      	bne.n	80085d6 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80085c2:	4b30      	ldr	r3, [pc, #192]	@ (8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	08db      	lsrs	r3, r3, #3
 80085c8:	f003 0303 	and.w	r3, r3, #3
 80085cc:	4a2f      	ldr	r2, [pc, #188]	@ (800868c <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 80085ce:	fa22 f303 	lsr.w	r3, r2, r3
 80085d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80085d4:	e01e      	b.n	8008614 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80085d6:	4b2b      	ldr	r3, [pc, #172]	@ (8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80085de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085e2:	d106      	bne.n	80085f2 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 80085e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085ea:	d102      	bne.n	80085f2 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80085ec:	4b28      	ldr	r3, [pc, #160]	@ (8008690 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 80085ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80085f0:	e010      	b.n	8008614 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80085f2:	4b24      	ldr	r3, [pc, #144]	@ (8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80085fe:	d106      	bne.n	800860e <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 8008600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008602:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008606:	d102      	bne.n	800860e <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008608:	4b22      	ldr	r3, [pc, #136]	@ (8008694 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 800860a:	637b      	str	r3, [r7, #52]	@ 0x34
 800860c:	e002      	b.n	8008614 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800860e:	2300      	movs	r3, #0
 8008610:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008612:	e003      	b.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 8008614:	e002      	b.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 8008616:	2300      	movs	r3, #0
 8008618:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800861a:	bf00      	nop
          }
        }
        break;
 800861c:	e25d      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 800861e:	4b19      	ldr	r3, [pc, #100]	@ (8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008620:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008624:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8008628:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 800862a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800862c:	2b00      	cmp	r3, #0
 800862e:	d103      	bne.n	8008638 <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8008630:	f7fb fb0e 	bl	8003c50 <HAL_RCC_GetPCLK2Freq>
 8008634:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008636:	e250      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8008638:	4b12      	ldr	r3, [pc, #72]	@ (8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008640:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008644:	d10b      	bne.n	800865e <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 8008646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008648:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800864c:	d107      	bne.n	800865e <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800864e:	f107 0314 	add.w	r3, r7, #20
 8008652:	4618      	mov	r0, r3
 8008654:	f7fd fc1e 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008658:	69bb      	ldr	r3, [r7, #24]
 800865a:	637b      	str	r3, [r7, #52]	@ 0x34
 800865c:	e04f      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 800865e:	4b09      	ldr	r3, [pc, #36]	@ (8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008666:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800866a:	d115      	bne.n	8008698 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 800866c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800866e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008672:	d111      	bne.n	8008698 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008674:	f107 0308 	add.w	r3, r7, #8
 8008678:	4618      	mov	r0, r3
 800867a:	f7fd fd77 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	637b      	str	r3, [r7, #52]	@ 0x34
 8008682:	e03c      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 8008684:	44020c00 	.word	0x44020c00
 8008688:	00bb8000 	.word	0x00bb8000
 800868c:	03d09000 	.word	0x03d09000
 8008690:	003d0900 	.word	0x003d0900
 8008694:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8008698:	4b94      	ldr	r3, [pc, #592]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f003 0302 	and.w	r3, r3, #2
 80086a0:	2b02      	cmp	r3, #2
 80086a2:	d10d      	bne.n	80086c0 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 80086a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086a6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80086aa:	d109      	bne.n	80086c0 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80086ac:	4b8f      	ldr	r3, [pc, #572]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	08db      	lsrs	r3, r3, #3
 80086b2:	f003 0303 	and.w	r3, r3, #3
 80086b6:	4a8e      	ldr	r2, [pc, #568]	@ (80088f0 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 80086b8:	fa22 f303 	lsr.w	r3, r2, r3
 80086bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80086be:	e01e      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 80086c0:	4b8a      	ldr	r3, [pc, #552]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80086c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80086cc:	d106      	bne.n	80086dc <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 80086ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80086d4:	d102      	bne.n	80086dc <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 80086d6:	4b87      	ldr	r3, [pc, #540]	@ (80088f4 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 80086d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80086da:	e010      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 80086dc:	4b83      	ldr	r3, [pc, #524]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80086e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80086e8:	d106      	bne.n	80086f8 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 80086ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086ec:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80086f0:	d102      	bne.n	80086f8 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 80086f2:	4b81      	ldr	r3, [pc, #516]	@ (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 80086f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80086f6:	e002      	b.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 80086f8:	2300      	movs	r3, #0
 80086fa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80086fc:	e1ed      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80086fe:	e1ec      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 8008700:	4b7a      	ldr	r3, [pc, #488]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008702:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008706:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800870a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 800870c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800870e:	2b00      	cmp	r3, #0
 8008710:	d103      	bne.n	800871a <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8008712:	f7fb fab3 	bl	8003c7c <HAL_RCC_GetPCLK3Freq>
 8008716:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008718:	e1df      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 800871a:	4b74      	ldr	r3, [pc, #464]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008722:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008726:	d10b      	bne.n	8008740 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 8008728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800872a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800872e:	d107      	bne.n	8008740 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008730:	f107 0314 	add.w	r3, r7, #20
 8008734:	4618      	mov	r0, r3
 8008736:	f7fd fbad 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800873a:	69bb      	ldr	r3, [r7, #24]
 800873c:	637b      	str	r3, [r7, #52]	@ 0x34
 800873e:	e045      	b.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 8008740:	4b6a      	ldr	r3, [pc, #424]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008748:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800874c:	d10b      	bne.n	8008766 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 800874e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008750:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008754:	d107      	bne.n	8008766 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008756:	f107 0308 	add.w	r3, r7, #8
 800875a:	4618      	mov	r0, r3
 800875c:	f7fd fd06 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	637b      	str	r3, [r7, #52]	@ 0x34
 8008764:	e032      	b.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 8008766:	4b61      	ldr	r3, [pc, #388]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f003 0302 	and.w	r3, r3, #2
 800876e:	2b02      	cmp	r3, #2
 8008770:	d10d      	bne.n	800878e <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 8008772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008774:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008778:	d109      	bne.n	800878e <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800877a:	4b5c      	ldr	r3, [pc, #368]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	08db      	lsrs	r3, r3, #3
 8008780:	f003 0303 	and.w	r3, r3, #3
 8008784:	4a5a      	ldr	r2, [pc, #360]	@ (80088f0 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8008786:	fa22 f303 	lsr.w	r3, r2, r3
 800878a:	637b      	str	r3, [r7, #52]	@ 0x34
 800878c:	e01e      	b.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 800878e:	4b57      	ldr	r3, [pc, #348]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008796:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800879a:	d106      	bne.n	80087aa <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 800879c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800879e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80087a2:	d102      	bne.n	80087aa <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 80087a4:	4b53      	ldr	r3, [pc, #332]	@ (80088f4 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 80087a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80087a8:	e010      	b.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 80087aa:	4b50      	ldr	r3, [pc, #320]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80087b6:	d106      	bne.n	80087c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 80087b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ba:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80087be:	d102      	bne.n	80087c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 80087c0:	4b4d      	ldr	r3, [pc, #308]	@ (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 80087c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80087c4:	e002      	b.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 80087c6:	2300      	movs	r3, #0
 80087c8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80087ca:	e186      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80087cc:	e185      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80087ce:	4b47      	ldr	r3, [pc, #284]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80087d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80087d4:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 80087d8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 80087da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d103      	bne.n	80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80087e0:	f7fb fa36 	bl	8003c50 <HAL_RCC_GetPCLK2Freq>
 80087e4:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 80087e6:	e178      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 80087e8:	4b40      	ldr	r3, [pc, #256]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80087f4:	d10b      	bne.n	800880e <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 80087f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80087fc:	d107      	bne.n	800880e <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80087fe:	f107 0314 	add.w	r3, r7, #20
 8008802:	4618      	mov	r0, r3
 8008804:	f7fd fb46 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008808:	69bb      	ldr	r3, [r7, #24]
 800880a:	637b      	str	r3, [r7, #52]	@ 0x34
 800880c:	e045      	b.n	800889a <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 800880e:	4b37      	ldr	r3, [pc, #220]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008816:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800881a:	d10b      	bne.n	8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 800881c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800881e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008822:	d107      	bne.n	8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008824:	f107 0308 	add.w	r3, r7, #8
 8008828:	4618      	mov	r0, r3
 800882a:	f7fd fc9f 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	637b      	str	r3, [r7, #52]	@ 0x34
 8008832:	e032      	b.n	800889a <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 8008834:	4b2d      	ldr	r3, [pc, #180]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f003 0302 	and.w	r3, r3, #2
 800883c:	2b02      	cmp	r3, #2
 800883e:	d10d      	bne.n	800885c <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 8008840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008842:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8008846:	d109      	bne.n	800885c <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008848:	4b28      	ldr	r3, [pc, #160]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	08db      	lsrs	r3, r3, #3
 800884e:	f003 0303 	and.w	r3, r3, #3
 8008852:	4a27      	ldr	r2, [pc, #156]	@ (80088f0 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8008854:	fa22 f303 	lsr.w	r3, r2, r3
 8008858:	637b      	str	r3, [r7, #52]	@ 0x34
 800885a:	e01e      	b.n	800889a <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 800885c:	4b23      	ldr	r3, [pc, #140]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008864:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008868:	d106      	bne.n	8008878 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 800886a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800886c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008870:	d102      	bne.n	8008878 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 8008872:	4b20      	ldr	r3, [pc, #128]	@ (80088f4 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8008874:	637b      	str	r3, [r7, #52]	@ 0x34
 8008876:	e010      	b.n	800889a <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 8008878:	4b1c      	ldr	r3, [pc, #112]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008880:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008884:	d106      	bne.n	8008894 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 8008886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008888:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800888c:	d102      	bne.n	8008894 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 800888e:	4b1a      	ldr	r3, [pc, #104]	@ (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8008890:	637b      	str	r3, [r7, #52]	@ 0x34
 8008892:	e002      	b.n	800889a <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 8008894:	2300      	movs	r3, #0
 8008896:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008898:	e11f      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800889a:	e11e      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800889c:	4b13      	ldr	r3, [pc, #76]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800889e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80088a2:	f003 0303 	and.w	r3, r3, #3
 80088a6:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80088a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088aa:	2b03      	cmp	r3, #3
 80088ac:	d85f      	bhi.n	800896e <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 80088ae:	a201      	add	r2, pc, #4	@ (adr r2, 80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 80088b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088b4:	080088c5 	.word	0x080088c5
 80088b8:	080088cd 	.word	0x080088cd
 80088bc:	080088dd 	.word	0x080088dd
 80088c0:	080088fd 	.word	0x080088fd
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 80088c4:	f7fb f992 	bl	8003bec <HAL_RCC_GetHCLKFreq>
 80088c8:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80088ca:	e053      	b.n	8008974 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80088cc:	f107 0320 	add.w	r3, r7, #32
 80088d0:	4618      	mov	r0, r3
 80088d2:	f7fd f973 	bl	8005bbc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80088d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088d8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80088da:	e04b      	b.n	8008974 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088dc:	f107 0314 	add.w	r3, r7, #20
 80088e0:	4618      	mov	r0, r3
 80088e2:	f7fd fad7 	bl	8005e94 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 80088e6:	69fb      	ldr	r3, [r7, #28]
 80088e8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80088ea:	e043      	b.n	8008974 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 80088ec:	44020c00 	.word	0x44020c00
 80088f0:	03d09000 	.word	0x03d09000
 80088f4:	003d0900 	.word	0x003d0900
 80088f8:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80088fc:	4b79      	ldr	r3, [pc, #484]	@ (8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80088fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008902:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008906:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008908:	4b76      	ldr	r3, [pc, #472]	@ (8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f003 0302 	and.w	r3, r3, #2
 8008910:	2b02      	cmp	r3, #2
 8008912:	d10c      	bne.n	800892e <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 8008914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008916:	2b00      	cmp	r3, #0
 8008918:	d109      	bne.n	800892e <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800891a:	4b72      	ldr	r3, [pc, #456]	@ (8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	08db      	lsrs	r3, r3, #3
 8008920:	f003 0303 	and.w	r3, r3, #3
 8008924:	4a70      	ldr	r2, [pc, #448]	@ (8008ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 8008926:	fa22 f303 	lsr.w	r3, r2, r3
 800892a:	637b      	str	r3, [r7, #52]	@ 0x34
 800892c:	e01e      	b.n	800896c <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800892e:	4b6d      	ldr	r3, [pc, #436]	@ (8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008936:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800893a:	d106      	bne.n	800894a <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 800893c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800893e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008942:	d102      	bne.n	800894a <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008944:	4b69      	ldr	r3, [pc, #420]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 8008946:	637b      	str	r3, [r7, #52]	@ 0x34
 8008948:	e010      	b.n	800896c <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800894a:	4b66      	ldr	r3, [pc, #408]	@ (8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008952:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008956:	d106      	bne.n	8008966 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 8008958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800895a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800895e:	d102      	bne.n	8008966 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008960:	4b63      	ldr	r3, [pc, #396]	@ (8008af0 <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 8008962:	637b      	str	r3, [r7, #52]	@ 0x34
 8008964:	e002      	b.n	800896c <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8008966:	2300      	movs	r3, #0
 8008968:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800896a:	e003      	b.n	8008974 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800896c:	e002      	b.n	8008974 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 800896e:	2300      	movs	r3, #0
 8008970:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008972:	bf00      	nop
          }
        }
        break;
 8008974:	e0b1      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8008976:	4b5b      	ldr	r3, [pc, #364]	@ (8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008978:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800897c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008980:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8008982:	4b58      	ldr	r3, [pc, #352]	@ (8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008984:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008988:	f003 0302 	and.w	r3, r3, #2
 800898c:	2b02      	cmp	r3, #2
 800898e:	d106      	bne.n	800899e <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 8008990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008992:	2b00      	cmp	r3, #0
 8008994:	d103      	bne.n	800899e <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 8008996:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800899a:	637b      	str	r3, [r7, #52]	@ 0x34
 800899c:	e01f      	b.n	80089de <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 800899e:	4b51      	ldr	r3, [pc, #324]	@ (8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80089a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80089a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80089a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80089ac:	d106      	bne.n	80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 80089ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b0:	2b40      	cmp	r3, #64	@ 0x40
 80089b2:	d103      	bne.n	80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 80089b4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80089b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80089ba:	e010      	b.n	80089de <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 80089bc:	4b49      	ldr	r3, [pc, #292]	@ (8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80089c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089c8:	d106      	bne.n	80089d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 80089ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089cc:	2b80      	cmp	r3, #128	@ 0x80
 80089ce:	d103      	bne.n	80089d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 80089d0:	f248 0312 	movw	r3, #32786	@ 0x8012
 80089d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80089d6:	e002      	b.n	80089de <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 80089d8:	2300      	movs	r3, #0
 80089da:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 80089dc:	e07d      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80089de:	e07c      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80089e0:	4b40      	ldr	r3, [pc, #256]	@ (8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80089e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80089e6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80089ea:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80089ec:	4b3d      	ldr	r3, [pc, #244]	@ (8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80089f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80089f8:	d105      	bne.n	8008a06 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 80089fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d102      	bne.n	8008a06 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 8008a00:	4b3c      	ldr	r3, [pc, #240]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 8008a02:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a04:	e031      	b.n	8008a6a <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8008a06:	4b37      	ldr	r3, [pc, #220]	@ (8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a0e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008a12:	d10a      	bne.n	8008a2a <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 8008a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a16:	2b10      	cmp	r3, #16
 8008a18:	d107      	bne.n	8008a2a <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008a1a:	f107 0320 	add.w	r3, r7, #32
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f7fd f8cc 	bl	8005bbc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a26:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a28:	e01f      	b.n	8008a6a <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8008a2a:	4b2e      	ldr	r3, [pc, #184]	@ (8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008a2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a30:	f003 0302 	and.w	r3, r3, #2
 8008a34:	2b02      	cmp	r3, #2
 8008a36:	d106      	bne.n	8008a46 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 8008a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a3a:	2b20      	cmp	r3, #32
 8008a3c:	d103      	bne.n	8008a46 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 8008a3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008a42:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a44:	e011      	b.n	8008a6a <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8008a46:	4b27      	ldr	r3, [pc, #156]	@ (8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008a48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a54:	d106      	bne.n	8008a64 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 8008a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a58:	2b30      	cmp	r3, #48	@ 0x30
 8008a5a:	d103      	bne.n	8008a64 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 8008a5c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008a60:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a62:	e002      	b.n	8008a6a <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8008a64:	2300      	movs	r3, #0
 8008a66:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8008a68:	e037      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008a6a:	e036      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8008a6c:	4b1d      	ldr	r3, [pc, #116]	@ (8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008a6e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008a72:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008a76:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8008a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a7a:	2b10      	cmp	r3, #16
 8008a7c:	d107      	bne.n	8008a8e <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008a7e:	f107 0320 	add.w	r3, r7, #32
 8008a82:	4618      	mov	r0, r3
 8008a84:	f7fd f89a 	bl	8005bbc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a8a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8008a8c:	e025      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 8008a8e:	4b15      	ldr	r3, [pc, #84]	@ (8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a9a:	d10a      	bne.n	8008ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 8008a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a9e:	2b20      	cmp	r3, #32
 8008aa0:	d107      	bne.n	8008ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008aa2:	f107 0308 	add.w	r3, r7, #8
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	f7fd fb60 	bl	800616c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ab0:	e00f      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8008ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008aba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008abe:	d105      	bne.n	8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 8008ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac2:	2b30      	cmp	r3, #48	@ 0x30
 8008ac4:	d102      	bne.n	8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 8008ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 8008ac8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008aca:	e002      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8008acc:	2300      	movs	r3, #0
 8008ace:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 8008ad0:	e003      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008ad2:	e002      	b.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008ad8:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 8008ada:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008adc:	4618      	mov	r0, r3
 8008ade:	373c      	adds	r7, #60	@ 0x3c
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	bd90      	pop	{r4, r7, pc}
 8008ae4:	44020c00 	.word	0x44020c00
 8008ae8:	03d09000 	.word	0x03d09000
 8008aec:	003d0900 	.word	0x003d0900
 8008af0:	017d7840 	.word	0x017d7840
 8008af4:	02dc6c00 	.word	0x02dc6c00

08008af8 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b084      	sub	sp, #16
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8008b00:	4b48      	ldr	r3, [pc, #288]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	4a47      	ldr	r2, [pc, #284]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008b06:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008b0a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008b0c:	f7f8 fba8 	bl	8001260 <HAL_GetTick>
 8008b10:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008b12:	e008      	b.n	8008b26 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008b14:	f7f8 fba4 	bl	8001260 <HAL_GetTick>
 8008b18:	4602      	mov	r2, r0
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	1ad3      	subs	r3, r2, r3
 8008b1e:	2b02      	cmp	r3, #2
 8008b20:	d901      	bls.n	8008b26 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008b22:	2303      	movs	r3, #3
 8008b24:	e07a      	b.n	8008c1c <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008b26:	4b3f      	ldr	r3, [pc, #252]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d1f0      	bne.n	8008b14 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8008b32:	4b3c      	ldr	r3, [pc, #240]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b36:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008b3a:	f023 0303 	bic.w	r3, r3, #3
 8008b3e:	687a      	ldr	r2, [r7, #4]
 8008b40:	6811      	ldr	r1, [r2, #0]
 8008b42:	687a      	ldr	r2, [r7, #4]
 8008b44:	6852      	ldr	r2, [r2, #4]
 8008b46:	0212      	lsls	r2, r2, #8
 8008b48:	430a      	orrs	r2, r1
 8008b4a:	4936      	ldr	r1, [pc, #216]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008b4c:	4313      	orrs	r3, r2
 8008b4e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	689b      	ldr	r3, [r3, #8]
 8008b54:	3b01      	subs	r3, #1
 8008b56:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	68db      	ldr	r3, [r3, #12]
 8008b5e:	3b01      	subs	r3, #1
 8008b60:	025b      	lsls	r3, r3, #9
 8008b62:	b29b      	uxth	r3, r3
 8008b64:	431a      	orrs	r2, r3
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	691b      	ldr	r3, [r3, #16]
 8008b6a:	3b01      	subs	r3, #1
 8008b6c:	041b      	lsls	r3, r3, #16
 8008b6e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008b72:	431a      	orrs	r2, r3
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	695b      	ldr	r3, [r3, #20]
 8008b78:	3b01      	subs	r3, #1
 8008b7a:	061b      	lsls	r3, r3, #24
 8008b7c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008b80:	4928      	ldr	r1, [pc, #160]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008b82:	4313      	orrs	r3, r2
 8008b84:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8008b86:	4b27      	ldr	r3, [pc, #156]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b8a:	f023 020c 	bic.w	r2, r3, #12
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	699b      	ldr	r3, [r3, #24]
 8008b92:	4924      	ldr	r1, [pc, #144]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008b94:	4313      	orrs	r3, r2
 8008b96:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8008b98:	4b22      	ldr	r3, [pc, #136]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b9c:	f023 0220 	bic.w	r2, r3, #32
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	69db      	ldr	r3, [r3, #28]
 8008ba4:	491f      	ldr	r1, [pc, #124]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008ba6:	4313      	orrs	r3, r2
 8008ba8:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8008baa:	4b1e      	ldr	r3, [pc, #120]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008bac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bb2:	491c      	ldr	r1, [pc, #112]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008bb4:	4313      	orrs	r3, r2
 8008bb6:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8008bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bbc:	4a19      	ldr	r2, [pc, #100]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008bbe:	f023 0310 	bic.w	r3, r3, #16
 8008bc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8008bc4:	4b17      	ldr	r3, [pc, #92]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bc8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008bcc:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008bd0:	687a      	ldr	r2, [r7, #4]
 8008bd2:	6a12      	ldr	r2, [r2, #32]
 8008bd4:	00d2      	lsls	r2, r2, #3
 8008bd6:	4913      	ldr	r1, [pc, #76]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008bd8:	4313      	orrs	r3, r2
 8008bda:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8008bdc:	4b11      	ldr	r3, [pc, #68]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008be0:	4a10      	ldr	r2, [pc, #64]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008be2:	f043 0310 	orr.w	r3, r3, #16
 8008be6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8008be8:	4b0e      	ldr	r3, [pc, #56]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	4a0d      	ldr	r2, [pc, #52]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008bee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008bf2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008bf4:	f7f8 fb34 	bl	8001260 <HAL_GetTick>
 8008bf8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008bfa:	e008      	b.n	8008c0e <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008bfc:	f7f8 fb30 	bl	8001260 <HAL_GetTick>
 8008c00:	4602      	mov	r2, r0
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	1ad3      	subs	r3, r2, r3
 8008c06:	2b02      	cmp	r3, #2
 8008c08:	d901      	bls.n	8008c0e <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8008c0a:	2303      	movs	r3, #3
 8008c0c:	e006      	b.n	8008c1c <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008c0e:	4b05      	ldr	r3, [pc, #20]	@ (8008c24 <RCCEx_PLL2_Config+0x12c>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d0f0      	beq.n	8008bfc <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8008c1a:	2300      	movs	r3, #0

}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	3710      	adds	r7, #16
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bd80      	pop	{r7, pc}
 8008c24:	44020c00 	.word	0x44020c00

08008c28 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b084      	sub	sp, #16
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8008c30:	4b48      	ldr	r3, [pc, #288]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4a47      	ldr	r2, [pc, #284]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008c36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008c3a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008c3c:	f7f8 fb10 	bl	8001260 <HAL_GetTick>
 8008c40:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008c42:	e008      	b.n	8008c56 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008c44:	f7f8 fb0c 	bl	8001260 <HAL_GetTick>
 8008c48:	4602      	mov	r2, r0
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	1ad3      	subs	r3, r2, r3
 8008c4e:	2b02      	cmp	r3, #2
 8008c50:	d901      	bls.n	8008c56 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008c52:	2303      	movs	r3, #3
 8008c54:	e07a      	b.n	8008d4c <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008c56:	4b3f      	ldr	r3, [pc, #252]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d1f0      	bne.n	8008c44 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8008c62:	4b3c      	ldr	r3, [pc, #240]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c66:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008c6a:	f023 0303 	bic.w	r3, r3, #3
 8008c6e:	687a      	ldr	r2, [r7, #4]
 8008c70:	6811      	ldr	r1, [r2, #0]
 8008c72:	687a      	ldr	r2, [r7, #4]
 8008c74:	6852      	ldr	r2, [r2, #4]
 8008c76:	0212      	lsls	r2, r2, #8
 8008c78:	430a      	orrs	r2, r1
 8008c7a:	4936      	ldr	r1, [pc, #216]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008c7c:	4313      	orrs	r3, r2
 8008c7e:	630b      	str	r3, [r1, #48]	@ 0x30
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	689b      	ldr	r3, [r3, #8]
 8008c84:	3b01      	subs	r3, #1
 8008c86:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	68db      	ldr	r3, [r3, #12]
 8008c8e:	3b01      	subs	r3, #1
 8008c90:	025b      	lsls	r3, r3, #9
 8008c92:	b29b      	uxth	r3, r3
 8008c94:	431a      	orrs	r2, r3
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	691b      	ldr	r3, [r3, #16]
 8008c9a:	3b01      	subs	r3, #1
 8008c9c:	041b      	lsls	r3, r3, #16
 8008c9e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008ca2:	431a      	orrs	r2, r3
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	695b      	ldr	r3, [r3, #20]
 8008ca8:	3b01      	subs	r3, #1
 8008caa:	061b      	lsls	r3, r3, #24
 8008cac:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008cb0:	4928      	ldr	r1, [pc, #160]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008cb6:	4b27      	ldr	r3, [pc, #156]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cba:	f023 020c 	bic.w	r2, r3, #12
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	699b      	ldr	r3, [r3, #24]
 8008cc2:	4924      	ldr	r1, [pc, #144]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008cc4:	4313      	orrs	r3, r2
 8008cc6:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 8008cc8:	4b22      	ldr	r3, [pc, #136]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ccc:	f023 0220 	bic.w	r2, r3, #32
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	69db      	ldr	r3, [r3, #28]
 8008cd4:	491f      	ldr	r1, [pc, #124]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008cd6:	4313      	orrs	r3, r2
 8008cd8:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8008cda:	4b1e      	ldr	r3, [pc, #120]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008cdc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ce2:	491c      	ldr	r1, [pc, #112]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008ce4:	4313      	orrs	r3, r2
 8008ce6:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 8008ce8:	4b1a      	ldr	r3, [pc, #104]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008cea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cec:	4a19      	ldr	r2, [pc, #100]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008cee:	f023 0310 	bic.w	r3, r3, #16
 8008cf2:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 8008cf4:	4b17      	ldr	r3, [pc, #92]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008cf6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008cf8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008cfc:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008d00:	687a      	ldr	r2, [r7, #4]
 8008d02:	6a12      	ldr	r2, [r2, #32]
 8008d04:	00d2      	lsls	r2, r2, #3
 8008d06:	4913      	ldr	r1, [pc, #76]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008d08:	4313      	orrs	r3, r2
 8008d0a:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8008d0c:	4b11      	ldr	r3, [pc, #68]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008d0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d10:	4a10      	ldr	r2, [pc, #64]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008d12:	f043 0310 	orr.w	r3, r3, #16
 8008d16:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8008d18:	4b0e      	ldr	r3, [pc, #56]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a0d      	ldr	r2, [pc, #52]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008d1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d22:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008d24:	f7f8 fa9c 	bl	8001260 <HAL_GetTick>
 8008d28:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008d2a:	e008      	b.n	8008d3e <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008d2c:	f7f8 fa98 	bl	8001260 <HAL_GetTick>
 8008d30:	4602      	mov	r2, r0
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	1ad3      	subs	r3, r2, r3
 8008d36:	2b02      	cmp	r3, #2
 8008d38:	d901      	bls.n	8008d3e <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 8008d3a:	2303      	movs	r3, #3
 8008d3c:	e006      	b.n	8008d4c <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008d3e:	4b05      	ldr	r3, [pc, #20]	@ (8008d54 <RCCEx_PLL3_Config+0x12c>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d0f0      	beq.n	8008d2c <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 8008d4a:	2300      	movs	r3, #0
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3710      	adds	r7, #16
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}
 8008d54:	44020c00 	.word	0x44020c00

08008d58 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b08a      	sub	sp, #40	@ 0x28
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d101      	bne.n	8008d6a <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8008d66:	2301      	movs	r3, #1
 8008d68:	e1de      	b.n	8009128 <HAL_SAI_Init+0x3d0>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008d70:	2b01      	cmp	r3, #1
 8008d72:	d10e      	bne.n	8008d92 <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	4a89      	ldr	r2, [pc, #548]	@ (8008fa0 <HAL_SAI_Init+0x248>)
 8008d7a:	4293      	cmp	r3, r2
 8008d7c:	d107      	bne.n	8008d8e <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 8008d82:	2b01      	cmp	r3, #1
 8008d84:	d103      	bne.n	8008d8e <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d001      	beq.n	8008d92 <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 8008d8e:	2301      	movs	r3, #1
 8008d90:	e1ca      	b.n	8009128 <HAL_SAI_Init+0x3d0>
    }
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8008d98:	b2db      	uxtb	r3, r3
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d106      	bne.n	8008dac <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	2200      	movs	r2, #0
 8008da2:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f7f7 fec8 	bl	8000b3c <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f000 fd3b 	bl	8009828 <SAI_Disable>
 8008db2:	4603      	mov	r3, r0
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d001      	beq.n	8008dbc <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 8008db8:	2301      	movs	r3, #1
 8008dba:	e1b5      	b.n	8009128 <HAL_SAI_Init+0x3d0>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2202      	movs	r2, #2
 8008dc0:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	68db      	ldr	r3, [r3, #12]
 8008dc8:	2b02      	cmp	r3, #2
 8008dca:	d00c      	beq.n	8008de6 <HAL_SAI_Init+0x8e>
 8008dcc:	2b02      	cmp	r3, #2
 8008dce:	d80d      	bhi.n	8008dec <HAL_SAI_Init+0x94>
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d002      	beq.n	8008dda <HAL_SAI_Init+0x82>
 8008dd4:	2b01      	cmp	r3, #1
 8008dd6:	d003      	beq.n	8008de0 <HAL_SAI_Init+0x88>
 8008dd8:	e008      	b.n	8008dec <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8008dde:	e008      	b.n	8008df2 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8008de0:	2310      	movs	r3, #16
 8008de2:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8008de4:	e005      	b.n	8008df2 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8008de6:	2320      	movs	r3, #32
 8008de8:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8008dea:	e002      	b.n	8008df2 <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 8008dec:	2300      	movs	r3, #0
 8008dee:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8008df0:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	689b      	ldr	r3, [r3, #8]
 8008df6:	2b03      	cmp	r3, #3
 8008df8:	d81d      	bhi.n	8008e36 <HAL_SAI_Init+0xde>
 8008dfa:	a201      	add	r2, pc, #4	@ (adr r2, 8008e00 <HAL_SAI_Init+0xa8>)
 8008dfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e00:	08008e11 	.word	0x08008e11
 8008e04:	08008e17 	.word	0x08008e17
 8008e08:	08008e1f 	.word	0x08008e1f
 8008e0c:	08008e27 	.word	0x08008e27
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8008e10:	2300      	movs	r3, #0
 8008e12:	61fb      	str	r3, [r7, #28]
      break;
 8008e14:	e012      	b.n	8008e3c <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8008e16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008e1a:	61fb      	str	r3, [r7, #28]
      break;
 8008e1c:	e00e      	b.n	8008e3c <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8008e1e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008e22:	61fb      	str	r3, [r7, #28]
      break;
 8008e24:	e00a      	b.n	8008e3c <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8008e26:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008e2a:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8008e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e2e:	f043 0301 	orr.w	r3, r3, #1
 8008e32:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8008e34:	e002      	b.n	8008e3c <HAL_SAI_Init+0xe4>
    default :
      syncen_bits = 0;
 8008e36:	2300      	movs	r3, #0
 8008e38:	61fb      	str	r3, [r7, #28]
      break;
 8008e3a:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4a57      	ldr	r2, [pc, #348]	@ (8008fa0 <HAL_SAI_Init+0x248>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d004      	beq.n	8008e50 <HAL_SAI_Init+0xf8>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	4a56      	ldr	r2, [pc, #344]	@ (8008fa4 <HAL_SAI_Init+0x24c>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d103      	bne.n	8008e58 <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 8008e50:	4a55      	ldr	r2, [pc, #340]	@ (8008fa8 <HAL_SAI_Init+0x250>)
 8008e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e54:	6013      	str	r3, [r2, #0]
 8008e56:	e002      	b.n	8008e5e <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8008e58:	4a54      	ldr	r2, [pc, #336]	@ (8008fac <HAL_SAI_Init+0x254>)
 8008e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e5c:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6a1b      	ldr	r3, [r3, #32]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	f000 8083 	beq.w	8008f6e <HAL_SAI_Init+0x216>
  {
    uint32_t freq = 0;
 8008e68:	2300      	movs	r3, #0
 8008e6a:	61bb      	str	r3, [r7, #24]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	4a4b      	ldr	r2, [pc, #300]	@ (8008fa0 <HAL_SAI_Init+0x248>)
 8008e72:	4293      	cmp	r3, r2
 8008e74:	d004      	beq.n	8008e80 <HAL_SAI_Init+0x128>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4a4a      	ldr	r2, [pc, #296]	@ (8008fa4 <HAL_SAI_Init+0x24c>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d106      	bne.n	8008e8e <HAL_SAI_Init+0x136>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8008e80:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8008e84:	f04f 0100 	mov.w	r1, #0
 8008e88:	f7fd fadc 	bl	8006444 <HAL_RCCEx_GetPeriphCLKFreq>
 8008e8c:	61b8      	str	r0, [r7, #24]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	4a47      	ldr	r2, [pc, #284]	@ (8008fb0 <HAL_SAI_Init+0x258>)
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d004      	beq.n	8008ea2 <HAL_SAI_Init+0x14a>
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	4a45      	ldr	r2, [pc, #276]	@ (8008fb4 <HAL_SAI_Init+0x25c>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d106      	bne.n	8008eb0 <HAL_SAI_Init+0x158>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8008ea2:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8008ea6:	f04f 0100 	mov.w	r1, #0
 8008eaa:	f7fd facb 	bl	8006444 <HAL_RCCEx_GetPeriphCLKFreq>
 8008eae:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	699b      	ldr	r3, [r3, #24]
 8008eb4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008eb8:	d120      	bne.n	8008efc <HAL_SAI_Init+0x1a4>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ebe:	2b04      	cmp	r3, #4
 8008ec0:	d102      	bne.n	8008ec8 <HAL_SAI_Init+0x170>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8008ec2:	2340      	movs	r3, #64	@ 0x40
 8008ec4:	613b      	str	r3, [r7, #16]
 8008ec6:	e00a      	b.n	8008ede <HAL_SAI_Init+0x186>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ecc:	2b08      	cmp	r3, #8
 8008ece:	d103      	bne.n	8008ed8 <HAL_SAI_Init+0x180>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8008ed0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008ed4:	613b      	str	r3, [r7, #16]
 8008ed6:	e002      	b.n	8008ede <HAL_SAI_Init+0x186>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008edc:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8008ede:	69ba      	ldr	r2, [r7, #24]
 8008ee0:	4613      	mov	r3, r2
 8008ee2:	009b      	lsls	r3, r3, #2
 8008ee4:	4413      	add	r3, r2
 8008ee6:	005b      	lsls	r3, r3, #1
 8008ee8:	4619      	mov	r1, r3
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6a1b      	ldr	r3, [r3, #32]
 8008eee:	693a      	ldr	r2, [r7, #16]
 8008ef0:	fb02 f303 	mul.w	r3, r2, r3
 8008ef4:	fbb1 f3f3 	udiv	r3, r1, r3
 8008ef8:	617b      	str	r3, [r7, #20]
 8008efa:	e017      	b.n	8008f2c <HAL_SAI_Init+0x1d4>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f00:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008f04:	d101      	bne.n	8008f0a <HAL_SAI_Init+0x1b2>
 8008f06:	2302      	movs	r3, #2
 8008f08:	e000      	b.n	8008f0c <HAL_SAI_Init+0x1b4>
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8008f0e:	69ba      	ldr	r2, [r7, #24]
 8008f10:	4613      	mov	r3, r2
 8008f12:	009b      	lsls	r3, r3, #2
 8008f14:	4413      	add	r3, r2
 8008f16:	005b      	lsls	r3, r3, #1
 8008f18:	4619      	mov	r1, r3
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6a1b      	ldr	r3, [r3, #32]
 8008f1e:	68fa      	ldr	r2, [r7, #12]
 8008f20:	fb02 f303 	mul.w	r3, r2, r3
 8008f24:	021b      	lsls	r3, r3, #8
 8008f26:	fbb1 f3f3 	udiv	r3, r1, r3
 8008f2a:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8008f2c:	697b      	ldr	r3, [r7, #20]
 8008f2e:	4a22      	ldr	r2, [pc, #136]	@ (8008fb8 <HAL_SAI_Init+0x260>)
 8008f30:	fba2 2303 	umull	r2, r3, r2, r3
 8008f34:	08da      	lsrs	r2, r3, #3
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8008f3a:	6979      	ldr	r1, [r7, #20]
 8008f3c:	4b1e      	ldr	r3, [pc, #120]	@ (8008fb8 <HAL_SAI_Init+0x260>)
 8008f3e:	fba3 2301 	umull	r2, r3, r3, r1
 8008f42:	08da      	lsrs	r2, r3, #3
 8008f44:	4613      	mov	r3, r2
 8008f46:	009b      	lsls	r3, r3, #2
 8008f48:	4413      	add	r3, r2
 8008f4a:	005b      	lsls	r3, r3, #1
 8008f4c:	1aca      	subs	r2, r1, r3
 8008f4e:	2a08      	cmp	r2, #8
 8008f50:	d904      	bls.n	8008f5c <HAL_SAI_Init+0x204>
    {
      hsai->Init.Mckdiv += 1U;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f56:	1c5a      	adds	r2, r3, #1
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f60:	2b04      	cmp	r3, #4
 8008f62:	d104      	bne.n	8008f6e <HAL_SAI_Init+0x216>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f68:	085a      	lsrs	r2, r3, #1
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	685b      	ldr	r3, [r3, #4]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d003      	beq.n	8008f7e <HAL_SAI_Init+0x226>
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	685b      	ldr	r3, [r3, #4]
 8008f7a:	2b02      	cmp	r3, #2
 8008f7c:	d109      	bne.n	8008f92 <HAL_SAI_Init+0x23a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f82:	2b01      	cmp	r3, #1
 8008f84:	d101      	bne.n	8008f8a <HAL_SAI_Init+0x232>
 8008f86:	2300      	movs	r3, #0
 8008f88:	e001      	b.n	8008f8e <HAL_SAI_Init+0x236>
 8008f8a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008f8e:	623b      	str	r3, [r7, #32]
 8008f90:	e016      	b.n	8008fc0 <HAL_SAI_Init+0x268>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f96:	2b01      	cmp	r3, #1
 8008f98:	d110      	bne.n	8008fbc <HAL_SAI_Init+0x264>
 8008f9a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008f9e:	e00e      	b.n	8008fbe <HAL_SAI_Init+0x266>
 8008fa0:	40015404 	.word	0x40015404
 8008fa4:	40015424 	.word	0x40015424
 8008fa8:	40015400 	.word	0x40015400
 8008fac:	40015800 	.word	0x40015800
 8008fb0:	40015804 	.word	0x40015804
 8008fb4:	40015824 	.word	0x40015824
 8008fb8:	cccccccd 	.word	0xcccccccd
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	623b      	str	r3, [r7, #32]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	6819      	ldr	r1, [r3, #0]
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681a      	ldr	r2, [r3, #0]
 8008fca:	4b59      	ldr	r3, [pc, #356]	@ (8009130 <HAL_SAI_Init+0x3d8>)
 8008fcc:	400b      	ands	r3, r1
 8008fce:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                           SAI_xCR1_MCKEN);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	6819      	ldr	r1, [r3, #0]
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	685a      	ldr	r2, [r3, #4]
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fde:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008fe4:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008fea:	431a      	orrs	r2, r3
 8008fec:	6a3b      	ldr	r3, [r7, #32]
 8008fee:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8008ff0:	69fb      	ldr	r3, [r7, #28]
 8008ff2:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                          ckstr_bits | syncen_bits |                             \
 8008ff8:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	695b      	ldr	r3, [r3, #20]
 8008ffe:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	699b      	ldr	r3, [r3, #24]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009004:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800900a:	051b      	lsls	r3, r3, #20
 800900c:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009012:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	691b      	ldr	r3, [r3, #16]
 8009018:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	430a      	orrs	r2, r1
 8009020:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	685b      	ldr	r3, [r3, #4]
 8009028:	687a      	ldr	r2, [r7, #4]
 800902a:	6812      	ldr	r2, [r2, #0]
 800902c:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8009030:	f023 030f 	bic.w	r3, r3, #15
 8009034:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	6859      	ldr	r1, [r3, #4]
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	69da      	ldr	r2, [r3, #28]
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009044:	431a      	orrs	r2, r3
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800904a:	431a      	orrs	r2, r3
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	430a      	orrs	r2, r1
 8009052:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	6899      	ldr	r1, [r3, #8]
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681a      	ldr	r2, [r3, #0]
 800905e:	4b35      	ldr	r3, [pc, #212]	@ (8009134 <HAL_SAI_Init+0x3dc>)
 8009060:	400b      	ands	r3, r1
 8009062:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	6899      	ldr	r1, [r3, #8]
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800906e:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009074:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 800907a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 8009080:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009086:	3b01      	subs	r3, #1
 8009088:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800908a:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	430a      	orrs	r2, r1
 8009092:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	68d9      	ldr	r1, [r3, #12]
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681a      	ldr	r2, [r3, #0]
 800909e:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80090a2:	400b      	ands	r3, r1
 80090a4:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	68d9      	ldr	r1, [r3, #12]
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80090b4:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80090ba:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80090bc:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80090c2:	3b01      	subs	r3, #1
 80090c4:	021b      	lsls	r3, r3, #8
 80090c6:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	430a      	orrs	r2, r1
 80090ce:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	4a18      	ldr	r2, [pc, #96]	@ (8009138 <HAL_SAI_Init+0x3e0>)
 80090d6:	4293      	cmp	r3, r2
 80090d8:	d119      	bne.n	800910e <HAL_SAI_Init+0x3b6>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 80090da:	4b18      	ldr	r3, [pc, #96]	@ (800913c <HAL_SAI_Init+0x3e4>)
 80090dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090de:	4a17      	ldr	r2, [pc, #92]	@ (800913c <HAL_SAI_Init+0x3e4>)
 80090e0:	f023 0301 	bic.w	r3, r3, #1
 80090e4:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80090ec:	2b01      	cmp	r3, #1
 80090ee:	d10e      	bne.n	800910e <HAL_SAI_Init+0x3b6>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090f8:	3b01      	subs	r3, #1
 80090fa:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 80090fc:	490f      	ldr	r1, [pc, #60]	@ (800913c <HAL_SAI_Init+0x3e4>)
 80090fe:	4313      	orrs	r3, r2
 8009100:	644b      	str	r3, [r1, #68]	@ 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 8009102:	4b0e      	ldr	r3, [pc, #56]	@ (800913c <HAL_SAI_Init+0x3e4>)
 8009104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009106:	4a0d      	ldr	r2, [pc, #52]	@ (800913c <HAL_SAI_Init+0x3e4>)
 8009108:	f043 0301 	orr.w	r3, r3, #1
 800910c:	6453      	str	r3, [r2, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2200      	movs	r2, #0
 8009112:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2201      	movs	r2, #1
 800911a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2200      	movs	r2, #0
 8009122:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8009126:	2300      	movs	r3, #0
}
 8009128:	4618      	mov	r0, r3
 800912a:	3728      	adds	r7, #40	@ 0x28
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}
 8009130:	f005c010 	.word	0xf005c010
 8009134:	fff88000 	.word	0xfff88000
 8009138:	40015404 	.word	0x40015404
 800913c:	40015400 	.word	0x40015400

08009140 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b084      	sub	sp, #16
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009148:	2300      	movs	r3, #0
 800914a:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8009152:	2b01      	cmp	r3, #1
 8009154:	d101      	bne.n	800915a <HAL_SAI_Abort+0x1a>
 8009156:	2302      	movs	r3, #2
 8009158:	e07d      	b.n	8009256 <HAL_SAI_Abort+0x116>
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2201      	movs	r2, #1
 800915e:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f000 fb60 	bl	8009828 <SAI_Disable>
 8009168:	4603      	mov	r3, r0
 800916a:	2b00      	cmp	r3, #0
 800916c:	d001      	beq.n	8009172 <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 800916e:	2301      	movs	r3, #1
 8009170:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800917c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009180:	d14f      	bne.n	8009222 <HAL_SAI_Abort+0xe2>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	681a      	ldr	r2, [r3, #0]
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009190:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009198:	b2db      	uxtb	r3, r3
 800919a:	2b12      	cmp	r3, #18
 800919c:	d11d      	bne.n	80091da <HAL_SAI_Abort+0x9a>
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d018      	beq.n	80091da <HAL_SAI_Abort+0x9a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091ae:	4618      	mov	r0, r3
 80091b0:	f7f8 fa7c 	bl	80016ac <HAL_DMA_Abort>
 80091b4:	4603      	mov	r3, r0
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d00f      	beq.n	80091da <HAL_SAI_Abort+0x9a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091c2:	2b20      	cmp	r3, #32
 80091c4:	d009      	beq.n	80091da <HAL_SAI_Abort+0x9a>
        {
          status = HAL_ERROR;
 80091c6:	2301      	movs	r3, #1
 80091c8:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80091d0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 80091e0:	b2db      	uxtb	r3, r3
 80091e2:	2b22      	cmp	r3, #34	@ 0x22
 80091e4:	d11d      	bne.n	8009222 <HAL_SAI_Abort+0xe2>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d018      	beq.n	8009222 <HAL_SAI_Abort+0xe2>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80091f6:	4618      	mov	r0, r3
 80091f8:	f7f8 fa58 	bl	80016ac <HAL_DMA_Abort>
 80091fc:	4603      	mov	r3, r0
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d00f      	beq.n	8009222 <HAL_SAI_Abort+0xe2>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009208:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800920a:	2b20      	cmp	r3, #32
 800920c:	d009      	beq.n	8009222 <HAL_SAI_Abort+0xe2>
        {
          status = HAL_ERROR;
 800920e:	2301      	movs	r3, #1
 8009210:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009218:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	2200      	movs	r2, #0
 8009228:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f04f 32ff 	mov.w	r2, #4294967295
 8009232:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	685a      	ldr	r2, [r3, #4]
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f042 0208 	orr.w	r2, r2, #8
 8009242:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	2201      	movs	r2, #1
 8009248:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2200      	movs	r2, #0
 8009250:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return status;
 8009254:	7bfb      	ldrb	r3, [r7, #15]
}
 8009256:	4618      	mov	r0, r3
 8009258:	3710      	adds	r7, #16
 800925a:	46bd      	mov	sp, r7
 800925c:	bd80      	pop	{r7, pc}
	...

08009260 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b086      	sub	sp, #24
 8009264:	af00      	add	r7, sp, #0
 8009266:	60f8      	str	r0, [r7, #12]
 8009268:	60b9      	str	r1, [r7, #8]
 800926a:	4613      	mov	r3, r2
 800926c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  if ((pData == NULL) || (Size == 0U))
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d002      	beq.n	800927a <HAL_SAI_Receive_DMA+0x1a>
 8009274:	88fb      	ldrh	r3, [r7, #6]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d101      	bne.n	800927e <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800927a:	2301      	movs	r3, #1
 800927c:	e0c6      	b.n	800940c <HAL_SAI_Receive_DMA+0x1ac>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009284:	b2db      	uxtb	r3, r3
 8009286:	2b01      	cmp	r3, #1
 8009288:	f040 80bf 	bne.w	800940a <HAL_SAI_Receive_DMA+0x1aa>
  {
    uint32_t dmaSrcSize;

    /* Process Locked */
    __HAL_LOCK(hsai);
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8009292:	2b01      	cmp	r3, #1
 8009294:	d101      	bne.n	800929a <HAL_SAI_Receive_DMA+0x3a>
 8009296:	2302      	movs	r3, #2
 8009298:	e0b8      	b.n	800940c <HAL_SAI_Receive_DMA+0x1ac>
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2201      	movs	r2, #1
 800929e:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	68ba      	ldr	r2, [r7, #8]
 80092a6:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	88fa      	ldrh	r2, [r7, #6]
 80092ac:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	88fa      	ldrh	r2, [r7, #6]
 80092b4:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	2200      	movs	r2, #0
 80092bc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	2222      	movs	r2, #34	@ 0x22
 80092c4:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80092ce:	4a51      	ldr	r2, [pc, #324]	@ (8009414 <HAL_SAI_Receive_DMA+0x1b4>)
 80092d0:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80092d8:	4a4f      	ldr	r2, [pc, #316]	@ (8009418 <HAL_SAI_Receive_DMA+0x1b8>)
 80092da:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80092e2:	4a4e      	ldr	r2, [pc, #312]	@ (800941c <HAL_SAI_Receive_DMA+0x1bc>)
 80092e4:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80092ec:	2200      	movs	r2, #0
 80092ee:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* For reception, the DMA source is SAI DR register.
       We have to compute DMA size of a source block transfer in bytes according SAI data size. */
    if ((hsai->Init.DataSize == SAI_DATASIZE_8) && (hsai->Init.CompandingMode == SAI_NOCOMPANDING))
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80092f4:	2b40      	cmp	r3, #64	@ 0x40
 80092f6:	d106      	bne.n	8009306 <HAL_SAI_Receive_DMA+0xa6>
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d102      	bne.n	8009306 <HAL_SAI_Receive_DMA+0xa6>
    {
      dmaSrcSize = (uint32_t) Size;
 8009300:	88fb      	ldrh	r3, [r7, #6]
 8009302:	613b      	str	r3, [r7, #16]
 8009304:	e00a      	b.n	800931c <HAL_SAI_Receive_DMA+0xbc>
    }
    else if (hsai->Init.DataSize <= SAI_DATASIZE_16)
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800930a:	2b80      	cmp	r3, #128	@ 0x80
 800930c:	d803      	bhi.n	8009316 <HAL_SAI_Receive_DMA+0xb6>
    {
      dmaSrcSize = 2U * (uint32_t) Size;
 800930e:	88fb      	ldrh	r3, [r7, #6]
 8009310:	005b      	lsls	r3, r3, #1
 8009312:	613b      	str	r3, [r7, #16]
 8009314:	e002      	b.n	800931c <HAL_SAI_Receive_DMA+0xbc>
    }
    else
    {
      dmaSrcSize = 4U * (uint32_t) Size;
 8009316:	88fb      	ldrh	r3, [r7, #6]
 8009318:	009b      	lsls	r3, r3, #2
 800931a:	613b      	str	r3, [r7, #16]
    }

    /* Enable the Rx DMA Stream */
    if ((hsai->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009322:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009324:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009328:	2b00      	cmp	r3, #0
 800932a:	d02d      	beq.n	8009388 <HAL_SAI_Receive_DMA+0x128>
    {
      if (hsai->hdmarx->LinkedListQueue != NULL)
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009332:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009334:	2b00      	cmp	r3, #0
 8009336:	d021      	beq.n	800937c <HAL_SAI_Receive_DMA+0x11c>
      {
        /* Set DMA data size */
        hsai->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = dmaSrcSize;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800933e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	693a      	ldr	r2, [r7, #16]
 8009344:	609a      	str	r2, [r3, #8]

        /* Set DMA source address */
        hsai->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = (uint32_t)&hsai->Instance->DR;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	f103 021c 	add.w	r2, r3, #28
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009354:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	60da      	str	r2, [r3, #12]

        /* Set DMA destination address */
        hsai->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)hsai->pBuffPtr;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009364:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	611a      	str	r2, [r3, #16]

        status = HAL_DMAEx_List_Start_IT(hsai->hdmarx);
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009370:	4618      	mov	r0, r3
 8009372:	f7f8 fd2f 	bl	8001dd4 <HAL_DMAEx_List_Start_IT>
 8009376:	4603      	mov	r3, r0
 8009378:	75fb      	strb	r3, [r7, #23]
 800937a:	e014      	b.n	80093a6 <HAL_SAI_Receive_DMA+0x146>
      }
      else
      {
        __HAL_UNLOCK(hsai);
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	2200      	movs	r2, #0
 8009380:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
        return  HAL_ERROR;
 8009384:	2301      	movs	r3, #1
 8009386:	e041      	b.n	800940c <HAL_SAI_Receive_DMA+0x1ac>
      }
    }
    else
    {
      status = HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, dmaSrcSize);
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	f8d3 0084 	ldr.w	r0, [r3, #132]	@ 0x84
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	331c      	adds	r3, #28
 8009394:	4619      	mov	r1, r3
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800939a:	461a      	mov	r2, r3
 800939c:	693b      	ldr	r3, [r7, #16]
 800939e:	f7f8 f91f 	bl	80015e0 <HAL_DMA_Start_IT>
 80093a2:	4603      	mov	r3, r0
 80093a4:	75fb      	strb	r3, [r7, #23]
    }

    if (status != HAL_OK)
 80093a6:	7dfb      	ldrb	r3, [r7, #23]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d005      	beq.n	80093b8 <HAL_SAI_Receive_DMA+0x158>
    {
      __HAL_UNLOCK(hsai);
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	2200      	movs	r2, #0
 80093b0:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 80093b4:	2301      	movs	r3, #1
 80093b6:	e029      	b.n	800940c <HAL_SAI_Receive_DMA+0x1ac>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80093b8:	2100      	movs	r1, #0
 80093ba:	68f8      	ldr	r0, [r7, #12]
 80093bc:	f000 f9fc 	bl	80097b8 <SAI_InterruptFlag>
 80093c0:	4601      	mov	r1, r0
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	691a      	ldr	r2, [r3, #16]
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	430a      	orrs	r2, r1
 80093ce:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	681a      	ldr	r2, [r3, #0]
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80093de:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d107      	bne.n	80093fe <HAL_SAI_Receive_DMA+0x19e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	681a      	ldr	r2, [r3, #0]
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80093fc:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	2200      	movs	r2, #0
 8009402:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 8009406:	2300      	movs	r3, #0
 8009408:	e000      	b.n	800940c <HAL_SAI_Receive_DMA+0x1ac>
  }
  else
  {
    return HAL_BUSY;
 800940a:	2302      	movs	r3, #2
  }
}
 800940c:	4618      	mov	r0, r3
 800940e:	3718      	adds	r7, #24
 8009410:	46bd      	mov	sp, r7
 8009412:	bd80      	pop	{r7, pc}
 8009414:	080098fb 	.word	0x080098fb
 8009418:	0800989d 	.word	0x0800989d
 800941c:	08009917 	.word	0x08009917

08009420 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b086      	sub	sp, #24
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800942e:	b2db      	uxtb	r3, r3
 8009430:	2b00      	cmp	r3, #0
 8009432:	f000 81a7 	beq.w	8009784 <HAL_SAI_IRQHandler+0x364>
  {
    uint32_t itflags = hsai->Instance->SR;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	695b      	ldr	r3, [r3, #20]
 800943c:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	691b      	ldr	r3, [r3, #16]
 8009444:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800944e:	697b      	ldr	r3, [r7, #20]
 8009450:	f003 0308 	and.w	r3, r3, #8
 8009454:	2b00      	cmp	r3, #0
 8009456:	d00a      	beq.n	800946e <HAL_SAI_IRQHandler+0x4e>
 8009458:	693b      	ldr	r3, [r7, #16]
 800945a:	f003 0308 	and.w	r3, r3, #8
 800945e:	2b00      	cmp	r3, #0
 8009460:	d005      	beq.n	800946e <HAL_SAI_IRQHandler+0x4e>
    {
      hsai->InterruptServiceRoutine(hsai);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009468:	6878      	ldr	r0, [r7, #4]
 800946a:	4798      	blx	r3
 800946c:	e18a      	b.n	8009784 <HAL_SAI_IRQHandler+0x364>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 800946e:	697b      	ldr	r3, [r7, #20]
 8009470:	f003 0301 	and.w	r3, r3, #1
 8009474:	2b00      	cmp	r3, #0
 8009476:	d01e      	beq.n	80094b6 <HAL_SAI_IRQHandler+0x96>
 8009478:	693b      	ldr	r3, [r7, #16]
 800947a:	f003 0301 	and.w	r3, r3, #1
 800947e:	2b00      	cmp	r3, #0
 8009480:	d019      	beq.n	80094b6 <HAL_SAI_IRQHandler+0x96>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	2201      	movs	r2, #1
 8009488:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009490:	b2db      	uxtb	r3, r3
 8009492:	2b22      	cmp	r3, #34	@ 0x22
 8009494:	d101      	bne.n	800949a <HAL_SAI_IRQHandler+0x7a>
 8009496:	2301      	movs	r3, #1
 8009498:	e000      	b.n	800949c <HAL_SAI_IRQHandler+0x7c>
 800949a:	2302      	movs	r3, #2
 800949c:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 80094a4:	68bb      	ldr	r3, [r7, #8]
 80094a6:	431a      	orrs	r2, r3
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let
      the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f000 f978 	bl	80097a4 <HAL_SAI_ErrorCallback>
 80094b4:	e166      	b.n	8009784 <HAL_SAI_IRQHandler+0x364>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 80094b6:	697b      	ldr	r3, [r7, #20]
 80094b8:	f003 0302 	and.w	r3, r3, #2
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d013      	beq.n	80094e8 <HAL_SAI_IRQHandler+0xc8>
 80094c0:	693b      	ldr	r3, [r7, #16]
 80094c2:	f003 0302 	and.w	r3, r3, #2
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d00e      	beq.n	80094e8 <HAL_SAI_IRQHandler+0xc8>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	2202      	movs	r2, #2
 80094d0:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094d8:	2b00      	cmp	r3, #0
 80094da:	f000 8153 	beq.w	8009784 <HAL_SAI_IRQHandler+0x364>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094e4:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 80094e6:	e14d      	b.n	8009784 <HAL_SAI_IRQHandler+0x364>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 80094e8:	697b      	ldr	r3, [r7, #20]
 80094ea:	f003 0320 	and.w	r3, r3, #32
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d05b      	beq.n	80095aa <HAL_SAI_IRQHandler+0x18a>
 80094f2:	693b      	ldr	r3, [r7, #16]
 80094f4:	f003 0320 	and.w	r3, r3, #32
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d056      	beq.n	80095aa <HAL_SAI_IRQHandler+0x18a>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	2220      	movs	r2, #32
 8009502:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800950a:	f043 0204 	orr.w	r2, r3, #4
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800951a:	2b00      	cmp	r3, #0
 800951c:	d03e      	beq.n	800959c <HAL_SAI_IRQHandler+0x17c>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009524:	2b00      	cmp	r3, #0
 8009526:	d018      	beq.n	800955a <HAL_SAI_IRQHandler+0x13a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800952e:	4a97      	ldr	r2, [pc, #604]	@ (800978c <HAL_SAI_IRQHandler+0x36c>)
 8009530:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009538:	4618      	mov	r0, r3
 800953a:	f7f8 f933 	bl	80017a4 <HAL_DMA_Abort_IT>
 800953e:	4603      	mov	r3, r0
 8009540:	2b00      	cmp	r3, #0
 8009542:	d00a      	beq.n	800955a <HAL_SAI_IRQHandler+0x13a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800954a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8009554:	6878      	ldr	r0, [r7, #4]
 8009556:	f000 f925 	bl	80097a4 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
          }
        }
        if (hsai->hdmarx != NULL)
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009560:	2b00      	cmp	r3, #0
 8009562:	f000 810a 	beq.w	800977a <HAL_SAI_IRQHandler+0x35a>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800956c:	4a87      	ldr	r2, [pc, #540]	@ (800978c <HAL_SAI_IRQHandler+0x36c>)
 800956e:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009576:	4618      	mov	r0, r3
 8009578:	f7f8 f914 	bl	80017a4 <HAL_DMA_Abort_IT>
 800957c:	4603      	mov	r3, r0
 800957e:	2b00      	cmp	r3, #0
 8009580:	f000 80fb 	beq.w	800977a <HAL_SAI_IRQHandler+0x35a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800958a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8009594:	6878      	ldr	r0, [r7, #4]
 8009596:	f000 f905 	bl	80097a4 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800959a:	e0ee      	b.n	800977a <HAL_SAI_IRQHandler+0x35a>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f7ff fdcf 	bl	8009140 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 80095a2:	6878      	ldr	r0, [r7, #4]
 80095a4:	f000 f8fe 	bl	80097a4 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80095a8:	e0e7      	b.n	800977a <HAL_SAI_IRQHandler+0x35a>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 80095aa:	697b      	ldr	r3, [r7, #20]
 80095ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d05b      	beq.n	800966c <HAL_SAI_IRQHandler+0x24c>
 80095b4:	693b      	ldr	r3, [r7, #16]
 80095b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d056      	beq.n	800966c <HAL_SAI_IRQHandler+0x24c>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	2240      	movs	r2, #64	@ 0x40
 80095c4:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80095cc:	f043 0208 	orr.w	r2, r3, #8
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d03e      	beq.n	800965e <HAL_SAI_IRQHandler+0x23e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d018      	beq.n	800961c <HAL_SAI_IRQHandler+0x1fc>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095f0:	4a66      	ldr	r2, [pc, #408]	@ (800978c <HAL_SAI_IRQHandler+0x36c>)
 80095f2:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095fa:	4618      	mov	r0, r3
 80095fc:	f7f8 f8d2 	bl	80017a4 <HAL_DMA_Abort_IT>
 8009600:	4603      	mov	r3, r0
 8009602:	2b00      	cmp	r3, #0
 8009604:	d00a      	beq.n	800961c <HAL_SAI_IRQHandler+0x1fc>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800960c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f000 f8c4 	bl	80097a4 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
          }
        }
        if (hsai->hdmarx != NULL)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009622:	2b00      	cmp	r3, #0
 8009624:	f000 80ab 	beq.w	800977e <HAL_SAI_IRQHandler+0x35e>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800962e:	4a57      	ldr	r2, [pc, #348]	@ (800978c <HAL_SAI_IRQHandler+0x36c>)
 8009630:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009638:	4618      	mov	r0, r3
 800963a:	f7f8 f8b3 	bl	80017a4 <HAL_DMA_Abort_IT>
 800963e:	4603      	mov	r3, r0
 8009640:	2b00      	cmp	r3, #0
 8009642:	f000 809c 	beq.w	800977e <HAL_SAI_IRQHandler+0x35e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800964c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8009656:	6878      	ldr	r0, [r7, #4]
 8009658:	f000 f8a4 	bl	80097a4 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800965c:	e08f      	b.n	800977e <HAL_SAI_IRQHandler+0x35e>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800965e:	6878      	ldr	r0, [r7, #4]
 8009660:	f7ff fd6e 	bl	8009140 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8009664:	6878      	ldr	r0, [r7, #4]
 8009666:	f000 f89d 	bl	80097a4 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800966a:	e088      	b.n	800977e <HAL_SAI_IRQHandler+0x35e>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800966c:	697b      	ldr	r3, [r7, #20]
 800966e:	f003 0304 	and.w	r3, r3, #4
 8009672:	2b00      	cmp	r3, #0
 8009674:	d067      	beq.n	8009746 <HAL_SAI_IRQHandler+0x326>
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	f003 0304 	and.w	r3, r3, #4
 800967c:	2b00      	cmp	r3, #0
 800967e:	d062      	beq.n	8009746 <HAL_SAI_IRQHandler+0x326>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	2204      	movs	r2, #4
 8009686:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800968e:	f043 0220 	orr.w	r2, r3, #32
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d03c      	beq.n	800971c <HAL_SAI_IRQHandler+0x2fc>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d018      	beq.n	80096de <HAL_SAI_IRQHandler+0x2be>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096b2:	4a36      	ldr	r2, [pc, #216]	@ (800978c <HAL_SAI_IRQHandler+0x36c>)
 80096b4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096bc:	4618      	mov	r0, r3
 80096be:	f7f8 f871 	bl	80017a4 <HAL_DMA_Abort_IT>
 80096c2:	4603      	mov	r3, r0
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d00a      	beq.n	80096de <HAL_SAI_IRQHandler+0x2be>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80096ce:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80096d8:	6878      	ldr	r0, [r7, #4]
 80096da:	f000 f863 	bl	80097a4 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
          }
        }
        if (hsai->hdmarx != NULL)
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d04c      	beq.n	8009782 <HAL_SAI_IRQHandler+0x362>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80096ee:	4a27      	ldr	r2, [pc, #156]	@ (800978c <HAL_SAI_IRQHandler+0x36c>)
 80096f0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80096f8:	4618      	mov	r0, r3
 80096fa:	f7f8 f853 	bl	80017a4 <HAL_DMA_Abort_IT>
 80096fe:	4603      	mov	r3, r0
 8009700:	2b00      	cmp	r3, #0
 8009702:	d03e      	beq.n	8009782 <HAL_SAI_IRQHandler+0x362>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800970a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f000 f845 	bl	80097a4 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800971a:	e032      	b.n	8009782 <HAL_SAI_IRQHandler+0x362>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	2200      	movs	r2, #0
 8009722:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	f04f 32ff 	mov.w	r2, #4294967295
 800972c:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2201      	movs	r2, #1
 8009732:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	2200      	movs	r2, #0
 800973a:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

        /* SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800973e:	6878      	ldr	r0, [r7, #4]
 8009740:	f000 f830 	bl	80097a4 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8009744:	e01d      	b.n	8009782 <HAL_SAI_IRQHandler+0x362>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8009746:	697b      	ldr	r3, [r7, #20]
 8009748:	f003 0310 	and.w	r3, r3, #16
 800974c:	2b00      	cmp	r3, #0
 800974e:	d019      	beq.n	8009784 <HAL_SAI_IRQHandler+0x364>
 8009750:	693b      	ldr	r3, [r7, #16]
 8009752:	f003 0310 	and.w	r3, r3, #16
 8009756:	2b00      	cmp	r3, #0
 8009758:	d014      	beq.n	8009784 <HAL_SAI_IRQHandler+0x364>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	2210      	movs	r2, #16
 8009760:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009768:	f043 0210 	orr.w	r2, r3, #16
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let
      the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f000 f816 	bl	80097a4 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8009778:	e004      	b.n	8009784 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800977a:	bf00      	nop
 800977c:	e002      	b.n	8009784 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800977e:	bf00      	nop
 8009780:	e000      	b.n	8009784 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8009782:	bf00      	nop
}
 8009784:	bf00      	nop
 8009786:	3718      	adds	r7, #24
 8009788:	46bd      	mov	sp, r7
 800978a:	bd80      	pop	{r7, pc}
 800978c:	08009969 	.word	0x08009969

08009790 <HAL_SAI_RxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8009790:	b480      	push	{r7}
 8009792:	b083      	sub	sp, #12
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009798:	bf00      	nop
 800979a:	370c      	adds	r7, #12
 800979c:	46bd      	mov	sp, r7
 800979e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a2:	4770      	bx	lr

080097a4 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 80097a4:	b480      	push	{r7}
 80097a6:	b083      	sub	sp, #12
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 80097ac:	bf00      	nop
 80097ae:	370c      	adds	r7, #12
 80097b0:	46bd      	mov	sp, r7
 80097b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b6:	4770      	bx	lr

080097b8 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 80097b8:	b480      	push	{r7}
 80097ba:	b085      	sub	sp, #20
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
 80097c0:	460b      	mov	r3, r1
 80097c2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 80097c4:	2301      	movs	r3, #1
 80097c6:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 80097c8:	78fb      	ldrb	r3, [r7, #3]
 80097ca:	2b01      	cmp	r3, #1
 80097cc:	d103      	bne.n	80097d6 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	f043 0308 	orr.w	r3, r3, #8
 80097d4:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097da:	2b08      	cmp	r3, #8
 80097dc:	d10b      	bne.n	80097f6 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80097e2:	2b03      	cmp	r3, #3
 80097e4:	d003      	beq.n	80097ee <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	685b      	ldr	r3, [r3, #4]
 80097ea:	2b01      	cmp	r3, #1
 80097ec:	d103      	bne.n	80097f6 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	f043 0310 	orr.w	r3, r3, #16
 80097f4:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	685b      	ldr	r3, [r3, #4]
 80097fa:	2b03      	cmp	r3, #3
 80097fc:	d003      	beq.n	8009806 <SAI_InterruptFlag+0x4e>
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	685b      	ldr	r3, [r3, #4]
 8009802:	2b02      	cmp	r3, #2
 8009804:	d104      	bne.n	8009810 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800980c:	60fb      	str	r3, [r7, #12]
 800980e:	e003      	b.n	8009818 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	f043 0304 	orr.w	r3, r3, #4
 8009816:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8009818:	68fb      	ldr	r3, [r7, #12]
}
 800981a:	4618      	mov	r0, r3
 800981c:	3714      	adds	r7, #20
 800981e:	46bd      	mov	sp, r7
 8009820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009824:	4770      	bx	lr
	...

08009828 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8009828:	b480      	push	{r7}
 800982a:	b085      	sub	sp, #20
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8009830:	4b18      	ldr	r3, [pc, #96]	@ (8009894 <SAI_Disable+0x6c>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	4a18      	ldr	r2, [pc, #96]	@ (8009898 <SAI_Disable+0x70>)
 8009836:	fba2 2303 	umull	r2, r3, r2, r3
 800983a:	0b1b      	lsrs	r3, r3, #12
 800983c:	009b      	lsls	r3, r3, #2
 800983e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8009840:	2300      	movs	r3, #0
 8009842:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	681a      	ldr	r2, [r3, #0]
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009852:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d10a      	bne.n	8009870 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009860:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800986a:	2303      	movs	r3, #3
 800986c:	72fb      	strb	r3, [r7, #11]
      break;
 800986e:	e009      	b.n	8009884 <SAI_Disable+0x5c>
    }
    count--;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	3b01      	subs	r3, #1
 8009874:	60fb      	str	r3, [r7, #12]
  } while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009880:	2b00      	cmp	r3, #0
 8009882:	d1e7      	bne.n	8009854 <SAI_Disable+0x2c>

  return status;
 8009884:	7afb      	ldrb	r3, [r7, #11]
}
 8009886:	4618      	mov	r0, r3
 8009888:	3714      	adds	r7, #20
 800988a:	46bd      	mov	sp, r7
 800988c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009890:	4770      	bx	lr
 8009892:	bf00      	nop
 8009894:	20000000 	.word	0x20000000
 8009898:	95cbec1b 	.word	0x95cbec1b

0800989c <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b084      	sub	sp, #16
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80098a8:	60fb      	str	r3, [r7, #12]

  /* Check if DMA in circular mode*/
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80098ae:	2b81      	cmp	r3, #129	@ 0x81
 80098b0:	d01c      	beq.n	80098ec <SAI_DMARxCplt+0x50>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	681a      	ldr	r2, [r3, #0]
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80098c0:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	2200      	movs	r2, #0
 80098c6:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80098ca:	2100      	movs	r1, #0
 80098cc:	68f8      	ldr	r0, [r7, #12]
 80098ce:	f7ff ff73 	bl	80097b8 <SAI_InterruptFlag>
 80098d2:	4603      	mov	r3, r0
 80098d4:	43d9      	mvns	r1, r3
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	691a      	ldr	r2, [r3, #16]
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	400a      	ands	r2, r1
 80098e2:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	2201      	movs	r2, #1
 80098e8:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 80098ec:	68f8      	ldr	r0, [r7, #12]
 80098ee:	f7f7 f867 	bl	80009c0 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 80098f2:	bf00      	nop
 80098f4:	3710      	adds	r7, #16
 80098f6:	46bd      	mov	sp, r7
 80098f8:	bd80      	pop	{r7, pc}

080098fa <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80098fa:	b580      	push	{r7, lr}
 80098fc:	b084      	sub	sp, #16
 80098fe:	af00      	add	r7, sp, #0
 8009900:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009906:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8009908:	68f8      	ldr	r0, [r7, #12]
 800990a:	f7ff ff41 	bl	8009790 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800990e:	bf00      	nop
 8009910:	3710      	adds	r7, #16
 8009912:	46bd      	mov	sp, r7
 8009914:	bd80      	pop	{r7, pc}

08009916 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8009916:	b580      	push	{r7, lr}
 8009918:	b084      	sub	sp, #16
 800991a:	af00      	add	r7, sp, #0
 800991c:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009922:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800992a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	681a      	ldr	r2, [r3, #0]
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009942:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 8009944:	68f8      	ldr	r0, [r7, #12]
 8009946:	f7ff ff6f 	bl	8009828 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	2201      	movs	r2, #1
 800994e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	2200      	movs	r2, #0
 8009956:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800995a:	68f8      	ldr	r0, [r7, #12]
 800995c:	f7ff ff22 	bl	80097a4 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8009960:	bf00      	nop
 8009962:	3710      	adds	r7, #16
 8009964:	46bd      	mov	sp, r7
 8009966:	bd80      	pop	{r7, pc}

08009968 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009968:	b580      	push	{r7, lr}
 800996a:	b084      	sub	sp, #16
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009974:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	681a      	ldr	r2, [r3, #0]
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009984:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	2200      	movs	r2, #0
 800998c:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	f04f 32ff 	mov.w	r2, #4294967295
 8009996:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800999e:	2b20      	cmp	r3, #32
 80099a0:	d00a      	beq.n	80099b8 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 80099a2:	68f8      	ldr	r0, [r7, #12]
 80099a4:	f7ff ff40 	bl	8009828 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	685a      	ldr	r2, [r3, #4]
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f042 0208 	orr.w	r2, r2, #8
 80099b6:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	2201      	movs	r2, #1
 80099bc:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	2200      	movs	r2, #0
 80099c4:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80099c8:	68f8      	ldr	r0, [r7, #12]
 80099ca:	f7ff feeb 	bl	80097a4 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 80099ce:	bf00      	nop
 80099d0:	3710      	adds	r7, #16
 80099d2:	46bd      	mov	sp, r7
 80099d4:	bd80      	pop	{r7, pc}

080099d6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80099d6:	b580      	push	{r7, lr}
 80099d8:	b082      	sub	sp, #8
 80099da:	af00      	add	r7, sp, #0
 80099dc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d101      	bne.n	80099e8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80099e4:	2301      	movs	r3, #1
 80099e6:	e042      	b.n	8009a6e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d106      	bne.n	8009a00 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	2200      	movs	r2, #0
 80099f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80099fa:	6878      	ldr	r0, [r7, #4]
 80099fc:	f7f7 f810 	bl	8000a20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2224      	movs	r2, #36	@ 0x24
 8009a04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	681a      	ldr	r2, [r3, #0]
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	f022 0201 	bic.w	r2, r2, #1
 8009a16:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d002      	beq.n	8009a26 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009a20:	6878      	ldr	r0, [r7, #4]
 8009a22:	f000 fab5 	bl	8009f90 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009a26:	6878      	ldr	r0, [r7, #4]
 8009a28:	f000 f8c4 	bl	8009bb4 <UART_SetConfig>
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	2b01      	cmp	r3, #1
 8009a30:	d101      	bne.n	8009a36 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009a32:	2301      	movs	r3, #1
 8009a34:	e01b      	b.n	8009a6e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	685a      	ldr	r2, [r3, #4]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009a44:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	689a      	ldr	r2, [r3, #8]
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009a54:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	681a      	ldr	r2, [r3, #0]
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f042 0201 	orr.w	r2, r2, #1
 8009a64:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	f000 fb34 	bl	800a0d4 <UART_CheckIdleState>
 8009a6c:	4603      	mov	r3, r0
}
 8009a6e:	4618      	mov	r0, r3
 8009a70:	3708      	adds	r7, #8
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bd80      	pop	{r7, pc}

08009a76 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a76:	b580      	push	{r7, lr}
 8009a78:	b08a      	sub	sp, #40	@ 0x28
 8009a7a:	af02      	add	r7, sp, #8
 8009a7c:	60f8      	str	r0, [r7, #12]
 8009a7e:	60b9      	str	r1, [r7, #8]
 8009a80:	603b      	str	r3, [r7, #0]
 8009a82:	4613      	mov	r3, r2
 8009a84:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a8c:	2b20      	cmp	r3, #32
 8009a8e:	f040 808b 	bne.w	8009ba8 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a92:	68bb      	ldr	r3, [r7, #8]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d002      	beq.n	8009a9e <HAL_UART_Transmit+0x28>
 8009a98:	88fb      	ldrh	r3, [r7, #6]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d101      	bne.n	8009aa2 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8009a9e:	2301      	movs	r3, #1
 8009aa0:	e083      	b.n	8009baa <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	689b      	ldr	r3, [r3, #8]
 8009aa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009aac:	2b80      	cmp	r3, #128	@ 0x80
 8009aae:	d107      	bne.n	8009ac0 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	689a      	ldr	r2, [r3, #8]
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009abe:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	2221      	movs	r2, #33	@ 0x21
 8009acc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009ad0:	f7f7 fbc6 	bl	8001260 <HAL_GetTick>
 8009ad4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	88fa      	ldrh	r2, [r7, #6]
 8009ada:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	88fa      	ldrh	r2, [r7, #6]
 8009ae2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	689b      	ldr	r3, [r3, #8]
 8009aea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009aee:	d108      	bne.n	8009b02 <HAL_UART_Transmit+0x8c>
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	691b      	ldr	r3, [r3, #16]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d104      	bne.n	8009b02 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8009af8:	2300      	movs	r3, #0
 8009afa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	61bb      	str	r3, [r7, #24]
 8009b00:	e003      	b.n	8009b0a <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009b06:	2300      	movs	r3, #0
 8009b08:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009b0a:	e030      	b.n	8009b6e <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	9300      	str	r3, [sp, #0]
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	2200      	movs	r2, #0
 8009b14:	2180      	movs	r1, #128	@ 0x80
 8009b16:	68f8      	ldr	r0, [r7, #12]
 8009b18:	f000 fb86 	bl	800a228 <UART_WaitOnFlagUntilTimeout>
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d005      	beq.n	8009b2e <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	2220      	movs	r2, #32
 8009b26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009b2a:	2303      	movs	r3, #3
 8009b2c:	e03d      	b.n	8009baa <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8009b2e:	69fb      	ldr	r3, [r7, #28]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d10b      	bne.n	8009b4c <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009b34:	69bb      	ldr	r3, [r7, #24]
 8009b36:	881b      	ldrh	r3, [r3, #0]
 8009b38:	461a      	mov	r2, r3
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009b42:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009b44:	69bb      	ldr	r3, [r7, #24]
 8009b46:	3302      	adds	r3, #2
 8009b48:	61bb      	str	r3, [r7, #24]
 8009b4a:	e007      	b.n	8009b5c <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009b4c:	69fb      	ldr	r3, [r7, #28]
 8009b4e:	781a      	ldrb	r2, [r3, #0]
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009b56:	69fb      	ldr	r3, [r7, #28]
 8009b58:	3301      	adds	r3, #1
 8009b5a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009b62:	b29b      	uxth	r3, r3
 8009b64:	3b01      	subs	r3, #1
 8009b66:	b29a      	uxth	r2, r3
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009b74:	b29b      	uxth	r3, r3
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d1c8      	bne.n	8009b0c <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	9300      	str	r3, [sp, #0]
 8009b7e:	697b      	ldr	r3, [r7, #20]
 8009b80:	2200      	movs	r2, #0
 8009b82:	2140      	movs	r1, #64	@ 0x40
 8009b84:	68f8      	ldr	r0, [r7, #12]
 8009b86:	f000 fb4f 	bl	800a228 <UART_WaitOnFlagUntilTimeout>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d005      	beq.n	8009b9c <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	2220      	movs	r2, #32
 8009b94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009b98:	2303      	movs	r3, #3
 8009b9a:	e006      	b.n	8009baa <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	2220      	movs	r2, #32
 8009ba0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	e000      	b.n	8009baa <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8009ba8:	2302      	movs	r3, #2
  }
}
 8009baa:	4618      	mov	r0, r3
 8009bac:	3720      	adds	r7, #32
 8009bae:	46bd      	mov	sp, r7
 8009bb0:	bd80      	pop	{r7, pc}
	...

08009bb4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009bb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009bb8:	b094      	sub	sp, #80	@ 0x50
 8009bba:	af00      	add	r7, sp, #0
 8009bbc:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8009bc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bc6:	681a      	ldr	r2, [r3, #0]
 8009bc8:	4b78      	ldr	r3, [pc, #480]	@ (8009dac <UART_SetConfig+0x1f8>)
 8009bca:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bce:	689a      	ldr	r2, [r3, #8]
 8009bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bd2:	691b      	ldr	r3, [r3, #16]
 8009bd4:	431a      	orrs	r2, r3
 8009bd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bd8:	695b      	ldr	r3, [r3, #20]
 8009bda:	431a      	orrs	r2, r3
 8009bdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bde:	69db      	ldr	r3, [r3, #28]
 8009be0:	4313      	orrs	r3, r2
 8009be2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	4971      	ldr	r1, [pc, #452]	@ (8009db0 <UART_SetConfig+0x1fc>)
 8009bec:	4019      	ands	r1, r3
 8009bee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bf0:	681a      	ldr	r2, [r3, #0]
 8009bf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009bf4:	430b      	orrs	r3, r1
 8009bf6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009bf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	685b      	ldr	r3, [r3, #4]
 8009bfe:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c04:	68d9      	ldr	r1, [r3, #12]
 8009c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c08:	681a      	ldr	r2, [r3, #0]
 8009c0a:	ea40 0301 	orr.w	r3, r0, r1
 8009c0e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c12:	699b      	ldr	r3, [r3, #24]
 8009c14:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009c16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c18:	681a      	ldr	r2, [r3, #0]
 8009c1a:	4b64      	ldr	r3, [pc, #400]	@ (8009dac <UART_SetConfig+0x1f8>)
 8009c1c:	429a      	cmp	r2, r3
 8009c1e:	d009      	beq.n	8009c34 <UART_SetConfig+0x80>
 8009c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c22:	681a      	ldr	r2, [r3, #0]
 8009c24:	4b63      	ldr	r3, [pc, #396]	@ (8009db4 <UART_SetConfig+0x200>)
 8009c26:	429a      	cmp	r2, r3
 8009c28:	d004      	beq.n	8009c34 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009c2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c2c:	6a1a      	ldr	r2, [r3, #32]
 8009c2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c30:	4313      	orrs	r3, r2
 8009c32:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009c34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	689b      	ldr	r3, [r3, #8]
 8009c3a:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8009c3e:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8009c42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c44:	681a      	ldr	r2, [r3, #0]
 8009c46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c48:	430b      	orrs	r3, r1
 8009c4a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c52:	f023 000f 	bic.w	r0, r3, #15
 8009c56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c58:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8009c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c5c:	681a      	ldr	r2, [r3, #0]
 8009c5e:	ea40 0301 	orr.w	r3, r0, r1
 8009c62:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009c64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c66:	681a      	ldr	r2, [r3, #0]
 8009c68:	4b53      	ldr	r3, [pc, #332]	@ (8009db8 <UART_SetConfig+0x204>)
 8009c6a:	429a      	cmp	r2, r3
 8009c6c:	d102      	bne.n	8009c74 <UART_SetConfig+0xc0>
 8009c6e:	2301      	movs	r3, #1
 8009c70:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c72:	e066      	b.n	8009d42 <UART_SetConfig+0x18e>
 8009c74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c76:	681a      	ldr	r2, [r3, #0]
 8009c78:	4b50      	ldr	r3, [pc, #320]	@ (8009dbc <UART_SetConfig+0x208>)
 8009c7a:	429a      	cmp	r2, r3
 8009c7c:	d102      	bne.n	8009c84 <UART_SetConfig+0xd0>
 8009c7e:	2302      	movs	r3, #2
 8009c80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c82:	e05e      	b.n	8009d42 <UART_SetConfig+0x18e>
 8009c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c86:	681a      	ldr	r2, [r3, #0]
 8009c88:	4b4d      	ldr	r3, [pc, #308]	@ (8009dc0 <UART_SetConfig+0x20c>)
 8009c8a:	429a      	cmp	r2, r3
 8009c8c:	d102      	bne.n	8009c94 <UART_SetConfig+0xe0>
 8009c8e:	2304      	movs	r3, #4
 8009c90:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c92:	e056      	b.n	8009d42 <UART_SetConfig+0x18e>
 8009c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c96:	681a      	ldr	r2, [r3, #0]
 8009c98:	4b4a      	ldr	r3, [pc, #296]	@ (8009dc4 <UART_SetConfig+0x210>)
 8009c9a:	429a      	cmp	r2, r3
 8009c9c:	d102      	bne.n	8009ca4 <UART_SetConfig+0xf0>
 8009c9e:	2308      	movs	r3, #8
 8009ca0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ca2:	e04e      	b.n	8009d42 <UART_SetConfig+0x18e>
 8009ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ca6:	681a      	ldr	r2, [r3, #0]
 8009ca8:	4b47      	ldr	r3, [pc, #284]	@ (8009dc8 <UART_SetConfig+0x214>)
 8009caa:	429a      	cmp	r2, r3
 8009cac:	d102      	bne.n	8009cb4 <UART_SetConfig+0x100>
 8009cae:	2310      	movs	r3, #16
 8009cb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009cb2:	e046      	b.n	8009d42 <UART_SetConfig+0x18e>
 8009cb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cb6:	681a      	ldr	r2, [r3, #0]
 8009cb8:	4b44      	ldr	r3, [pc, #272]	@ (8009dcc <UART_SetConfig+0x218>)
 8009cba:	429a      	cmp	r2, r3
 8009cbc:	d102      	bne.n	8009cc4 <UART_SetConfig+0x110>
 8009cbe:	2320      	movs	r3, #32
 8009cc0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009cc2:	e03e      	b.n	8009d42 <UART_SetConfig+0x18e>
 8009cc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cc6:	681a      	ldr	r2, [r3, #0]
 8009cc8:	4b41      	ldr	r3, [pc, #260]	@ (8009dd0 <UART_SetConfig+0x21c>)
 8009cca:	429a      	cmp	r2, r3
 8009ccc:	d102      	bne.n	8009cd4 <UART_SetConfig+0x120>
 8009cce:	2340      	movs	r3, #64	@ 0x40
 8009cd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009cd2:	e036      	b.n	8009d42 <UART_SetConfig+0x18e>
 8009cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cd6:	681a      	ldr	r2, [r3, #0]
 8009cd8:	4b3e      	ldr	r3, [pc, #248]	@ (8009dd4 <UART_SetConfig+0x220>)
 8009cda:	429a      	cmp	r2, r3
 8009cdc:	d102      	bne.n	8009ce4 <UART_SetConfig+0x130>
 8009cde:	2380      	movs	r3, #128	@ 0x80
 8009ce0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ce2:	e02e      	b.n	8009d42 <UART_SetConfig+0x18e>
 8009ce4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ce6:	681a      	ldr	r2, [r3, #0]
 8009ce8:	4b3b      	ldr	r3, [pc, #236]	@ (8009dd8 <UART_SetConfig+0x224>)
 8009cea:	429a      	cmp	r2, r3
 8009cec:	d103      	bne.n	8009cf6 <UART_SetConfig+0x142>
 8009cee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009cf2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009cf4:	e025      	b.n	8009d42 <UART_SetConfig+0x18e>
 8009cf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cf8:	681a      	ldr	r2, [r3, #0]
 8009cfa:	4b38      	ldr	r3, [pc, #224]	@ (8009ddc <UART_SetConfig+0x228>)
 8009cfc:	429a      	cmp	r2, r3
 8009cfe:	d103      	bne.n	8009d08 <UART_SetConfig+0x154>
 8009d00:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009d04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d06:	e01c      	b.n	8009d42 <UART_SetConfig+0x18e>
 8009d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d0a:	681a      	ldr	r2, [r3, #0]
 8009d0c:	4b34      	ldr	r3, [pc, #208]	@ (8009de0 <UART_SetConfig+0x22c>)
 8009d0e:	429a      	cmp	r2, r3
 8009d10:	d103      	bne.n	8009d1a <UART_SetConfig+0x166>
 8009d12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d18:	e013      	b.n	8009d42 <UART_SetConfig+0x18e>
 8009d1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d1c:	681a      	ldr	r2, [r3, #0]
 8009d1e:	4b31      	ldr	r3, [pc, #196]	@ (8009de4 <UART_SetConfig+0x230>)
 8009d20:	429a      	cmp	r2, r3
 8009d22:	d103      	bne.n	8009d2c <UART_SetConfig+0x178>
 8009d24:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009d28:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d2a:	e00a      	b.n	8009d42 <UART_SetConfig+0x18e>
 8009d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d2e:	681a      	ldr	r2, [r3, #0]
 8009d30:	4b1e      	ldr	r3, [pc, #120]	@ (8009dac <UART_SetConfig+0x1f8>)
 8009d32:	429a      	cmp	r2, r3
 8009d34:	d103      	bne.n	8009d3e <UART_SetConfig+0x18a>
 8009d36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009d3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d3c:	e001      	b.n	8009d42 <UART_SetConfig+0x18e>
 8009d3e:	2300      	movs	r3, #0
 8009d40:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009d42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d44:	681a      	ldr	r2, [r3, #0]
 8009d46:	4b19      	ldr	r3, [pc, #100]	@ (8009dac <UART_SetConfig+0x1f8>)
 8009d48:	429a      	cmp	r2, r3
 8009d4a:	d005      	beq.n	8009d58 <UART_SetConfig+0x1a4>
 8009d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d4e:	681a      	ldr	r2, [r3, #0]
 8009d50:	4b18      	ldr	r3, [pc, #96]	@ (8009db4 <UART_SetConfig+0x200>)
 8009d52:	429a      	cmp	r2, r3
 8009d54:	f040 8094 	bne.w	8009e80 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009d58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	623b      	str	r3, [r7, #32]
 8009d5e:	627a      	str	r2, [r7, #36]	@ 0x24
 8009d60:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009d64:	f7fc fb6e 	bl	8006444 <HAL_RCCEx_GetPeriphCLKFreq>
 8009d68:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8009d6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	f000 80f7 	beq.w	8009f60 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d76:	4a1c      	ldr	r2, [pc, #112]	@ (8009de8 <UART_SetConfig+0x234>)
 8009d78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d7c:	461a      	mov	r2, r3
 8009d7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d80:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d84:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009d86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d88:	685a      	ldr	r2, [r3, #4]
 8009d8a:	4613      	mov	r3, r2
 8009d8c:	005b      	lsls	r3, r3, #1
 8009d8e:	4413      	add	r3, r2
 8009d90:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009d92:	429a      	cmp	r2, r3
 8009d94:	d305      	bcc.n	8009da2 <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009d96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d98:	685b      	ldr	r3, [r3, #4]
 8009d9a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009d9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009d9e:	429a      	cmp	r2, r3
 8009da0:	d924      	bls.n	8009dec <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 8009da2:	2301      	movs	r3, #1
 8009da4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009da8:	e069      	b.n	8009e7e <UART_SetConfig+0x2ca>
 8009daa:	bf00      	nop
 8009dac:	44002400 	.word	0x44002400
 8009db0:	cfff69f3 	.word	0xcfff69f3
 8009db4:	54002400 	.word	0x54002400
 8009db8:	40013800 	.word	0x40013800
 8009dbc:	40004400 	.word	0x40004400
 8009dc0:	40004800 	.word	0x40004800
 8009dc4:	40004c00 	.word	0x40004c00
 8009dc8:	40005000 	.word	0x40005000
 8009dcc:	40006400 	.word	0x40006400
 8009dd0:	40007800 	.word	0x40007800
 8009dd4:	40007c00 	.word	0x40007c00
 8009dd8:	40008000 	.word	0x40008000
 8009ddc:	40006800 	.word	0x40006800
 8009de0:	40006c00 	.word	0x40006c00
 8009de4:	40008400 	.word	0x40008400
 8009de8:	0800da60 	.word	0x0800da60
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009dec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009dee:	2200      	movs	r2, #0
 8009df0:	61bb      	str	r3, [r7, #24]
 8009df2:	61fa      	str	r2, [r7, #28]
 8009df4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009df8:	4a64      	ldr	r2, [pc, #400]	@ (8009f8c <UART_SetConfig+0x3d8>)
 8009dfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009dfe:	b29b      	uxth	r3, r3
 8009e00:	2200      	movs	r2, #0
 8009e02:	613b      	str	r3, [r7, #16]
 8009e04:	617a      	str	r2, [r7, #20]
 8009e06:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009e0a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009e0e:	f7f6 fa3d 	bl	800028c <__aeabi_uldivmod>
 8009e12:	4602      	mov	r2, r0
 8009e14:	460b      	mov	r3, r1
 8009e16:	4610      	mov	r0, r2
 8009e18:	4619      	mov	r1, r3
 8009e1a:	f04f 0200 	mov.w	r2, #0
 8009e1e:	f04f 0300 	mov.w	r3, #0
 8009e22:	020b      	lsls	r3, r1, #8
 8009e24:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009e28:	0202      	lsls	r2, r0, #8
 8009e2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009e2c:	6849      	ldr	r1, [r1, #4]
 8009e2e:	0849      	lsrs	r1, r1, #1
 8009e30:	2000      	movs	r0, #0
 8009e32:	460c      	mov	r4, r1
 8009e34:	4605      	mov	r5, r0
 8009e36:	eb12 0804 	adds.w	r8, r2, r4
 8009e3a:	eb43 0905 	adc.w	r9, r3, r5
 8009e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e40:	685b      	ldr	r3, [r3, #4]
 8009e42:	2200      	movs	r2, #0
 8009e44:	60bb      	str	r3, [r7, #8]
 8009e46:	60fa      	str	r2, [r7, #12]
 8009e48:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009e4c:	4640      	mov	r0, r8
 8009e4e:	4649      	mov	r1, r9
 8009e50:	f7f6 fa1c 	bl	800028c <__aeabi_uldivmod>
 8009e54:	4602      	mov	r2, r0
 8009e56:	460b      	mov	r3, r1
 8009e58:	4613      	mov	r3, r2
 8009e5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009e5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009e62:	d308      	bcc.n	8009e76 <UART_SetConfig+0x2c2>
 8009e64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009e6a:	d204      	bcs.n	8009e76 <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 8009e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009e72:	60da      	str	r2, [r3, #12]
 8009e74:	e003      	b.n	8009e7e <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 8009e76:	2301      	movs	r3, #1
 8009e78:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8009e7c:	e070      	b.n	8009f60 <UART_SetConfig+0x3ac>
 8009e7e:	e06f      	b.n	8009f60 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e82:	69db      	ldr	r3, [r3, #28]
 8009e84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e88:	d13c      	bne.n	8009f04 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009e8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	603b      	str	r3, [r7, #0]
 8009e90:	607a      	str	r2, [r7, #4]
 8009e92:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009e96:	f7fc fad5 	bl	8006444 <HAL_RCCEx_GetPeriphCLKFreq>
 8009e9a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009e9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d05e      	beq.n	8009f60 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009ea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ea6:	4a39      	ldr	r2, [pc, #228]	@ (8009f8c <UART_SetConfig+0x3d8>)
 8009ea8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009eac:	461a      	mov	r2, r3
 8009eae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009eb0:	fbb3 f3f2 	udiv	r3, r3, r2
 8009eb4:	005a      	lsls	r2, r3, #1
 8009eb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eb8:	685b      	ldr	r3, [r3, #4]
 8009eba:	085b      	lsrs	r3, r3, #1
 8009ebc:	441a      	add	r2, r3
 8009ebe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ec0:	685b      	ldr	r3, [r3, #4]
 8009ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009ec8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009eca:	2b0f      	cmp	r3, #15
 8009ecc:	d916      	bls.n	8009efc <UART_SetConfig+0x348>
 8009ece:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ed0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ed4:	d212      	bcs.n	8009efc <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009ed6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ed8:	b29b      	uxth	r3, r3
 8009eda:	f023 030f 	bic.w	r3, r3, #15
 8009ede:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009ee0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ee2:	085b      	lsrs	r3, r3, #1
 8009ee4:	b29b      	uxth	r3, r3
 8009ee6:	f003 0307 	and.w	r3, r3, #7
 8009eea:	b29a      	uxth	r2, r3
 8009eec:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009eee:	4313      	orrs	r3, r2
 8009ef0:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8009ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8009ef8:	60da      	str	r2, [r3, #12]
 8009efa:	e031      	b.n	8009f60 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 8009efc:	2301      	movs	r3, #1
 8009efe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009f02:	e02d      	b.n	8009f60 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009f04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f06:	2200      	movs	r2, #0
 8009f08:	469a      	mov	sl, r3
 8009f0a:	4693      	mov	fp, r2
 8009f0c:	4650      	mov	r0, sl
 8009f0e:	4659      	mov	r1, fp
 8009f10:	f7fc fa98 	bl	8006444 <HAL_RCCEx_GetPeriphCLKFreq>
 8009f14:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8009f16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d021      	beq.n	8009f60 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f20:	4a1a      	ldr	r2, [pc, #104]	@ (8009f8c <UART_SetConfig+0x3d8>)
 8009f22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009f26:	461a      	mov	r2, r3
 8009f28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009f2a:	fbb3 f2f2 	udiv	r2, r3, r2
 8009f2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f30:	685b      	ldr	r3, [r3, #4]
 8009f32:	085b      	lsrs	r3, r3, #1
 8009f34:	441a      	add	r2, r3
 8009f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f38:	685b      	ldr	r3, [r3, #4]
 8009f3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009f40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f42:	2b0f      	cmp	r3, #15
 8009f44:	d909      	bls.n	8009f5a <UART_SetConfig+0x3a6>
 8009f46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f4c:	d205      	bcs.n	8009f5a <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009f4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f50:	b29a      	uxth	r2, r3
 8009f52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	60da      	str	r2, [r3, #12]
 8009f58:	e002      	b.n	8009f60 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f62:	2201      	movs	r2, #1
 8009f64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f6a:	2201      	movs	r2, #1
 8009f6c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f72:	2200      	movs	r2, #0
 8009f74:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f78:	2200      	movs	r2, #0
 8009f7a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009f7c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8009f80:	4618      	mov	r0, r3
 8009f82:	3750      	adds	r7, #80	@ 0x50
 8009f84:	46bd      	mov	sp, r7
 8009f86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009f8a:	bf00      	nop
 8009f8c:	0800da60 	.word	0x0800da60

08009f90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009f90:	b480      	push	{r7}
 8009f92:	b083      	sub	sp, #12
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f9c:	f003 0308 	and.w	r3, r3, #8
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d00a      	beq.n	8009fba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	685b      	ldr	r3, [r3, #4]
 8009faa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	430a      	orrs	r2, r1
 8009fb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fbe:	f003 0301 	and.w	r3, r3, #1
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d00a      	beq.n	8009fdc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	685b      	ldr	r3, [r3, #4]
 8009fcc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	430a      	orrs	r2, r1
 8009fda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fe0:	f003 0302 	and.w	r3, r3, #2
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d00a      	beq.n	8009ffe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	685b      	ldr	r3, [r3, #4]
 8009fee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	430a      	orrs	r2, r1
 8009ffc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a002:	f003 0304 	and.w	r3, r3, #4
 800a006:	2b00      	cmp	r3, #0
 800a008:	d00a      	beq.n	800a020 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	685b      	ldr	r3, [r3, #4]
 800a010:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	430a      	orrs	r2, r1
 800a01e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a024:	f003 0310 	and.w	r3, r3, #16
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d00a      	beq.n	800a042 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	689b      	ldr	r3, [r3, #8]
 800a032:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	430a      	orrs	r2, r1
 800a040:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a046:	f003 0320 	and.w	r3, r3, #32
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d00a      	beq.n	800a064 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	689b      	ldr	r3, [r3, #8]
 800a054:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	430a      	orrs	r2, r1
 800a062:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a068:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d01a      	beq.n	800a0a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	685b      	ldr	r3, [r3, #4]
 800a076:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	430a      	orrs	r2, r1
 800a084:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a08a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a08e:	d10a      	bne.n	800a0a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	685b      	ldr	r3, [r3, #4]
 800a096:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	430a      	orrs	r2, r1
 800a0a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d00a      	beq.n	800a0c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	685b      	ldr	r3, [r3, #4]
 800a0b8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	430a      	orrs	r2, r1
 800a0c6:	605a      	str	r2, [r3, #4]
  }
}
 800a0c8:	bf00      	nop
 800a0ca:	370c      	adds	r7, #12
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d2:	4770      	bx	lr

0800a0d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b098      	sub	sp, #96	@ 0x60
 800a0d8:	af02      	add	r7, sp, #8
 800a0da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	2200      	movs	r2, #0
 800a0e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a0e4:	f7f7 f8bc 	bl	8001260 <HAL_GetTick>
 800a0e8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f003 0308 	and.w	r3, r3, #8
 800a0f4:	2b08      	cmp	r3, #8
 800a0f6:	d12f      	bne.n	800a158 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a0f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a0fc:	9300      	str	r3, [sp, #0]
 800a0fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a100:	2200      	movs	r2, #0
 800a102:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f000 f88e 	bl	800a228 <UART_WaitOnFlagUntilTimeout>
 800a10c:	4603      	mov	r3, r0
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d022      	beq.n	800a158 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a118:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a11a:	e853 3f00 	ldrex	r3, [r3]
 800a11e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a120:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a122:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a126:	653b      	str	r3, [r7, #80]	@ 0x50
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	461a      	mov	r2, r3
 800a12e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a130:	647b      	str	r3, [r7, #68]	@ 0x44
 800a132:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a134:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a136:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a138:	e841 2300 	strex	r3, r2, [r1]
 800a13c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a13e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a140:	2b00      	cmp	r3, #0
 800a142:	d1e6      	bne.n	800a112 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2220      	movs	r2, #32
 800a148:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	2200      	movs	r2, #0
 800a150:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a154:	2303      	movs	r3, #3
 800a156:	e063      	b.n	800a220 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	f003 0304 	and.w	r3, r3, #4
 800a162:	2b04      	cmp	r3, #4
 800a164:	d149      	bne.n	800a1fa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a166:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a16a:	9300      	str	r3, [sp, #0]
 800a16c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a16e:	2200      	movs	r2, #0
 800a170:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a174:	6878      	ldr	r0, [r7, #4]
 800a176:	f000 f857 	bl	800a228 <UART_WaitOnFlagUntilTimeout>
 800a17a:	4603      	mov	r3, r0
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d03c      	beq.n	800a1fa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a188:	e853 3f00 	ldrex	r3, [r3]
 800a18c:	623b      	str	r3, [r7, #32]
   return(result);
 800a18e:	6a3b      	ldr	r3, [r7, #32]
 800a190:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a194:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	461a      	mov	r2, r3
 800a19c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a19e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a1a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a1a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a1a6:	e841 2300 	strex	r3, r2, [r1]
 800a1aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a1ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d1e6      	bne.n	800a180 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	3308      	adds	r3, #8
 800a1b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ba:	693b      	ldr	r3, [r7, #16]
 800a1bc:	e853 3f00 	ldrex	r3, [r3]
 800a1c0:	60fb      	str	r3, [r7, #12]
   return(result);
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	f023 0301 	bic.w	r3, r3, #1
 800a1c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	3308      	adds	r3, #8
 800a1d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a1d2:	61fa      	str	r2, [r7, #28]
 800a1d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1d6:	69b9      	ldr	r1, [r7, #24]
 800a1d8:	69fa      	ldr	r2, [r7, #28]
 800a1da:	e841 2300 	strex	r3, r2, [r1]
 800a1de:	617b      	str	r3, [r7, #20]
   return(result);
 800a1e0:	697b      	ldr	r3, [r7, #20]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d1e5      	bne.n	800a1b2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	2220      	movs	r2, #32
 800a1ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a1f6:	2303      	movs	r3, #3
 800a1f8:	e012      	b.n	800a220 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2220      	movs	r2, #32
 800a1fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2220      	movs	r2, #32
 800a206:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2200      	movs	r2, #0
 800a20e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2200      	movs	r2, #0
 800a214:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2200      	movs	r2, #0
 800a21a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a21e:	2300      	movs	r3, #0
}
 800a220:	4618      	mov	r0, r3
 800a222:	3758      	adds	r7, #88	@ 0x58
 800a224:	46bd      	mov	sp, r7
 800a226:	bd80      	pop	{r7, pc}

0800a228 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b084      	sub	sp, #16
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	60f8      	str	r0, [r7, #12]
 800a230:	60b9      	str	r1, [r7, #8]
 800a232:	603b      	str	r3, [r7, #0]
 800a234:	4613      	mov	r3, r2
 800a236:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a238:	e04f      	b.n	800a2da <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a23a:	69bb      	ldr	r3, [r7, #24]
 800a23c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a240:	d04b      	beq.n	800a2da <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a242:	f7f7 f80d 	bl	8001260 <HAL_GetTick>
 800a246:	4602      	mov	r2, r0
 800a248:	683b      	ldr	r3, [r7, #0]
 800a24a:	1ad3      	subs	r3, r2, r3
 800a24c:	69ba      	ldr	r2, [r7, #24]
 800a24e:	429a      	cmp	r2, r3
 800a250:	d302      	bcc.n	800a258 <UART_WaitOnFlagUntilTimeout+0x30>
 800a252:	69bb      	ldr	r3, [r7, #24]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d101      	bne.n	800a25c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a258:	2303      	movs	r3, #3
 800a25a:	e04e      	b.n	800a2fa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	f003 0304 	and.w	r3, r3, #4
 800a266:	2b00      	cmp	r3, #0
 800a268:	d037      	beq.n	800a2da <UART_WaitOnFlagUntilTimeout+0xb2>
 800a26a:	68bb      	ldr	r3, [r7, #8]
 800a26c:	2b80      	cmp	r3, #128	@ 0x80
 800a26e:	d034      	beq.n	800a2da <UART_WaitOnFlagUntilTimeout+0xb2>
 800a270:	68bb      	ldr	r3, [r7, #8]
 800a272:	2b40      	cmp	r3, #64	@ 0x40
 800a274:	d031      	beq.n	800a2da <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	69db      	ldr	r3, [r3, #28]
 800a27c:	f003 0308 	and.w	r3, r3, #8
 800a280:	2b08      	cmp	r3, #8
 800a282:	d110      	bne.n	800a2a6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	2208      	movs	r2, #8
 800a28a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a28c:	68f8      	ldr	r0, [r7, #12]
 800a28e:	f000 f838 	bl	800a302 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	2208      	movs	r2, #8
 800a296:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	2200      	movs	r2, #0
 800a29e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a2a2:	2301      	movs	r3, #1
 800a2a4:	e029      	b.n	800a2fa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	69db      	ldr	r3, [r3, #28]
 800a2ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a2b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a2b4:	d111      	bne.n	800a2da <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a2be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a2c0:	68f8      	ldr	r0, [r7, #12]
 800a2c2:	f000 f81e 	bl	800a302 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	2220      	movs	r2, #32
 800a2ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a2d6:	2303      	movs	r3, #3
 800a2d8:	e00f      	b.n	800a2fa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	69da      	ldr	r2, [r3, #28]
 800a2e0:	68bb      	ldr	r3, [r7, #8]
 800a2e2:	4013      	ands	r3, r2
 800a2e4:	68ba      	ldr	r2, [r7, #8]
 800a2e6:	429a      	cmp	r2, r3
 800a2e8:	bf0c      	ite	eq
 800a2ea:	2301      	moveq	r3, #1
 800a2ec:	2300      	movne	r3, #0
 800a2ee:	b2db      	uxtb	r3, r3
 800a2f0:	461a      	mov	r2, r3
 800a2f2:	79fb      	ldrb	r3, [r7, #7]
 800a2f4:	429a      	cmp	r2, r3
 800a2f6:	d0a0      	beq.n	800a23a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a2f8:	2300      	movs	r3, #0
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	3710      	adds	r7, #16
 800a2fe:	46bd      	mov	sp, r7
 800a300:	bd80      	pop	{r7, pc}

0800a302 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a302:	b480      	push	{r7}
 800a304:	b095      	sub	sp, #84	@ 0x54
 800a306:	af00      	add	r7, sp, #0
 800a308:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a310:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a312:	e853 3f00 	ldrex	r3, [r3]
 800a316:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a31a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a31e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	461a      	mov	r2, r3
 800a326:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a328:	643b      	str	r3, [r7, #64]	@ 0x40
 800a32a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a32c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a32e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a330:	e841 2300 	strex	r3, r2, [r1]
 800a334:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d1e6      	bne.n	800a30a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	3308      	adds	r3, #8
 800a342:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a344:	6a3b      	ldr	r3, [r7, #32]
 800a346:	e853 3f00 	ldrex	r3, [r3]
 800a34a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a34c:	69fb      	ldr	r3, [r7, #28]
 800a34e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a352:	f023 0301 	bic.w	r3, r3, #1
 800a356:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	3308      	adds	r3, #8
 800a35e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a360:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a362:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a364:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a366:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a368:	e841 2300 	strex	r3, r2, [r1]
 800a36c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a36e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a370:	2b00      	cmp	r3, #0
 800a372:	d1e3      	bne.n	800a33c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a378:	2b01      	cmp	r3, #1
 800a37a:	d118      	bne.n	800a3ae <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	e853 3f00 	ldrex	r3, [r3]
 800a388:	60bb      	str	r3, [r7, #8]
   return(result);
 800a38a:	68bb      	ldr	r3, [r7, #8]
 800a38c:	f023 0310 	bic.w	r3, r3, #16
 800a390:	647b      	str	r3, [r7, #68]	@ 0x44
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	461a      	mov	r2, r3
 800a398:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a39a:	61bb      	str	r3, [r7, #24]
 800a39c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a39e:	6979      	ldr	r1, [r7, #20]
 800a3a0:	69ba      	ldr	r2, [r7, #24]
 800a3a2:	e841 2300 	strex	r3, r2, [r1]
 800a3a6:	613b      	str	r3, [r7, #16]
   return(result);
 800a3a8:	693b      	ldr	r3, [r7, #16]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d1e6      	bne.n	800a37c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	2220      	movs	r2, #32
 800a3b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	2200      	movs	r2, #0
 800a3c0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a3c2:	bf00      	nop
 800a3c4:	3754      	adds	r7, #84	@ 0x54
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3cc:	4770      	bx	lr

0800a3ce <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a3ce:	b480      	push	{r7}
 800a3d0:	b085      	sub	sp, #20
 800a3d2:	af00      	add	r7, sp, #0
 800a3d4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a3dc:	2b01      	cmp	r3, #1
 800a3de:	d101      	bne.n	800a3e4 <HAL_UARTEx_DisableFifoMode+0x16>
 800a3e0:	2302      	movs	r3, #2
 800a3e2:	e027      	b.n	800a434 <HAL_UARTEx_DisableFifoMode+0x66>
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2201      	movs	r2, #1
 800a3e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	2224      	movs	r2, #36	@ 0x24
 800a3f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	681a      	ldr	r2, [r3, #0]
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	f022 0201 	bic.w	r2, r2, #1
 800a40a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a412:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	2200      	movs	r2, #0
 800a418:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	68fa      	ldr	r2, [r7, #12]
 800a420:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	2220      	movs	r2, #32
 800a426:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	2200      	movs	r2, #0
 800a42e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a432:	2300      	movs	r3, #0
}
 800a434:	4618      	mov	r0, r3
 800a436:	3714      	adds	r7, #20
 800a438:	46bd      	mov	sp, r7
 800a43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43e:	4770      	bx	lr

0800a440 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a440:	b580      	push	{r7, lr}
 800a442:	b084      	sub	sp, #16
 800a444:	af00      	add	r7, sp, #0
 800a446:	6078      	str	r0, [r7, #4]
 800a448:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a450:	2b01      	cmp	r3, #1
 800a452:	d101      	bne.n	800a458 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a454:	2302      	movs	r3, #2
 800a456:	e02d      	b.n	800a4b4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2201      	movs	r2, #1
 800a45c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	2224      	movs	r2, #36	@ 0x24
 800a464:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	681a      	ldr	r2, [r3, #0]
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	f022 0201 	bic.w	r2, r2, #1
 800a47e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	689b      	ldr	r3, [r3, #8]
 800a486:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	683a      	ldr	r2, [r7, #0]
 800a490:	430a      	orrs	r2, r1
 800a492:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a494:	6878      	ldr	r0, [r7, #4]
 800a496:	f000 f84f 	bl	800a538 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	68fa      	ldr	r2, [r7, #12]
 800a4a0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	2220      	movs	r2, #32
 800a4a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a4b2:	2300      	movs	r3, #0
}
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	3710      	adds	r7, #16
 800a4b8:	46bd      	mov	sp, r7
 800a4ba:	bd80      	pop	{r7, pc}

0800a4bc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b084      	sub	sp, #16
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
 800a4c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a4cc:	2b01      	cmp	r3, #1
 800a4ce:	d101      	bne.n	800a4d4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a4d0:	2302      	movs	r3, #2
 800a4d2:	e02d      	b.n	800a530 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2224      	movs	r2, #36	@ 0x24
 800a4e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	681a      	ldr	r2, [r3, #0]
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	f022 0201 	bic.w	r2, r2, #1
 800a4fa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	689b      	ldr	r3, [r3, #8]
 800a502:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	683a      	ldr	r2, [r7, #0]
 800a50c:	430a      	orrs	r2, r1
 800a50e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a510:	6878      	ldr	r0, [r7, #4]
 800a512:	f000 f811 	bl	800a538 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	68fa      	ldr	r2, [r7, #12]
 800a51c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	2220      	movs	r2, #32
 800a522:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	2200      	movs	r2, #0
 800a52a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a52e:	2300      	movs	r3, #0
}
 800a530:	4618      	mov	r0, r3
 800a532:	3710      	adds	r7, #16
 800a534:	46bd      	mov	sp, r7
 800a536:	bd80      	pop	{r7, pc}

0800a538 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a538:	b480      	push	{r7}
 800a53a:	b085      	sub	sp, #20
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a544:	2b00      	cmp	r3, #0
 800a546:	d108      	bne.n	800a55a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	2201      	movs	r2, #1
 800a54c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2201      	movs	r2, #1
 800a554:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a558:	e031      	b.n	800a5be <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a55a:	2308      	movs	r3, #8
 800a55c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a55e:	2308      	movs	r3, #8
 800a560:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	689b      	ldr	r3, [r3, #8]
 800a568:	0e5b      	lsrs	r3, r3, #25
 800a56a:	b2db      	uxtb	r3, r3
 800a56c:	f003 0307 	and.w	r3, r3, #7
 800a570:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	689b      	ldr	r3, [r3, #8]
 800a578:	0f5b      	lsrs	r3, r3, #29
 800a57a:	b2db      	uxtb	r3, r3
 800a57c:	f003 0307 	and.w	r3, r3, #7
 800a580:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a582:	7bbb      	ldrb	r3, [r7, #14]
 800a584:	7b3a      	ldrb	r2, [r7, #12]
 800a586:	4911      	ldr	r1, [pc, #68]	@ (800a5cc <UARTEx_SetNbDataToProcess+0x94>)
 800a588:	5c8a      	ldrb	r2, [r1, r2]
 800a58a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a58e:	7b3a      	ldrb	r2, [r7, #12]
 800a590:	490f      	ldr	r1, [pc, #60]	@ (800a5d0 <UARTEx_SetNbDataToProcess+0x98>)
 800a592:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a594:	fb93 f3f2 	sdiv	r3, r3, r2
 800a598:	b29a      	uxth	r2, r3
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a5a0:	7bfb      	ldrb	r3, [r7, #15]
 800a5a2:	7b7a      	ldrb	r2, [r7, #13]
 800a5a4:	4909      	ldr	r1, [pc, #36]	@ (800a5cc <UARTEx_SetNbDataToProcess+0x94>)
 800a5a6:	5c8a      	ldrb	r2, [r1, r2]
 800a5a8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a5ac:	7b7a      	ldrb	r2, [r7, #13]
 800a5ae:	4908      	ldr	r1, [pc, #32]	@ (800a5d0 <UARTEx_SetNbDataToProcess+0x98>)
 800a5b0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a5b2:	fb93 f3f2 	sdiv	r3, r3, r2
 800a5b6:	b29a      	uxth	r2, r3
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a5be:	bf00      	nop
 800a5c0:	3714      	adds	r7, #20
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c8:	4770      	bx	lr
 800a5ca:	bf00      	nop
 800a5cc:	0800da78 	.word	0x0800da78
 800a5d0:	0800da80 	.word	0x0800da80

0800a5d4 <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 800a5d8:	4b10      	ldr	r3, [pc, #64]	@ (800a61c <MX_PDM2PCM_Init+0x48>)
 800a5da:	2200      	movs	r2, #0
 800a5dc:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_LE;
 800a5de:	4b0f      	ldr	r3, [pc, #60]	@ (800a61c <MX_PDM2PCM_Init+0x48>)
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2122358088;
 800a5e4:	4b0d      	ldr	r3, [pc, #52]	@ (800a61c <MX_PDM2PCM_Init+0x48>)
 800a5e6:	4a0e      	ldr	r2, [pc, #56]	@ (800a620 <MX_PDM2PCM_Init+0x4c>)
 800a5e8:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 1;
 800a5ea:	4b0c      	ldr	r3, [pc, #48]	@ (800a61c <MX_PDM2PCM_Init+0x48>)
 800a5ec:	2201      	movs	r2, #1
 800a5ee:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 1;
 800a5f0:	4b0a      	ldr	r3, [pc, #40]	@ (800a61c <MX_PDM2PCM_Init+0x48>)
 800a5f2:	2201      	movs	r2, #1
 800a5f4:	815a      	strh	r2, [r3, #10]

  PDM_Filter_Init(&PDM1_filter_handler);
 800a5f6:	4809      	ldr	r0, [pc, #36]	@ (800a61c <MX_PDM2PCM_Init+0x48>)
 800a5f8:	f001 fd1e 	bl	800c038 <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 800a5fc:	4b09      	ldr	r3, [pc, #36]	@ (800a624 <MX_PDM2PCM_Init+0x50>)
 800a5fe:	2202      	movs	r2, #2
 800a600:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 48;
 800a602:	4b08      	ldr	r3, [pc, #32]	@ (800a624 <MX_PDM2PCM_Init+0x50>)
 800a604:	2230      	movs	r2, #48	@ 0x30
 800a606:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 24;//24 for external mic, 12 for testing sound sample
 800a608:	4b06      	ldr	r3, [pc, #24]	@ (800a624 <MX_PDM2PCM_Init+0x50>)
 800a60a:	2218      	movs	r2, #24
 800a60c:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 800a60e:	4905      	ldr	r1, [pc, #20]	@ (800a624 <MX_PDM2PCM_Init+0x50>)
 800a610:	4802      	ldr	r0, [pc, #8]	@ (800a61c <MX_PDM2PCM_Init+0x48>)
 800a612:	f001 fde3 	bl	800c1dc <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 800a616:	bf00      	nop
 800a618:	bd80      	pop	{r7, pc}
 800a61a:	bf00      	nop
 800a61c:	20000664 	.word	0x20000664
 800a620:	7e809d48 	.word	0x7e809d48
 800a624:	200006b0 	.word	0x200006b0

0800a628 <D16_GENERIC>:
 800a628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a62c:	e9d2 7604 	ldrd	r7, r6, [r2, #16]
 800a630:	e9d2 940c 	ldrd	r9, r4, [r2, #48]	@ 0x30
 800a634:	6993      	ldr	r3, [r2, #24]
 800a636:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 800a638:	b089      	sub	sp, #36	@ 0x24
 800a63a:	468b      	mov	fp, r1
 800a63c:	e9d2 c102 	ldrd	ip, r1, [r2, #8]
 800a640:	9307      	str	r3, [sp, #28]
 800a642:	9106      	str	r1, [sp, #24]
 800a644:	69d3      	ldr	r3, [r2, #28]
 800a646:	2d00      	cmp	r5, #0
 800a648:	d06c      	beq.n	800a724 <D16_GENERIC+0xfc>
 800a64a:	f004 0520 	and.w	r5, r4, #32
 800a64e:	f004 0410 	and.w	r4, r4, #16
 800a652:	2100      	movs	r1, #0
 800a654:	f8df 80ec 	ldr.w	r8, [pc, #236]	@ 800a744 <D16_GENERIC+0x11c>
 800a658:	9505      	str	r5, [sp, #20]
 800a65a:	9404      	str	r4, [sp, #16]
 800a65c:	9601      	str	r6, [sp, #4]
 800a65e:	46ca      	mov	sl, r9
 800a660:	9300      	str	r3, [sp, #0]
 800a662:	46e6      	mov	lr, ip
 800a664:	e050      	b.n	800a708 <D16_GENERIC+0xe0>
 800a666:	b2ed      	uxtb	r5, r5
 800a668:	f810 c005 	ldrb.w	ip, [r0, r5]
 800a66c:	7804      	ldrb	r4, [r0, #0]
 800a66e:	eb00 0045 	add.w	r0, r0, r5, lsl #1
 800a672:	eb04 250c 	add.w	r5, r4, ip, lsl #8
 800a676:	b2ec      	uxtb	r4, r5
 800a678:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 800a67c:	9b00      	ldr	r3, [sp, #0]
 800a67e:	f3c5 2c07 	ubfx	ip, r5, #8, #8
 800a682:	f858 502c 	ldr.w	r5, [r8, ip, lsl #2]
 800a686:	4423      	add	r3, r4
 800a688:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800a68c:	f3c5 0409 	ubfx	r4, r5, #0, #10
 800a690:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a694:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800a698:	0aab      	lsrs	r3, r5, #10
 800a69a:	9300      	str	r3, [sp, #0]
 800a69c:	4d27      	ldr	r5, [pc, #156]	@ (800a73c <D16_GENERIC+0x114>)
 800a69e:	fb24 e505 	smlad	r5, r4, r5, lr
 800a6a2:	4e27      	ldr	r6, [pc, #156]	@ (800a740 <D16_GENERIC+0x118>)
 800a6a4:	fb24 fe06 	smuad	lr, r4, r6
 800a6a8:	f5a5 6500 	sub.w	r5, r5, #2048	@ 0x800
 800a6ac:	9b01      	ldr	r3, [sp, #4]
 800a6ae:	9e04      	ldr	r6, [sp, #16]
 800a6b0:	19ec      	adds	r4, r5, r7
 800a6b2:	f101 0c01 	add.w	ip, r1, #1
 800a6b6:	1ae4      	subs	r4, r4, r3
 800a6b8:	b196      	cbz	r6, 800a6e0 <D16_GENERIC+0xb8>
 800a6ba:	f8d2 9020 	ldr.w	r9, [r2, #32]
 800a6be:	17e7      	asrs	r7, r4, #31
 800a6c0:	fba4 3409 	umull	r3, r4, r4, r9
 800a6c4:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a6c8:	fb09 4307 	mla	r3, r9, r7, r4
 800a6cc:	9303      	str	r3, [sp, #12]
 800a6ce:	9501      	str	r5, [sp, #4]
 800a6d0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a6d4:	f114 4400 	adds.w	r4, r4, #2147483648	@ 0x80000000
 800a6d8:	f145 0500 	adc.w	r5, r5, #0
 800a6dc:	006f      	lsls	r7, r5, #1
 800a6de:	463d      	mov	r5, r7
 800a6e0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a6e4:	2400      	movs	r4, #0
 800a6e6:	f8b2 9028 	ldrh.w	r9, [r2, #40]	@ 0x28
 800a6ea:	042d      	lsls	r5, r5, #16
 800a6ec:	fb01 f109 	mul.w	r1, r1, r9
 800a6f0:	fbca 3405 	smlal	r3, r4, sl, r5
 800a6f4:	10a4      	asrs	r4, r4, #2
 800a6f6:	f304 040f 	ssat	r4, #16, r4
 800a6fa:	f82b 4011 	strh.w	r4, [fp, r1, lsl #1]
 800a6fe:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 800a700:	fa1f f18c 	uxth.w	r1, ip
 800a704:	428c      	cmp	r4, r1
 800a706:	d909      	bls.n	800a71c <D16_GENERIC+0xf4>
 800a708:	8d55      	ldrh	r5, [r2, #42]	@ 0x2a
 800a70a:	2d01      	cmp	r5, #1
 800a70c:	d1ab      	bne.n	800a666 <D16_GENERIC+0x3e>
 800a70e:	9c05      	ldr	r4, [sp, #20]
 800a710:	f850 5b02 	ldr.w	r5, [r0], #2
 800a714:	2c00      	cmp	r4, #0
 800a716:	d0ae      	beq.n	800a676 <D16_GENERIC+0x4e>
 800a718:	ba6d      	rev16	r5, r5
 800a71a:	e7ac      	b.n	800a676 <D16_GENERIC+0x4e>
 800a71c:	46f4      	mov	ip, lr
 800a71e:	e9dd 3600 	ldrd	r3, r6, [sp]
 800a722:	9906      	ldr	r1, [sp, #24]
 800a724:	2000      	movs	r0, #0
 800a726:	61d3      	str	r3, [r2, #28]
 800a728:	9b07      	ldr	r3, [sp, #28]
 800a72a:	e9c2 c102 	strd	ip, r1, [r2, #8]
 800a72e:	e9c2 7604 	strd	r7, r6, [r2, #16]
 800a732:	6193      	str	r3, [r2, #24]
 800a734:	b009      	add	sp, #36	@ 0x24
 800a736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a73a:	bf00      	nop
 800a73c:	00030001 	.word	0x00030001
 800a740:	00010003 	.word	0x00010003
 800a744:	2000000c 	.word	0x2000000c

0800a748 <D24_GENERIC>:
 800a748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a74c:	e9d2 7604 	ldrd	r7, r6, [r2, #16]
 800a750:	e9d2 8902 	ldrd	r8, r9, [r2, #8]
 800a754:	b089      	sub	sp, #36	@ 0x24
 800a756:	6993      	ldr	r3, [r2, #24]
 800a758:	9104      	str	r1, [sp, #16]
 800a75a:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 800a75c:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800a75e:	9307      	str	r3, [sp, #28]
 800a760:	9103      	str	r1, [sp, #12]
 800a762:	69d3      	ldr	r3, [r2, #28]
 800a764:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 800a766:	2d00      	cmp	r5, #0
 800a768:	f000 808e 	beq.w	800a888 <D24_GENERIC+0x140>
 800a76c:	f004 0520 	and.w	r5, r4, #32
 800a770:	f004 0410 	and.w	r4, r4, #16
 800a774:	2100      	movs	r1, #0
 800a776:	f8df c150 	ldr.w	ip, [pc, #336]	@ 800a8c8 <D24_GENERIC+0x180>
 800a77a:	9506      	str	r5, [sp, #24]
 800a77c:	9405      	str	r4, [sp, #20]
 800a77e:	9602      	str	r6, [sp, #8]
 800a780:	e06a      	b.n	800a858 <D24_GENERIC+0x110>
 800a782:	b2ed      	uxtb	r5, r5
 800a784:	fa0f fe85 	sxth.w	lr, r5
 800a788:	f810 401e 	ldrb.w	r4, [r0, lr, lsl #1]
 800a78c:	f810 b005 	ldrb.w	fp, [r0, r5]
 800a790:	0424      	lsls	r4, r4, #16
 800a792:	eb00 004e 	add.w	r0, r0, lr, lsl #1
 800a796:	eb04 240b 	add.w	r4, r4, fp, lsl #8
 800a79a:	44a2      	add	sl, r4
 800a79c:	4428      	add	r0, r5
 800a79e:	fa5f f48a 	uxtb.w	r4, sl
 800a7a2:	f85c 5024 	ldr.w	r5, [ip, r4, lsl #2]
 800a7a6:	f3ca 2407 	ubfx	r4, sl, #8, #8
 800a7aa:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 800a7ae:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800a7b2:	ea4f 4a1a 	mov.w	sl, sl, lsr #16
 800a7b6:	eb04 2e95 	add.w	lr, r4, r5, lsr #10
 800a7ba:	f85c 302a 	ldr.w	r3, [ip, sl, lsl #2]
 800a7be:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a7c2:	f3ce 0409 	ubfx	r4, lr, #0, #10
 800a7c6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800a7ca:	eb03 239e 	add.w	r3, r3, lr, lsr #10
 800a7ce:	4d3c      	ldr	r5, [pc, #240]	@ (800a8c0 <D24_GENERIC+0x178>)
 800a7d0:	fb24 9505 	smlad	r5, r4, r5, r9
 800a7d4:	4e3b      	ldr	r6, [pc, #236]	@ (800a8c4 <D24_GENERIC+0x17c>)
 800a7d6:	fb24 8906 	smlad	r9, r4, r6, r8
 800a7da:	f3c3 0809 	ubfx	r8, r3, #0, #10
 800a7de:	eb08 0848 	add.w	r8, r8, r8, lsl #1
 800a7e2:	eb09 0948 	add.w	r9, r9, r8, lsl #1
 800a7e6:	2601      	movs	r6, #1
 800a7e8:	fb24 f406 	smuad	r4, r4, r6
 800a7ec:	eb01 0e06 	add.w	lr, r1, r6
 800a7f0:	f5a5 55d8 	sub.w	r5, r5, #6912	@ 0x1b00
 800a7f4:	9e02      	ldr	r6, [sp, #8]
 800a7f6:	44a0      	add	r8, r4
 800a7f8:	19ec      	adds	r4, r5, r7
 800a7fa:	1ba4      	subs	r4, r4, r6
 800a7fc:	9e05      	ldr	r6, [sp, #20]
 800a7fe:	b196      	cbz	r6, 800a826 <D24_GENERIC+0xde>
 800a800:	f8d2 a020 	ldr.w	sl, [r2, #32]
 800a804:	17e7      	asrs	r7, r4, #31
 800a806:	9502      	str	r5, [sp, #8]
 800a808:	fba4 450a 	umull	r4, r5, r4, sl
 800a80c:	e9cd 4500 	strd	r4, r5, [sp]
 800a810:	fb0a 5407 	mla	r4, sl, r7, r5
 800a814:	9401      	str	r4, [sp, #4]
 800a816:	e9dd 4500 	ldrd	r4, r5, [sp]
 800a81a:	f114 4400 	adds.w	r4, r4, #2147483648	@ 0x80000000
 800a81e:	f145 0500 	adc.w	r5, r5, #0
 800a822:	006f      	lsls	r7, r5, #1
 800a824:	463d      	mov	r5, r7
 800a826:	f04f 4a00 	mov.w	sl, #2147483648	@ 0x80000000
 800a82a:	f04f 0b00 	mov.w	fp, #0
 800a82e:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 800a830:	03ad      	lsls	r5, r5, #14
 800a832:	9600      	str	r6, [sp, #0]
 800a834:	9e03      	ldr	r6, [sp, #12]
 800a836:	fbc6 ab05 	smlal	sl, fp, r6, r5
 800a83a:	465d      	mov	r5, fp
 800a83c:	9e00      	ldr	r6, [sp, #0]
 800a83e:	10ac      	asrs	r4, r5, #2
 800a840:	fb01 f106 	mul.w	r1, r1, r6
 800a844:	f304 040f 	ssat	r4, #16, r4
 800a848:	9d04      	ldr	r5, [sp, #16]
 800a84a:	f825 4011 	strh.w	r4, [r5, r1, lsl #1]
 800a84e:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 800a850:	fa1f f18e 	uxth.w	r1, lr
 800a854:	428c      	cmp	r4, r1
 800a856:	d916      	bls.n	800a886 <D24_GENERIC+0x13e>
 800a858:	8d55      	ldrh	r5, [r2, #42]	@ 0x2a
 800a85a:	f890 a000 	ldrb.w	sl, [r0]
 800a85e:	2d01      	cmp	r5, #1
 800a860:	d18f      	bne.n	800a782 <D24_GENERIC+0x3a>
 800a862:	9c06      	ldr	r4, [sp, #24]
 800a864:	b1dc      	cbz	r4, 800a89e <D24_GENERIC+0x156>
 800a866:	f890 e003 	ldrb.w	lr, [r0, #3]
 800a86a:	ea4f 250a 	mov.w	r5, sl, lsl #8
 800a86e:	f011 0f01 	tst.w	r1, #1
 800a872:	ea4f 240e 	mov.w	r4, lr, lsl #8
 800a876:	eb05 450e 	add.w	r5, r5, lr, lsl #16
 800a87a:	d11a      	bne.n	800a8b2 <D24_GENERIC+0x16a>
 800a87c:	f890 a001 	ldrb.w	sl, [r0, #1]
 800a880:	3002      	adds	r0, #2
 800a882:	44aa      	add	sl, r5
 800a884:	e78b      	b.n	800a79e <D24_GENERIC+0x56>
 800a886:	9e02      	ldr	r6, [sp, #8]
 800a888:	2000      	movs	r0, #0
 800a88a:	61d3      	str	r3, [r2, #28]
 800a88c:	9b07      	ldr	r3, [sp, #28]
 800a88e:	e9c2 8902 	strd	r8, r9, [r2, #8]
 800a892:	e9c2 7604 	strd	r7, r6, [r2, #16]
 800a896:	6193      	str	r3, [r2, #24]
 800a898:	b009      	add	sp, #36	@ 0x24
 800a89a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a89e:	f890 e001 	ldrb.w	lr, [r0, #1]
 800a8a2:	7884      	ldrb	r4, [r0, #2]
 800a8a4:	ea4f 2e0e 	mov.w	lr, lr, lsl #8
 800a8a8:	eb0e 4404 	add.w	r4, lr, r4, lsl #16
 800a8ac:	44a2      	add	sl, r4
 800a8ae:	3003      	adds	r0, #3
 800a8b0:	e775      	b.n	800a79e <D24_GENERIC+0x56>
 800a8b2:	f890 e002 	ldrb.w	lr, [r0, #2]
 800a8b6:	3004      	adds	r0, #4
 800a8b8:	eb04 440e 	add.w	r4, r4, lr, lsl #16
 800a8bc:	44a2      	add	sl, r4
 800a8be:	e76e      	b.n	800a79e <D24_GENERIC+0x56>
 800a8c0:	00030001 	.word	0x00030001
 800a8c4:	00060007 	.word	0x00060007
 800a8c8:	2000000c 	.word	0x2000000c

0800a8cc <D32_GENERIC>:
 800a8cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8d0:	e9d2 7604 	ldrd	r7, r6, [r2, #16]
 800a8d4:	e9d2 8902 	ldrd	r8, r9, [r2, #8]
 800a8d8:	b089      	sub	sp, #36	@ 0x24
 800a8da:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 800a8dc:	9104      	str	r1, [sp, #16]
 800a8de:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 800a8e0:	6991      	ldr	r1, [r2, #24]
 800a8e2:	9403      	str	r4, [sp, #12]
 800a8e4:	9107      	str	r1, [sp, #28]
 800a8e6:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 800a8e8:	69d1      	ldr	r1, [r2, #28]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	f000 8095 	beq.w	800aa1a <D32_GENERIC+0x14e>
 800a8f0:	f004 0520 	and.w	r5, r4, #32
 800a8f4:	f004 0410 	and.w	r4, r4, #16
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	f8df c148 	ldr.w	ip, [pc, #328]	@ 800aa44 <D32_GENERIC+0x178>
 800a8fe:	9506      	str	r5, [sp, #24]
 800a900:	9405      	str	r4, [sp, #20]
 800a902:	9602      	str	r6, [sp, #8]
 800a904:	e078      	b.n	800a9f8 <D32_GENERIC+0x12c>
 800a906:	f89e 4000 	ldrb.w	r4, [lr]
 800a90a:	f810 b00a 	ldrb.w	fp, [r0, sl]
 800a90e:	0424      	lsls	r4, r4, #16
 800a910:	f810 a005 	ldrb.w	sl, [r0, r5]
 800a914:	eb04 640b 	add.w	r4, r4, fp, lsl #24
 800a918:	7800      	ldrb	r0, [r0, #0]
 800a91a:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 800a91e:	4404      	add	r4, r0
 800a920:	eb0e 0045 	add.w	r0, lr, r5, lsl #1
 800a924:	b2e5      	uxtb	r5, r4
 800a926:	f85c e025 	ldr.w	lr, [ip, r5, lsl #2]
 800a92a:	f3c4 2507 	ubfx	r5, r4, #8, #8
 800a92e:	f3c4 4a07 	ubfx	sl, r4, #16, #8
 800a932:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 800a936:	eb0e 2e91 	add.w	lr, lr, r1, lsr #10
 800a93a:	0e24      	lsrs	r4, r4, #24
 800a93c:	f85c 102a 	ldr.w	r1, [ip, sl, lsl #2]
 800a940:	eb05 259e 	add.w	r5, r5, lr, lsr #10
 800a944:	f85c a024 	ldr.w	sl, [ip, r4, lsl #2]
 800a948:	eb01 2495 	add.w	r4, r1, r5, lsr #10
 800a94c:	eb0a 2194 	add.w	r1, sl, r4, lsr #10
 800a950:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a954:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 800a958:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800a95c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800a960:	ea45 4e0e 	orr.w	lr, r5, lr, lsl #16
 800a964:	ea4a 4404 	orr.w	r4, sl, r4, lsl #16
 800a968:	4d32      	ldr	r5, [pc, #200]	@ (800aa34 <D32_GENERIC+0x168>)
 800a96a:	fb2e 9905 	smlad	r9, lr, r5, r9
 800a96e:	f44f 3580 	mov.w	r5, #65536	@ 0x10000
 800a972:	fb24 9b05 	smlad	fp, r4, r5, r9
 800a976:	4d30      	ldr	r5, [pc, #192]	@ (800aa38 <D32_GENERIC+0x16c>)
 800a978:	fb2e 8805 	smlad	r8, lr, r5, r8
 800a97c:	4d2f      	ldr	r5, [pc, #188]	@ (800aa3c <D32_GENERIC+0x170>)
 800a97e:	fb24 8905 	smlad	r9, r4, r5, r8
 800a982:	2501      	movs	r5, #1
 800a984:	fb2e fe05 	smuad	lr, lr, r5
 800a988:	4d2d      	ldr	r5, [pc, #180]	@ (800aa40 <D32_GENERIC+0x174>)
 800a98a:	fb24 e805 	smlad	r8, r4, r5, lr
 800a98e:	9e02      	ldr	r6, [sp, #8]
 800a990:	f5ab 4580 	sub.w	r5, fp, #16384	@ 0x4000
 800a994:	19ec      	adds	r4, r5, r7
 800a996:	1ba4      	subs	r4, r4, r6
 800a998:	9e05      	ldr	r6, [sp, #20]
 800a99a:	f103 0e01 	add.w	lr, r3, #1
 800a99e:	b196      	cbz	r6, 800a9c6 <D32_GENERIC+0xfa>
 800a9a0:	f8d2 a020 	ldr.w	sl, [r2, #32]
 800a9a4:	17e7      	asrs	r7, r4, #31
 800a9a6:	9502      	str	r5, [sp, #8]
 800a9a8:	fba4 450a 	umull	r4, r5, r4, sl
 800a9ac:	e9cd 4500 	strd	r4, r5, [sp]
 800a9b0:	fb0a 5407 	mla	r4, sl, r7, r5
 800a9b4:	9401      	str	r4, [sp, #4]
 800a9b6:	e9dd 4500 	ldrd	r4, r5, [sp]
 800a9ba:	f114 4400 	adds.w	r4, r4, #2147483648	@ 0x80000000
 800a9be:	f145 0500 	adc.w	r5, r5, #0
 800a9c2:	006f      	lsls	r7, r5, #1
 800a9c4:	463d      	mov	r5, r7
 800a9c6:	f04f 4a00 	mov.w	sl, #2147483648	@ 0x80000000
 800a9ca:	f04f 0b00 	mov.w	fp, #0
 800a9ce:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 800a9d0:	036d      	lsls	r5, r5, #13
 800a9d2:	9600      	str	r6, [sp, #0]
 800a9d4:	9e03      	ldr	r6, [sp, #12]
 800a9d6:	fbc6 ab05 	smlal	sl, fp, r6, r5
 800a9da:	465d      	mov	r5, fp
 800a9dc:	9e00      	ldr	r6, [sp, #0]
 800a9de:	10ac      	asrs	r4, r5, #2
 800a9e0:	fb03 f306 	mul.w	r3, r3, r6
 800a9e4:	f304 040f 	ssat	r4, #16, r4
 800a9e8:	9d04      	ldr	r5, [sp, #16]
 800a9ea:	f825 4013 	strh.w	r4, [r5, r3, lsl #1]
 800a9ee:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 800a9f0:	fa1f f38e 	uxth.w	r3, lr
 800a9f4:	429c      	cmp	r4, r3
 800a9f6:	d90f      	bls.n	800aa18 <D32_GENERIC+0x14c>
 800a9f8:	8d54      	ldrh	r4, [r2, #42]	@ 0x2a
 800a9fa:	b2e5      	uxtb	r5, r4
 800a9fc:	2c01      	cmp	r4, #1
 800a9fe:	eb00 0e45 	add.w	lr, r0, r5, lsl #1
 800aa02:	eb05 0a45 	add.w	sl, r5, r5, lsl #1
 800aa06:	f47f af7e 	bne.w	800a906 <D32_GENERIC+0x3a>
 800aa0a:	1d05      	adds	r5, r0, #4
 800aa0c:	6804      	ldr	r4, [r0, #0]
 800aa0e:	9806      	ldr	r0, [sp, #24]
 800aa10:	b170      	cbz	r0, 800aa30 <D32_GENERIC+0x164>
 800aa12:	ba64      	rev16	r4, r4
 800aa14:	4628      	mov	r0, r5
 800aa16:	e785      	b.n	800a924 <D32_GENERIC+0x58>
 800aa18:	9e02      	ldr	r6, [sp, #8]
 800aa1a:	2000      	movs	r0, #0
 800aa1c:	9b07      	ldr	r3, [sp, #28]
 800aa1e:	e9c2 8902 	strd	r8, r9, [r2, #8]
 800aa22:	61d1      	str	r1, [r2, #28]
 800aa24:	e9c2 7604 	strd	r7, r6, [r2, #16]
 800aa28:	6193      	str	r3, [r2, #24]
 800aa2a:	b009      	add	sp, #36	@ 0x24
 800aa2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa30:	4628      	mov	r0, r5
 800aa32:	e777      	b.n	800a924 <D32_GENERIC+0x58>
 800aa34:	00060003 	.word	0x00060003
 800aa38:	000a000c 	.word	0x000a000c
 800aa3c:	000c000a 	.word	0x000c000a
 800aa40:	00030006 	.word	0x00030006
 800aa44:	2000000c 	.word	0x2000000c

0800aa48 <D48_GENERIC>:
 800aa48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa4c:	e9d2 8304 	ldrd	r8, r3, [r2, #16]
 800aa50:	b089      	sub	sp, #36	@ 0x24
 800aa52:	9301      	str	r3, [sp, #4]
 800aa54:	6993      	ldr	r3, [r2, #24]
 800aa56:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 800aa58:	9307      	str	r3, [sp, #28]
 800aa5a:	6893      	ldr	r3, [r2, #8]
 800aa5c:	9104      	str	r1, [sp, #16]
 800aa5e:	9300      	str	r3, [sp, #0]
 800aa60:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800aa62:	f8d2 e01c 	ldr.w	lr, [r2, #28]
 800aa66:	9303      	str	r3, [sp, #12]
 800aa68:	68d1      	ldr	r1, [r2, #12]
 800aa6a:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800aa6c:	2c00      	cmp	r4, #0
 800aa6e:	f000 80ba 	beq.w	800abe6 <D48_GENERIC+0x19e>
 800aa72:	2500      	movs	r5, #0
 800aa74:	f003 0420 	and.w	r4, r3, #32
 800aa78:	f003 0310 	and.w	r3, r3, #16
 800aa7c:	f8df c19c 	ldr.w	ip, [pc, #412]	@ 800ac1c <D48_GENERIC+0x1d4>
 800aa80:	9406      	str	r4, [sp, #24]
 800aa82:	9305      	str	r3, [sp, #20]
 800aa84:	468b      	mov	fp, r1
 800aa86:	462e      	mov	r6, r5
 800aa88:	e09e      	b.n	800abc8 <D48_GENERIC+0x180>
 800aa8a:	b2e4      	uxtb	r4, r4
 800aa8c:	eb04 0944 	add.w	r9, r4, r4, lsl #1
 800aa90:	eb00 0109 	add.w	r1, r0, r9
 800aa94:	4267      	negs	r7, r4
 800aa96:	5dcb      	ldrb	r3, [r1, r7]
 800aa98:	f810 5009 	ldrb.w	r5, [r0, r9]
 800aa9c:	f810 a004 	ldrb.w	sl, [r0, r4]
 800aaa0:	7800      	ldrb	r0, [r0, #0]
 800aaa2:	4439      	add	r1, r7
 800aaa4:	041b      	lsls	r3, r3, #16
 800aaa6:	eb03 6305 	add.w	r3, r3, r5, lsl #24
 800aaaa:	9002      	str	r0, [sp, #8]
 800aaac:	eb01 0509 	add.w	r5, r1, r9
 800aab0:	19e8      	adds	r0, r5, r7
 800aab2:	f811 9009 	ldrb.w	r9, [r1, r9]
 800aab6:	5de9      	ldrb	r1, [r5, r7]
 800aab8:	9d02      	ldr	r5, [sp, #8]
 800aaba:	eb03 230a 	add.w	r3, r3, sl, lsl #8
 800aabe:	442b      	add	r3, r5
 800aac0:	eb00 0044 	add.w	r0, r0, r4, lsl #1
 800aac4:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 800aac8:	b2dc      	uxtb	r4, r3
 800aaca:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 800aace:	f3c3 2407 	ubfx	r4, r3, #8, #8
 800aad2:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 800aad6:	f3c3 4507 	ubfx	r5, r3, #16, #8
 800aada:	eb07 279e 	add.w	r7, r7, lr, lsr #10
 800aade:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 800aae2:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800aae6:	0e1b      	lsrs	r3, r3, #24
 800aae8:	eb05 2a94 	add.w	sl, r5, r4, lsr #10
 800aaec:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 800aaf0:	b2cd      	uxtb	r5, r1
 800aaf2:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 800aaf6:	f3c1 2107 	ubfx	r1, r1, #8, #8
 800aafa:	eb03 239a 	add.w	r3, r3, sl, lsr #10
 800aafe:	f85c e021 	ldr.w	lr, [ip, r1, lsl #2]
 800ab02:	eb05 2193 	add.w	r1, r5, r3, lsr #10
 800ab06:	eb0e 2e91 	add.w	lr, lr, r1, lsr #10
 800ab0a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800ab0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ab12:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800ab16:	f3ce 0509 	ubfx	r5, lr, #0, #10
 800ab1a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800ab1e:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800ab22:	ea43 4a0a 	orr.w	sl, r3, sl, lsl #16
 800ab26:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800ab2a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800ab2e:	4b35      	ldr	r3, [pc, #212]	@ (800ac04 <D48_GENERIC+0x1bc>)
 800ab30:	fb27 b103 	smlad	r1, r7, r3, fp
 800ab34:	4b34      	ldr	r3, [pc, #208]	@ (800ac08 <D48_GENERIC+0x1c0>)
 800ab36:	fb2a 1103 	smlad	r1, sl, r3, r1
 800ab3a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800ab3e:	fb25 1103 	smlad	r1, r5, r3, r1
 800ab42:	4b32      	ldr	r3, [pc, #200]	@ (800ac0c <D48_GENERIC+0x1c4>)
 800ab44:	9c00      	ldr	r4, [sp, #0]
 800ab46:	fb27 4303 	smlad	r3, r7, r3, r4
 800ab4a:	f04f 141b 	mov.w	r4, #1769499	@ 0x1b001b
 800ab4e:	fb2a 3304 	smlad	r3, sl, r4, r3
 800ab52:	4c2f      	ldr	r4, [pc, #188]	@ (800ac10 <D48_GENERIC+0x1c8>)
 800ab54:	fb25 3b04 	smlad	fp, r5, r4, r3
 800ab58:	2401      	movs	r4, #1
 800ab5a:	fb27 f704 	smuad	r7, r7, r4
 800ab5e:	4b2d      	ldr	r3, [pc, #180]	@ (800ac14 <D48_GENERIC+0x1cc>)
 800ab60:	fb2a 7a03 	smlad	sl, sl, r3, r7
 800ab64:	4b2c      	ldr	r3, [pc, #176]	@ (800ac18 <D48_GENERIC+0x1d0>)
 800ab66:	fb25 a303 	smlad	r3, r5, r3, sl
 800ab6a:	9d01      	ldr	r5, [sp, #4]
 800ab6c:	f5a1 4158 	sub.w	r1, r1, #55296	@ 0xd800
 800ab70:	9300      	str	r3, [sp, #0]
 800ab72:	1933      	adds	r3, r6, r4
 800ab74:	eb01 0408 	add.w	r4, r1, r8
 800ab78:	1b64      	subs	r4, r4, r5
 800ab7a:	9d05      	ldr	r5, [sp, #20]
 800ab7c:	b175      	cbz	r5, 800ab9c <D48_GENERIC+0x154>
 800ab7e:	6a17      	ldr	r7, [r2, #32]
 800ab80:	ea4f 79e4 	mov.w	r9, r4, asr #31
 800ab84:	fba4 4507 	umull	r4, r5, r4, r7
 800ab88:	9101      	str	r1, [sp, #4]
 800ab8a:	fb07 5109 	mla	r1, r7, r9, r5
 800ab8e:	f114 4400 	adds.w	r4, r4, #2147483648	@ 0x80000000
 800ab92:	f141 0500 	adc.w	r5, r1, #0
 800ab96:	ea4f 0845 	mov.w	r8, r5, lsl #1
 800ab9a:	4641      	mov	r1, r8
 800ab9c:	f04f 4900 	mov.w	r9, #2147483648	@ 0x80000000
 800aba0:	f04f 0a00 	mov.w	sl, #0
 800aba4:	9d03      	ldr	r5, [sp, #12]
 800aba6:	02c9      	lsls	r1, r1, #11
 800aba8:	fbc5 9a01 	smlal	r9, sl, r5, r1
 800abac:	4655      	mov	r5, sl
 800abae:	8d17      	ldrh	r7, [r2, #40]	@ 0x28
 800abb0:	9c04      	ldr	r4, [sp, #16]
 800abb2:	fb06 f607 	mul.w	r6, r6, r7
 800abb6:	10a9      	asrs	r1, r5, #2
 800abb8:	f301 010f 	ssat	r1, #16, r1
 800abbc:	f824 1016 	strh.w	r1, [r4, r6, lsl #1]
 800abc0:	8cd1      	ldrh	r1, [r2, #38]	@ 0x26
 800abc2:	b29e      	uxth	r6, r3
 800abc4:	42b1      	cmp	r1, r6
 800abc6:	d90d      	bls.n	800abe4 <D48_GENERIC+0x19c>
 800abc8:	8d54      	ldrh	r4, [r2, #42]	@ 0x2a
 800abca:	2c01      	cmp	r4, #1
 800abcc:	f47f af5d 	bne.w	800aa8a <D48_GENERIC+0x42>
 800abd0:	e9d0 3100 	ldrd	r3, r1, [r0]
 800abd4:	9c06      	ldr	r4, [sp, #24]
 800abd6:	3006      	adds	r0, #6
 800abd8:	2c00      	cmp	r4, #0
 800abda:	f43f af75 	beq.w	800aac8 <D48_GENERIC+0x80>
 800abde:	ba5b      	rev16	r3, r3
 800abe0:	ba49      	rev16	r1, r1
 800abe2:	e771      	b.n	800aac8 <D48_GENERIC+0x80>
 800abe4:	4659      	mov	r1, fp
 800abe6:	2000      	movs	r0, #0
 800abe8:	9b00      	ldr	r3, [sp, #0]
 800abea:	60d1      	str	r1, [r2, #12]
 800abec:	6093      	str	r3, [r2, #8]
 800abee:	9b01      	ldr	r3, [sp, #4]
 800abf0:	f8c2 e01c 	str.w	lr, [r2, #28]
 800abf4:	6153      	str	r3, [r2, #20]
 800abf6:	9b07      	ldr	r3, [sp, #28]
 800abf8:	f8c2 8010 	str.w	r8, [r2, #16]
 800abfc:	6193      	str	r3, [r2, #24]
 800abfe:	b009      	add	sp, #36	@ 0x24
 800ac00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac04:	000f000a 	.word	0x000f000a
 800ac08:	00060003 	.word	0x00060003
 800ac0c:	00150019 	.word	0x00150019
 800ac10:	00190015 	.word	0x00190015
 800ac14:	00030006 	.word	0x00030006
 800ac18:	000a000f 	.word	0x000a000f
 800ac1c:	2000000c 	.word	0x2000000c

0800ac20 <D64_GENERIC>:
 800ac20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac24:	b089      	sub	sp, #36	@ 0x24
 800ac26:	6913      	ldr	r3, [r2, #16]
 800ac28:	9105      	str	r1, [sp, #20]
 800ac2a:	6891      	ldr	r1, [r2, #8]
 800ac2c:	9302      	str	r3, [sp, #8]
 800ac2e:	9101      	str	r1, [sp, #4]
 800ac30:	6953      	ldr	r3, [r2, #20]
 800ac32:	68d1      	ldr	r1, [r2, #12]
 800ac34:	9303      	str	r3, [sp, #12]
 800ac36:	9100      	str	r1, [sp, #0]
 800ac38:	6993      	ldr	r3, [r2, #24]
 800ac3a:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800ac3c:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 800ac3e:	9307      	str	r3, [sp, #28]
 800ac40:	9104      	str	r1, [sp, #16]
 800ac42:	69d3      	ldr	r3, [r2, #28]
 800ac44:	2c00      	cmp	r4, #0
 800ac46:	f000 80d8 	beq.w	800adfa <D64_GENERIC+0x1da>
 800ac4a:	6a11      	ldr	r1, [r2, #32]
 800ac4c:	f04f 0e00 	mov.w	lr, #0
 800ac50:	9106      	str	r1, [sp, #24]
 800ac52:	f8df c1e8 	ldr.w	ip, [pc, #488]	@ 800ae3c <D64_GENERIC+0x21c>
 800ac56:	e0c1      	b.n	800addc <D64_GENERIC+0x1bc>
 800ac58:	eb07 0947 	add.w	r9, r7, r7, lsl #1
 800ac5c:	427e      	negs	r6, r7
 800ac5e:	eb00 0809 	add.w	r8, r0, r9
 800ac62:	eb08 0a46 	add.w	sl, r8, r6, lsl #1
 800ac66:	eb0a 0549 	add.w	r5, sl, r9, lsl #1
 800ac6a:	5da9      	ldrb	r1, [r5, r6]
 800ac6c:	f81a b019 	ldrb.w	fp, [sl, r9, lsl #1]
 800ac70:	f818 4006 	ldrb.w	r4, [r8, r6]
 800ac74:	f810 a009 	ldrb.w	sl, [r0, r9]
 800ac78:	0409      	lsls	r1, r1, #16
 800ac7a:	f818 9016 	ldrb.w	r9, [r8, r6, lsl #1]
 800ac7e:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 800ac82:	0424      	lsls	r4, r4, #16
 800ac84:	f815 b016 	ldrb.w	fp, [r5, r6, lsl #1]
 800ac88:	4435      	add	r5, r6
 800ac8a:	f890 8000 	ldrb.w	r8, [r0]
 800ac8e:	eb04 640a 	add.w	r4, r4, sl, lsl #24
 800ac92:	f815 0016 	ldrb.w	r0, [r5, r6, lsl #1]
 800ac96:	eb01 210b 	add.w	r1, r1, fp, lsl #8
 800ac9a:	eb05 0546 	add.w	r5, r5, r6, lsl #1
 800ac9e:	eb04 2409 	add.w	r4, r4, r9, lsl #8
 800aca2:	4401      	add	r1, r0
 800aca4:	4444      	add	r4, r8
 800aca6:	eb05 0087 	add.w	r0, r5, r7, lsl #2
 800acaa:	b2e5      	uxtb	r5, r4
 800acac:	f85c 7025 	ldr.w	r7, [ip, r5, lsl #2]
 800acb0:	f3c4 2507 	ubfx	r5, r4, #8, #8
 800acb4:	f85c 6025 	ldr.w	r6, [ip, r5, lsl #2]
 800acb8:	f3c4 4507 	ubfx	r5, r4, #16, #8
 800acbc:	443b      	add	r3, r7
 800acbe:	0e24      	lsrs	r4, r4, #24
 800acc0:	f85c 7025 	ldr.w	r7, [ip, r5, lsl #2]
 800acc4:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 800acc8:	f85c 5024 	ldr.w	r5, [ip, r4, lsl #2]
 800accc:	b2cc      	uxtb	r4, r1
 800acce:	eb07 2996 	add.w	r9, r7, r6, lsr #10
 800acd2:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 800acd6:	eb05 2599 	add.w	r5, r5, r9, lsr #10
 800acda:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800acde:	eb07 2895 	add.w	r8, r7, r5, lsr #10
 800ace2:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 800ace6:	f3c1 4707 	ubfx	r7, r1, #16, #8
 800acea:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 800acee:	0e09      	lsrs	r1, r1, #24
 800acf0:	eb04 2498 	add.w	r4, r4, r8, lsr #10
 800acf4:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 800acf8:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800acfc:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800ad00:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ad04:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800ad08:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800ad0c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800ad10:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 800ad14:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800ad18:	f3c1 0309 	ubfx	r3, r1, #0, #10
 800ad1c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800ad20:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800ad24:	ea45 4909 	orr.w	r9, r5, r9, lsl #16
 800ad28:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 800ad2c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800ad30:	0a8b      	lsrs	r3, r1, #10
 800ad32:	9d00      	ldr	r5, [sp, #0]
 800ad34:	4939      	ldr	r1, [pc, #228]	@ (800ae1c <D64_GENERIC+0x1fc>)
 800ad36:	fb26 5101 	smlad	r1, r6, r1, r5
 800ad3a:	4d39      	ldr	r5, [pc, #228]	@ (800ae20 <D64_GENERIC+0x200>)
 800ad3c:	fb29 1105 	smlad	r1, r9, r5, r1
 800ad40:	4d38      	ldr	r5, [pc, #224]	@ (800ae24 <D64_GENERIC+0x204>)
 800ad42:	fb24 1105 	smlad	r1, r4, r5, r1
 800ad46:	f44f 3580 	mov.w	r5, #65536	@ 0x10000
 800ad4a:	fb27 1805 	smlad	r8, r7, r5, r1
 800ad4e:	4d36      	ldr	r5, [pc, #216]	@ (800ae28 <D64_GENERIC+0x208>)
 800ad50:	9901      	ldr	r1, [sp, #4]
 800ad52:	fb26 1505 	smlad	r5, r6, r5, r1
 800ad56:	4934      	ldr	r1, [pc, #208]	@ (800ae28 <D64_GENERIC+0x208>)
 800ad58:	fb27 5511 	smladx	r5, r7, r1, r5
 800ad5c:	4933      	ldr	r1, [pc, #204]	@ (800ae2c <D64_GENERIC+0x20c>)
 800ad5e:	fb29 5501 	smlad	r5, r9, r1, r5
 800ad62:	fb24 5111 	smladx	r1, r4, r1, r5
 800ad66:	2501      	movs	r5, #1
 800ad68:	9100      	str	r1, [sp, #0]
 800ad6a:	fb26 f605 	smuad	r6, r6, r5
 800ad6e:	4930      	ldr	r1, [pc, #192]	@ (800ae30 <D64_GENERIC+0x210>)
 800ad70:	fb29 6901 	smlad	r9, r9, r1, r6
 800ad74:	492f      	ldr	r1, [pc, #188]	@ (800ae34 <D64_GENERIC+0x214>)
 800ad76:	fb24 9401 	smlad	r4, r4, r1, r9
 800ad7a:	492f      	ldr	r1, [pc, #188]	@ (800ae38 <D64_GENERIC+0x218>)
 800ad7c:	fb27 4101 	smlad	r1, r7, r1, r4
 800ad80:	9d06      	ldr	r5, [sp, #24]
 800ad82:	9101      	str	r1, [sp, #4]
 800ad84:	f5a8 3100 	sub.w	r1, r8, #131072	@ 0x20000
 800ad88:	b18d      	cbz	r5, 800adae <D64_GENERIC+0x18e>
 800ad8a:	9c02      	ldr	r4, [sp, #8]
 800ad8c:	9e03      	ldr	r6, [sp, #12]
 800ad8e:	440c      	add	r4, r1
 800ad90:	1ba4      	subs	r4, r4, r6
 800ad92:	fba4 6705 	umull	r6, r7, r4, r5
 800ad96:	ea4f 79e4 	mov.w	r9, r4, asr #31
 800ad9a:	fb05 7709 	mla	r7, r5, r9, r7
 800ad9e:	f116 4400 	adds.w	r4, r6, #2147483648	@ 0x80000000
 800ada2:	f147 0500 	adc.w	r5, r7, #0
 800ada6:	006c      	lsls	r4, r5, #1
 800ada8:	e9cd 4102 	strd	r4, r1, [sp, #8]
 800adac:	4621      	mov	r1, r4
 800adae:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
 800adb2:	f04f 0800 	mov.w	r8, #0
 800adb6:	9d04      	ldr	r5, [sp, #16]
 800adb8:	0289      	lsls	r1, r1, #10
 800adba:	fbc5 7801 	smlal	r7, r8, r5, r1
 800adbe:	4645      	mov	r5, r8
 800adc0:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 800adc2:	9c05      	ldr	r4, [sp, #20]
 800adc4:	fb0e f606 	mul.w	r6, lr, r6
 800adc8:	10a9      	asrs	r1, r5, #2
 800adca:	f301 010f 	ssat	r1, #16, r1
 800adce:	f824 1016 	strh.w	r1, [r4, r6, lsl #1]
 800add2:	8cd1      	ldrh	r1, [r2, #38]	@ 0x26
 800add4:	f10e 0e01 	add.w	lr, lr, #1
 800add8:	4571      	cmp	r1, lr
 800adda:	dd0e      	ble.n	800adfa <D64_GENERIC+0x1da>
 800addc:	8d57      	ldrh	r7, [r2, #42]	@ 0x2a
 800adde:	2f01      	cmp	r7, #1
 800ade0:	f47f af3a 	bne.w	800ac58 <D64_GENERIC+0x38>
 800ade4:	e9d0 4100 	ldrd	r4, r1, [r0]
 800ade8:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 800adea:	f100 0608 	add.w	r6, r0, #8
 800adee:	06a8      	lsls	r0, r5, #26
 800adf0:	d512      	bpl.n	800ae18 <D64_GENERIC+0x1f8>
 800adf2:	ba64      	rev16	r4, r4
 800adf4:	ba49      	rev16	r1, r1
 800adf6:	4630      	mov	r0, r6
 800adf8:	e757      	b.n	800acaa <D64_GENERIC+0x8a>
 800adfa:	2000      	movs	r0, #0
 800adfc:	61d3      	str	r3, [r2, #28]
 800adfe:	9b02      	ldr	r3, [sp, #8]
 800ae00:	9901      	ldr	r1, [sp, #4]
 800ae02:	6113      	str	r3, [r2, #16]
 800ae04:	9b03      	ldr	r3, [sp, #12]
 800ae06:	6091      	str	r1, [r2, #8]
 800ae08:	6153      	str	r3, [r2, #20]
 800ae0a:	9900      	ldr	r1, [sp, #0]
 800ae0c:	9b07      	ldr	r3, [sp, #28]
 800ae0e:	60d1      	str	r1, [r2, #12]
 800ae10:	6193      	str	r3, [r2, #24]
 800ae12:	b009      	add	sp, #36	@ 0x24
 800ae14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae18:	4630      	mov	r0, r6
 800ae1a:	e746      	b.n	800acaa <D64_GENERIC+0x8a>
 800ae1c:	001c0015 	.word	0x001c0015
 800ae20:	000f000a 	.word	0x000f000a
 800ae24:	00060003 	.word	0x00060003
 800ae28:	0024002a 	.word	0x0024002a
 800ae2c:	002e0030 	.word	0x002e0030
 800ae30:	00030006 	.word	0x00030006
 800ae34:	000a000f 	.word	0x000a000f
 800ae38:	0015001c 	.word	0x0015001c
 800ae3c:	2000000c 	.word	0x2000000c

0800ae40 <D80_GENERIC>:
 800ae40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae44:	b089      	sub	sp, #36	@ 0x24
 800ae46:	9106      	str	r1, [sp, #24]
 800ae48:	6911      	ldr	r1, [r2, #16]
 800ae4a:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 800ae4c:	9103      	str	r1, [sp, #12]
 800ae4e:	6951      	ldr	r1, [r2, #20]
 800ae50:	9104      	str	r1, [sp, #16]
 800ae52:	6991      	ldr	r1, [r2, #24]
 800ae54:	9107      	str	r1, [sp, #28]
 800ae56:	69d1      	ldr	r1, [r2, #28]
 800ae58:	9101      	str	r1, [sp, #4]
 800ae5a:	6891      	ldr	r1, [r2, #8]
 800ae5c:	9102      	str	r1, [sp, #8]
 800ae5e:	68d1      	ldr	r1, [r2, #12]
 800ae60:	9100      	str	r1, [sp, #0]
 800ae62:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800ae64:	9105      	str	r1, [sp, #20]
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	f000 810a 	beq.w	800b080 <D80_GENERIC+0x240>
 800ae6c:	f04f 0900 	mov.w	r9, #0
 800ae70:	f8df c25c 	ldr.w	ip, [pc, #604]	@ 800b0d0 <D80_GENERIC+0x290>
 800ae74:	4686      	mov	lr, r0
 800ae76:	e0ed      	b.n	800b054 <D80_GENERIC+0x214>
 800ae78:	fa5f fa8a 	uxtb.w	sl, sl
 800ae7c:	fa0f f58a 	sxth.w	r5, sl
 800ae80:	006e      	lsls	r6, r5, #1
 800ae82:	1970      	adds	r0, r6, r5
 800ae84:	f1ca 0400 	rsb	r4, sl, #0
 800ae88:	eb0e 0100 	add.w	r1, lr, r0
 800ae8c:	190b      	adds	r3, r1, r4
 800ae8e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800ae92:	5d09      	ldrb	r1, [r1, r4]
 800ae94:	eb03 0805 	add.w	r8, r3, r5
 800ae98:	f81e 0000 	ldrb.w	r0, [lr, r0]
 800ae9c:	eb08 0704 	add.w	r7, r8, r4
 800aea0:	f813 b005 	ldrb.w	fp, [r3, r5]
 800aea4:	f81e a00a 	ldrb.w	sl, [lr, sl]
 800aea8:	f818 3004 	ldrb.w	r3, [r8, r4]
 800aeac:	0409      	lsls	r1, r1, #16
 800aeae:	eb01 6100 	add.w	r1, r1, r0, lsl #24
 800aeb2:	eb07 0044 	add.w	r0, r7, r4, lsl #1
 800aeb6:	f818 8014 	ldrb.w	r8, [r8, r4, lsl #1]
 800aeba:	eb01 210a 	add.w	r1, r1, sl, lsl #8
 800aebe:	041b      	lsls	r3, r3, #16
 800aec0:	eb00 0a05 	add.w	sl, r0, r5
 800aec4:	f89e e000 	ldrb.w	lr, [lr]
 800aec8:	f817 7014 	ldrb.w	r7, [r7, r4, lsl #1]
 800aecc:	5d45      	ldrb	r5, [r0, r5]
 800aece:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 800aed2:	f81a 0004 	ldrb.w	r0, [sl, r4]
 800aed6:	eb03 2308 	add.w	r3, r3, r8, lsl #8
 800aeda:	4454      	add	r4, sl
 800aedc:	4471      	add	r1, lr
 800aede:	eb00 2005 	add.w	r0, r0, r5, lsl #8
 800aee2:	eb04 0e06 	add.w	lr, r4, r6
 800aee6:	443b      	add	r3, r7
 800aee8:	b2cc      	uxtb	r4, r1
 800aeea:	f85c 5024 	ldr.w	r5, [ip, r4, lsl #2]
 800aeee:	9f01      	ldr	r7, [sp, #4]
 800aef0:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800aef4:	442f      	add	r7, r5
 800aef6:	463d      	mov	r5, r7
 800aef8:	f3c1 4607 	ubfx	r6, r1, #16, #8
 800aefc:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 800af00:	f85c 7026 	ldr.w	r7, [ip, r6, lsl #2]
 800af04:	0e09      	lsrs	r1, r1, #24
 800af06:	eb04 2495 	add.w	r4, r4, r5, lsr #10
 800af0a:	f85c 6021 	ldr.w	r6, [ip, r1, lsl #2]
 800af0e:	b2d9      	uxtb	r1, r3
 800af10:	eb07 2b94 	add.w	fp, r7, r4, lsr #10
 800af14:	f85c 7021 	ldr.w	r7, [ip, r1, lsl #2]
 800af18:	eb06 269b 	add.w	r6, r6, fp, lsr #10
 800af1c:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800af20:	eb07 2a96 	add.w	sl, r7, r6, lsr #10
 800af24:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 800af28:	f3c3 4707 	ubfx	r7, r3, #16, #8
 800af2c:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 800af30:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800af34:	0e1b      	lsrs	r3, r3, #24
 800af36:	eb07 2891 	add.w	r8, r7, r1, lsr #10
 800af3a:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 800af3e:	b2c7      	uxtb	r7, r0
 800af40:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 800af44:	f3c0 2007 	ubfx	r0, r0, #8, #8
 800af48:	eb03 2398 	add.w	r3, r3, r8, lsr #10
 800af4c:	f85c 0020 	ldr.w	r0, [ip, r0, lsl #2]
 800af50:	eb07 2793 	add.w	r7, r7, r3, lsr #10
 800af54:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800af58:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800af5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800af60:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800af64:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800af68:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800af6c:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800af70:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800af74:	ea43 4808 	orr.w	r8, r3, r8, lsl #16
 800af78:	f3c0 0409 	ubfx	r4, r0, #0, #10
 800af7c:	0a83      	lsrs	r3, r0, #10
 800af7e:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800af82:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800af86:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800af8a:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800af8e:	9301      	str	r3, [sp, #4]
 800af90:	ea46 4b0b 	orr.w	fp, r6, fp, lsl #16
 800af94:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800af98:	4b41      	ldr	r3, [pc, #260]	@ (800b0a0 <D80_GENERIC+0x260>)
 800af9a:	9900      	ldr	r1, [sp, #0]
 800af9c:	fb25 1303 	smlad	r3, r5, r3, r1
 800afa0:	4940      	ldr	r1, [pc, #256]	@ (800b0a4 <D80_GENERIC+0x264>)
 800afa2:	fb2b 3301 	smlad	r3, fp, r1, r3
 800afa6:	4940      	ldr	r1, [pc, #256]	@ (800b0a8 <D80_GENERIC+0x268>)
 800afa8:	fb2a 3301 	smlad	r3, sl, r1, r3
 800afac:	493f      	ldr	r1, [pc, #252]	@ (800b0ac <D80_GENERIC+0x26c>)
 800afae:	fb28 3301 	smlad	r3, r8, r1, r3
 800afb2:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800afb6:	fb27 3000 	smlad	r0, r7, r0, r3
 800afba:	4b3d      	ldr	r3, [pc, #244]	@ (800b0b0 <D80_GENERIC+0x270>)
 800afbc:	9902      	ldr	r1, [sp, #8]
 800afbe:	fb25 1303 	smlad	r3, r5, r3, r1
 800afc2:	493c      	ldr	r1, [pc, #240]	@ (800b0b4 <D80_GENERIC+0x274>)
 800afc4:	fb2b 3301 	smlad	r3, fp, r1, r3
 800afc8:	f04f 114b 	mov.w	r1, #4915275	@ 0x4b004b
 800afcc:	fb2a 3101 	smlad	r1, sl, r1, r3
 800afd0:	4b39      	ldr	r3, [pc, #228]	@ (800b0b8 <D80_GENERIC+0x278>)
 800afd2:	fb28 1103 	smlad	r1, r8, r3, r1
 800afd6:	4b39      	ldr	r3, [pc, #228]	@ (800b0bc <D80_GENERIC+0x27c>)
 800afd8:	fb27 1303 	smlad	r3, r7, r3, r1
 800afdc:	2401      	movs	r4, #1
 800afde:	9300      	str	r3, [sp, #0]
 800afe0:	fb25 f504 	smuad	r5, r5, r4
 800afe4:	4b36      	ldr	r3, [pc, #216]	@ (800b0c0 <D80_GENERIC+0x280>)
 800afe6:	fb2b 5b03 	smlad	fp, fp, r3, r5
 800afea:	4936      	ldr	r1, [pc, #216]	@ (800b0c4 <D80_GENERIC+0x284>)
 800afec:	fb2a ba01 	smlad	sl, sl, r1, fp
 800aff0:	4935      	ldr	r1, [pc, #212]	@ (800b0c8 <D80_GENERIC+0x288>)
 800aff2:	fb28 a801 	smlad	r8, r8, r1, sl
 800aff6:	4b35      	ldr	r3, [pc, #212]	@ (800b0cc <D80_GENERIC+0x28c>)
 800aff8:	fb27 8303 	smlad	r3, r7, r3, r8
 800affc:	6a16      	ldr	r6, [r2, #32]
 800affe:	9302      	str	r3, [sp, #8]
 800b000:	f5a0 337a 	sub.w	r3, r0, #256000	@ 0x3e800
 800b004:	b18e      	cbz	r6, 800b02a <D80_GENERIC+0x1ea>
 800b006:	9903      	ldr	r1, [sp, #12]
 800b008:	4419      	add	r1, r3
 800b00a:	4608      	mov	r0, r1
 800b00c:	9904      	ldr	r1, [sp, #16]
 800b00e:	1a40      	subs	r0, r0, r1
 800b010:	fba0 7806 	umull	r7, r8, r0, r6
 800b014:	17c5      	asrs	r5, r0, #31
 800b016:	fb06 8805 	mla	r8, r6, r5, r8
 800b01a:	f117 4000 	adds.w	r0, r7, #2147483648	@ 0x80000000
 800b01e:	f148 0100 	adc.w	r1, r8, #0
 800b022:	0049      	lsls	r1, r1, #1
 800b024:	e9cd 1303 	strd	r1, r3, [sp, #12]
 800b028:	460b      	mov	r3, r1
 800b02a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800b02e:	2100      	movs	r1, #0
 800b030:	9d05      	ldr	r5, [sp, #20]
 800b032:	025b      	lsls	r3, r3, #9
 800b034:	8d14      	ldrh	r4, [r2, #40]	@ 0x28
 800b036:	fbc5 0103 	smlal	r0, r1, r5, r3
 800b03a:	fb09 f404 	mul.w	r4, r9, r4
 800b03e:	108b      	asrs	r3, r1, #2
 800b040:	9906      	ldr	r1, [sp, #24]
 800b042:	f303 030f 	ssat	r3, #16, r3
 800b046:	f821 3014 	strh.w	r3, [r1, r4, lsl #1]
 800b04a:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 800b04c:	f109 0901 	add.w	r9, r9, #1
 800b050:	454b      	cmp	r3, r9
 800b052:	dd15      	ble.n	800b080 <D80_GENERIC+0x240>
 800b054:	f8b2 a02a 	ldrh.w	sl, [r2, #42]	@ 0x2a
 800b058:	f1ba 0f01 	cmp.w	sl, #1
 800b05c:	f47f af0c 	bne.w	800ae78 <D80_GENERIC+0x38>
 800b060:	f8de 1000 	ldr.w	r1, [lr]
 800b064:	f8de 3004 	ldr.w	r3, [lr, #4]
 800b068:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 800b06a:	f8de 0008 	ldr.w	r0, [lr, #8]
 800b06e:	06a4      	lsls	r4, r4, #26
 800b070:	f10e 0e0a 	add.w	lr, lr, #10
 800b074:	f57f af38 	bpl.w	800aee8 <D80_GENERIC+0xa8>
 800b078:	ba49      	rev16	r1, r1
 800b07a:	ba5b      	rev16	r3, r3
 800b07c:	ba40      	rev16	r0, r0
 800b07e:	e733      	b.n	800aee8 <D80_GENERIC+0xa8>
 800b080:	2000      	movs	r0, #0
 800b082:	9b02      	ldr	r3, [sp, #8]
 800b084:	6093      	str	r3, [r2, #8]
 800b086:	9b00      	ldr	r3, [sp, #0]
 800b088:	60d3      	str	r3, [r2, #12]
 800b08a:	9b01      	ldr	r3, [sp, #4]
 800b08c:	61d3      	str	r3, [r2, #28]
 800b08e:	9b03      	ldr	r3, [sp, #12]
 800b090:	6113      	str	r3, [r2, #16]
 800b092:	9b04      	ldr	r3, [sp, #16]
 800b094:	6153      	str	r3, [r2, #20]
 800b096:	9b07      	ldr	r3, [sp, #28]
 800b098:	6193      	str	r3, [r2, #24]
 800b09a:	b009      	add	sp, #36	@ 0x24
 800b09c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0a0:	002d0024 	.word	0x002d0024
 800b0a4:	001c0015 	.word	0x001c0015
 800b0a8:	000f000a 	.word	0x000f000a
 800b0ac:	00060003 	.word	0x00060003
 800b0b0:	0037003f 	.word	0x0037003f
 800b0b4:	00450049 	.word	0x00450049
 800b0b8:	00490045 	.word	0x00490045
 800b0bc:	003f0037 	.word	0x003f0037
 800b0c0:	00030006 	.word	0x00030006
 800b0c4:	000a000f 	.word	0x000a000f
 800b0c8:	0015001c 	.word	0x0015001c
 800b0cc:	0024002d 	.word	0x0024002d
 800b0d0:	2000000c 	.word	0x2000000c

0800b0d4 <D128_GENERIC>:
 800b0d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0d8:	b091      	sub	sp, #68	@ 0x44
 800b0da:	910d      	str	r1, [sp, #52]	@ 0x34
 800b0dc:	6911      	ldr	r1, [r2, #16]
 800b0de:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 800b0e0:	910a      	str	r1, [sp, #40]	@ 0x28
 800b0e2:	6951      	ldr	r1, [r2, #20]
 800b0e4:	9202      	str	r2, [sp, #8]
 800b0e6:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b0e8:	6991      	ldr	r1, [r2, #24]
 800b0ea:	9006      	str	r0, [sp, #24]
 800b0ec:	910f      	str	r1, [sp, #60]	@ 0x3c
 800b0ee:	69d1      	ldr	r1, [r2, #28]
 800b0f0:	9104      	str	r1, [sp, #16]
 800b0f2:	6891      	ldr	r1, [r2, #8]
 800b0f4:	9105      	str	r1, [sp, #20]
 800b0f6:	68d1      	ldr	r1, [r2, #12]
 800b0f8:	9103      	str	r1, [sp, #12]
 800b0fa:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800b0fc:	910c      	str	r1, [sp, #48]	@ 0x30
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	f000 819a 	beq.w	800b438 <D128_GENERIC+0x364>
 800b104:	2300      	movs	r3, #0
 800b106:	9307      	str	r3, [sp, #28]
 800b108:	6a13      	ldr	r3, [r2, #32]
 800b10a:	f8df 93a8 	ldr.w	r9, [pc, #936]	@ 800b4b4 <D128_GENERIC+0x3e0>
 800b10e:	930e      	str	r3, [sp, #56]	@ 0x38
 800b110:	e179      	b.n	800b406 <D128_GENERIC+0x332>
 800b112:	fa5f fc8c 	uxtb.w	ip, ip
 800b116:	fa0f f38c 	sxth.w	r3, ip
 800b11a:	009c      	lsls	r4, r3, #2
 800b11c:	4627      	mov	r7, r4
 800b11e:	9e06      	ldr	r6, [sp, #24]
 800b120:	eb03 0543 	add.w	r5, r3, r3, lsl #1
 800b124:	f1cc 0000 	rsb	r0, ip, #0
 800b128:	1971      	adds	r1, r6, r5
 800b12a:	18fa      	adds	r2, r7, r3
 800b12c:	180c      	adds	r4, r1, r0
 800b12e:	eb04 0802 	add.w	r8, r4, r2
 800b132:	9708      	str	r7, [sp, #32]
 800b134:	eb08 0700 	add.w	r7, r8, r0
 800b138:	eb07 0a40 	add.w	sl, r7, r0, lsl #1
 800b13c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800b140:	eb0a 0e03 	add.w	lr, sl, r3
 800b144:	9701      	str	r7, [sp, #4]
 800b146:	eb0e 0700 	add.w	r7, lr, r0
 800b14a:	9706      	str	r7, [sp, #24]
 800b14c:	5ca4      	ldrb	r4, [r4, r2]
 800b14e:	5c09      	ldrb	r1, [r1, r0]
 800b150:	9a06      	ldr	r2, [sp, #24]
 800b152:	5d75      	ldrb	r5, [r6, r5]
 800b154:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800b158:	0409      	lsls	r1, r1, #16
 800b15a:	f81a b003 	ldrb.w	fp, [sl, r3]
 800b15e:	eb01 6105 	add.w	r1, r1, r5, lsl #24
 800b162:	18d5      	adds	r5, r2, r3
 800b164:	5cd3      	ldrb	r3, [r2, r3]
 800b166:	f818 2000 	ldrb.w	r2, [r8, r0]
 800b16a:	f816 a00c 	ldrb.w	sl, [r6, ip]
 800b16e:	0412      	lsls	r2, r2, #16
 800b170:	eb02 6204 	add.w	r2, r2, r4, lsl #24
 800b174:	5c2c      	ldrb	r4, [r5, r0]
 800b176:	f896 c000 	ldrb.w	ip, [r6]
 800b17a:	0424      	lsls	r4, r4, #16
 800b17c:	9e01      	ldr	r6, [sp, #4]
 800b17e:	f818 8010 	ldrb.w	r8, [r8, r0, lsl #1]
 800b182:	eb04 6403 	add.w	r4, r4, r3, lsl #24
 800b186:	f81e 3000 	ldrb.w	r3, [lr, r0]
 800b18a:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 800b18e:	eb02 2208 	add.w	r2, r2, r8, lsl #8
 800b192:	9e06      	ldr	r6, [sp, #24]
 800b194:	041b      	lsls	r3, r3, #16
 800b196:	f81e e010 	ldrb.w	lr, [lr, r0, lsl #1]
 800b19a:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 800b19e:	eb05 0800 	add.w	r8, r5, r0
 800b1a2:	f815 b010 	ldrb.w	fp, [r5, r0, lsl #1]
 800b1a6:	443a      	add	r2, r7
 800b1a8:	9f08      	ldr	r7, [sp, #32]
 800b1aa:	f816 6010 	ldrb.w	r6, [r6, r0, lsl #1]
 800b1ae:	f818 5010 	ldrb.w	r5, [r8, r0, lsl #1]
 800b1b2:	eb08 0040 	add.w	r0, r8, r0, lsl #1
 800b1b6:	eb01 210a 	add.w	r1, r1, sl, lsl #8
 800b1ba:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800b1be:	eb04 2b0b 	add.w	fp, r4, fp, lsl #8
 800b1c2:	4438      	add	r0, r7
 800b1c4:	4461      	add	r1, ip
 800b1c6:	9006      	str	r0, [sp, #24]
 800b1c8:	44ab      	add	fp, r5
 800b1ca:	4433      	add	r3, r6
 800b1cc:	b2c8      	uxtb	r0, r1
 800b1ce:	f859 4020 	ldr.w	r4, [r9, r0, lsl #2]
 800b1d2:	9d04      	ldr	r5, [sp, #16]
 800b1d4:	f3c1 2007 	ubfx	r0, r1, #8, #8
 800b1d8:	f859 6020 	ldr.w	r6, [r9, r0, lsl #2]
 800b1dc:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800b1e0:	4425      	add	r5, r4
 800b1e2:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 800b1e6:	0e09      	lsrs	r1, r1, #24
 800b1e8:	9501      	str	r5, [sp, #4]
 800b1ea:	eb06 2695 	add.w	r6, r6, r5, lsr #10
 800b1ee:	f859 5021 	ldr.w	r5, [r9, r1, lsl #2]
 800b1f2:	b2d1      	uxtb	r1, r2
 800b1f4:	eb00 2796 	add.w	r7, r0, r6, lsr #10
 800b1f8:	f859 0021 	ldr.w	r0, [r9, r1, lsl #2]
 800b1fc:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800b200:	f859 4021 	ldr.w	r4, [r9, r1, lsl #2]
 800b204:	eb05 2597 	add.w	r5, r5, r7, lsr #10
 800b208:	f3c2 4107 	ubfx	r1, r2, #16, #8
 800b20c:	eb00 2a95 	add.w	sl, r0, r5, lsr #10
 800b210:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b214:	0e12      	lsrs	r2, r2, #24
 800b216:	f859 0022 	ldr.w	r0, [r9, r2, lsl #2]
 800b21a:	eb04 249a 	add.w	r4, r4, sl, lsr #10
 800b21e:	b2da      	uxtb	r2, r3
 800b220:	eb01 2894 	add.w	r8, r1, r4, lsr #10
 800b224:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800b228:	eb00 2098 	add.w	r0, r0, r8, lsr #10
 800b22c:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800b230:	eb02 2e90 	add.w	lr, r2, r0, lsr #10
 800b234:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b238:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800b23c:	9704      	str	r7, [sp, #16]
 800b23e:	0e1b      	lsrs	r3, r3, #24
 800b240:	f859 7022 	ldr.w	r7, [r9, r2, lsl #2]
 800b244:	eb01 219e 	add.w	r1, r1, lr, lsr #10
 800b248:	f859 2023 	ldr.w	r2, [r9, r3, lsl #2]
 800b24c:	fa5f f38b 	uxtb.w	r3, fp
 800b250:	eb07 2c91 	add.w	ip, r7, r1, lsr #10
 800b254:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b258:	f859 7023 	ldr.w	r7, [r9, r3, lsl #2]
 800b25c:	9b01      	ldr	r3, [sp, #4]
 800b25e:	9608      	str	r6, [sp, #32]
 800b260:	9e04      	ldr	r6, [sp, #16]
 800b262:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b266:	9301      	str	r3, [sp, #4]
 800b268:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b26c:	9604      	str	r6, [sp, #16]
 800b26e:	9e01      	ldr	r6, [sp, #4]
 800b270:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800b274:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 800b278:	46b0      	mov	r8, r6
 800b27a:	9e08      	ldr	r6, [sp, #32]
 800b27c:	f3cb 2307 	ubfx	r3, fp, #8, #8
 800b280:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 800b284:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b288:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 800b28c:	f3cb 4607 	ubfx	r6, fp, #16, #8
 800b290:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 800b294:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 800b298:	ea4f 6b1b 	mov.w	fp, fp, lsr #24
 800b29c:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800b2a0:	f859 b02b 	ldr.w	fp, [r9, fp, lsl #2]
 800b2a4:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 800b2a8:	eb0b 2b96 	add.w	fp, fp, r6, lsr #10
 800b2ac:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b2b0:	9608      	str	r6, [sp, #32]
 800b2b2:	9e04      	ldr	r6, [sp, #16]
 800b2b4:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b2b8:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
 800b2bc:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800b2be:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800b2c2:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800b2c6:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800b2ca:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800b2ce:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800b2d2:	9e08      	ldr	r6, [sp, #32]
 800b2d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b2d8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b2dc:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800b2e0:	ea4f 279b 	mov.w	r7, fp, lsr #10
 800b2e4:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800b2e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800b2ec:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800b2f0:	f3cb 0e09 	ubfx	lr, fp, #0, #10
 800b2f4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800b2f8:	9301      	str	r3, [sp, #4]
 800b2fa:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800b2fe:	9704      	str	r7, [sp, #16]
 800b300:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 800b304:	ea4e 4606 	orr.w	r6, lr, r6, lsl #16
 800b308:	4f55      	ldr	r7, [pc, #340]	@ (800b460 <D128_GENERIC+0x38c>)
 800b30a:	9b03      	ldr	r3, [sp, #12]
 800b30c:	fb28 3b07 	smlad	fp, r8, r7, r3
 800b310:	4b54      	ldr	r3, [pc, #336]	@ (800b464 <D128_GENERIC+0x390>)
 800b312:	fb25 bb03 	smlad	fp, r5, r3, fp
 800b316:	4b54      	ldr	r3, [pc, #336]	@ (800b468 <D128_GENERIC+0x394>)
 800b318:	fb24 bb03 	smlad	fp, r4, r3, fp
 800b31c:	4b53      	ldr	r3, [pc, #332]	@ (800b46c <D128_GENERIC+0x398>)
 800b31e:	fb20 bb03 	smlad	fp, r0, r3, fp
 800b322:	4b53      	ldr	r3, [pc, #332]	@ (800b470 <D128_GENERIC+0x39c>)
 800b324:	fb21 bb03 	smlad	fp, r1, r3, fp
 800b328:	4b52      	ldr	r3, [pc, #328]	@ (800b474 <D128_GENERIC+0x3a0>)
 800b32a:	fb22 bb03 	smlad	fp, r2, r3, fp
 800b32e:	4b52      	ldr	r3, [pc, #328]	@ (800b478 <D128_GENERIC+0x3a4>)
 800b330:	9f01      	ldr	r7, [sp, #4]
 800b332:	fb27 b703 	smlad	r7, r7, r3, fp
 800b336:	f44f 3b80 	mov.w	fp, #65536	@ 0x10000
 800b33a:	fb26 7b0b 	smlad	fp, r6, fp, r7
 800b33e:	4b4f      	ldr	r3, [pc, #316]	@ (800b47c <D128_GENERIC+0x3a8>)
 800b340:	9f05      	ldr	r7, [sp, #20]
 800b342:	fb28 7c03 	smlad	ip, r8, r3, r7
 800b346:	4b4e      	ldr	r3, [pc, #312]	@ (800b480 <D128_GENERIC+0x3ac>)
 800b348:	fb25 cc03 	smlad	ip, r5, r3, ip
 800b34c:	4f4d      	ldr	r7, [pc, #308]	@ (800b484 <D128_GENERIC+0x3b0>)
 800b34e:	fb24 cc07 	smlad	ip, r4, r7, ip
 800b352:	4f4d      	ldr	r7, [pc, #308]	@ (800b488 <D128_GENERIC+0x3b4>)
 800b354:	fb20 cc07 	smlad	ip, r0, r7, ip
 800b358:	4f4c      	ldr	r7, [pc, #304]	@ (800b48c <D128_GENERIC+0x3b8>)
 800b35a:	fb21 cc07 	smlad	ip, r1, r7, ip
 800b35e:	4f4c      	ldr	r7, [pc, #304]	@ (800b490 <D128_GENERIC+0x3bc>)
 800b360:	fb22 cc07 	smlad	ip, r2, r7, ip
 800b364:	4f4b      	ldr	r7, [pc, #300]	@ (800b494 <D128_GENERIC+0x3c0>)
 800b366:	9b01      	ldr	r3, [sp, #4]
 800b368:	fb23 c707 	smlad	r7, r3, r7, ip
 800b36c:	f8df c148 	ldr.w	ip, [pc, #328]	@ 800b4b8 <D128_GENERIC+0x3e4>
 800b370:	fb26 730c 	smlad	r3, r6, ip, r7
 800b374:	f04f 0a01 	mov.w	sl, #1
 800b378:	9303      	str	r3, [sp, #12]
 800b37a:	fb28 fa0a 	smuad	sl, r8, sl
 800b37e:	4f46      	ldr	r7, [pc, #280]	@ (800b498 <D128_GENERIC+0x3c4>)
 800b380:	fb25 a507 	smlad	r5, r5, r7, sl
 800b384:	4f45      	ldr	r7, [pc, #276]	@ (800b49c <D128_GENERIC+0x3c8>)
 800b386:	fb24 5507 	smlad	r5, r4, r7, r5
 800b38a:	4f45      	ldr	r7, [pc, #276]	@ (800b4a0 <D128_GENERIC+0x3cc>)
 800b38c:	fb20 5507 	smlad	r5, r0, r7, r5
 800b390:	4f44      	ldr	r7, [pc, #272]	@ (800b4a4 <D128_GENERIC+0x3d0>)
 800b392:	fb21 5507 	smlad	r5, r1, r7, r5
 800b396:	4f44      	ldr	r7, [pc, #272]	@ (800b4a8 <D128_GENERIC+0x3d4>)
 800b398:	fb22 5707 	smlad	r7, r2, r7, r5
 800b39c:	4a43      	ldr	r2, [pc, #268]	@ (800b4ac <D128_GENERIC+0x3d8>)
 800b39e:	9b01      	ldr	r3, [sp, #4]
 800b3a0:	fb23 7702 	smlad	r7, r3, r2, r7
 800b3a4:	4b42      	ldr	r3, [pc, #264]	@ (800b4b0 <D128_GENERIC+0x3dc>)
 800b3a6:	fb26 7303 	smlad	r3, r6, r3, r7
 800b3aa:	9305      	str	r3, [sp, #20]
 800b3ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b3ae:	f5ab 1b80 	sub.w	fp, fp, #1048576	@ 0x100000
 800b3b2:	b183      	cbz	r3, 800b3d6 <D128_GENERIC+0x302>
 800b3b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b3b6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b3b8:	445a      	add	r2, fp
 800b3ba:	1a52      	subs	r2, r2, r1
 800b3bc:	fba2 4503 	umull	r4, r5, r2, r3
 800b3c0:	17d1      	asrs	r1, r2, #31
 800b3c2:	fb03 5501 	mla	r5, r3, r1, r5
 800b3c6:	f114 4200 	adds.w	r2, r4, #2147483648	@ 0x80000000
 800b3ca:	f145 0300 	adc.w	r3, r5, #0
 800b3ce:	005b      	lsls	r3, r3, #1
 800b3d0:	e9cd 3b0a 	strd	r3, fp, [sp, #40]	@ 0x28
 800b3d4:	469b      	mov	fp, r3
 800b3d6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b3da:	2300      	movs	r3, #0
 800b3dc:	9802      	ldr	r0, [sp, #8]
 800b3de:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800b3e0:	ea4f 1bcb 	mov.w	fp, fp, lsl #7
 800b3e4:	fbc4 230b 	smlal	r2, r3, r4, fp
 800b3e8:	8d01      	ldrh	r1, [r0, #40]	@ 0x28
 800b3ea:	9c07      	ldr	r4, [sp, #28]
 800b3ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b3ee:	fb04 f101 	mul.w	r1, r4, r1
 800b3f2:	109b      	asrs	r3, r3, #2
 800b3f4:	f303 030f 	ssat	r3, #16, r3
 800b3f8:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 800b3fc:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 800b3fe:	1c62      	adds	r2, r4, #1
 800b400:	4293      	cmp	r3, r2
 800b402:	9207      	str	r2, [sp, #28]
 800b404:	dd18      	ble.n	800b438 <D128_GENERIC+0x364>
 800b406:	9b02      	ldr	r3, [sp, #8]
 800b408:	f8b3 c02a 	ldrh.w	ip, [r3, #42]	@ 0x2a
 800b40c:	f1bc 0f01 	cmp.w	ip, #1
 800b410:	f47f ae7f 	bne.w	800b112 <D128_GENERIC+0x3e>
 800b414:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800b416:	9d06      	ldr	r5, [sp, #24]
 800b418:	0680      	lsls	r0, r0, #26
 800b41a:	e9d5 1200 	ldrd	r1, r2, [r5]
 800b41e:	f105 0410 	add.w	r4, r5, #16
 800b422:	68ab      	ldr	r3, [r5, #8]
 800b424:	f8d5 b00c 	ldr.w	fp, [r5, #12]
 800b428:	d517      	bpl.n	800b45a <D128_GENERIC+0x386>
 800b42a:	ba49      	rev16	r1, r1
 800b42c:	ba52      	rev16	r2, r2
 800b42e:	ba5b      	rev16	r3, r3
 800b430:	fa9b fb9b 	rev16.w	fp, fp
 800b434:	9406      	str	r4, [sp, #24]
 800b436:	e6c9      	b.n	800b1cc <D128_GENERIC+0xf8>
 800b438:	2000      	movs	r0, #0
 800b43a:	9b02      	ldr	r3, [sp, #8]
 800b43c:	9905      	ldr	r1, [sp, #20]
 800b43e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b440:	6099      	str	r1, [r3, #8]
 800b442:	9903      	ldr	r1, [sp, #12]
 800b444:	619a      	str	r2, [r3, #24]
 800b446:	60d9      	str	r1, [r3, #12]
 800b448:	9904      	ldr	r1, [sp, #16]
 800b44a:	61d9      	str	r1, [r3, #28]
 800b44c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b44e:	6119      	str	r1, [r3, #16]
 800b450:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b452:	6159      	str	r1, [r3, #20]
 800b454:	b011      	add	sp, #68	@ 0x44
 800b456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b45a:	9406      	str	r4, [sp, #24]
 800b45c:	e6b6      	b.n	800b1cc <D128_GENERIC+0xf8>
 800b45e:	bf00      	nop
 800b460:	00780069 	.word	0x00780069
 800b464:	005b004e 	.word	0x005b004e
 800b468:	00420037 	.word	0x00420037
 800b46c:	002d0024 	.word	0x002d0024
 800b470:	001c0015 	.word	0x001c0015
 800b474:	000f000a 	.word	0x000f000a
 800b478:	00060003 	.word	0x00060003
 800b47c:	00880096 	.word	0x00880096
 800b480:	00a200ac 	.word	0x00a200ac
 800b484:	00b400ba 	.word	0x00b400ba
 800b488:	00be00c0 	.word	0x00be00c0
 800b48c:	00c000be 	.word	0x00c000be
 800b490:	00ba00b4 	.word	0x00ba00b4
 800b494:	00ac00a2 	.word	0x00ac00a2
 800b498:	00030006 	.word	0x00030006
 800b49c:	000a000f 	.word	0x000a000f
 800b4a0:	0015001c 	.word	0x0015001c
 800b4a4:	0024002d 	.word	0x0024002d
 800b4a8:	00370042 	.word	0x00370042
 800b4ac:	004e005b 	.word	0x004e005b
 800b4b0:	00690078 	.word	0x00690078
 800b4b4:	2000000c 	.word	0x2000000c
 800b4b8:	00960088 	.word	0x00960088

0800b4bc <D16_1CH_HTONS_VOL_HP>:
 800b4bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4c0:	e9d2 6704 	ldrd	r6, r7, [r2, #16]
 800b4c4:	6993      	ldr	r3, [r2, #24]
 800b4c6:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 800b4c8:	b085      	sub	sp, #20
 800b4ca:	4681      	mov	r9, r0
 800b4cc:	e9d2 c002 	ldrd	ip, r0, [r2, #8]
 800b4d0:	9303      	str	r3, [sp, #12]
 800b4d2:	9002      	str	r0, [sp, #8]
 800b4d4:	69d3      	ldr	r3, [r2, #28]
 800b4d6:	f8d2 a030 	ldr.w	sl, [r2, #48]	@ 0x30
 800b4da:	f8d2 e020 	ldr.w	lr, [r2, #32]
 800b4de:	2c00      	cmp	r4, #0
 800b4e0:	d056      	beq.n	800b590 <D16_1CH_HTONS_VOL_HP+0xd4>
 800b4e2:	eb09 0b44 	add.w	fp, r9, r4, lsl #1
 800b4e6:	1e8d      	subs	r5, r1, #2
 800b4e8:	4639      	mov	r1, r7
 800b4ea:	465f      	mov	r7, fp
 800b4ec:	46d3      	mov	fp, sl
 800b4ee:	46ca      	mov	sl, r9
 800b4f0:	4699      	mov	r9, r3
 800b4f2:	4633      	mov	r3, r6
 800b4f4:	4616      	mov	r6, r2
 800b4f6:	f8df 80a8 	ldr.w	r8, [pc, #168]	@ 800b5a0 <D16_1CH_HTONS_VOL_HP+0xe4>
 800b4fa:	f85a 0b02 	ldr.w	r0, [sl], #2
 800b4fe:	ba40      	rev16	r0, r0
 800b500:	b2c2      	uxtb	r2, r0
 800b502:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 800b506:	f3c0 2007 	ubfx	r0, r0, #8, #8
 800b50a:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 800b50e:	4491      	add	r9, r2
 800b510:	eb00 2099 	add.w	r0, r0, r9, lsr #10
 800b514:	f3c0 0209 	ubfx	r2, r0, #0, #10
 800b518:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800b51c:	ea42 4209 	orr.w	r2, r2, r9, lsl #16
 800b520:	ea4f 2990 	mov.w	r9, r0, lsr #10
 800b524:	481c      	ldr	r0, [pc, #112]	@ (800b598 <D16_1CH_HTONS_VOL_HP+0xdc>)
 800b526:	fb22 c400 	smlad	r4, r2, r0, ip
 800b52a:	481c      	ldr	r0, [pc, #112]	@ (800b59c <D16_1CH_HTONS_VOL_HP+0xe0>)
 800b52c:	fb22 fc00 	smuad	ip, r2, r0
 800b530:	f5a4 6400 	sub.w	r4, r4, #2048	@ 0x800
 800b534:	18e2      	adds	r2, r4, r3
 800b536:	1a52      	subs	r2, r2, r1
 800b538:	17d1      	asrs	r1, r2, #31
 800b53a:	fba2 230e 	umull	r2, r3, r2, lr
 800b53e:	fb0e 3301 	mla	r3, lr, r1, r3
 800b542:	f112 4000 	adds.w	r0, r2, #2147483648	@ 0x80000000
 800b546:	f143 0100 	adc.w	r1, r3, #0
 800b54a:	e9cd 0100 	strd	r0, r1, [sp]
 800b54e:	044a      	lsls	r2, r1, #17
 800b550:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800b554:	2100      	movs	r1, #0
 800b556:	fbcb 0102 	smlal	r0, r1, fp, r2
 800b55a:	9b01      	ldr	r3, [sp, #4]
 800b55c:	45ba      	cmp	sl, r7
 800b55e:	ea4f 02a1 	mov.w	r2, r1, asr #2
 800b562:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b566:	f302 020f 	ssat	r2, #16, r2
 800b56a:	4621      	mov	r1, r4
 800b56c:	f825 2f02 	strh.w	r2, [r5, #2]!
 800b570:	d1c3      	bne.n	800b4fa <D16_1CH_HTONS_VOL_HP+0x3e>
 800b572:	4632      	mov	r2, r6
 800b574:	461e      	mov	r6, r3
 800b576:	464b      	mov	r3, r9
 800b578:	9902      	ldr	r1, [sp, #8]
 800b57a:	2000      	movs	r0, #0
 800b57c:	61d3      	str	r3, [r2, #28]
 800b57e:	9b03      	ldr	r3, [sp, #12]
 800b580:	e9c2 c102 	strd	ip, r1, [r2, #8]
 800b584:	e9c2 6404 	strd	r6, r4, [r2, #16]
 800b588:	6193      	str	r3, [r2, #24]
 800b58a:	b005      	add	sp, #20
 800b58c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b590:	463c      	mov	r4, r7
 800b592:	4601      	mov	r1, r0
 800b594:	e7f1      	b.n	800b57a <D16_1CH_HTONS_VOL_HP+0xbe>
 800b596:	bf00      	nop
 800b598:	00030001 	.word	0x00030001
 800b59c:	00010003 	.word	0x00010003
 800b5a0:	2000000c 	.word	0x2000000c

0800b5a4 <D24_1CH_HTONS_VOL_HP>:
 800b5a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5a8:	e9d2 4504 	ldrd	r4, r5, [r2, #16]
 800b5ac:	4696      	mov	lr, r2
 800b5ae:	f8de 7030 	ldr.w	r7, [lr, #48]	@ 0x30
 800b5b2:	b087      	sub	sp, #28
 800b5b4:	6993      	ldr	r3, [r2, #24]
 800b5b6:	8cd6      	ldrh	r6, [r2, #38]	@ 0x26
 800b5b8:	9702      	str	r7, [sp, #8]
 800b5ba:	f8de 7020 	ldr.w	r7, [lr, #32]
 800b5be:	9304      	str	r3, [sp, #16]
 800b5c0:	9603      	str	r6, [sp, #12]
 800b5c2:	69d3      	ldr	r3, [r2, #28]
 800b5c4:	f8de a00c 	ldr.w	sl, [lr, #12]
 800b5c8:	6892      	ldr	r2, [r2, #8]
 800b5ca:	9700      	str	r7, [sp, #0]
 800b5cc:	2e00      	cmp	r6, #0
 800b5ce:	d07a      	beq.n	800b6c6 <D24_1CH_HTONS_VOL_HP+0x122>
 800b5d0:	f8cd e014 	str.w	lr, [sp, #20]
 800b5d4:	2700      	movs	r7, #0
 800b5d6:	f8df c0fc 	ldr.w	ip, [pc, #252]	@ 800b6d4 <D24_1CH_HTONS_VOL_HP+0x130>
 800b5da:	f1a1 0b02 	sub.w	fp, r1, #2
 800b5de:	f8dd e000 	ldr.w	lr, [sp]
 800b5e2:	e04e      	b.n	800b682 <D24_1CH_HTONS_VOL_HP+0xde>
 800b5e4:	7846      	ldrb	r6, [r0, #1]
 800b5e6:	3002      	adds	r0, #2
 800b5e8:	4431      	add	r1, r6
 800b5ea:	b2ce      	uxtb	r6, r1
 800b5ec:	f85c 8026 	ldr.w	r8, [ip, r6, lsl #2]
 800b5f0:	f3c1 2607 	ubfx	r6, r1, #8, #8
 800b5f4:	f85c 6026 	ldr.w	r6, [ip, r6, lsl #2]
 800b5f8:	eb08 2893 	add.w	r8, r8, r3, lsr #10
 800b5fc:	0c09      	lsrs	r1, r1, #16
 800b5fe:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 800b602:	f85c 3021 	ldr.w	r3, [ip, r1, lsl #2]
 800b606:	f3c8 0109 	ubfx	r1, r8, #0, #10
 800b60a:	f3c6 0809 	ubfx	r8, r6, #0, #10
 800b60e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
 800b612:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800b616:	492d      	ldr	r1, [pc, #180]	@ (800b6cc <D24_1CH_HTONS_VOL_HP+0x128>)
 800b618:	fb28 a601 	smlad	r6, r8, r1, sl
 800b61c:	492c      	ldr	r1, [pc, #176]	@ (800b6d0 <D24_1CH_HTONS_VOL_HP+0x12c>)
 800b61e:	fb28 2201 	smlad	r2, r8, r1, r2
 800b622:	f3c3 0109 	ubfx	r1, r3, #0, #10
 800b626:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800b62a:	eb02 0a41 	add.w	sl, r2, r1, lsl #1
 800b62e:	2201      	movs	r2, #1
 800b630:	fb28 f202 	smuad	r2, r8, r2
 800b634:	f5a6 56d8 	sub.w	r6, r6, #6912	@ 0x1b00
 800b638:	4434      	add	r4, r6
 800b63a:	1b64      	subs	r4, r4, r5
 800b63c:	ea4f 79e4 	mov.w	r9, r4, asr #31
 800b640:	fba4 450e 	umull	r4, r5, r4, lr
 800b644:	fb0e 5509 	mla	r5, lr, r9, r5
 800b648:	f114 4800 	adds.w	r8, r4, #2147483648	@ 0x80000000
 800b64c:	f145 0900 	adc.w	r9, r5, #0
 800b650:	464c      	mov	r4, r9
 800b652:	e9cd 8900 	strd	r8, r9, [sp]
 800b656:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 800b65a:	f04f 0900 	mov.w	r9, #0
 800b65e:	9d02      	ldr	r5, [sp, #8]
 800b660:	03e4      	lsls	r4, r4, #15
 800b662:	fbc5 8904 	smlal	r8, r9, r5, r4
 800b666:	440a      	add	r2, r1
 800b668:	9901      	ldr	r1, [sp, #4]
 800b66a:	3701      	adds	r7, #1
 800b66c:	004c      	lsls	r4, r1, #1
 800b66e:	ea4f 01a9 	mov.w	r1, r9, asr #2
 800b672:	f301 010f 	ssat	r1, #16, r1
 800b676:	f82b 1f02 	strh.w	r1, [fp, #2]!
 800b67a:	9903      	ldr	r1, [sp, #12]
 800b67c:	4635      	mov	r5, r6
 800b67e:	428f      	cmp	r7, r1
 800b680:	d012      	beq.n	800b6a8 <D24_1CH_HTONS_VOL_HP+0x104>
 800b682:	f890 8000 	ldrb.w	r8, [r0]
 800b686:	78c6      	ldrb	r6, [r0, #3]
 800b688:	ea4f 2108 	mov.w	r1, r8, lsl #8
 800b68c:	f017 0f01 	tst.w	r7, #1
 800b690:	eb01 4106 	add.w	r1, r1, r6, lsl #16
 800b694:	d0a6      	beq.n	800b5e4 <D24_1CH_HTONS_VOL_HP+0x40>
 800b696:	f890 9002 	ldrb.w	r9, [r0, #2]
 800b69a:	0236      	lsls	r6, r6, #8
 800b69c:	eb06 4609 	add.w	r6, r6, r9, lsl #16
 800b6a0:	eb06 0108 	add.w	r1, r6, r8
 800b6a4:	3004      	adds	r0, #4
 800b6a6:	e7a0      	b.n	800b5ea <D24_1CH_HTONS_VOL_HP+0x46>
 800b6a8:	f8dd e014 	ldr.w	lr, [sp, #20]
 800b6ac:	2000      	movs	r0, #0
 800b6ae:	f8ce 301c 	str.w	r3, [lr, #28]
 800b6b2:	9b04      	ldr	r3, [sp, #16]
 800b6b4:	e9ce 2a02 	strd	r2, sl, [lr, #8]
 800b6b8:	e9ce 4604 	strd	r4, r6, [lr, #16]
 800b6bc:	f8ce 3018 	str.w	r3, [lr, #24]
 800b6c0:	b007      	add	sp, #28
 800b6c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6c6:	462e      	mov	r6, r5
 800b6c8:	e7f0      	b.n	800b6ac <D24_1CH_HTONS_VOL_HP+0x108>
 800b6ca:	bf00      	nop
 800b6cc:	00030001 	.word	0x00030001
 800b6d0:	00060007 	.word	0x00060007
 800b6d4:	2000000c 	.word	0x2000000c

0800b6d8 <D32_1CH_HTONS_VOL_HP>:
 800b6d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6dc:	6993      	ldr	r3, [r2, #24]
 800b6de:	6b16      	ldr	r6, [r2, #48]	@ 0x30
 800b6e0:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 800b6e2:	b085      	sub	sp, #20
 800b6e4:	4682      	mov	sl, r0
 800b6e6:	e9d2 7004 	ldrd	r7, r0, [r2, #16]
 800b6ea:	9302      	str	r3, [sp, #8]
 800b6ec:	69d5      	ldr	r5, [r2, #28]
 800b6ee:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 800b6f2:	9600      	str	r6, [sp, #0]
 800b6f4:	f8d2 9020 	ldr.w	r9, [r2, #32]
 800b6f8:	2c00      	cmp	r4, #0
 800b6fa:	d06d      	beq.n	800b7d8 <D32_1CH_HTONS_VOL_HP+0x100>
 800b6fc:	46d3      	mov	fp, sl
 800b6fe:	46ca      	mov	sl, r9
 800b700:	4699      	mov	r9, r3
 800b702:	468e      	mov	lr, r1
 800b704:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 800b7ec <D32_1CH_HTONS_VOL_HP+0x114>
 800b708:	eb01 0144 	add.w	r1, r1, r4, lsl #1
 800b70c:	9101      	str	r1, [sp, #4]
 800b70e:	9203      	str	r2, [sp, #12]
 800b710:	f85b 1b04 	ldr.w	r1, [fp], #4
 800b714:	ba49      	rev16	r1, r1
 800b716:	b2cb      	uxtb	r3, r1
 800b718:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 800b71c:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800b720:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 800b724:	f3c1 4407 	ubfx	r4, r1, #16, #8
 800b728:	eb02 2295 	add.w	r2, r2, r5, lsr #10
 800b72c:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 800b730:	0e09      	lsrs	r1, r1, #24
 800b732:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 800b736:	f85c 5021 	ldr.w	r5, [ip, r1, lsl #2]
 800b73a:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 800b73e:	eb05 2594 	add.w	r5, r5, r4, lsr #10
 800b742:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800b746:	f3c5 0109 	ubfx	r1, r5, #0, #10
 800b74a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b74e:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800b752:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b756:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 800b75a:	4a20      	ldr	r2, [pc, #128]	@ (800b7dc <D32_1CH_HTONS_VOL_HP+0x104>)
 800b75c:	fb23 8802 	smlad	r8, r3, r2, r8
 800b760:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800b764:	fb24 8102 	smlad	r1, r4, r2, r8
 800b768:	4a1d      	ldr	r2, [pc, #116]	@ (800b7e0 <D32_1CH_HTONS_VOL_HP+0x108>)
 800b76a:	fb23 9802 	smlad	r8, r3, r2, r9
 800b76e:	4a1d      	ldr	r2, [pc, #116]	@ (800b7e4 <D32_1CH_HTONS_VOL_HP+0x10c>)
 800b770:	fb24 8802 	smlad	r8, r4, r2, r8
 800b774:	2201      	movs	r2, #1
 800b776:	fb23 f302 	smuad	r3, r3, r2
 800b77a:	4a1b      	ldr	r2, [pc, #108]	@ (800b7e8 <D32_1CH_HTONS_VOL_HP+0x110>)
 800b77c:	fb24 3902 	smlad	r9, r4, r2, r3
 800b780:	f5a1 4480 	sub.w	r4, r1, #16384	@ 0x4000
 800b784:	19e2      	adds	r2, r4, r7
 800b786:	1a12      	subs	r2, r2, r0
 800b788:	2100      	movs	r1, #0
 800b78a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800b78e:	17d7      	asrs	r7, r2, #31
 800b790:	fba2 230a 	umull	r2, r3, r2, sl
 800b794:	fb0a 3307 	mla	r3, sl, r7, r3
 800b798:	f112 4600 	adds.w	r6, r2, #2147483648	@ 0x80000000
 800b79c:	f143 0700 	adc.w	r7, r3, #0
 800b7a0:	9b00      	ldr	r3, [sp, #0]
 800b7a2:	03ba      	lsls	r2, r7, #14
 800b7a4:	fbc3 0102 	smlal	r0, r1, r3, r2
 800b7a8:	9b01      	ldr	r3, [sp, #4]
 800b7aa:	108a      	asrs	r2, r1, #2
 800b7ac:	f302 020f 	ssat	r2, #16, r2
 800b7b0:	f82e 2b02 	strh.w	r2, [lr], #2
 800b7b4:	459e      	cmp	lr, r3
 800b7b6:	ea4f 0747 	mov.w	r7, r7, lsl #1
 800b7ba:	4620      	mov	r0, r4
 800b7bc:	d1a8      	bne.n	800b710 <D32_1CH_HTONS_VOL_HP+0x38>
 800b7be:	464b      	mov	r3, r9
 800b7c0:	9a03      	ldr	r2, [sp, #12]
 800b7c2:	2000      	movs	r0, #0
 800b7c4:	e9c2 3802 	strd	r3, r8, [r2, #8]
 800b7c8:	9b02      	ldr	r3, [sp, #8]
 800b7ca:	61d5      	str	r5, [r2, #28]
 800b7cc:	e9c2 7404 	strd	r7, r4, [r2, #16]
 800b7d0:	6193      	str	r3, [r2, #24]
 800b7d2:	b005      	add	sp, #20
 800b7d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7d8:	4604      	mov	r4, r0
 800b7da:	e7f2      	b.n	800b7c2 <D32_1CH_HTONS_VOL_HP+0xea>
 800b7dc:	00060003 	.word	0x00060003
 800b7e0:	000a000c 	.word	0x000a000c
 800b7e4:	000c000a 	.word	0x000c000a
 800b7e8:	00030006 	.word	0x00030006
 800b7ec:	2000000c 	.word	0x2000000c

0800b7f0 <D48_1CH_HTONS_VOL_HP>:
 800b7f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7f4:	e9d2 4a04 	ldrd	r4, sl, [r2, #16]
 800b7f8:	6b16      	ldr	r6, [r2, #48]	@ 0x30
 800b7fa:	b087      	sub	sp, #28
 800b7fc:	6993      	ldr	r3, [r2, #24]
 800b7fe:	9602      	str	r6, [sp, #8]
 800b800:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 800b802:	6a16      	ldr	r6, [r2, #32]
 800b804:	9304      	str	r3, [sp, #16]
 800b806:	69d7      	ldr	r7, [r2, #28]
 800b808:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800b80c:	9605      	str	r6, [sp, #20]
 800b80e:	2d00      	cmp	r5, #0
 800b810:	f000 8093 	beq.w	800b93a <D48_1CH_HTONS_VOL_HP+0x14a>
 800b814:	469e      	mov	lr, r3
 800b816:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b81a:	46b3      	mov	fp, r6
 800b81c:	eb00 0545 	add.w	r5, r0, r5, lsl #1
 800b820:	3902      	subs	r1, #2
 800b822:	4e47      	ldr	r6, [pc, #284]	@ (800b940 <D48_1CH_HTONS_VOL_HP+0x150>)
 800b824:	9503      	str	r5, [sp, #12]
 800b826:	9101      	str	r1, [sp, #4]
 800b828:	9205      	str	r2, [sp, #20]
 800b82a:	e9d0 5300 	ldrd	r5, r3, [r0]
 800b82e:	3006      	adds	r0, #6
 800b830:	ba6d      	rev16	r5, r5
 800b832:	fa93 f993 	rev16.w	r9, r3
 800b836:	b2eb      	uxtb	r3, r5
 800b838:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
 800b83c:	f3c5 2307 	ubfx	r3, r5, #8, #8
 800b840:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 800b844:	f3c5 4307 	ubfx	r3, r5, #16, #8
 800b848:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800b84c:	0e2d      	lsrs	r5, r5, #24
 800b84e:	f856 7023 	ldr.w	r7, [r6, r3, lsl #2]
 800b852:	eb01 2192 	add.w	r1, r1, r2, lsr #10
 800b856:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b85a:	fa5f f589 	uxtb.w	r5, r9
 800b85e:	eb07 2891 	add.w	r8, r7, r1, lsr #10
 800b862:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
 800b866:	f3c9 2907 	ubfx	r9, r9, #8, #8
 800b86a:	eb03 2398 	add.w	r3, r3, r8, lsr #10
 800b86e:	f856 7029 	ldr.w	r7, [r6, r9, lsl #2]
 800b872:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800b876:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800b87a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800b87e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b882:	f3c7 0909 	ubfx	r9, r7, #0, #10
 800b886:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800b88a:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800b88e:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b892:	ea43 4808 	orr.w	r8, r3, r8, lsl #16
 800b896:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 800b89a:	ea49 4505 	orr.w	r5, r9, r5, lsl #16
 800b89e:	4b29      	ldr	r3, [pc, #164]	@ (800b944 <D48_1CH_HTONS_VOL_HP+0x154>)
 800b8a0:	fb22 c103 	smlad	r1, r2, r3, ip
 800b8a4:	4b28      	ldr	r3, [pc, #160]	@ (800b948 <D48_1CH_HTONS_VOL_HP+0x158>)
 800b8a6:	fb28 1103 	smlad	r1, r8, r3, r1
 800b8aa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800b8ae:	fb25 1103 	smlad	r1, r5, r3, r1
 800b8b2:	4b26      	ldr	r3, [pc, #152]	@ (800b94c <D48_1CH_HTONS_VOL_HP+0x15c>)
 800b8b4:	fb22 ec03 	smlad	ip, r2, r3, lr
 800b8b8:	f04f 131b 	mov.w	r3, #1769499	@ 0x1b001b
 800b8bc:	fb28 cc03 	smlad	ip, r8, r3, ip
 800b8c0:	4b23      	ldr	r3, [pc, #140]	@ (800b950 <D48_1CH_HTONS_VOL_HP+0x160>)
 800b8c2:	fb25 cc03 	smlad	ip, r5, r3, ip
 800b8c6:	f04f 0e01 	mov.w	lr, #1
 800b8ca:	fb22 f20e 	smuad	r2, r2, lr
 800b8ce:	4b21      	ldr	r3, [pc, #132]	@ (800b954 <D48_1CH_HTONS_VOL_HP+0x164>)
 800b8d0:	fb28 2803 	smlad	r8, r8, r3, r2
 800b8d4:	4b20      	ldr	r3, [pc, #128]	@ (800b958 <D48_1CH_HTONS_VOL_HP+0x168>)
 800b8d6:	fb25 8e03 	smlad	lr, r5, r3, r8
 800b8da:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 800b8de:	f04f 0900 	mov.w	r9, #0
 800b8e2:	f5a1 4158 	sub.w	r1, r1, #55296	@ 0xd800
 800b8e6:	190a      	adds	r2, r1, r4
 800b8e8:	eba2 020a 	sub.w	r2, r2, sl
 800b8ec:	17d5      	asrs	r5, r2, #31
 800b8ee:	fba2 230b 	umull	r2, r3, r2, fp
 800b8f2:	fb0b 3305 	mla	r3, fp, r5, r3
 800b8f6:	f112 4400 	adds.w	r4, r2, #2147483648	@ 0x80000000
 800b8fa:	f143 0500 	adc.w	r5, r3, #0
 800b8fe:	9b02      	ldr	r3, [sp, #8]
 800b900:	032a      	lsls	r2, r5, #12
 800b902:	fbc3 8902 	smlal	r8, r9, r3, r2
 800b906:	9a01      	ldr	r2, [sp, #4]
 800b908:	ea4f 03a9 	mov.w	r3, r9, asr #2
 800b90c:	f303 030f 	ssat	r3, #16, r3
 800b910:	f822 3f02 	strh.w	r3, [r2, #2]!
 800b914:	9b03      	ldr	r3, [sp, #12]
 800b916:	006c      	lsls	r4, r5, #1
 800b918:	4283      	cmp	r3, r0
 800b91a:	468a      	mov	sl, r1
 800b91c:	9201      	str	r2, [sp, #4]
 800b91e:	d184      	bne.n	800b82a <D48_1CH_HTONS_VOL_HP+0x3a>
 800b920:	4673      	mov	r3, lr
 800b922:	9a05      	ldr	r2, [sp, #20]
 800b924:	2000      	movs	r0, #0
 800b926:	e9c2 3c02 	strd	r3, ip, [r2, #8]
 800b92a:	9b04      	ldr	r3, [sp, #16]
 800b92c:	61d7      	str	r7, [r2, #28]
 800b92e:	e9c2 4104 	strd	r4, r1, [r2, #16]
 800b932:	6193      	str	r3, [r2, #24]
 800b934:	b007      	add	sp, #28
 800b936:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b93a:	4651      	mov	r1, sl
 800b93c:	e7f2      	b.n	800b924 <D48_1CH_HTONS_VOL_HP+0x134>
 800b93e:	bf00      	nop
 800b940:	2000000c 	.word	0x2000000c
 800b944:	000f000a 	.word	0x000f000a
 800b948:	00060003 	.word	0x00060003
 800b94c:	00150019 	.word	0x00150019
 800b950:	00190015 	.word	0x00190015
 800b954:	00030006 	.word	0x00030006
 800b958:	000a000f 	.word	0x000a000f

0800b95c <D64_1CH_HTONS_VOL_HP>:
 800b95c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b960:	6897      	ldr	r7, [r2, #8]
 800b962:	b087      	sub	sp, #28
 800b964:	9700      	str	r7, [sp, #0]
 800b966:	6b17      	ldr	r7, [r2, #48]	@ 0x30
 800b968:	6993      	ldr	r3, [r2, #24]
 800b96a:	9701      	str	r7, [sp, #4]
 800b96c:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 800b96e:	6a17      	ldr	r7, [r2, #32]
 800b970:	4605      	mov	r5, r0
 800b972:	e9d2 0604 	ldrd	r0, r6, [r2, #16]
 800b976:	9304      	str	r3, [sp, #16]
 800b978:	f8d2 800c 	ldr.w	r8, [r2, #12]
 800b97c:	69d3      	ldr	r3, [r2, #28]
 800b97e:	9702      	str	r7, [sp, #8]
 800b980:	2c00      	cmp	r4, #0
 800b982:	f000 80a9 	beq.w	800bad8 <D64_1CH_HTONS_VOL_HP+0x17c>
 800b986:	4699      	mov	r9, r3
 800b988:	46b3      	mov	fp, r6
 800b98a:	468e      	mov	lr, r1
 800b98c:	f8df c16c 	ldr.w	ip, [pc, #364]	@ 800bafc <D64_1CH_HTONS_VOL_HP+0x1a0>
 800b990:	eb01 0144 	add.w	r1, r1, r4, lsl #1
 800b994:	9103      	str	r1, [sp, #12]
 800b996:	9205      	str	r2, [sp, #20]
 800b998:	f855 3b08 	ldr.w	r3, [r5], #8
 800b99c:	f855 7c04 	ldr.w	r7, [r5, #-4]
 800b9a0:	ba5b      	rev16	r3, r3
 800b9a2:	ba7f      	rev16	r7, r7
 800b9a4:	b2da      	uxtb	r2, r3
 800b9a6:	f85c 1022 	ldr.w	r1, [ip, r2, lsl #2]
 800b9aa:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800b9ae:	f85c 6022 	ldr.w	r6, [ip, r2, lsl #2]
 800b9b2:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800b9b6:	4489      	add	r9, r1
 800b9b8:	f85c 2022 	ldr.w	r2, [ip, r2, lsl #2]
 800b9bc:	0e1b      	lsrs	r3, r3, #24
 800b9be:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800b9c2:	f85c 4023 	ldr.w	r4, [ip, r3, lsl #2]
 800b9c6:	b2fb      	uxtb	r3, r7
 800b9c8:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 800b9cc:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 800b9d0:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 800b9d4:	f3c7 2107 	ubfx	r1, r7, #8, #8
 800b9d8:	eb03 2a94 	add.w	sl, r3, r4, lsr #10
 800b9dc:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 800b9e0:	f3c7 4307 	ubfx	r3, r7, #16, #8
 800b9e4:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 800b9e8:	0e3f      	lsrs	r7, r7, #24
 800b9ea:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800b9ee:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 800b9f2:	eb03 2391 	add.w	r3, r3, r1, lsr #10
 800b9f6:	eb07 2793 	add.w	r7, r7, r3, lsr #10
 800b9fa:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800b9fe:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800ba02:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800ba06:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800ba0a:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 800ba0e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800ba12:	f3c7 0909 	ubfx	r9, r7, #0, #10
 800ba16:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800ba1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ba1e:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 800ba22:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 800ba26:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ba2a:	ea4f 2997 	mov.w	r9, r7, lsr #10
 800ba2e:	4c2b      	ldr	r4, [pc, #172]	@ (800badc <D64_1CH_HTONS_VOL_HP+0x180>)
 800ba30:	fb26 8804 	smlad	r8, r6, r4, r8
 800ba34:	4c2a      	ldr	r4, [pc, #168]	@ (800bae0 <D64_1CH_HTONS_VOL_HP+0x184>)
 800ba36:	fb22 8804 	smlad	r8, r2, r4, r8
 800ba3a:	4c2a      	ldr	r4, [pc, #168]	@ (800bae4 <D64_1CH_HTONS_VOL_HP+0x188>)
 800ba3c:	fb21 8804 	smlad	r8, r1, r4, r8
 800ba40:	f44f 3480 	mov.w	r4, #65536	@ 0x10000
 800ba44:	fb23 8a04 	smlad	sl, r3, r4, r8
 800ba48:	4c27      	ldr	r4, [pc, #156]	@ (800bae8 <D64_1CH_HTONS_VOL_HP+0x18c>)
 800ba4a:	9f00      	ldr	r7, [sp, #0]
 800ba4c:	fb26 7804 	smlad	r8, r6, r4, r7
 800ba50:	fb23 8814 	smladx	r8, r3, r4, r8
 800ba54:	4c25      	ldr	r4, [pc, #148]	@ (800baec <D64_1CH_HTONS_VOL_HP+0x190>)
 800ba56:	fb22 8804 	smlad	r8, r2, r4, r8
 800ba5a:	fb21 8814 	smladx	r8, r1, r4, r8
 800ba5e:	2401      	movs	r4, #1
 800ba60:	fb26 f604 	smuad	r6, r6, r4
 800ba64:	4c22      	ldr	r4, [pc, #136]	@ (800baf0 <D64_1CH_HTONS_VOL_HP+0x194>)
 800ba66:	fb22 6204 	smlad	r2, r2, r4, r6
 800ba6a:	4c22      	ldr	r4, [pc, #136]	@ (800baf4 <D64_1CH_HTONS_VOL_HP+0x198>)
 800ba6c:	fb21 2104 	smlad	r1, r1, r4, r2
 800ba70:	4a21      	ldr	r2, [pc, #132]	@ (800baf8 <D64_1CH_HTONS_VOL_HP+0x19c>)
 800ba72:	fb23 1302 	smlad	r3, r3, r2, r1
 800ba76:	f5aa 3400 	sub.w	r4, sl, #131072	@ 0x20000
 800ba7a:	9e02      	ldr	r6, [sp, #8]
 800ba7c:	1822      	adds	r2, r4, r0
 800ba7e:	eba2 020b 	sub.w	r2, r2, fp
 800ba82:	17d1      	asrs	r1, r2, #31
 800ba84:	9300      	str	r3, [sp, #0]
 800ba86:	fba2 2306 	umull	r2, r3, r2, r6
 800ba8a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800ba8e:	fb06 3301 	mla	r3, r6, r1, r3
 800ba92:	2100      	movs	r1, #0
 800ba94:	f112 4600 	adds.w	r6, r2, #2147483648	@ 0x80000000
 800ba98:	f143 0700 	adc.w	r7, r3, #0
 800ba9c:	9b01      	ldr	r3, [sp, #4]
 800ba9e:	02fa      	lsls	r2, r7, #11
 800baa0:	fbc3 0102 	smlal	r0, r1, r3, r2
 800baa4:	9b03      	ldr	r3, [sp, #12]
 800baa6:	108a      	asrs	r2, r1, #2
 800baa8:	f302 020f 	ssat	r2, #16, r2
 800baac:	f82e 2b02 	strh.w	r2, [lr], #2
 800bab0:	459e      	cmp	lr, r3
 800bab2:	ea4f 0047 	mov.w	r0, r7, lsl #1
 800bab6:	46a3      	mov	fp, r4
 800bab8:	f47f af6e 	bne.w	800b998 <D64_1CH_HTONS_VOL_HP+0x3c>
 800babc:	464b      	mov	r3, r9
 800babe:	9a05      	ldr	r2, [sp, #20]
 800bac0:	e9c2 0404 	strd	r0, r4, [r2, #16]
 800bac4:	2000      	movs	r0, #0
 800bac6:	9900      	ldr	r1, [sp, #0]
 800bac8:	61d3      	str	r3, [r2, #28]
 800baca:	9b04      	ldr	r3, [sp, #16]
 800bacc:	e9c2 1802 	strd	r1, r8, [r2, #8]
 800bad0:	6193      	str	r3, [r2, #24]
 800bad2:	b007      	add	sp, #28
 800bad4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bad8:	4634      	mov	r4, r6
 800bada:	e7f1      	b.n	800bac0 <D64_1CH_HTONS_VOL_HP+0x164>
 800badc:	001c0015 	.word	0x001c0015
 800bae0:	000f000a 	.word	0x000f000a
 800bae4:	00060003 	.word	0x00060003
 800bae8:	0024002a 	.word	0x0024002a
 800baec:	002e0030 	.word	0x002e0030
 800baf0:	00030006 	.word	0x00030006
 800baf4:	000a000f 	.word	0x000a000f
 800baf8:	0015001c 	.word	0x0015001c
 800bafc:	2000000c 	.word	0x2000000c

0800bb00 <D80_1CH_HTONS_VOL_HP>:
 800bb00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb04:	4615      	mov	r5, r2
 800bb06:	b08b      	sub	sp, #44	@ 0x2c
 800bb08:	8cd6      	ldrh	r6, [r2, #38]	@ 0x26
 800bb0a:	460a      	mov	r2, r1
 800bb0c:	e9d5 1402 	ldrd	r1, r4, [r5, #8]
 800bb10:	9403      	str	r4, [sp, #12]
 800bb12:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 800bb14:	692b      	ldr	r3, [r5, #16]
 800bb16:	9405      	str	r4, [sp, #20]
 800bb18:	6a2c      	ldr	r4, [r5, #32]
 800bb1a:	9300      	str	r3, [sp, #0]
 800bb1c:	9406      	str	r4, [sp, #24]
 800bb1e:	e9d5 7305 	ldrd	r7, r3, [r5, #20]
 800bb22:	9308      	str	r3, [sp, #32]
 800bb24:	69eb      	ldr	r3, [r5, #28]
 800bb26:	2e00      	cmp	r6, #0
 800bb28:	f000 80da 	beq.w	800bce0 <D80_1CH_HTONS_VOL_HP+0x1e0>
 800bb2c:	469b      	mov	fp, r3
 800bb2e:	46ba      	mov	sl, r7
 800bb30:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 800bb34:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 800bb38:	3a02      	subs	r2, #2
 800bb3a:	4c6a      	ldr	r4, [pc, #424]	@ (800bce4 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 800bb3c:	9607      	str	r6, [sp, #28]
 800bb3e:	9204      	str	r2, [sp, #16]
 800bb40:	9509      	str	r5, [sp, #36]	@ 0x24
 800bb42:	6802      	ldr	r2, [r0, #0]
 800bb44:	6845      	ldr	r5, [r0, #4]
 800bb46:	6883      	ldr	r3, [r0, #8]
 800bb48:	300a      	adds	r0, #10
 800bb4a:	ba52      	rev16	r2, r2
 800bb4c:	fa95 fc95 	rev16.w	ip, r5
 800bb50:	ba5b      	rev16	r3, r3
 800bb52:	b2d5      	uxtb	r5, r2
 800bb54:	f854 7025 	ldr.w	r7, [r4, r5, lsl #2]
 800bb58:	f3c2 2507 	ubfx	r5, r2, #8, #8
 800bb5c:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 800bb60:	f3c2 4607 	ubfx	r6, r2, #16, #8
 800bb64:	44bb      	add	fp, r7
 800bb66:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
 800bb6a:	0e12      	lsrs	r2, r2, #24
 800bb6c:	eb05 259b 	add.w	r5, r5, fp, lsr #10
 800bb70:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bb74:	fa5f f28c 	uxtb.w	r2, ip
 800bb78:	eb06 2995 	add.w	r9, r6, r5, lsr #10
 800bb7c:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bb80:	eb07 2799 	add.w	r7, r7, r9, lsr #10
 800bb84:	f3cc 2607 	ubfx	r6, ip, #8, #8
 800bb88:	eb02 2897 	add.w	r8, r2, r7, lsr #10
 800bb8c:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
 800bb90:	f3cc 4207 	ubfx	r2, ip, #16, #8
 800bb94:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bb98:	ea4f 6c1c 	mov.w	ip, ip, lsr #24
 800bb9c:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 800bba0:	f854 c02c 	ldr.w	ip, [r4, ip, lsl #2]
 800bba4:	eb02 2e96 	add.w	lr, r2, r6, lsr #10
 800bba8:	eb0c 229e 	add.w	r2, ip, lr, lsr #10
 800bbac:	fa5f fc83 	uxtb.w	ip, r3
 800bbb0:	f854 c02c 	ldr.w	ip, [r4, ip, lsl #2]
 800bbb4:	f3c3 2307 	ubfx	r3, r3, #8, #8
 800bbb8:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800bbbc:	eb0c 2c92 	add.w	ip, ip, r2, lsr #10
 800bbc0:	eb03 239c 	add.w	r3, r3, ip, lsr #10
 800bbc4:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800bbc8:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800bbcc:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800bbd0:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800bbd4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800bbd8:	ea45 450b 	orr.w	r5, r5, fp, lsl #16
 800bbdc:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800bbe0:	f3c3 0b09 	ubfx	fp, r3, #0, #10
 800bbe4:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800bbe8:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800bbec:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800bbf0:	ea42 4e0e 	orr.w	lr, r2, lr, lsl #16
 800bbf4:	ea4b 4c0c 	orr.w	ip, fp, ip, lsl #16
 800bbf8:	ea47 4709 	orr.w	r7, r7, r9, lsl #16
 800bbfc:	ea4f 2b93 	mov.w	fp, r3, lsr #10
 800bc00:	ea46 4608 	orr.w	r6, r6, r8, lsl #16
 800bc04:	4b38      	ldr	r3, [pc, #224]	@ (800bce8 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 800bc06:	9a03      	ldr	r2, [sp, #12]
 800bc08:	fb25 2303 	smlad	r3, r5, r3, r2
 800bc0c:	4a37      	ldr	r2, [pc, #220]	@ (800bcec <D80_1CH_HTONS_VOL_HP+0x1ec>)
 800bc0e:	fb27 3302 	smlad	r3, r7, r2, r3
 800bc12:	4a37      	ldr	r2, [pc, #220]	@ (800bcf0 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 800bc14:	fb26 3302 	smlad	r3, r6, r2, r3
 800bc18:	4a36      	ldr	r2, [pc, #216]	@ (800bcf4 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800bc1a:	fb2e 3302 	smlad	r3, lr, r2, r3
 800bc1e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800bc22:	fb2c 3302 	smlad	r3, ip, r2, r3
 800bc26:	4a34      	ldr	r2, [pc, #208]	@ (800bcf8 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800bc28:	fb25 1102 	smlad	r1, r5, r2, r1
 800bc2c:	4a33      	ldr	r2, [pc, #204]	@ (800bcfc <D80_1CH_HTONS_VOL_HP+0x1fc>)
 800bc2e:	fb27 1102 	smlad	r1, r7, r2, r1
 800bc32:	f04f 184b 	mov.w	r8, #4915275	@ 0x4b004b
 800bc36:	fb26 1808 	smlad	r8, r6, r8, r1
 800bc3a:	4a31      	ldr	r2, [pc, #196]	@ (800bd00 <D80_1CH_HTONS_VOL_HP+0x200>)
 800bc3c:	fb2e 8802 	smlad	r8, lr, r2, r8
 800bc40:	4a30      	ldr	r2, [pc, #192]	@ (800bd04 <D80_1CH_HTONS_VOL_HP+0x204>)
 800bc42:	fb2c 8202 	smlad	r2, ip, r2, r8
 800bc46:	f04f 0901 	mov.w	r9, #1
 800bc4a:	9203      	str	r2, [sp, #12]
 800bc4c:	fb25 f909 	smuad	r9, r5, r9
 800bc50:	4a2d      	ldr	r2, [pc, #180]	@ (800bd08 <D80_1CH_HTONS_VOL_HP+0x208>)
 800bc52:	fb27 9702 	smlad	r7, r7, r2, r9
 800bc56:	492d      	ldr	r1, [pc, #180]	@ (800bd0c <D80_1CH_HTONS_VOL_HP+0x20c>)
 800bc58:	fb26 7701 	smlad	r7, r6, r1, r7
 800bc5c:	492c      	ldr	r1, [pc, #176]	@ (800bd10 <D80_1CH_HTONS_VOL_HP+0x210>)
 800bc5e:	fb2e 7101 	smlad	r1, lr, r1, r7
 800bc62:	4a2c      	ldr	r2, [pc, #176]	@ (800bd14 <D80_1CH_HTONS_VOL_HP+0x214>)
 800bc64:	fb2c 1102 	smlad	r1, ip, r2, r1
 800bc68:	f5a3 327a 	sub.w	r2, r3, #256000	@ 0x3e800
 800bc6c:	9b00      	ldr	r3, [sp, #0]
 800bc6e:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 800bc72:	4413      	add	r3, r2
 800bc74:	eba3 060a 	sub.w	r6, r3, sl
 800bc78:	9b06      	ldr	r3, [sp, #24]
 800bc7a:	ea4f 79e6 	mov.w	r9, r6, asr #31
 800bc7e:	fba6 5603 	umull	r5, r6, r6, r3
 800bc82:	fb03 6309 	mla	r3, r3, r9, r6
 800bc86:	f04f 0900 	mov.w	r9, #0
 800bc8a:	e9cd 5600 	strd	r5, r6, [sp]
 800bc8e:	9301      	str	r3, [sp, #4]
 800bc90:	e9dd 6700 	ldrd	r6, r7, [sp]
 800bc94:	f116 4600 	adds.w	r6, r6, #2147483648	@ 0x80000000
 800bc98:	f147 0700 	adc.w	r7, r7, #0
 800bc9c:	9d05      	ldr	r5, [sp, #20]
 800bc9e:	02bb      	lsls	r3, r7, #10
 800bca0:	fbc5 8903 	smlal	r8, r9, r5, r3
 800bca4:	9d04      	ldr	r5, [sp, #16]
 800bca6:	007b      	lsls	r3, r7, #1
 800bca8:	9300      	str	r3, [sp, #0]
 800bcaa:	ea4f 03a9 	mov.w	r3, r9, asr #2
 800bcae:	f303 030f 	ssat	r3, #16, r3
 800bcb2:	f825 3f02 	strh.w	r3, [r5, #2]!
 800bcb6:	9b07      	ldr	r3, [sp, #28]
 800bcb8:	4692      	mov	sl, r2
 800bcba:	4283      	cmp	r3, r0
 800bcbc:	9504      	str	r5, [sp, #16]
 800bcbe:	f47f af40 	bne.w	800bb42 <D80_1CH_HTONS_VOL_HP+0x42>
 800bcc2:	465b      	mov	r3, fp
 800bcc4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800bcc6:	2000      	movs	r0, #0
 800bcc8:	61eb      	str	r3, [r5, #28]
 800bcca:	9b00      	ldr	r3, [sp, #0]
 800bccc:	60a9      	str	r1, [r5, #8]
 800bcce:	e9c5 3204 	strd	r3, r2, [r5, #16]
 800bcd2:	9903      	ldr	r1, [sp, #12]
 800bcd4:	9b08      	ldr	r3, [sp, #32]
 800bcd6:	60e9      	str	r1, [r5, #12]
 800bcd8:	61ab      	str	r3, [r5, #24]
 800bcda:	b00b      	add	sp, #44	@ 0x2c
 800bcdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bce0:	463a      	mov	r2, r7
 800bce2:	e7f0      	b.n	800bcc6 <D80_1CH_HTONS_VOL_HP+0x1c6>
 800bce4:	2000000c 	.word	0x2000000c
 800bce8:	002d0024 	.word	0x002d0024
 800bcec:	001c0015 	.word	0x001c0015
 800bcf0:	000f000a 	.word	0x000f000a
 800bcf4:	00060003 	.word	0x00060003
 800bcf8:	0037003f 	.word	0x0037003f
 800bcfc:	00450049 	.word	0x00450049
 800bd00:	00490045 	.word	0x00490045
 800bd04:	003f0037 	.word	0x003f0037
 800bd08:	00030006 	.word	0x00030006
 800bd0c:	000a000f 	.word	0x000a000f
 800bd10:	0015001c 	.word	0x0015001c
 800bd14:	0024002d 	.word	0x0024002d

0800bd18 <D128_1CH_HTONS_VOL_HP>:
 800bd18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd1c:	6914      	ldr	r4, [r2, #16]
 800bd1e:	b091      	sub	sp, #68	@ 0x44
 800bd20:	9404      	str	r4, [sp, #16]
 800bd22:	6954      	ldr	r4, [r2, #20]
 800bd24:	920f      	str	r2, [sp, #60]	@ 0x3c
 800bd26:	9406      	str	r4, [sp, #24]
 800bd28:	6994      	ldr	r4, [r2, #24]
 800bd2a:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 800bd2c:	940e      	str	r4, [sp, #56]	@ 0x38
 800bd2e:	6894      	ldr	r4, [r2, #8]
 800bd30:	69d5      	ldr	r5, [r2, #28]
 800bd32:	9403      	str	r4, [sp, #12]
 800bd34:	68d4      	ldr	r4, [r2, #12]
 800bd36:	9402      	str	r4, [sp, #8]
 800bd38:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 800bd3a:	6a12      	ldr	r2, [r2, #32]
 800bd3c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bd3e:	920c      	str	r2, [sp, #48]	@ 0x30
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	f000 8149 	beq.w	800bfd8 <D128_1CH_HTONS_VOL_HP+0x2c0>
 800bd46:	f100 0e10 	add.w	lr, r0, #16
 800bd4a:	46f2      	mov	sl, lr
 800bd4c:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800bd50:	f8df 92c0 	ldr.w	r9, [pc, #704]	@ 800c014 <D128_1CH_HTONS_VOL_HP+0x2fc>
 800bd54:	9107      	str	r1, [sp, #28]
 800bd56:	930d      	str	r3, [sp, #52]	@ 0x34
 800bd58:	9505      	str	r5, [sp, #20]
 800bd5a:	e95a 1304 	ldrd	r1, r3, [sl, #-16]
 800bd5e:	e95a 2002 	ldrd	r2, r0, [sl, #-8]
 800bd62:	ba49      	rev16	r1, r1
 800bd64:	ba5b      	rev16	r3, r3
 800bd66:	ba52      	rev16	r2, r2
 800bd68:	ba40      	rev16	r0, r0
 800bd6a:	9001      	str	r0, [sp, #4]
 800bd6c:	b2c8      	uxtb	r0, r1
 800bd6e:	f859 4020 	ldr.w	r4, [r9, r0, lsl #2]
 800bd72:	9d05      	ldr	r5, [sp, #20]
 800bd74:	f3c1 2007 	ubfx	r0, r1, #8, #8
 800bd78:	f859 7020 	ldr.w	r7, [r9, r0, lsl #2]
 800bd7c:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800bd80:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 800bd84:	4425      	add	r5, r4
 800bd86:	0e09      	lsrs	r1, r1, #24
 800bd88:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 800bd8c:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800bd90:	b2d9      	uxtb	r1, r3
 800bd92:	eb00 2497 	add.w	r4, r0, r7, lsr #10
 800bd96:	f859 0021 	ldr.w	r0, [r9, r1, lsl #2]
 800bd9a:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800bd9e:	9405      	str	r4, [sp, #20]
 800bda0:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 800bda4:	f859 4021 	ldr.w	r4, [r9, r1, lsl #2]
 800bda8:	f3c3 4107 	ubfx	r1, r3, #16, #8
 800bdac:	eb00 2b96 	add.w	fp, r0, r6, lsr #10
 800bdb0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800bdb4:	0e1b      	lsrs	r3, r3, #24
 800bdb6:	f859 0023 	ldr.w	r0, [r9, r3, lsl #2]
 800bdba:	eb04 249b 	add.w	r4, r4, fp, lsr #10
 800bdbe:	eb01 2194 	add.w	r1, r1, r4, lsr #10
 800bdc2:	b2d3      	uxtb	r3, r2
 800bdc4:	9108      	str	r1, [sp, #32]
 800bdc6:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800bdca:	eb00 2091 	add.w	r0, r0, r1, lsr #10
 800bdce:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800bdd2:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800bdd6:	eb03 2890 	add.w	r8, r3, r0, lsr #10
 800bdda:	eb01 2398 	add.w	r3, r1, r8, lsr #10
 800bdde:	9300      	str	r3, [sp, #0]
 800bde0:	f3c2 4307 	ubfx	r3, r2, #16, #8
 800bde4:	9900      	ldr	r1, [sp, #0]
 800bde6:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800bdea:	0e12      	lsrs	r2, r2, #24
 800bdec:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800bdf0:	eb03 2e91 	add.w	lr, r3, r1, lsr #10
 800bdf4:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 800bdf8:	4611      	mov	r1, r2
 800bdfa:	9a01      	ldr	r2, [sp, #4]
 800bdfc:	9109      	str	r1, [sp, #36]	@ 0x24
 800bdfe:	b2d3      	uxtb	r3, r2
 800be00:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800be04:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800be08:	eb03 2c91 	add.w	ip, r3, r1, lsr #10
 800be0c:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800be10:	9a05      	ldr	r2, [sp, #20]
 800be12:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800be16:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800be1a:	9205      	str	r2, [sp, #20]
 800be1c:	9a08      	ldr	r2, [sp, #32]
 800be1e:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
 800be22:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800be26:	9208      	str	r2, [sp, #32]
 800be28:	9a00      	ldr	r2, [sp, #0]
 800be2a:	9700      	str	r7, [sp, #0]
 800be2c:	f3c2 0109 	ubfx	r1, r2, #0, #10
 800be30:	910a      	str	r1, [sp, #40]	@ 0x28
 800be32:	9901      	ldr	r1, [sp, #4]
 800be34:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800be38:	f3c1 4507 	ubfx	r5, r1, #16, #8
 800be3c:	f859 7025 	ldr.w	r7, [r9, r5, lsl #2]
 800be40:	0e0d      	lsrs	r5, r1, #24
 800be42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be44:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 800be48:	9905      	ldr	r1, [sp, #20]
 800be4a:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800be4e:	eb03 239c 	add.w	r3, r3, ip, lsr #10
 800be52:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800be56:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
 800be5a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800be5e:	9908      	ldr	r1, [sp, #32]
 800be60:	eb07 2793 	add.w	r7, r7, r3, lsr #10
 800be64:	ea44 440b 	orr.w	r4, r4, fp, lsl #16
 800be68:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800be6c:	eb05 2597 	add.w	r5, r5, r7, lsr #10
 800be70:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800be74:	9401      	str	r4, [sp, #4]
 800be76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800be7a:	9c00      	ldr	r4, [sp, #0]
 800be7c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800be7e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800be82:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800be86:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800be8a:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 800be8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800be92:	f3c5 0e09 	ubfx	lr, r5, #0, #10
 800be96:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800be9a:	0aad      	lsrs	r5, r5, #10
 800be9c:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 800bea0:	9505      	str	r5, [sp, #20]
 800bea2:	46a4      	mov	ip, r4
 800bea4:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800bea8:	ea4e 4707 	orr.w	r7, lr, r7, lsl #16
 800beac:	4c4b      	ldr	r4, [pc, #300]	@ (800bfdc <D128_1CH_HTONS_VOL_HP+0x2c4>)
 800beae:	9d02      	ldr	r5, [sp, #8]
 800beb0:	fb2c 5e04 	smlad	lr, ip, r4, r5
 800beb4:	4d4a      	ldr	r5, [pc, #296]	@ (800bfe0 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800beb6:	fb26 ee05 	smlad	lr, r6, r5, lr
 800beba:	4d4a      	ldr	r5, [pc, #296]	@ (800bfe4 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 800bebc:	9c01      	ldr	r4, [sp, #4]
 800bebe:	fb24 ee05 	smlad	lr, r4, r5, lr
 800bec2:	4d49      	ldr	r5, [pc, #292]	@ (800bfe8 <D128_1CH_HTONS_VOL_HP+0x2d0>)
 800bec4:	fb20 ee05 	smlad	lr, r0, r5, lr
 800bec8:	4d48      	ldr	r5, [pc, #288]	@ (800bfec <D128_1CH_HTONS_VOL_HP+0x2d4>)
 800beca:	fb21 ee05 	smlad	lr, r1, r5, lr
 800bece:	4d48      	ldr	r5, [pc, #288]	@ (800bff0 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 800bed0:	fb22 ee05 	smlad	lr, r2, r5, lr
 800bed4:	4d47      	ldr	r5, [pc, #284]	@ (800bff4 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 800bed6:	fb23 ec05 	smlad	ip, r3, r5, lr
 800beda:	f44f 3e80 	mov.w	lr, #65536	@ 0x10000
 800bede:	fb27 ce0e 	smlad	lr, r7, lr, ip
 800bee2:	9c00      	ldr	r4, [sp, #0]
 800bee4:	4d44      	ldr	r5, [pc, #272]	@ (800bff8 <D128_1CH_HTONS_VOL_HP+0x2e0>)
 800bee6:	46a4      	mov	ip, r4
 800bee8:	9c03      	ldr	r4, [sp, #12]
 800beea:	fb2c 4c05 	smlad	ip, ip, r5, r4
 800beee:	4d43      	ldr	r5, [pc, #268]	@ (800bffc <D128_1CH_HTONS_VOL_HP+0x2e4>)
 800bef0:	fb26 c805 	smlad	r8, r6, r5, ip
 800bef4:	f8df c120 	ldr.w	ip, [pc, #288]	@ 800c018 <D128_1CH_HTONS_VOL_HP+0x300>
 800bef8:	9d01      	ldr	r5, [sp, #4]
 800befa:	fb25 8c0c 	smlad	ip, r5, ip, r8
 800befe:	f8df 811c 	ldr.w	r8, [pc, #284]	@ 800c01c <D128_1CH_HTONS_VOL_HP+0x304>
 800bf02:	fb20 cc08 	smlad	ip, r0, r8, ip
 800bf06:	f8df 8118 	ldr.w	r8, [pc, #280]	@ 800c020 <D128_1CH_HTONS_VOL_HP+0x308>
 800bf0a:	fb21 c808 	smlad	r8, r1, r8, ip
 800bf0e:	f8df c114 	ldr.w	ip, [pc, #276]	@ 800c024 <D128_1CH_HTONS_VOL_HP+0x30c>
 800bf12:	fb22 880c 	smlad	r8, r2, ip, r8
 800bf16:	f8df c110 	ldr.w	ip, [pc, #272]	@ 800c028 <D128_1CH_HTONS_VOL_HP+0x310>
 800bf1a:	fb23 8c0c 	smlad	ip, r3, ip, r8
 800bf1e:	f8df 810c 	ldr.w	r8, [pc, #268]	@ 800c02c <D128_1CH_HTONS_VOL_HP+0x314>
 800bf22:	fb27 c508 	smlad	r5, r7, r8, ip
 800bf26:	f04f 0b01 	mov.w	fp, #1
 800bf2a:	9502      	str	r5, [sp, #8]
 800bf2c:	9c00      	ldr	r4, [sp, #0]
 800bf2e:	fb24 fb0b 	smuad	fp, r4, fp
 800bf32:	f8df c0fc 	ldr.w	ip, [pc, #252]	@ 800c030 <D128_1CH_HTONS_VOL_HP+0x318>
 800bf36:	fb26 b60c 	smlad	r6, r6, ip, fp
 800bf3a:	f8df c0f8 	ldr.w	ip, [pc, #248]	@ 800c034 <D128_1CH_HTONS_VOL_HP+0x31c>
 800bf3e:	9c01      	ldr	r4, [sp, #4]
 800bf40:	fb24 660c 	smlad	r6, r4, ip, r6
 800bf44:	4c2e      	ldr	r4, [pc, #184]	@ (800c000 <D128_1CH_HTONS_VOL_HP+0x2e8>)
 800bf46:	fb20 6604 	smlad	r6, r0, r4, r6
 800bf4a:	4c2e      	ldr	r4, [pc, #184]	@ (800c004 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 800bf4c:	fb21 6604 	smlad	r6, r1, r4, r6
 800bf50:	4c2d      	ldr	r4, [pc, #180]	@ (800c008 <D128_1CH_HTONS_VOL_HP+0x2f0>)
 800bf52:	fb22 6604 	smlad	r6, r2, r4, r6
 800bf56:	4c2d      	ldr	r4, [pc, #180]	@ (800c00c <D128_1CH_HTONS_VOL_HP+0x2f4>)
 800bf58:	fb23 6304 	smlad	r3, r3, r4, r6
 800bf5c:	4a2c      	ldr	r2, [pc, #176]	@ (800c010 <D128_1CH_HTONS_VOL_HP+0x2f8>)
 800bf5e:	fb27 3302 	smlad	r3, r7, r2, r3
 800bf62:	9303      	str	r3, [sp, #12]
 800bf64:	9b04      	ldr	r3, [sp, #16]
 800bf66:	f5ae 1e80 	sub.w	lr, lr, #1048576	@ 0x100000
 800bf6a:	4473      	add	r3, lr
 800bf6c:	461a      	mov	r2, r3
 800bf6e:	9b06      	ldr	r3, [sp, #24]
 800bf70:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800bf72:	1ad2      	subs	r2, r2, r3
 800bf74:	17d1      	asrs	r1, r2, #31
 800bf76:	fba2 2304 	umull	r2, r3, r2, r4
 800bf7a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800bf7e:	fb04 3301 	mla	r3, r4, r1, r3
 800bf82:	2100      	movs	r1, #0
 800bf84:	f112 4400 	adds.w	r4, r2, #2147483648	@ 0x80000000
 800bf88:	f143 0500 	adc.w	r5, r3, #0
 800bf8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bf8e:	022a      	lsls	r2, r5, #8
 800bf90:	fbc3 0102 	smlal	r0, r1, r3, r2
 800bf94:	9b07      	ldr	r3, [sp, #28]
 800bf96:	108a      	asrs	r2, r1, #2
 800bf98:	f302 020f 	ssat	r2, #16, r2
 800bf9c:	f823 2b02 	strh.w	r2, [r3], #2
 800bfa0:	006a      	lsls	r2, r5, #1
 800bfa2:	9204      	str	r2, [sp, #16]
 800bfa4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bfa6:	9307      	str	r3, [sp, #28]
 800bfa8:	4293      	cmp	r3, r2
 800bfaa:	f10a 0a10 	add.w	sl, sl, #16
 800bfae:	f8cd e018 	str.w	lr, [sp, #24]
 800bfb2:	f47f aed2 	bne.w	800bd5a <D128_1CH_HTONS_VOL_HP+0x42>
 800bfb6:	4671      	mov	r1, lr
 800bfb8:	9d05      	ldr	r5, [sp, #20]
 800bfba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bfbc:	9803      	ldr	r0, [sp, #12]
 800bfbe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bfc0:	6098      	str	r0, [r3, #8]
 800bfc2:	9802      	ldr	r0, [sp, #8]
 800bfc4:	61dd      	str	r5, [r3, #28]
 800bfc6:	60d8      	str	r0, [r3, #12]
 800bfc8:	9804      	ldr	r0, [sp, #16]
 800bfca:	619a      	str	r2, [r3, #24]
 800bfcc:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800bfd0:	2000      	movs	r0, #0
 800bfd2:	b011      	add	sp, #68	@ 0x44
 800bfd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfd8:	9906      	ldr	r1, [sp, #24]
 800bfda:	e7ee      	b.n	800bfba <D128_1CH_HTONS_VOL_HP+0x2a2>
 800bfdc:	00780069 	.word	0x00780069
 800bfe0:	005b004e 	.word	0x005b004e
 800bfe4:	00420037 	.word	0x00420037
 800bfe8:	002d0024 	.word	0x002d0024
 800bfec:	001c0015 	.word	0x001c0015
 800bff0:	000f000a 	.word	0x000f000a
 800bff4:	00060003 	.word	0x00060003
 800bff8:	00880096 	.word	0x00880096
 800bffc:	00a200ac 	.word	0x00a200ac
 800c000:	0015001c 	.word	0x0015001c
 800c004:	0024002d 	.word	0x0024002d
 800c008:	00370042 	.word	0x00370042
 800c00c:	004e005b 	.word	0x004e005b
 800c010:	00690078 	.word	0x00690078
 800c014:	2000000c 	.word	0x2000000c
 800c018:	00b400ba 	.word	0x00b400ba
 800c01c:	00be00c0 	.word	0x00be00c0
 800c020:	00c000be 	.word	0x00c000be
 800c024:	00ba00b4 	.word	0x00ba00b4
 800c028:	00ac00a2 	.word	0x00ac00a2
 800c02c:	00960088 	.word	0x00960088
 800c030:	00030006 	.word	0x00030006
 800c034:	000a000f 	.word	0x000a000f

0800c038 <PDM_Filter_Init>:
 800c038:	f64f 71f0 	movw	r1, #65520	@ 0xfff0
 800c03c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c03e:	f24c 2540 	movw	r5, #49728	@ 0xc240
 800c042:	4a58      	ldr	r2, [pc, #352]	@ (800c1a4 <PDM_Filter_Init+0x16c>)
 800c044:	4604      	mov	r4, r0
 800c046:	6813      	ldr	r3, [r2, #0]
 800c048:	4857      	ldr	r0, [pc, #348]	@ (800c1a8 <PDM_Filter_Init+0x170>)
 800c04a:	f023 0301 	bic.w	r3, r3, #1
 800c04e:	6013      	str	r3, [r2, #0]
 800c050:	6803      	ldr	r3, [r0, #0]
 800c052:	400b      	ands	r3, r1
 800c054:	42ab      	cmp	r3, r5
 800c056:	d044      	beq.n	800c0e2 <PDM_Filter_Init+0xaa>
 800c058:	f24c 2270 	movw	r2, #49776	@ 0xc270
 800c05c:	6803      	ldr	r3, [r0, #0]
 800c05e:	4019      	ands	r1, r3
 800c060:	4291      	cmp	r1, r2
 800c062:	d03e      	beq.n	800c0e2 <PDM_Filter_Init+0xaa>
 800c064:	4a51      	ldr	r2, [pc, #324]	@ (800c1ac <PDM_Filter_Init+0x174>)
 800c066:	2101      	movs	r1, #1
 800c068:	4613      	mov	r3, r2
 800c06a:	6011      	str	r1, [r2, #0]
 800c06c:	6819      	ldr	r1, [r3, #0]
 800c06e:	2900      	cmp	r1, #0
 800c070:	d1fc      	bne.n	800c06c <PDM_Filter_Init+0x34>
 800c072:	4b4f      	ldr	r3, [pc, #316]	@ (800c1b0 <PDM_Filter_Init+0x178>)
 800c074:	484f      	ldr	r0, [pc, #316]	@ (800c1b4 <PDM_Filter_Init+0x17c>)
 800c076:	4a50      	ldr	r2, [pc, #320]	@ (800c1b8 <PDM_Filter_Init+0x180>)
 800c078:	6018      	str	r0, [r3, #0]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	f104 000c 	add.w	r0, r4, #12
 800c080:	4293      	cmp	r3, r2
 800c082:	f04f 0240 	mov.w	r2, #64	@ 0x40
 800c086:	d047      	beq.n	800c118 <PDM_Filter_Init+0xe0>
 800c088:	f000 fadb 	bl	800c642 <memset>
 800c08c:	2300      	movs	r3, #0
 800c08e:	6463      	str	r3, [r4, #68]	@ 0x44
 800c090:	2300      	movs	r3, #0
 800c092:	8820      	ldrh	r0, [r4, #0]
 800c094:	8961      	ldrh	r1, [r4, #10]
 800c096:	8922      	ldrh	r2, [r4, #8]
 800c098:	2801      	cmp	r0, #1
 800c09a:	61a3      	str	r3, [r4, #24]
 800c09c:	e9c4 3304 	strd	r3, r3, [r4, #16]
 800c0a0:	60e3      	str	r3, [r4, #12]
 800c0a2:	6263      	str	r3, [r4, #36]	@ 0x24
 800c0a4:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800c0a8:	6423      	str	r3, [r4, #64]	@ 0x40
 800c0aa:	86a1      	strh	r1, [r4, #52]	@ 0x34
 800c0ac:	86e2      	strh	r2, [r4, #54]	@ 0x36
 800c0ae:	d93b      	bls.n	800c128 <PDM_Filter_Init+0xf0>
 800c0b0:	2003      	movs	r0, #3
 800c0b2:	2302      	movs	r3, #2
 800c0b4:	8862      	ldrh	r2, [r4, #2]
 800c0b6:	2a01      	cmp	r2, #1
 800c0b8:	d933      	bls.n	800c122 <PDM_Filter_Init+0xea>
 800c0ba:	2140      	movs	r1, #64	@ 0x40
 800c0bc:	2300      	movs	r3, #0
 800c0be:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800c0c0:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 800c0c4:	6862      	ldr	r2, [r4, #4]
 800c0c6:	bf04      	itt	eq
 800c0c8:	460b      	moveq	r3, r1
 800c0ca:	6421      	streq	r1, [r4, #64]	@ 0x40
 800c0cc:	b11a      	cbz	r2, 800c0d6 <PDM_Filter_Init+0x9e>
 800c0ce:	f043 0310 	orr.w	r3, r3, #16
 800c0d2:	6423      	str	r3, [r4, #64]	@ 0x40
 800c0d4:	62e2      	str	r2, [r4, #44]	@ 0x2c
 800c0d6:	2200      	movs	r2, #0
 800c0d8:	8722      	strh	r2, [r4, #56]	@ 0x38
 800c0da:	b908      	cbnz	r0, 800c0e0 <PDM_Filter_Init+0xa8>
 800c0dc:	3380      	adds	r3, #128	@ 0x80
 800c0de:	6423      	str	r3, [r4, #64]	@ 0x40
 800c0e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c0e2:	4b36      	ldr	r3, [pc, #216]	@ (800c1bc <PDM_Filter_Init+0x184>)
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d1bc      	bne.n	800c064 <PDM_Filter_Init+0x2c>
 800c0ea:	4a35      	ldr	r2, [pc, #212]	@ (800c1c0 <PDM_Filter_Init+0x188>)
 800c0ec:	6813      	ldr	r3, [r2, #0]
 800c0ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c0f2:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 800c0f6:	d006      	beq.n	800c106 <PDM_Filter_Init+0xce>
 800c0f8:	f240 4183 	movw	r1, #1155	@ 0x483
 800c0fc:	6813      	ldr	r3, [r2, #0]
 800c0fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c102:	428b      	cmp	r3, r1
 800c104:	d1ae      	bne.n	800c064 <PDM_Filter_Init+0x2c>
 800c106:	4a2f      	ldr	r2, [pc, #188]	@ (800c1c4 <PDM_Filter_Init+0x18c>)
 800c108:	2101      	movs	r1, #1
 800c10a:	4613      	mov	r3, r2
 800c10c:	6011      	str	r1, [r2, #0]
 800c10e:	6819      	ldr	r1, [r3, #0]
 800c110:	2900      	cmp	r1, #0
 800c112:	d1fc      	bne.n	800c10e <PDM_Filter_Init+0xd6>
 800c114:	4b2c      	ldr	r3, [pc, #176]	@ (800c1c8 <PDM_Filter_Init+0x190>)
 800c116:	e7ad      	b.n	800c074 <PDM_Filter_Init+0x3c>
 800c118:	f000 fa93 	bl	800c642 <memset>
 800c11c:	4b26      	ldr	r3, [pc, #152]	@ (800c1b8 <PDM_Filter_Init+0x180>)
 800c11e:	6463      	str	r3, [r4, #68]	@ 0x44
 800c120:	e7b6      	b.n	800c090 <PDM_Filter_Init+0x58>
 800c122:	d038      	beq.n	800c196 <PDM_Filter_Init+0x15e>
 800c124:	4618      	mov	r0, r3
 800c126:	e7c8      	b.n	800c0ba <PDM_Filter_Init+0x82>
 800c128:	4d28      	ldr	r5, [pc, #160]	@ (800c1cc <PDM_Filter_Init+0x194>)
 800c12a:	782a      	ldrb	r2, [r5, #0]
 800c12c:	d01a      	beq.n	800c164 <PDM_Filter_Init+0x12c>
 800c12e:	2a01      	cmp	r2, #1
 800c130:	d001      	beq.n	800c136 <PDM_Filter_Init+0xfe>
 800c132:	2001      	movs	r0, #1
 800c134:	e7be      	b.n	800c0b4 <PDM_Filter_Init+0x7c>
 800c136:	4926      	ldr	r1, [pc, #152]	@ (800c1d0 <PDM_Filter_Init+0x198>)
 800c138:	f8df c09c 	ldr.w	ip, [pc, #156]	@ 800c1d8 <PDM_Filter_Init+0x1a0>
 800c13c:	4f25      	ldr	r7, [pc, #148]	@ (800c1d4 <PDM_Filter_Init+0x19c>)
 800c13e:	f501 6680 	add.w	r6, r1, #1024	@ 0x400
 800c142:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800c146:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800c14a:	ea02 0007 	and.w	r0, r2, r7
 800c14e:	4303      	orrs	r3, r0
 800c150:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800c154:	4413      	add	r3, r2
 800c156:	428e      	cmp	r6, r1
 800c158:	600b      	str	r3, [r1, #0]
 800c15a:	d1f2      	bne.n	800c142 <PDM_Filter_Init+0x10a>
 800c15c:	2300      	movs	r3, #0
 800c15e:	2001      	movs	r0, #1
 800c160:	702b      	strb	r3, [r5, #0]
 800c162:	e7a7      	b.n	800c0b4 <PDM_Filter_Init+0x7c>
 800c164:	2a00      	cmp	r2, #0
 800c166:	d1a5      	bne.n	800c0b4 <PDM_Filter_Init+0x7c>
 800c168:	4919      	ldr	r1, [pc, #100]	@ (800c1d0 <PDM_Filter_Init+0x198>)
 800c16a:	f8df c06c 	ldr.w	ip, [pc, #108]	@ 800c1d8 <PDM_Filter_Init+0x1a0>
 800c16e:	4f19      	ldr	r7, [pc, #100]	@ (800c1d4 <PDM_Filter_Init+0x19c>)
 800c170:	f501 6680 	add.w	r6, r1, #1024	@ 0x400
 800c174:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800c178:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800c17c:	ea02 0007 	and.w	r0, r2, r7
 800c180:	4303      	orrs	r3, r0
 800c182:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800c186:	4413      	add	r3, r2
 800c188:	428e      	cmp	r6, r1
 800c18a:	600b      	str	r3, [r1, #0]
 800c18c:	d1f2      	bne.n	800c174 <PDM_Filter_Init+0x13c>
 800c18e:	2001      	movs	r0, #1
 800c190:	2300      	movs	r3, #0
 800c192:	7028      	strb	r0, [r5, #0]
 800c194:	e78e      	b.n	800c0b4 <PDM_Filter_Init+0x7c>
 800c196:	2220      	movs	r2, #32
 800c198:	4618      	mov	r0, r3
 800c19a:	6422      	str	r2, [r4, #64]	@ 0x40
 800c19c:	4613      	mov	r3, r2
 800c19e:	2160      	movs	r1, #96	@ 0x60
 800c1a0:	e78d      	b.n	800c0be <PDM_Filter_Init+0x86>
 800c1a2:	bf00      	nop
 800c1a4:	e0002000 	.word	0xe0002000
 800c1a8:	e000ed00 	.word	0xe000ed00
 800c1ac:	40023008 	.word	0x40023008
 800c1b0:	40023000 	.word	0x40023000
 800c1b4:	f407a5c2 	.word	0xf407a5c2
 800c1b8:	b5e8b5cd 	.word	0xb5e8b5cd
 800c1bc:	e0042000 	.word	0xe0042000
 800c1c0:	5c001000 	.word	0x5c001000
 800c1c4:	58024c08 	.word	0x58024c08
 800c1c8:	58024c00 	.word	0x58024c00
 800c1cc:	20000764 	.word	0x20000764
 800c1d0:	20000008 	.word	0x20000008
 800c1d4:	000ffc00 	.word	0x000ffc00
 800c1d8:	3ff00000 	.word	0x3ff00000

0800c1dc <PDM_Filter_setConfig>:
 800c1dc:	4b6d      	ldr	r3, [pc, #436]	@ (800c394 <PDM_Filter_setConfig+0x1b8>)
 800c1de:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 800c1e0:	429a      	cmp	r2, r3
 800c1e2:	d12f      	bne.n	800c244 <PDM_Filter_setConfig+0x68>
 800c1e4:	b570      	push	{r4, r5, r6, lr}
 800c1e6:	4604      	mov	r4, r0
 800c1e8:	ed2d 8b04 	vpush	{d8-d9}
 800c1ec:	460d      	mov	r5, r1
 800c1ee:	880a      	ldrh	r2, [r1, #0]
 800c1f0:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800c1f2:	1e50      	subs	r0, r2, #1
 800c1f4:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800c1f8:	2806      	cmp	r0, #6
 800c1fa:	6421      	str	r1, [r4, #64]	@ 0x40
 800c1fc:	b082      	sub	sp, #8
 800c1fe:	f9b4 6038 	ldrsh.w	r6, [r4, #56]	@ 0x38
 800c202:	f9b5 1004 	ldrsh.w	r1, [r5, #4]
 800c206:	d904      	bls.n	800c212 <PDM_Filter_setConfig+0x36>
 800c208:	42b1      	cmp	r1, r6
 800c20a:	f000 80bb 	beq.w	800c384 <PDM_Filter_setConfig+0x1a8>
 800c20e:	2008      	movs	r0, #8
 800c210:	e01d      	b.n	800c24e <PDM_Filter_setConfig+0x72>
 800c212:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 800c214:	4290      	cmp	r0, r2
 800c216:	d070      	beq.n	800c2fa <PDM_Filter_setConfig+0x11e>
 800c218:	f423 7387 	bic.w	r3, r3, #270	@ 0x10e
 800c21c:	f023 0301 	bic.w	r3, r3, #1
 800c220:	4313      	orrs	r3, r2
 800c222:	f003 0070 	and.w	r0, r3, #112	@ 0x70
 800c226:	6423      	str	r3, [r4, #64]	@ 0x40
 800c228:	2870      	cmp	r0, #112	@ 0x70
 800c22a:	f003 030f 	and.w	r3, r3, #15
 800c22e:	f103 33ff 	add.w	r3, r3, #4294967295
 800c232:	d067      	beq.n	800c304 <PDM_Filter_setConfig+0x128>
 800c234:	2b06      	cmp	r3, #6
 800c236:	d809      	bhi.n	800c24c <PDM_Filter_setConfig+0x70>
 800c238:	e8df f003 	tbb	[pc, r3]
 800c23c:	89868380 	.word	0x89868380
 800c240:	8f8c      	.short	0x8f8c
 800c242:	7d          	.byte	0x7d
 800c243:	00          	.byte	0x00
 800c244:	2004      	movs	r0, #4
 800c246:	4770      	bx	lr
 800c248:	4b53      	ldr	r3, [pc, #332]	@ (800c398 <PDM_Filter_setConfig+0x1bc>)
 800c24a:	64a3      	str	r3, [r4, #72]	@ 0x48
 800c24c:	2000      	movs	r0, #0
 800c24e:	f111 0f0c 	cmn.w	r1, #12
 800c252:	da0a      	bge.n	800c26a <PDM_Filter_setConfig+0x8e>
 800c254:	f64f 73f4 	movw	r3, #65524	@ 0xfff4
 800c258:	3040      	adds	r0, #64	@ 0x40
 800c25a:	80ab      	strh	r3, [r5, #4]
 800c25c:	886b      	ldrh	r3, [r5, #2]
 800c25e:	8622      	strh	r2, [r4, #48]	@ 0x30
 800c260:	8663      	strh	r3, [r4, #50]	@ 0x32
 800c262:	b002      	add	sp, #8
 800c264:	ecbd 8b04 	vpop	{d8-d9}
 800c268:	bd70      	pop	{r4, r5, r6, pc}
 800c26a:	2933      	cmp	r1, #51	@ 0x33
 800c26c:	dc41      	bgt.n	800c2f2 <PDM_Filter_setConfig+0x116>
 800c26e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c270:	f003 030f 	and.w	r3, r3, #15
 800c274:	3b01      	subs	r3, #1
 800c276:	2b06      	cmp	r3, #6
 800c278:	d858      	bhi.n	800c32c <PDM_Filter_setConfig+0x150>
 800c27a:	4e48      	ldr	r6, [pc, #288]	@ (800c39c <PDM_Filter_setConfig+0x1c0>)
 800c27c:	4a48      	ldr	r2, [pc, #288]	@ (800c3a0 <PDM_Filter_setConfig+0x1c4>)
 800c27e:	009b      	lsls	r3, r3, #2
 800c280:	441e      	add	r6, r3
 800c282:	4413      	add	r3, r2
 800c284:	ed96 9a00 	vldr	s18, [r6]
 800c288:	edd3 8a00 	vldr	s17, [r3]
 800c28c:	ee07 1a90 	vmov	s15, r1
 800c290:	eef8 0ae7 	vcvt.f32.s32	s1, s15
 800c294:	eef3 7a04 	vmov.f32	s15, #52	@ 0x41a00000  20.0
 800c298:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 800c29c:	eec0 0aa7 	vdiv.f32	s1, s1, s15
 800c2a0:	9001      	str	r0, [sp, #4]
 800c2a2:	f000 fff7 	bl	800d294 <powf>
 800c2a6:	eddf 0a3f 	vldr	s1, [pc, #252]	@ 800c3a4 <PDM_Filter_setConfig+0x1c8>
 800c2aa:	eeb0 8a40 	vmov.f32	s16, s0
 800c2ae:	ee70 0ac9 	vsub.f32	s1, s1, s18
 800c2b2:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 800c2b6:	f000 ffed 	bl	800d294 <powf>
 800c2ba:	ee28 8a28 	vmul.f32	s16, s16, s17
 800c2be:	ee28 8a00 	vmul.f32	s16, s16, s0
 800c2c2:	feb8 8a48 	vrinta.f32	s16, s16
 800c2c6:	eebc 8ac8 	vcvt.u32.f32	s16, s16
 800c2ca:	88a9      	ldrh	r1, [r5, #4]
 800c2cc:	882a      	ldrh	r2, [r5, #0]
 800c2ce:	886b      	ldrh	r3, [r5, #2]
 800c2d0:	9801      	ldr	r0, [sp, #4]
 800c2d2:	ed84 8a0f 	vstr	s16, [r4, #60]	@ 0x3c
 800c2d6:	8721      	strh	r1, [r4, #56]	@ 0x38
 800c2d8:	8622      	strh	r2, [r4, #48]	@ 0x30
 800c2da:	8663      	strh	r3, [r4, #50]	@ 0x32
 800c2dc:	2800      	cmp	r0, #0
 800c2de:	d1c0      	bne.n	800c262 <PDM_Filter_setConfig+0x86>
 800c2e0:	2000      	movs	r0, #0
 800c2e2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c2e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c2e8:	6423      	str	r3, [r4, #64]	@ 0x40
 800c2ea:	b002      	add	sp, #8
 800c2ec:	ecbd 8b04 	vpop	{d8-d9}
 800c2f0:	bd70      	pop	{r4, r5, r6, pc}
 800c2f2:	2333      	movs	r3, #51	@ 0x33
 800c2f4:	3040      	adds	r0, #64	@ 0x40
 800c2f6:	80ab      	strh	r3, [r5, #4]
 800c2f8:	e7b0      	b.n	800c25c <PDM_Filter_setConfig+0x80>
 800c2fa:	42b1      	cmp	r1, r6
 800c2fc:	d1a6      	bne.n	800c24c <PDM_Filter_setConfig+0x70>
 800c2fe:	886b      	ldrh	r3, [r5, #2]
 800c300:	8663      	strh	r3, [r4, #50]	@ 0x32
 800c302:	e7ed      	b.n	800c2e0 <PDM_Filter_setConfig+0x104>
 800c304:	2b06      	cmp	r3, #6
 800c306:	d8a1      	bhi.n	800c24c <PDM_Filter_setConfig+0x70>
 800c308:	a001      	add	r0, pc, #4	@ (adr r0, 800c310 <PDM_Filter_setConfig+0x134>)
 800c30a:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800c30e:	bf00      	nop
 800c310:	0800c37f 	.word	0x0800c37f
 800c314:	0800c379 	.word	0x0800c379
 800c318:	0800c36d 	.word	0x0800c36d
 800c31c:	0800c367 	.word	0x0800c367
 800c320:	0800c249 	.word	0x0800c249
 800c324:	0800c361 	.word	0x0800c361
 800c328:	0800c373 	.word	0x0800c373
 800c32c:	eddf 8a1e 	vldr	s17, [pc, #120]	@ 800c3a8 <PDM_Filter_setConfig+0x1cc>
 800c330:	eeb0 9a68 	vmov.f32	s18, s17
 800c334:	e7aa      	b.n	800c28c <PDM_Filter_setConfig+0xb0>
 800c336:	4b1d      	ldr	r3, [pc, #116]	@ (800c3ac <PDM_Filter_setConfig+0x1d0>)
 800c338:	64a3      	str	r3, [r4, #72]	@ 0x48
 800c33a:	e787      	b.n	800c24c <PDM_Filter_setConfig+0x70>
 800c33c:	4b1c      	ldr	r3, [pc, #112]	@ (800c3b0 <PDM_Filter_setConfig+0x1d4>)
 800c33e:	64a3      	str	r3, [r4, #72]	@ 0x48
 800c340:	e784      	b.n	800c24c <PDM_Filter_setConfig+0x70>
 800c342:	4b1c      	ldr	r3, [pc, #112]	@ (800c3b4 <PDM_Filter_setConfig+0x1d8>)
 800c344:	64a3      	str	r3, [r4, #72]	@ 0x48
 800c346:	e781      	b.n	800c24c <PDM_Filter_setConfig+0x70>
 800c348:	4b1b      	ldr	r3, [pc, #108]	@ (800c3b8 <PDM_Filter_setConfig+0x1dc>)
 800c34a:	64a3      	str	r3, [r4, #72]	@ 0x48
 800c34c:	e77e      	b.n	800c24c <PDM_Filter_setConfig+0x70>
 800c34e:	4b1b      	ldr	r3, [pc, #108]	@ (800c3bc <PDM_Filter_setConfig+0x1e0>)
 800c350:	64a3      	str	r3, [r4, #72]	@ 0x48
 800c352:	e77b      	b.n	800c24c <PDM_Filter_setConfig+0x70>
 800c354:	4b1a      	ldr	r3, [pc, #104]	@ (800c3c0 <PDM_Filter_setConfig+0x1e4>)
 800c356:	64a3      	str	r3, [r4, #72]	@ 0x48
 800c358:	e778      	b.n	800c24c <PDM_Filter_setConfig+0x70>
 800c35a:	4b1a      	ldr	r3, [pc, #104]	@ (800c3c4 <PDM_Filter_setConfig+0x1e8>)
 800c35c:	64a3      	str	r3, [r4, #72]	@ 0x48
 800c35e:	e775      	b.n	800c24c <PDM_Filter_setConfig+0x70>
 800c360:	4b19      	ldr	r3, [pc, #100]	@ (800c3c8 <PDM_Filter_setConfig+0x1ec>)
 800c362:	64a3      	str	r3, [r4, #72]	@ 0x48
 800c364:	e772      	b.n	800c24c <PDM_Filter_setConfig+0x70>
 800c366:	4b19      	ldr	r3, [pc, #100]	@ (800c3cc <PDM_Filter_setConfig+0x1f0>)
 800c368:	64a3      	str	r3, [r4, #72]	@ 0x48
 800c36a:	e76f      	b.n	800c24c <PDM_Filter_setConfig+0x70>
 800c36c:	4b18      	ldr	r3, [pc, #96]	@ (800c3d0 <PDM_Filter_setConfig+0x1f4>)
 800c36e:	64a3      	str	r3, [r4, #72]	@ 0x48
 800c370:	e76c      	b.n	800c24c <PDM_Filter_setConfig+0x70>
 800c372:	4b18      	ldr	r3, [pc, #96]	@ (800c3d4 <PDM_Filter_setConfig+0x1f8>)
 800c374:	64a3      	str	r3, [r4, #72]	@ 0x48
 800c376:	e769      	b.n	800c24c <PDM_Filter_setConfig+0x70>
 800c378:	4b17      	ldr	r3, [pc, #92]	@ (800c3d8 <PDM_Filter_setConfig+0x1fc>)
 800c37a:	64a3      	str	r3, [r4, #72]	@ 0x48
 800c37c:	e766      	b.n	800c24c <PDM_Filter_setConfig+0x70>
 800c37e:	4b17      	ldr	r3, [pc, #92]	@ (800c3dc <PDM_Filter_setConfig+0x200>)
 800c380:	64a3      	str	r3, [r4, #72]	@ 0x48
 800c382:	e763      	b.n	800c24c <PDM_Filter_setConfig+0x70>
 800c384:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 800c386:	4293      	cmp	r3, r2
 800c388:	f47f af41 	bne.w	800c20e <PDM_Filter_setConfig+0x32>
 800c38c:	886b      	ldrh	r3, [r5, #2]
 800c38e:	2008      	movs	r0, #8
 800c390:	8663      	strh	r3, [r4, #50]	@ 0x32
 800c392:	e766      	b.n	800c262 <PDM_Filter_setConfig+0x86>
 800c394:	b5e8b5cd 	.word	0xb5e8b5cd
 800c398:	0800b4bd 	.word	0x0800b4bd
 800c39c:	0800da88 	.word	0x0800da88
 800c3a0:	0800daa4 	.word	0x0800daa4
 800c3a4:	42000000 	.word	0x42000000
 800c3a8:	00000000 	.word	0x00000000
 800c3ac:	0800a8cd 	.word	0x0800a8cd
 800c3b0:	0800aa49 	.word	0x0800aa49
 800c3b4:	0800ac21 	.word	0x0800ac21
 800c3b8:	0800ae41 	.word	0x0800ae41
 800c3bc:	0800b0d5 	.word	0x0800b0d5
 800c3c0:	0800a629 	.word	0x0800a629
 800c3c4:	0800a749 	.word	0x0800a749
 800c3c8:	0800b5a5 	.word	0x0800b5a5
 800c3cc:	0800bd19 	.word	0x0800bd19
 800c3d0:	0800bb01 	.word	0x0800bb01
 800c3d4:	0800b6d9 	.word	0x0800b6d9
 800c3d8:	0800b95d 	.word	0x0800b95d
 800c3dc:	0800b7f1 	.word	0x0800b7f1

0800c3e0 <PDM_Filter>:
 800c3e0:	b410      	push	{r4}
 800c3e2:	4b0b      	ldr	r3, [pc, #44]	@ (800c410 <PDM_Filter+0x30>)
 800c3e4:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 800c3e6:	429c      	cmp	r4, r3
 800c3e8:	d107      	bne.n	800c3fa <PDM_Filter+0x1a>
 800c3ea:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800c3ec:	05dc      	lsls	r4, r3, #23
 800c3ee:	d508      	bpl.n	800c402 <PDM_Filter+0x22>
 800c3f0:	6c93      	ldr	r3, [r2, #72]	@ 0x48
 800c3f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c3f6:	320c      	adds	r2, #12
 800c3f8:	4718      	bx	r3
 800c3fa:	2004      	movs	r0, #4
 800c3fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c400:	4770      	bx	lr
 800c402:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c406:	bf14      	ite	ne
 800c408:	2020      	movne	r0, #32
 800c40a:	2030      	moveq	r0, #48	@ 0x30
 800c40c:	e7f6      	b.n	800c3fc <PDM_Filter+0x1c>
 800c40e:	bf00      	nop
 800c410:	b5e8b5cd 	.word	0xb5e8b5cd

0800c414 <std>:
 800c414:	2300      	movs	r3, #0
 800c416:	b510      	push	{r4, lr}
 800c418:	4604      	mov	r4, r0
 800c41a:	6083      	str	r3, [r0, #8]
 800c41c:	8181      	strh	r1, [r0, #12]
 800c41e:	4619      	mov	r1, r3
 800c420:	6643      	str	r3, [r0, #100]	@ 0x64
 800c422:	81c2      	strh	r2, [r0, #14]
 800c424:	2208      	movs	r2, #8
 800c426:	6183      	str	r3, [r0, #24]
 800c428:	e9c0 3300 	strd	r3, r3, [r0]
 800c42c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c430:	305c      	adds	r0, #92	@ 0x5c
 800c432:	f000 f906 	bl	800c642 <memset>
 800c436:	4b0d      	ldr	r3, [pc, #52]	@ (800c46c <std+0x58>)
 800c438:	6224      	str	r4, [r4, #32]
 800c43a:	6263      	str	r3, [r4, #36]	@ 0x24
 800c43c:	4b0c      	ldr	r3, [pc, #48]	@ (800c470 <std+0x5c>)
 800c43e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c440:	4b0c      	ldr	r3, [pc, #48]	@ (800c474 <std+0x60>)
 800c442:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c444:	4b0c      	ldr	r3, [pc, #48]	@ (800c478 <std+0x64>)
 800c446:	6323      	str	r3, [r4, #48]	@ 0x30
 800c448:	4b0c      	ldr	r3, [pc, #48]	@ (800c47c <std+0x68>)
 800c44a:	429c      	cmp	r4, r3
 800c44c:	d006      	beq.n	800c45c <std+0x48>
 800c44e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c452:	4294      	cmp	r4, r2
 800c454:	d002      	beq.n	800c45c <std+0x48>
 800c456:	33d0      	adds	r3, #208	@ 0xd0
 800c458:	429c      	cmp	r4, r3
 800c45a:	d105      	bne.n	800c468 <std+0x54>
 800c45c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c460:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c464:	f000 b966 	b.w	800c734 <__retarget_lock_init_recursive>
 800c468:	bd10      	pop	{r4, pc}
 800c46a:	bf00      	nop
 800c46c:	0800c5bd 	.word	0x0800c5bd
 800c470:	0800c5df 	.word	0x0800c5df
 800c474:	0800c617 	.word	0x0800c617
 800c478:	0800c63b 	.word	0x0800c63b
 800c47c:	20000768 	.word	0x20000768

0800c480 <stdio_exit_handler>:
 800c480:	4a02      	ldr	r2, [pc, #8]	@ (800c48c <stdio_exit_handler+0xc>)
 800c482:	4903      	ldr	r1, [pc, #12]	@ (800c490 <stdio_exit_handler+0x10>)
 800c484:	4803      	ldr	r0, [pc, #12]	@ (800c494 <stdio_exit_handler+0x14>)
 800c486:	f000 b869 	b.w	800c55c <_fwalk_sglue>
 800c48a:	bf00      	nop
 800c48c:	2000040c 	.word	0x2000040c
 800c490:	0800cfd9 	.word	0x0800cfd9
 800c494:	2000041c 	.word	0x2000041c

0800c498 <cleanup_stdio>:
 800c498:	6841      	ldr	r1, [r0, #4]
 800c49a:	4b0c      	ldr	r3, [pc, #48]	@ (800c4cc <cleanup_stdio+0x34>)
 800c49c:	4299      	cmp	r1, r3
 800c49e:	b510      	push	{r4, lr}
 800c4a0:	4604      	mov	r4, r0
 800c4a2:	d001      	beq.n	800c4a8 <cleanup_stdio+0x10>
 800c4a4:	f000 fd98 	bl	800cfd8 <_fflush_r>
 800c4a8:	68a1      	ldr	r1, [r4, #8]
 800c4aa:	4b09      	ldr	r3, [pc, #36]	@ (800c4d0 <cleanup_stdio+0x38>)
 800c4ac:	4299      	cmp	r1, r3
 800c4ae:	d002      	beq.n	800c4b6 <cleanup_stdio+0x1e>
 800c4b0:	4620      	mov	r0, r4
 800c4b2:	f000 fd91 	bl	800cfd8 <_fflush_r>
 800c4b6:	68e1      	ldr	r1, [r4, #12]
 800c4b8:	4b06      	ldr	r3, [pc, #24]	@ (800c4d4 <cleanup_stdio+0x3c>)
 800c4ba:	4299      	cmp	r1, r3
 800c4bc:	d004      	beq.n	800c4c8 <cleanup_stdio+0x30>
 800c4be:	4620      	mov	r0, r4
 800c4c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c4c4:	f000 bd88 	b.w	800cfd8 <_fflush_r>
 800c4c8:	bd10      	pop	{r4, pc}
 800c4ca:	bf00      	nop
 800c4cc:	20000768 	.word	0x20000768
 800c4d0:	200007d0 	.word	0x200007d0
 800c4d4:	20000838 	.word	0x20000838

0800c4d8 <global_stdio_init.part.0>:
 800c4d8:	b510      	push	{r4, lr}
 800c4da:	4b0b      	ldr	r3, [pc, #44]	@ (800c508 <global_stdio_init.part.0+0x30>)
 800c4dc:	2104      	movs	r1, #4
 800c4de:	4c0b      	ldr	r4, [pc, #44]	@ (800c50c <global_stdio_init.part.0+0x34>)
 800c4e0:	4a0b      	ldr	r2, [pc, #44]	@ (800c510 <global_stdio_init.part.0+0x38>)
 800c4e2:	4620      	mov	r0, r4
 800c4e4:	601a      	str	r2, [r3, #0]
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	f7ff ff94 	bl	800c414 <std>
 800c4ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c4f0:	2201      	movs	r2, #1
 800c4f2:	2109      	movs	r1, #9
 800c4f4:	f7ff ff8e 	bl	800c414 <std>
 800c4f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c4fc:	2202      	movs	r2, #2
 800c4fe:	2112      	movs	r1, #18
 800c500:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c504:	f7ff bf86 	b.w	800c414 <std>
 800c508:	200008a0 	.word	0x200008a0
 800c50c:	20000768 	.word	0x20000768
 800c510:	0800c481 	.word	0x0800c481

0800c514 <__sfp_lock_acquire>:
 800c514:	4801      	ldr	r0, [pc, #4]	@ (800c51c <__sfp_lock_acquire+0x8>)
 800c516:	f000 b90e 	b.w	800c736 <__retarget_lock_acquire_recursive>
 800c51a:	bf00      	nop
 800c51c:	200008a9 	.word	0x200008a9

0800c520 <__sfp_lock_release>:
 800c520:	4801      	ldr	r0, [pc, #4]	@ (800c528 <__sfp_lock_release+0x8>)
 800c522:	f000 b909 	b.w	800c738 <__retarget_lock_release_recursive>
 800c526:	bf00      	nop
 800c528:	200008a9 	.word	0x200008a9

0800c52c <__sinit>:
 800c52c:	b510      	push	{r4, lr}
 800c52e:	4604      	mov	r4, r0
 800c530:	f7ff fff0 	bl	800c514 <__sfp_lock_acquire>
 800c534:	6a23      	ldr	r3, [r4, #32]
 800c536:	b11b      	cbz	r3, 800c540 <__sinit+0x14>
 800c538:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c53c:	f7ff bff0 	b.w	800c520 <__sfp_lock_release>
 800c540:	4b04      	ldr	r3, [pc, #16]	@ (800c554 <__sinit+0x28>)
 800c542:	6223      	str	r3, [r4, #32]
 800c544:	4b04      	ldr	r3, [pc, #16]	@ (800c558 <__sinit+0x2c>)
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d1f5      	bne.n	800c538 <__sinit+0xc>
 800c54c:	f7ff ffc4 	bl	800c4d8 <global_stdio_init.part.0>
 800c550:	e7f2      	b.n	800c538 <__sinit+0xc>
 800c552:	bf00      	nop
 800c554:	0800c499 	.word	0x0800c499
 800c558:	200008a0 	.word	0x200008a0

0800c55c <_fwalk_sglue>:
 800c55c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c560:	4607      	mov	r7, r0
 800c562:	4688      	mov	r8, r1
 800c564:	4614      	mov	r4, r2
 800c566:	2600      	movs	r6, #0
 800c568:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c56c:	f1b9 0901 	subs.w	r9, r9, #1
 800c570:	d505      	bpl.n	800c57e <_fwalk_sglue+0x22>
 800c572:	6824      	ldr	r4, [r4, #0]
 800c574:	2c00      	cmp	r4, #0
 800c576:	d1f7      	bne.n	800c568 <_fwalk_sglue+0xc>
 800c578:	4630      	mov	r0, r6
 800c57a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c57e:	89ab      	ldrh	r3, [r5, #12]
 800c580:	2b01      	cmp	r3, #1
 800c582:	d907      	bls.n	800c594 <_fwalk_sglue+0x38>
 800c584:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c588:	3301      	adds	r3, #1
 800c58a:	d003      	beq.n	800c594 <_fwalk_sglue+0x38>
 800c58c:	4629      	mov	r1, r5
 800c58e:	4638      	mov	r0, r7
 800c590:	47c0      	blx	r8
 800c592:	4306      	orrs	r6, r0
 800c594:	3568      	adds	r5, #104	@ 0x68
 800c596:	e7e9      	b.n	800c56c <_fwalk_sglue+0x10>

0800c598 <iprintf>:
 800c598:	b40f      	push	{r0, r1, r2, r3}
 800c59a:	b507      	push	{r0, r1, r2, lr}
 800c59c:	4906      	ldr	r1, [pc, #24]	@ (800c5b8 <iprintf+0x20>)
 800c59e:	ab04      	add	r3, sp, #16
 800c5a0:	6808      	ldr	r0, [r1, #0]
 800c5a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5a6:	6881      	ldr	r1, [r0, #8]
 800c5a8:	9301      	str	r3, [sp, #4]
 800c5aa:	f000 f9e9 	bl	800c980 <_vfiprintf_r>
 800c5ae:	b003      	add	sp, #12
 800c5b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800c5b4:	b004      	add	sp, #16
 800c5b6:	4770      	bx	lr
 800c5b8:	20000418 	.word	0x20000418

0800c5bc <__sread>:
 800c5bc:	b510      	push	{r4, lr}
 800c5be:	460c      	mov	r4, r1
 800c5c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5c4:	f000 f868 	bl	800c698 <_read_r>
 800c5c8:	2800      	cmp	r0, #0
 800c5ca:	bfab      	itete	ge
 800c5cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c5ce:	89a3      	ldrhlt	r3, [r4, #12]
 800c5d0:	181b      	addge	r3, r3, r0
 800c5d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c5d6:	bfac      	ite	ge
 800c5d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c5da:	81a3      	strhlt	r3, [r4, #12]
 800c5dc:	bd10      	pop	{r4, pc}

0800c5de <__swrite>:
 800c5de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5e2:	461f      	mov	r7, r3
 800c5e4:	898b      	ldrh	r3, [r1, #12]
 800c5e6:	4605      	mov	r5, r0
 800c5e8:	460c      	mov	r4, r1
 800c5ea:	05db      	lsls	r3, r3, #23
 800c5ec:	4616      	mov	r6, r2
 800c5ee:	d505      	bpl.n	800c5fc <__swrite+0x1e>
 800c5f0:	2302      	movs	r3, #2
 800c5f2:	2200      	movs	r2, #0
 800c5f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5f8:	f000 f83c 	bl	800c674 <_lseek_r>
 800c5fc:	89a3      	ldrh	r3, [r4, #12]
 800c5fe:	4632      	mov	r2, r6
 800c600:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c604:	4628      	mov	r0, r5
 800c606:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c60a:	81a3      	strh	r3, [r4, #12]
 800c60c:	463b      	mov	r3, r7
 800c60e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c612:	f000 b853 	b.w	800c6bc <_write_r>

0800c616 <__sseek>:
 800c616:	b510      	push	{r4, lr}
 800c618:	460c      	mov	r4, r1
 800c61a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c61e:	f000 f829 	bl	800c674 <_lseek_r>
 800c622:	1c43      	adds	r3, r0, #1
 800c624:	89a3      	ldrh	r3, [r4, #12]
 800c626:	bf15      	itete	ne
 800c628:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c62a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c62e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c632:	81a3      	strheq	r3, [r4, #12]
 800c634:	bf18      	it	ne
 800c636:	81a3      	strhne	r3, [r4, #12]
 800c638:	bd10      	pop	{r4, pc}

0800c63a <__sclose>:
 800c63a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c63e:	f000 b809 	b.w	800c654 <_close_r>

0800c642 <memset>:
 800c642:	4402      	add	r2, r0
 800c644:	4603      	mov	r3, r0
 800c646:	4293      	cmp	r3, r2
 800c648:	d100      	bne.n	800c64c <memset+0xa>
 800c64a:	4770      	bx	lr
 800c64c:	f803 1b01 	strb.w	r1, [r3], #1
 800c650:	e7f9      	b.n	800c646 <memset+0x4>
	...

0800c654 <_close_r>:
 800c654:	b538      	push	{r3, r4, r5, lr}
 800c656:	2300      	movs	r3, #0
 800c658:	4d05      	ldr	r5, [pc, #20]	@ (800c670 <_close_r+0x1c>)
 800c65a:	4604      	mov	r4, r0
 800c65c:	4608      	mov	r0, r1
 800c65e:	602b      	str	r3, [r5, #0]
 800c660:	f7f4 fc3b 	bl	8000eda <_close>
 800c664:	1c43      	adds	r3, r0, #1
 800c666:	d102      	bne.n	800c66e <_close_r+0x1a>
 800c668:	682b      	ldr	r3, [r5, #0]
 800c66a:	b103      	cbz	r3, 800c66e <_close_r+0x1a>
 800c66c:	6023      	str	r3, [r4, #0]
 800c66e:	bd38      	pop	{r3, r4, r5, pc}
 800c670:	200008a4 	.word	0x200008a4

0800c674 <_lseek_r>:
 800c674:	b538      	push	{r3, r4, r5, lr}
 800c676:	4604      	mov	r4, r0
 800c678:	4d06      	ldr	r5, [pc, #24]	@ (800c694 <_lseek_r+0x20>)
 800c67a:	4608      	mov	r0, r1
 800c67c:	4611      	mov	r1, r2
 800c67e:	2200      	movs	r2, #0
 800c680:	602a      	str	r2, [r5, #0]
 800c682:	461a      	mov	r2, r3
 800c684:	f7f4 fc50 	bl	8000f28 <_lseek>
 800c688:	1c43      	adds	r3, r0, #1
 800c68a:	d102      	bne.n	800c692 <_lseek_r+0x1e>
 800c68c:	682b      	ldr	r3, [r5, #0]
 800c68e:	b103      	cbz	r3, 800c692 <_lseek_r+0x1e>
 800c690:	6023      	str	r3, [r4, #0]
 800c692:	bd38      	pop	{r3, r4, r5, pc}
 800c694:	200008a4 	.word	0x200008a4

0800c698 <_read_r>:
 800c698:	b538      	push	{r3, r4, r5, lr}
 800c69a:	4604      	mov	r4, r0
 800c69c:	4d06      	ldr	r5, [pc, #24]	@ (800c6b8 <_read_r+0x20>)
 800c69e:	4608      	mov	r0, r1
 800c6a0:	4611      	mov	r1, r2
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	602a      	str	r2, [r5, #0]
 800c6a6:	461a      	mov	r2, r3
 800c6a8:	f7f4 fbde 	bl	8000e68 <_read>
 800c6ac:	1c43      	adds	r3, r0, #1
 800c6ae:	d102      	bne.n	800c6b6 <_read_r+0x1e>
 800c6b0:	682b      	ldr	r3, [r5, #0]
 800c6b2:	b103      	cbz	r3, 800c6b6 <_read_r+0x1e>
 800c6b4:	6023      	str	r3, [r4, #0]
 800c6b6:	bd38      	pop	{r3, r4, r5, pc}
 800c6b8:	200008a4 	.word	0x200008a4

0800c6bc <_write_r>:
 800c6bc:	b538      	push	{r3, r4, r5, lr}
 800c6be:	4604      	mov	r4, r0
 800c6c0:	4d06      	ldr	r5, [pc, #24]	@ (800c6dc <_write_r+0x20>)
 800c6c2:	4608      	mov	r0, r1
 800c6c4:	4611      	mov	r1, r2
 800c6c6:	2200      	movs	r2, #0
 800c6c8:	602a      	str	r2, [r5, #0]
 800c6ca:	461a      	mov	r2, r3
 800c6cc:	f7f4 fbe9 	bl	8000ea2 <_write>
 800c6d0:	1c43      	adds	r3, r0, #1
 800c6d2:	d102      	bne.n	800c6da <_write_r+0x1e>
 800c6d4:	682b      	ldr	r3, [r5, #0]
 800c6d6:	b103      	cbz	r3, 800c6da <_write_r+0x1e>
 800c6d8:	6023      	str	r3, [r4, #0]
 800c6da:	bd38      	pop	{r3, r4, r5, pc}
 800c6dc:	200008a4 	.word	0x200008a4

0800c6e0 <__errno>:
 800c6e0:	4b01      	ldr	r3, [pc, #4]	@ (800c6e8 <__errno+0x8>)
 800c6e2:	6818      	ldr	r0, [r3, #0]
 800c6e4:	4770      	bx	lr
 800c6e6:	bf00      	nop
 800c6e8:	20000418 	.word	0x20000418

0800c6ec <__libc_init_array>:
 800c6ec:	b570      	push	{r4, r5, r6, lr}
 800c6ee:	4d0d      	ldr	r5, [pc, #52]	@ (800c724 <__libc_init_array+0x38>)
 800c6f0:	2600      	movs	r6, #0
 800c6f2:	4c0d      	ldr	r4, [pc, #52]	@ (800c728 <__libc_init_array+0x3c>)
 800c6f4:	1b64      	subs	r4, r4, r5
 800c6f6:	10a4      	asrs	r4, r4, #2
 800c6f8:	42a6      	cmp	r6, r4
 800c6fa:	d109      	bne.n	800c710 <__libc_init_array+0x24>
 800c6fc:	4d0b      	ldr	r5, [pc, #44]	@ (800c72c <__libc_init_array+0x40>)
 800c6fe:	2600      	movs	r6, #0
 800c700:	4c0b      	ldr	r4, [pc, #44]	@ (800c730 <__libc_init_array+0x44>)
 800c702:	f001 f98f 	bl	800da24 <_init>
 800c706:	1b64      	subs	r4, r4, r5
 800c708:	10a4      	asrs	r4, r4, #2
 800c70a:	42a6      	cmp	r6, r4
 800c70c:	d105      	bne.n	800c71a <__libc_init_array+0x2e>
 800c70e:	bd70      	pop	{r4, r5, r6, pc}
 800c710:	f855 3b04 	ldr.w	r3, [r5], #4
 800c714:	3601      	adds	r6, #1
 800c716:	4798      	blx	r3
 800c718:	e7ee      	b.n	800c6f8 <__libc_init_array+0xc>
 800c71a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c71e:	3601      	adds	r6, #1
 800c720:	4798      	blx	r3
 800c722:	e7f2      	b.n	800c70a <__libc_init_array+0x1e>
 800c724:	0800db14 	.word	0x0800db14
 800c728:	0800db14 	.word	0x0800db14
 800c72c:	0800db14 	.word	0x0800db14
 800c730:	0800db18 	.word	0x0800db18

0800c734 <__retarget_lock_init_recursive>:
 800c734:	4770      	bx	lr

0800c736 <__retarget_lock_acquire_recursive>:
 800c736:	4770      	bx	lr

0800c738 <__retarget_lock_release_recursive>:
 800c738:	4770      	bx	lr
	...

0800c73c <_free_r>:
 800c73c:	b538      	push	{r3, r4, r5, lr}
 800c73e:	4605      	mov	r5, r0
 800c740:	2900      	cmp	r1, #0
 800c742:	d041      	beq.n	800c7c8 <_free_r+0x8c>
 800c744:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c748:	1f0c      	subs	r4, r1, #4
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	bfb8      	it	lt
 800c74e:	18e4      	addlt	r4, r4, r3
 800c750:	f000 f8e0 	bl	800c914 <__malloc_lock>
 800c754:	4a1d      	ldr	r2, [pc, #116]	@ (800c7cc <_free_r+0x90>)
 800c756:	6813      	ldr	r3, [r2, #0]
 800c758:	b933      	cbnz	r3, 800c768 <_free_r+0x2c>
 800c75a:	6063      	str	r3, [r4, #4]
 800c75c:	6014      	str	r4, [r2, #0]
 800c75e:	4628      	mov	r0, r5
 800c760:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c764:	f000 b8dc 	b.w	800c920 <__malloc_unlock>
 800c768:	42a3      	cmp	r3, r4
 800c76a:	d908      	bls.n	800c77e <_free_r+0x42>
 800c76c:	6820      	ldr	r0, [r4, #0]
 800c76e:	1821      	adds	r1, r4, r0
 800c770:	428b      	cmp	r3, r1
 800c772:	bf01      	itttt	eq
 800c774:	6819      	ldreq	r1, [r3, #0]
 800c776:	685b      	ldreq	r3, [r3, #4]
 800c778:	1809      	addeq	r1, r1, r0
 800c77a:	6021      	streq	r1, [r4, #0]
 800c77c:	e7ed      	b.n	800c75a <_free_r+0x1e>
 800c77e:	461a      	mov	r2, r3
 800c780:	685b      	ldr	r3, [r3, #4]
 800c782:	b10b      	cbz	r3, 800c788 <_free_r+0x4c>
 800c784:	42a3      	cmp	r3, r4
 800c786:	d9fa      	bls.n	800c77e <_free_r+0x42>
 800c788:	6811      	ldr	r1, [r2, #0]
 800c78a:	1850      	adds	r0, r2, r1
 800c78c:	42a0      	cmp	r0, r4
 800c78e:	d10b      	bne.n	800c7a8 <_free_r+0x6c>
 800c790:	6820      	ldr	r0, [r4, #0]
 800c792:	4401      	add	r1, r0
 800c794:	1850      	adds	r0, r2, r1
 800c796:	6011      	str	r1, [r2, #0]
 800c798:	4283      	cmp	r3, r0
 800c79a:	d1e0      	bne.n	800c75e <_free_r+0x22>
 800c79c:	6818      	ldr	r0, [r3, #0]
 800c79e:	685b      	ldr	r3, [r3, #4]
 800c7a0:	4408      	add	r0, r1
 800c7a2:	6053      	str	r3, [r2, #4]
 800c7a4:	6010      	str	r0, [r2, #0]
 800c7a6:	e7da      	b.n	800c75e <_free_r+0x22>
 800c7a8:	d902      	bls.n	800c7b0 <_free_r+0x74>
 800c7aa:	230c      	movs	r3, #12
 800c7ac:	602b      	str	r3, [r5, #0]
 800c7ae:	e7d6      	b.n	800c75e <_free_r+0x22>
 800c7b0:	6820      	ldr	r0, [r4, #0]
 800c7b2:	1821      	adds	r1, r4, r0
 800c7b4:	428b      	cmp	r3, r1
 800c7b6:	bf02      	ittt	eq
 800c7b8:	6819      	ldreq	r1, [r3, #0]
 800c7ba:	685b      	ldreq	r3, [r3, #4]
 800c7bc:	1809      	addeq	r1, r1, r0
 800c7be:	6063      	str	r3, [r4, #4]
 800c7c0:	bf08      	it	eq
 800c7c2:	6021      	streq	r1, [r4, #0]
 800c7c4:	6054      	str	r4, [r2, #4]
 800c7c6:	e7ca      	b.n	800c75e <_free_r+0x22>
 800c7c8:	bd38      	pop	{r3, r4, r5, pc}
 800c7ca:	bf00      	nop
 800c7cc:	200008b0 	.word	0x200008b0

0800c7d0 <sbrk_aligned>:
 800c7d0:	b570      	push	{r4, r5, r6, lr}
 800c7d2:	4e0f      	ldr	r6, [pc, #60]	@ (800c810 <sbrk_aligned+0x40>)
 800c7d4:	460c      	mov	r4, r1
 800c7d6:	4605      	mov	r5, r0
 800c7d8:	6831      	ldr	r1, [r6, #0]
 800c7da:	b911      	cbnz	r1, 800c7e2 <sbrk_aligned+0x12>
 800c7dc:	f000 fcb8 	bl	800d150 <_sbrk_r>
 800c7e0:	6030      	str	r0, [r6, #0]
 800c7e2:	4621      	mov	r1, r4
 800c7e4:	4628      	mov	r0, r5
 800c7e6:	f000 fcb3 	bl	800d150 <_sbrk_r>
 800c7ea:	1c43      	adds	r3, r0, #1
 800c7ec:	d103      	bne.n	800c7f6 <sbrk_aligned+0x26>
 800c7ee:	f04f 34ff 	mov.w	r4, #4294967295
 800c7f2:	4620      	mov	r0, r4
 800c7f4:	bd70      	pop	{r4, r5, r6, pc}
 800c7f6:	1cc4      	adds	r4, r0, #3
 800c7f8:	f024 0403 	bic.w	r4, r4, #3
 800c7fc:	42a0      	cmp	r0, r4
 800c7fe:	d0f8      	beq.n	800c7f2 <sbrk_aligned+0x22>
 800c800:	1a21      	subs	r1, r4, r0
 800c802:	4628      	mov	r0, r5
 800c804:	f000 fca4 	bl	800d150 <_sbrk_r>
 800c808:	3001      	adds	r0, #1
 800c80a:	d1f2      	bne.n	800c7f2 <sbrk_aligned+0x22>
 800c80c:	e7ef      	b.n	800c7ee <sbrk_aligned+0x1e>
 800c80e:	bf00      	nop
 800c810:	200008ac 	.word	0x200008ac

0800c814 <_malloc_r>:
 800c814:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c818:	1ccd      	adds	r5, r1, #3
 800c81a:	4606      	mov	r6, r0
 800c81c:	f025 0503 	bic.w	r5, r5, #3
 800c820:	3508      	adds	r5, #8
 800c822:	2d0c      	cmp	r5, #12
 800c824:	bf38      	it	cc
 800c826:	250c      	movcc	r5, #12
 800c828:	2d00      	cmp	r5, #0
 800c82a:	db01      	blt.n	800c830 <_malloc_r+0x1c>
 800c82c:	42a9      	cmp	r1, r5
 800c82e:	d904      	bls.n	800c83a <_malloc_r+0x26>
 800c830:	230c      	movs	r3, #12
 800c832:	6033      	str	r3, [r6, #0]
 800c834:	2000      	movs	r0, #0
 800c836:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c83a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c910 <_malloc_r+0xfc>
 800c83e:	f000 f869 	bl	800c914 <__malloc_lock>
 800c842:	f8d8 3000 	ldr.w	r3, [r8]
 800c846:	461c      	mov	r4, r3
 800c848:	bb44      	cbnz	r4, 800c89c <_malloc_r+0x88>
 800c84a:	4629      	mov	r1, r5
 800c84c:	4630      	mov	r0, r6
 800c84e:	f7ff ffbf 	bl	800c7d0 <sbrk_aligned>
 800c852:	1c43      	adds	r3, r0, #1
 800c854:	4604      	mov	r4, r0
 800c856:	d158      	bne.n	800c90a <_malloc_r+0xf6>
 800c858:	f8d8 4000 	ldr.w	r4, [r8]
 800c85c:	4627      	mov	r7, r4
 800c85e:	2f00      	cmp	r7, #0
 800c860:	d143      	bne.n	800c8ea <_malloc_r+0xd6>
 800c862:	2c00      	cmp	r4, #0
 800c864:	d04b      	beq.n	800c8fe <_malloc_r+0xea>
 800c866:	6823      	ldr	r3, [r4, #0]
 800c868:	4639      	mov	r1, r7
 800c86a:	4630      	mov	r0, r6
 800c86c:	eb04 0903 	add.w	r9, r4, r3
 800c870:	f000 fc6e 	bl	800d150 <_sbrk_r>
 800c874:	4581      	cmp	r9, r0
 800c876:	d142      	bne.n	800c8fe <_malloc_r+0xea>
 800c878:	6821      	ldr	r1, [r4, #0]
 800c87a:	4630      	mov	r0, r6
 800c87c:	1a6d      	subs	r5, r5, r1
 800c87e:	4629      	mov	r1, r5
 800c880:	f7ff ffa6 	bl	800c7d0 <sbrk_aligned>
 800c884:	3001      	adds	r0, #1
 800c886:	d03a      	beq.n	800c8fe <_malloc_r+0xea>
 800c888:	6823      	ldr	r3, [r4, #0]
 800c88a:	442b      	add	r3, r5
 800c88c:	6023      	str	r3, [r4, #0]
 800c88e:	f8d8 3000 	ldr.w	r3, [r8]
 800c892:	685a      	ldr	r2, [r3, #4]
 800c894:	bb62      	cbnz	r2, 800c8f0 <_malloc_r+0xdc>
 800c896:	f8c8 7000 	str.w	r7, [r8]
 800c89a:	e00f      	b.n	800c8bc <_malloc_r+0xa8>
 800c89c:	6822      	ldr	r2, [r4, #0]
 800c89e:	1b52      	subs	r2, r2, r5
 800c8a0:	d420      	bmi.n	800c8e4 <_malloc_r+0xd0>
 800c8a2:	2a0b      	cmp	r2, #11
 800c8a4:	d917      	bls.n	800c8d6 <_malloc_r+0xc2>
 800c8a6:	1961      	adds	r1, r4, r5
 800c8a8:	42a3      	cmp	r3, r4
 800c8aa:	6025      	str	r5, [r4, #0]
 800c8ac:	bf18      	it	ne
 800c8ae:	6059      	strne	r1, [r3, #4]
 800c8b0:	6863      	ldr	r3, [r4, #4]
 800c8b2:	bf08      	it	eq
 800c8b4:	f8c8 1000 	streq.w	r1, [r8]
 800c8b8:	5162      	str	r2, [r4, r5]
 800c8ba:	604b      	str	r3, [r1, #4]
 800c8bc:	4630      	mov	r0, r6
 800c8be:	f000 f82f 	bl	800c920 <__malloc_unlock>
 800c8c2:	f104 000b 	add.w	r0, r4, #11
 800c8c6:	1d23      	adds	r3, r4, #4
 800c8c8:	f020 0007 	bic.w	r0, r0, #7
 800c8cc:	1ac2      	subs	r2, r0, r3
 800c8ce:	bf1c      	itt	ne
 800c8d0:	1a1b      	subne	r3, r3, r0
 800c8d2:	50a3      	strne	r3, [r4, r2]
 800c8d4:	e7af      	b.n	800c836 <_malloc_r+0x22>
 800c8d6:	6862      	ldr	r2, [r4, #4]
 800c8d8:	42a3      	cmp	r3, r4
 800c8da:	bf0c      	ite	eq
 800c8dc:	f8c8 2000 	streq.w	r2, [r8]
 800c8e0:	605a      	strne	r2, [r3, #4]
 800c8e2:	e7eb      	b.n	800c8bc <_malloc_r+0xa8>
 800c8e4:	4623      	mov	r3, r4
 800c8e6:	6864      	ldr	r4, [r4, #4]
 800c8e8:	e7ae      	b.n	800c848 <_malloc_r+0x34>
 800c8ea:	463c      	mov	r4, r7
 800c8ec:	687f      	ldr	r7, [r7, #4]
 800c8ee:	e7b6      	b.n	800c85e <_malloc_r+0x4a>
 800c8f0:	461a      	mov	r2, r3
 800c8f2:	685b      	ldr	r3, [r3, #4]
 800c8f4:	42a3      	cmp	r3, r4
 800c8f6:	d1fb      	bne.n	800c8f0 <_malloc_r+0xdc>
 800c8f8:	2300      	movs	r3, #0
 800c8fa:	6053      	str	r3, [r2, #4]
 800c8fc:	e7de      	b.n	800c8bc <_malloc_r+0xa8>
 800c8fe:	230c      	movs	r3, #12
 800c900:	4630      	mov	r0, r6
 800c902:	6033      	str	r3, [r6, #0]
 800c904:	f000 f80c 	bl	800c920 <__malloc_unlock>
 800c908:	e794      	b.n	800c834 <_malloc_r+0x20>
 800c90a:	6005      	str	r5, [r0, #0]
 800c90c:	e7d6      	b.n	800c8bc <_malloc_r+0xa8>
 800c90e:	bf00      	nop
 800c910:	200008b0 	.word	0x200008b0

0800c914 <__malloc_lock>:
 800c914:	4801      	ldr	r0, [pc, #4]	@ (800c91c <__malloc_lock+0x8>)
 800c916:	f7ff bf0e 	b.w	800c736 <__retarget_lock_acquire_recursive>
 800c91a:	bf00      	nop
 800c91c:	200008a8 	.word	0x200008a8

0800c920 <__malloc_unlock>:
 800c920:	4801      	ldr	r0, [pc, #4]	@ (800c928 <__malloc_unlock+0x8>)
 800c922:	f7ff bf09 	b.w	800c738 <__retarget_lock_release_recursive>
 800c926:	bf00      	nop
 800c928:	200008a8 	.word	0x200008a8

0800c92c <__sfputc_r>:
 800c92c:	6893      	ldr	r3, [r2, #8]
 800c92e:	3b01      	subs	r3, #1
 800c930:	2b00      	cmp	r3, #0
 800c932:	b410      	push	{r4}
 800c934:	6093      	str	r3, [r2, #8]
 800c936:	da08      	bge.n	800c94a <__sfputc_r+0x1e>
 800c938:	6994      	ldr	r4, [r2, #24]
 800c93a:	42a3      	cmp	r3, r4
 800c93c:	db01      	blt.n	800c942 <__sfputc_r+0x16>
 800c93e:	290a      	cmp	r1, #10
 800c940:	d103      	bne.n	800c94a <__sfputc_r+0x1e>
 800c942:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c946:	f000 bb6f 	b.w	800d028 <__swbuf_r>
 800c94a:	6813      	ldr	r3, [r2, #0]
 800c94c:	1c58      	adds	r0, r3, #1
 800c94e:	6010      	str	r0, [r2, #0]
 800c950:	4608      	mov	r0, r1
 800c952:	7019      	strb	r1, [r3, #0]
 800c954:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c958:	4770      	bx	lr

0800c95a <__sfputs_r>:
 800c95a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c95c:	4606      	mov	r6, r0
 800c95e:	460f      	mov	r7, r1
 800c960:	4614      	mov	r4, r2
 800c962:	18d5      	adds	r5, r2, r3
 800c964:	42ac      	cmp	r4, r5
 800c966:	d101      	bne.n	800c96c <__sfputs_r+0x12>
 800c968:	2000      	movs	r0, #0
 800c96a:	e007      	b.n	800c97c <__sfputs_r+0x22>
 800c96c:	463a      	mov	r2, r7
 800c96e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c972:	4630      	mov	r0, r6
 800c974:	f7ff ffda 	bl	800c92c <__sfputc_r>
 800c978:	1c43      	adds	r3, r0, #1
 800c97a:	d1f3      	bne.n	800c964 <__sfputs_r+0xa>
 800c97c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c980 <_vfiprintf_r>:
 800c980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c984:	460d      	mov	r5, r1
 800c986:	b09d      	sub	sp, #116	@ 0x74
 800c988:	4614      	mov	r4, r2
 800c98a:	4698      	mov	r8, r3
 800c98c:	4606      	mov	r6, r0
 800c98e:	b118      	cbz	r0, 800c998 <_vfiprintf_r+0x18>
 800c990:	6a03      	ldr	r3, [r0, #32]
 800c992:	b90b      	cbnz	r3, 800c998 <_vfiprintf_r+0x18>
 800c994:	f7ff fdca 	bl	800c52c <__sinit>
 800c998:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c99a:	07d9      	lsls	r1, r3, #31
 800c99c:	d405      	bmi.n	800c9aa <_vfiprintf_r+0x2a>
 800c99e:	89ab      	ldrh	r3, [r5, #12]
 800c9a0:	059a      	lsls	r2, r3, #22
 800c9a2:	d402      	bmi.n	800c9aa <_vfiprintf_r+0x2a>
 800c9a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c9a6:	f7ff fec6 	bl	800c736 <__retarget_lock_acquire_recursive>
 800c9aa:	89ab      	ldrh	r3, [r5, #12]
 800c9ac:	071b      	lsls	r3, r3, #28
 800c9ae:	d501      	bpl.n	800c9b4 <_vfiprintf_r+0x34>
 800c9b0:	692b      	ldr	r3, [r5, #16]
 800c9b2:	b99b      	cbnz	r3, 800c9dc <_vfiprintf_r+0x5c>
 800c9b4:	4629      	mov	r1, r5
 800c9b6:	4630      	mov	r0, r6
 800c9b8:	f000 fb74 	bl	800d0a4 <__swsetup_r>
 800c9bc:	b170      	cbz	r0, 800c9dc <_vfiprintf_r+0x5c>
 800c9be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c9c0:	07dc      	lsls	r4, r3, #31
 800c9c2:	d504      	bpl.n	800c9ce <_vfiprintf_r+0x4e>
 800c9c4:	f04f 30ff 	mov.w	r0, #4294967295
 800c9c8:	b01d      	add	sp, #116	@ 0x74
 800c9ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9ce:	89ab      	ldrh	r3, [r5, #12]
 800c9d0:	0598      	lsls	r0, r3, #22
 800c9d2:	d4f7      	bmi.n	800c9c4 <_vfiprintf_r+0x44>
 800c9d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c9d6:	f7ff feaf 	bl	800c738 <__retarget_lock_release_recursive>
 800c9da:	e7f3      	b.n	800c9c4 <_vfiprintf_r+0x44>
 800c9dc:	2300      	movs	r3, #0
 800c9de:	f8cd 800c 	str.w	r8, [sp, #12]
 800c9e2:	f04f 0901 	mov.w	r9, #1
 800c9e6:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800cb9c <_vfiprintf_r+0x21c>
 800c9ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9ec:	2320      	movs	r3, #32
 800c9ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c9f2:	2330      	movs	r3, #48	@ 0x30
 800c9f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c9f8:	4623      	mov	r3, r4
 800c9fa:	469a      	mov	sl, r3
 800c9fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ca00:	b10a      	cbz	r2, 800ca06 <_vfiprintf_r+0x86>
 800ca02:	2a25      	cmp	r2, #37	@ 0x25
 800ca04:	d1f9      	bne.n	800c9fa <_vfiprintf_r+0x7a>
 800ca06:	ebba 0b04 	subs.w	fp, sl, r4
 800ca0a:	d00b      	beq.n	800ca24 <_vfiprintf_r+0xa4>
 800ca0c:	465b      	mov	r3, fp
 800ca0e:	4622      	mov	r2, r4
 800ca10:	4629      	mov	r1, r5
 800ca12:	4630      	mov	r0, r6
 800ca14:	f7ff ffa1 	bl	800c95a <__sfputs_r>
 800ca18:	3001      	adds	r0, #1
 800ca1a:	f000 80a7 	beq.w	800cb6c <_vfiprintf_r+0x1ec>
 800ca1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca20:	445a      	add	r2, fp
 800ca22:	9209      	str	r2, [sp, #36]	@ 0x24
 800ca24:	f89a 3000 	ldrb.w	r3, [sl]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	f000 809f 	beq.w	800cb6c <_vfiprintf_r+0x1ec>
 800ca2e:	2300      	movs	r3, #0
 800ca30:	f04f 32ff 	mov.w	r2, #4294967295
 800ca34:	f10a 0a01 	add.w	sl, sl, #1
 800ca38:	9304      	str	r3, [sp, #16]
 800ca3a:	9307      	str	r3, [sp, #28]
 800ca3c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ca40:	931a      	str	r3, [sp, #104]	@ 0x68
 800ca42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ca46:	4654      	mov	r4, sl
 800ca48:	2205      	movs	r2, #5
 800ca4a:	4854      	ldr	r0, [pc, #336]	@ (800cb9c <_vfiprintf_r+0x21c>)
 800ca4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca50:	f000 fb8e 	bl	800d170 <memchr>
 800ca54:	9a04      	ldr	r2, [sp, #16]
 800ca56:	b9d8      	cbnz	r0, 800ca90 <_vfiprintf_r+0x110>
 800ca58:	06d1      	lsls	r1, r2, #27
 800ca5a:	bf44      	itt	mi
 800ca5c:	2320      	movmi	r3, #32
 800ca5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ca62:	0713      	lsls	r3, r2, #28
 800ca64:	bf44      	itt	mi
 800ca66:	232b      	movmi	r3, #43	@ 0x2b
 800ca68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ca6c:	f89a 3000 	ldrb.w	r3, [sl]
 800ca70:	2b2a      	cmp	r3, #42	@ 0x2a
 800ca72:	d015      	beq.n	800caa0 <_vfiprintf_r+0x120>
 800ca74:	9a07      	ldr	r2, [sp, #28]
 800ca76:	4654      	mov	r4, sl
 800ca78:	2000      	movs	r0, #0
 800ca7a:	f04f 0c0a 	mov.w	ip, #10
 800ca7e:	4621      	mov	r1, r4
 800ca80:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ca84:	3b30      	subs	r3, #48	@ 0x30
 800ca86:	2b09      	cmp	r3, #9
 800ca88:	d94b      	bls.n	800cb22 <_vfiprintf_r+0x1a2>
 800ca8a:	b1b0      	cbz	r0, 800caba <_vfiprintf_r+0x13a>
 800ca8c:	9207      	str	r2, [sp, #28]
 800ca8e:	e014      	b.n	800caba <_vfiprintf_r+0x13a>
 800ca90:	eba0 0308 	sub.w	r3, r0, r8
 800ca94:	46a2      	mov	sl, r4
 800ca96:	fa09 f303 	lsl.w	r3, r9, r3
 800ca9a:	4313      	orrs	r3, r2
 800ca9c:	9304      	str	r3, [sp, #16]
 800ca9e:	e7d2      	b.n	800ca46 <_vfiprintf_r+0xc6>
 800caa0:	9b03      	ldr	r3, [sp, #12]
 800caa2:	1d19      	adds	r1, r3, #4
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	9103      	str	r1, [sp, #12]
 800caaa:	bfbb      	ittet	lt
 800caac:	425b      	neglt	r3, r3
 800caae:	f042 0202 	orrlt.w	r2, r2, #2
 800cab2:	9307      	strge	r3, [sp, #28]
 800cab4:	9307      	strlt	r3, [sp, #28]
 800cab6:	bfb8      	it	lt
 800cab8:	9204      	strlt	r2, [sp, #16]
 800caba:	7823      	ldrb	r3, [r4, #0]
 800cabc:	2b2e      	cmp	r3, #46	@ 0x2e
 800cabe:	d10a      	bne.n	800cad6 <_vfiprintf_r+0x156>
 800cac0:	7863      	ldrb	r3, [r4, #1]
 800cac2:	2b2a      	cmp	r3, #42	@ 0x2a
 800cac4:	d132      	bne.n	800cb2c <_vfiprintf_r+0x1ac>
 800cac6:	9b03      	ldr	r3, [sp, #12]
 800cac8:	3402      	adds	r4, #2
 800caca:	1d1a      	adds	r2, r3, #4
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cad2:	9203      	str	r2, [sp, #12]
 800cad4:	9305      	str	r3, [sp, #20]
 800cad6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cbac <_vfiprintf_r+0x22c>
 800cada:	2203      	movs	r2, #3
 800cadc:	7821      	ldrb	r1, [r4, #0]
 800cade:	4650      	mov	r0, sl
 800cae0:	f000 fb46 	bl	800d170 <memchr>
 800cae4:	b138      	cbz	r0, 800caf6 <_vfiprintf_r+0x176>
 800cae6:	eba0 000a 	sub.w	r0, r0, sl
 800caea:	2240      	movs	r2, #64	@ 0x40
 800caec:	9b04      	ldr	r3, [sp, #16]
 800caee:	3401      	adds	r4, #1
 800caf0:	4082      	lsls	r2, r0
 800caf2:	4313      	orrs	r3, r2
 800caf4:	9304      	str	r3, [sp, #16]
 800caf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cafa:	2206      	movs	r2, #6
 800cafc:	4828      	ldr	r0, [pc, #160]	@ (800cba0 <_vfiprintf_r+0x220>)
 800cafe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cb02:	f000 fb35 	bl	800d170 <memchr>
 800cb06:	2800      	cmp	r0, #0
 800cb08:	d03f      	beq.n	800cb8a <_vfiprintf_r+0x20a>
 800cb0a:	4b26      	ldr	r3, [pc, #152]	@ (800cba4 <_vfiprintf_r+0x224>)
 800cb0c:	bb1b      	cbnz	r3, 800cb56 <_vfiprintf_r+0x1d6>
 800cb0e:	9b03      	ldr	r3, [sp, #12]
 800cb10:	3307      	adds	r3, #7
 800cb12:	f023 0307 	bic.w	r3, r3, #7
 800cb16:	3308      	adds	r3, #8
 800cb18:	9303      	str	r3, [sp, #12]
 800cb1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb1c:	443b      	add	r3, r7
 800cb1e:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb20:	e76a      	b.n	800c9f8 <_vfiprintf_r+0x78>
 800cb22:	fb0c 3202 	mla	r2, ip, r2, r3
 800cb26:	460c      	mov	r4, r1
 800cb28:	2001      	movs	r0, #1
 800cb2a:	e7a8      	b.n	800ca7e <_vfiprintf_r+0xfe>
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	3401      	adds	r4, #1
 800cb30:	f04f 0c0a 	mov.w	ip, #10
 800cb34:	4619      	mov	r1, r3
 800cb36:	9305      	str	r3, [sp, #20]
 800cb38:	4620      	mov	r0, r4
 800cb3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cb3e:	3a30      	subs	r2, #48	@ 0x30
 800cb40:	2a09      	cmp	r2, #9
 800cb42:	d903      	bls.n	800cb4c <_vfiprintf_r+0x1cc>
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d0c6      	beq.n	800cad6 <_vfiprintf_r+0x156>
 800cb48:	9105      	str	r1, [sp, #20]
 800cb4a:	e7c4      	b.n	800cad6 <_vfiprintf_r+0x156>
 800cb4c:	fb0c 2101 	mla	r1, ip, r1, r2
 800cb50:	4604      	mov	r4, r0
 800cb52:	2301      	movs	r3, #1
 800cb54:	e7f0      	b.n	800cb38 <_vfiprintf_r+0x1b8>
 800cb56:	ab03      	add	r3, sp, #12
 800cb58:	462a      	mov	r2, r5
 800cb5a:	a904      	add	r1, sp, #16
 800cb5c:	4630      	mov	r0, r6
 800cb5e:	9300      	str	r3, [sp, #0]
 800cb60:	4b11      	ldr	r3, [pc, #68]	@ (800cba8 <_vfiprintf_r+0x228>)
 800cb62:	f3af 8000 	nop.w
 800cb66:	4607      	mov	r7, r0
 800cb68:	1c78      	adds	r0, r7, #1
 800cb6a:	d1d6      	bne.n	800cb1a <_vfiprintf_r+0x19a>
 800cb6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cb6e:	07d9      	lsls	r1, r3, #31
 800cb70:	d405      	bmi.n	800cb7e <_vfiprintf_r+0x1fe>
 800cb72:	89ab      	ldrh	r3, [r5, #12]
 800cb74:	059a      	lsls	r2, r3, #22
 800cb76:	d402      	bmi.n	800cb7e <_vfiprintf_r+0x1fe>
 800cb78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cb7a:	f7ff fddd 	bl	800c738 <__retarget_lock_release_recursive>
 800cb7e:	89ab      	ldrh	r3, [r5, #12]
 800cb80:	065b      	lsls	r3, r3, #25
 800cb82:	f53f af1f 	bmi.w	800c9c4 <_vfiprintf_r+0x44>
 800cb86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cb88:	e71e      	b.n	800c9c8 <_vfiprintf_r+0x48>
 800cb8a:	ab03      	add	r3, sp, #12
 800cb8c:	462a      	mov	r2, r5
 800cb8e:	a904      	add	r1, sp, #16
 800cb90:	4630      	mov	r0, r6
 800cb92:	9300      	str	r3, [sp, #0]
 800cb94:	4b04      	ldr	r3, [pc, #16]	@ (800cba8 <_vfiprintf_r+0x228>)
 800cb96:	f000 f87d 	bl	800cc94 <_printf_i>
 800cb9a:	e7e4      	b.n	800cb66 <_vfiprintf_r+0x1e6>
 800cb9c:	0800dac0 	.word	0x0800dac0
 800cba0:	0800daca 	.word	0x0800daca
 800cba4:	00000000 	.word	0x00000000
 800cba8:	0800c95b 	.word	0x0800c95b
 800cbac:	0800dac6 	.word	0x0800dac6

0800cbb0 <_printf_common>:
 800cbb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cbb4:	4616      	mov	r6, r2
 800cbb6:	4698      	mov	r8, r3
 800cbb8:	688a      	ldr	r2, [r1, #8]
 800cbba:	4607      	mov	r7, r0
 800cbbc:	690b      	ldr	r3, [r1, #16]
 800cbbe:	460c      	mov	r4, r1
 800cbc0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cbc4:	4293      	cmp	r3, r2
 800cbc6:	bfb8      	it	lt
 800cbc8:	4613      	movlt	r3, r2
 800cbca:	6033      	str	r3, [r6, #0]
 800cbcc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cbd0:	b10a      	cbz	r2, 800cbd6 <_printf_common+0x26>
 800cbd2:	3301      	adds	r3, #1
 800cbd4:	6033      	str	r3, [r6, #0]
 800cbd6:	6823      	ldr	r3, [r4, #0]
 800cbd8:	0699      	lsls	r1, r3, #26
 800cbda:	bf42      	ittt	mi
 800cbdc:	6833      	ldrmi	r3, [r6, #0]
 800cbde:	3302      	addmi	r3, #2
 800cbe0:	6033      	strmi	r3, [r6, #0]
 800cbe2:	6825      	ldr	r5, [r4, #0]
 800cbe4:	f015 0506 	ands.w	r5, r5, #6
 800cbe8:	d106      	bne.n	800cbf8 <_printf_common+0x48>
 800cbea:	f104 0a19 	add.w	sl, r4, #25
 800cbee:	68e3      	ldr	r3, [r4, #12]
 800cbf0:	6832      	ldr	r2, [r6, #0]
 800cbf2:	1a9b      	subs	r3, r3, r2
 800cbf4:	42ab      	cmp	r3, r5
 800cbf6:	dc2b      	bgt.n	800cc50 <_printf_common+0xa0>
 800cbf8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cbfc:	6822      	ldr	r2, [r4, #0]
 800cbfe:	3b00      	subs	r3, #0
 800cc00:	bf18      	it	ne
 800cc02:	2301      	movne	r3, #1
 800cc04:	0692      	lsls	r2, r2, #26
 800cc06:	d430      	bmi.n	800cc6a <_printf_common+0xba>
 800cc08:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cc0c:	4641      	mov	r1, r8
 800cc0e:	4638      	mov	r0, r7
 800cc10:	47c8      	blx	r9
 800cc12:	3001      	adds	r0, #1
 800cc14:	d023      	beq.n	800cc5e <_printf_common+0xae>
 800cc16:	6823      	ldr	r3, [r4, #0]
 800cc18:	341a      	adds	r4, #26
 800cc1a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800cc1e:	f003 0306 	and.w	r3, r3, #6
 800cc22:	2b04      	cmp	r3, #4
 800cc24:	bf0a      	itet	eq
 800cc26:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800cc2a:	2500      	movne	r5, #0
 800cc2c:	6833      	ldreq	r3, [r6, #0]
 800cc2e:	f04f 0600 	mov.w	r6, #0
 800cc32:	bf08      	it	eq
 800cc34:	1aed      	subeq	r5, r5, r3
 800cc36:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800cc3a:	bf08      	it	eq
 800cc3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cc40:	4293      	cmp	r3, r2
 800cc42:	bfc4      	itt	gt
 800cc44:	1a9b      	subgt	r3, r3, r2
 800cc46:	18ed      	addgt	r5, r5, r3
 800cc48:	42b5      	cmp	r5, r6
 800cc4a:	d11a      	bne.n	800cc82 <_printf_common+0xd2>
 800cc4c:	2000      	movs	r0, #0
 800cc4e:	e008      	b.n	800cc62 <_printf_common+0xb2>
 800cc50:	2301      	movs	r3, #1
 800cc52:	4652      	mov	r2, sl
 800cc54:	4641      	mov	r1, r8
 800cc56:	4638      	mov	r0, r7
 800cc58:	47c8      	blx	r9
 800cc5a:	3001      	adds	r0, #1
 800cc5c:	d103      	bne.n	800cc66 <_printf_common+0xb6>
 800cc5e:	f04f 30ff 	mov.w	r0, #4294967295
 800cc62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc66:	3501      	adds	r5, #1
 800cc68:	e7c1      	b.n	800cbee <_printf_common+0x3e>
 800cc6a:	18e1      	adds	r1, r4, r3
 800cc6c:	1c5a      	adds	r2, r3, #1
 800cc6e:	2030      	movs	r0, #48	@ 0x30
 800cc70:	3302      	adds	r3, #2
 800cc72:	4422      	add	r2, r4
 800cc74:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cc78:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cc7c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cc80:	e7c2      	b.n	800cc08 <_printf_common+0x58>
 800cc82:	2301      	movs	r3, #1
 800cc84:	4622      	mov	r2, r4
 800cc86:	4641      	mov	r1, r8
 800cc88:	4638      	mov	r0, r7
 800cc8a:	47c8      	blx	r9
 800cc8c:	3001      	adds	r0, #1
 800cc8e:	d0e6      	beq.n	800cc5e <_printf_common+0xae>
 800cc90:	3601      	adds	r6, #1
 800cc92:	e7d9      	b.n	800cc48 <_printf_common+0x98>

0800cc94 <_printf_i>:
 800cc94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cc98:	7e0f      	ldrb	r7, [r1, #24]
 800cc9a:	4691      	mov	r9, r2
 800cc9c:	4680      	mov	r8, r0
 800cc9e:	460c      	mov	r4, r1
 800cca0:	2f78      	cmp	r7, #120	@ 0x78
 800cca2:	469a      	mov	sl, r3
 800cca4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cca6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ccaa:	d807      	bhi.n	800ccbc <_printf_i+0x28>
 800ccac:	2f62      	cmp	r7, #98	@ 0x62
 800ccae:	d80a      	bhi.n	800ccc6 <_printf_i+0x32>
 800ccb0:	2f00      	cmp	r7, #0
 800ccb2:	f000 80d1 	beq.w	800ce58 <_printf_i+0x1c4>
 800ccb6:	2f58      	cmp	r7, #88	@ 0x58
 800ccb8:	f000 80b8 	beq.w	800ce2c <_printf_i+0x198>
 800ccbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ccc0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ccc4:	e03a      	b.n	800cd3c <_printf_i+0xa8>
 800ccc6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ccca:	2b15      	cmp	r3, #21
 800cccc:	d8f6      	bhi.n	800ccbc <_printf_i+0x28>
 800ccce:	a101      	add	r1, pc, #4	@ (adr r1, 800ccd4 <_printf_i+0x40>)
 800ccd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ccd4:	0800cd2d 	.word	0x0800cd2d
 800ccd8:	0800cd41 	.word	0x0800cd41
 800ccdc:	0800ccbd 	.word	0x0800ccbd
 800cce0:	0800ccbd 	.word	0x0800ccbd
 800cce4:	0800ccbd 	.word	0x0800ccbd
 800cce8:	0800ccbd 	.word	0x0800ccbd
 800ccec:	0800cd41 	.word	0x0800cd41
 800ccf0:	0800ccbd 	.word	0x0800ccbd
 800ccf4:	0800ccbd 	.word	0x0800ccbd
 800ccf8:	0800ccbd 	.word	0x0800ccbd
 800ccfc:	0800ccbd 	.word	0x0800ccbd
 800cd00:	0800ce3f 	.word	0x0800ce3f
 800cd04:	0800cd6b 	.word	0x0800cd6b
 800cd08:	0800cdf9 	.word	0x0800cdf9
 800cd0c:	0800ccbd 	.word	0x0800ccbd
 800cd10:	0800ccbd 	.word	0x0800ccbd
 800cd14:	0800ce61 	.word	0x0800ce61
 800cd18:	0800ccbd 	.word	0x0800ccbd
 800cd1c:	0800cd6b 	.word	0x0800cd6b
 800cd20:	0800ccbd 	.word	0x0800ccbd
 800cd24:	0800ccbd 	.word	0x0800ccbd
 800cd28:	0800ce01 	.word	0x0800ce01
 800cd2c:	6833      	ldr	r3, [r6, #0]
 800cd2e:	1d1a      	adds	r2, r3, #4
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	6032      	str	r2, [r6, #0]
 800cd34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cd38:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cd3c:	2301      	movs	r3, #1
 800cd3e:	e09c      	b.n	800ce7a <_printf_i+0x1e6>
 800cd40:	6833      	ldr	r3, [r6, #0]
 800cd42:	6820      	ldr	r0, [r4, #0]
 800cd44:	1d19      	adds	r1, r3, #4
 800cd46:	6031      	str	r1, [r6, #0]
 800cd48:	0606      	lsls	r6, r0, #24
 800cd4a:	d501      	bpl.n	800cd50 <_printf_i+0xbc>
 800cd4c:	681d      	ldr	r5, [r3, #0]
 800cd4e:	e003      	b.n	800cd58 <_printf_i+0xc4>
 800cd50:	0645      	lsls	r5, r0, #25
 800cd52:	d5fb      	bpl.n	800cd4c <_printf_i+0xb8>
 800cd54:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cd58:	2d00      	cmp	r5, #0
 800cd5a:	da03      	bge.n	800cd64 <_printf_i+0xd0>
 800cd5c:	232d      	movs	r3, #45	@ 0x2d
 800cd5e:	426d      	negs	r5, r5
 800cd60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cd64:	4858      	ldr	r0, [pc, #352]	@ (800cec8 <_printf_i+0x234>)
 800cd66:	230a      	movs	r3, #10
 800cd68:	e011      	b.n	800cd8e <_printf_i+0xfa>
 800cd6a:	6821      	ldr	r1, [r4, #0]
 800cd6c:	6833      	ldr	r3, [r6, #0]
 800cd6e:	0608      	lsls	r0, r1, #24
 800cd70:	f853 5b04 	ldr.w	r5, [r3], #4
 800cd74:	d402      	bmi.n	800cd7c <_printf_i+0xe8>
 800cd76:	0649      	lsls	r1, r1, #25
 800cd78:	bf48      	it	mi
 800cd7a:	b2ad      	uxthmi	r5, r5
 800cd7c:	2f6f      	cmp	r7, #111	@ 0x6f
 800cd7e:	6033      	str	r3, [r6, #0]
 800cd80:	4851      	ldr	r0, [pc, #324]	@ (800cec8 <_printf_i+0x234>)
 800cd82:	bf14      	ite	ne
 800cd84:	230a      	movne	r3, #10
 800cd86:	2308      	moveq	r3, #8
 800cd88:	2100      	movs	r1, #0
 800cd8a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cd8e:	6866      	ldr	r6, [r4, #4]
 800cd90:	2e00      	cmp	r6, #0
 800cd92:	60a6      	str	r6, [r4, #8]
 800cd94:	db05      	blt.n	800cda2 <_printf_i+0x10e>
 800cd96:	6821      	ldr	r1, [r4, #0]
 800cd98:	432e      	orrs	r6, r5
 800cd9a:	f021 0104 	bic.w	r1, r1, #4
 800cd9e:	6021      	str	r1, [r4, #0]
 800cda0:	d04b      	beq.n	800ce3a <_printf_i+0x1a6>
 800cda2:	4616      	mov	r6, r2
 800cda4:	fbb5 f1f3 	udiv	r1, r5, r3
 800cda8:	fb03 5711 	mls	r7, r3, r1, r5
 800cdac:	5dc7      	ldrb	r7, [r0, r7]
 800cdae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cdb2:	462f      	mov	r7, r5
 800cdb4:	460d      	mov	r5, r1
 800cdb6:	42bb      	cmp	r3, r7
 800cdb8:	d9f4      	bls.n	800cda4 <_printf_i+0x110>
 800cdba:	2b08      	cmp	r3, #8
 800cdbc:	d10b      	bne.n	800cdd6 <_printf_i+0x142>
 800cdbe:	6823      	ldr	r3, [r4, #0]
 800cdc0:	07df      	lsls	r7, r3, #31
 800cdc2:	d508      	bpl.n	800cdd6 <_printf_i+0x142>
 800cdc4:	6923      	ldr	r3, [r4, #16]
 800cdc6:	6861      	ldr	r1, [r4, #4]
 800cdc8:	4299      	cmp	r1, r3
 800cdca:	bfde      	ittt	le
 800cdcc:	2330      	movle	r3, #48	@ 0x30
 800cdce:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cdd2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cdd6:	1b92      	subs	r2, r2, r6
 800cdd8:	6122      	str	r2, [r4, #16]
 800cdda:	464b      	mov	r3, r9
 800cddc:	aa03      	add	r2, sp, #12
 800cdde:	4621      	mov	r1, r4
 800cde0:	4640      	mov	r0, r8
 800cde2:	f8cd a000 	str.w	sl, [sp]
 800cde6:	f7ff fee3 	bl	800cbb0 <_printf_common>
 800cdea:	3001      	adds	r0, #1
 800cdec:	d14a      	bne.n	800ce84 <_printf_i+0x1f0>
 800cdee:	f04f 30ff 	mov.w	r0, #4294967295
 800cdf2:	b004      	add	sp, #16
 800cdf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdf8:	6823      	ldr	r3, [r4, #0]
 800cdfa:	f043 0320 	orr.w	r3, r3, #32
 800cdfe:	6023      	str	r3, [r4, #0]
 800ce00:	2778      	movs	r7, #120	@ 0x78
 800ce02:	4832      	ldr	r0, [pc, #200]	@ (800cecc <_printf_i+0x238>)
 800ce04:	6823      	ldr	r3, [r4, #0]
 800ce06:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ce0a:	061f      	lsls	r7, r3, #24
 800ce0c:	6831      	ldr	r1, [r6, #0]
 800ce0e:	f851 5b04 	ldr.w	r5, [r1], #4
 800ce12:	d402      	bmi.n	800ce1a <_printf_i+0x186>
 800ce14:	065f      	lsls	r7, r3, #25
 800ce16:	bf48      	it	mi
 800ce18:	b2ad      	uxthmi	r5, r5
 800ce1a:	6031      	str	r1, [r6, #0]
 800ce1c:	07d9      	lsls	r1, r3, #31
 800ce1e:	bf44      	itt	mi
 800ce20:	f043 0320 	orrmi.w	r3, r3, #32
 800ce24:	6023      	strmi	r3, [r4, #0]
 800ce26:	b11d      	cbz	r5, 800ce30 <_printf_i+0x19c>
 800ce28:	2310      	movs	r3, #16
 800ce2a:	e7ad      	b.n	800cd88 <_printf_i+0xf4>
 800ce2c:	4826      	ldr	r0, [pc, #152]	@ (800cec8 <_printf_i+0x234>)
 800ce2e:	e7e9      	b.n	800ce04 <_printf_i+0x170>
 800ce30:	6823      	ldr	r3, [r4, #0]
 800ce32:	f023 0320 	bic.w	r3, r3, #32
 800ce36:	6023      	str	r3, [r4, #0]
 800ce38:	e7f6      	b.n	800ce28 <_printf_i+0x194>
 800ce3a:	4616      	mov	r6, r2
 800ce3c:	e7bd      	b.n	800cdba <_printf_i+0x126>
 800ce3e:	6833      	ldr	r3, [r6, #0]
 800ce40:	6825      	ldr	r5, [r4, #0]
 800ce42:	1d18      	adds	r0, r3, #4
 800ce44:	6961      	ldr	r1, [r4, #20]
 800ce46:	6030      	str	r0, [r6, #0]
 800ce48:	062e      	lsls	r6, r5, #24
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	d501      	bpl.n	800ce52 <_printf_i+0x1be>
 800ce4e:	6019      	str	r1, [r3, #0]
 800ce50:	e002      	b.n	800ce58 <_printf_i+0x1c4>
 800ce52:	0668      	lsls	r0, r5, #25
 800ce54:	d5fb      	bpl.n	800ce4e <_printf_i+0x1ba>
 800ce56:	8019      	strh	r1, [r3, #0]
 800ce58:	2300      	movs	r3, #0
 800ce5a:	4616      	mov	r6, r2
 800ce5c:	6123      	str	r3, [r4, #16]
 800ce5e:	e7bc      	b.n	800cdda <_printf_i+0x146>
 800ce60:	6833      	ldr	r3, [r6, #0]
 800ce62:	2100      	movs	r1, #0
 800ce64:	1d1a      	adds	r2, r3, #4
 800ce66:	6032      	str	r2, [r6, #0]
 800ce68:	681e      	ldr	r6, [r3, #0]
 800ce6a:	6862      	ldr	r2, [r4, #4]
 800ce6c:	4630      	mov	r0, r6
 800ce6e:	f000 f97f 	bl	800d170 <memchr>
 800ce72:	b108      	cbz	r0, 800ce78 <_printf_i+0x1e4>
 800ce74:	1b80      	subs	r0, r0, r6
 800ce76:	6060      	str	r0, [r4, #4]
 800ce78:	6863      	ldr	r3, [r4, #4]
 800ce7a:	6123      	str	r3, [r4, #16]
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ce82:	e7aa      	b.n	800cdda <_printf_i+0x146>
 800ce84:	6923      	ldr	r3, [r4, #16]
 800ce86:	4632      	mov	r2, r6
 800ce88:	4649      	mov	r1, r9
 800ce8a:	4640      	mov	r0, r8
 800ce8c:	47d0      	blx	sl
 800ce8e:	3001      	adds	r0, #1
 800ce90:	d0ad      	beq.n	800cdee <_printf_i+0x15a>
 800ce92:	6823      	ldr	r3, [r4, #0]
 800ce94:	079b      	lsls	r3, r3, #30
 800ce96:	d413      	bmi.n	800cec0 <_printf_i+0x22c>
 800ce98:	68e0      	ldr	r0, [r4, #12]
 800ce9a:	9b03      	ldr	r3, [sp, #12]
 800ce9c:	4298      	cmp	r0, r3
 800ce9e:	bfb8      	it	lt
 800cea0:	4618      	movlt	r0, r3
 800cea2:	e7a6      	b.n	800cdf2 <_printf_i+0x15e>
 800cea4:	2301      	movs	r3, #1
 800cea6:	4632      	mov	r2, r6
 800cea8:	4649      	mov	r1, r9
 800ceaa:	4640      	mov	r0, r8
 800ceac:	47d0      	blx	sl
 800ceae:	3001      	adds	r0, #1
 800ceb0:	d09d      	beq.n	800cdee <_printf_i+0x15a>
 800ceb2:	3501      	adds	r5, #1
 800ceb4:	68e3      	ldr	r3, [r4, #12]
 800ceb6:	9903      	ldr	r1, [sp, #12]
 800ceb8:	1a5b      	subs	r3, r3, r1
 800ceba:	42ab      	cmp	r3, r5
 800cebc:	dcf2      	bgt.n	800cea4 <_printf_i+0x210>
 800cebe:	e7eb      	b.n	800ce98 <_printf_i+0x204>
 800cec0:	2500      	movs	r5, #0
 800cec2:	f104 0619 	add.w	r6, r4, #25
 800cec6:	e7f5      	b.n	800ceb4 <_printf_i+0x220>
 800cec8:	0800dad1 	.word	0x0800dad1
 800cecc:	0800dae2 	.word	0x0800dae2

0800ced0 <__sflush_r>:
 800ced0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ced4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ced8:	0716      	lsls	r6, r2, #28
 800ceda:	4605      	mov	r5, r0
 800cedc:	460c      	mov	r4, r1
 800cede:	d454      	bmi.n	800cf8a <__sflush_r+0xba>
 800cee0:	684b      	ldr	r3, [r1, #4]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	dc02      	bgt.n	800ceec <__sflush_r+0x1c>
 800cee6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	dd48      	ble.n	800cf7e <__sflush_r+0xae>
 800ceec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ceee:	2e00      	cmp	r6, #0
 800cef0:	d045      	beq.n	800cf7e <__sflush_r+0xae>
 800cef2:	2300      	movs	r3, #0
 800cef4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cef8:	682f      	ldr	r7, [r5, #0]
 800cefa:	6a21      	ldr	r1, [r4, #32]
 800cefc:	602b      	str	r3, [r5, #0]
 800cefe:	d030      	beq.n	800cf62 <__sflush_r+0x92>
 800cf00:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cf02:	89a3      	ldrh	r3, [r4, #12]
 800cf04:	0759      	lsls	r1, r3, #29
 800cf06:	d505      	bpl.n	800cf14 <__sflush_r+0x44>
 800cf08:	6863      	ldr	r3, [r4, #4]
 800cf0a:	1ad2      	subs	r2, r2, r3
 800cf0c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cf0e:	b10b      	cbz	r3, 800cf14 <__sflush_r+0x44>
 800cf10:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cf12:	1ad2      	subs	r2, r2, r3
 800cf14:	2300      	movs	r3, #0
 800cf16:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cf18:	6a21      	ldr	r1, [r4, #32]
 800cf1a:	4628      	mov	r0, r5
 800cf1c:	47b0      	blx	r6
 800cf1e:	1c43      	adds	r3, r0, #1
 800cf20:	89a3      	ldrh	r3, [r4, #12]
 800cf22:	d106      	bne.n	800cf32 <__sflush_r+0x62>
 800cf24:	6829      	ldr	r1, [r5, #0]
 800cf26:	291d      	cmp	r1, #29
 800cf28:	d82b      	bhi.n	800cf82 <__sflush_r+0xb2>
 800cf2a:	4a2a      	ldr	r2, [pc, #168]	@ (800cfd4 <__sflush_r+0x104>)
 800cf2c:	40ca      	lsrs	r2, r1
 800cf2e:	07d6      	lsls	r6, r2, #31
 800cf30:	d527      	bpl.n	800cf82 <__sflush_r+0xb2>
 800cf32:	2200      	movs	r2, #0
 800cf34:	04d9      	lsls	r1, r3, #19
 800cf36:	6062      	str	r2, [r4, #4]
 800cf38:	6922      	ldr	r2, [r4, #16]
 800cf3a:	6022      	str	r2, [r4, #0]
 800cf3c:	d504      	bpl.n	800cf48 <__sflush_r+0x78>
 800cf3e:	1c42      	adds	r2, r0, #1
 800cf40:	d101      	bne.n	800cf46 <__sflush_r+0x76>
 800cf42:	682b      	ldr	r3, [r5, #0]
 800cf44:	b903      	cbnz	r3, 800cf48 <__sflush_r+0x78>
 800cf46:	6560      	str	r0, [r4, #84]	@ 0x54
 800cf48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cf4a:	602f      	str	r7, [r5, #0]
 800cf4c:	b1b9      	cbz	r1, 800cf7e <__sflush_r+0xae>
 800cf4e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cf52:	4299      	cmp	r1, r3
 800cf54:	d002      	beq.n	800cf5c <__sflush_r+0x8c>
 800cf56:	4628      	mov	r0, r5
 800cf58:	f7ff fbf0 	bl	800c73c <_free_r>
 800cf5c:	2300      	movs	r3, #0
 800cf5e:	6363      	str	r3, [r4, #52]	@ 0x34
 800cf60:	e00d      	b.n	800cf7e <__sflush_r+0xae>
 800cf62:	2301      	movs	r3, #1
 800cf64:	4628      	mov	r0, r5
 800cf66:	47b0      	blx	r6
 800cf68:	4602      	mov	r2, r0
 800cf6a:	1c50      	adds	r0, r2, #1
 800cf6c:	d1c9      	bne.n	800cf02 <__sflush_r+0x32>
 800cf6e:	682b      	ldr	r3, [r5, #0]
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d0c6      	beq.n	800cf02 <__sflush_r+0x32>
 800cf74:	2b1d      	cmp	r3, #29
 800cf76:	d001      	beq.n	800cf7c <__sflush_r+0xac>
 800cf78:	2b16      	cmp	r3, #22
 800cf7a:	d11d      	bne.n	800cfb8 <__sflush_r+0xe8>
 800cf7c:	602f      	str	r7, [r5, #0]
 800cf7e:	2000      	movs	r0, #0
 800cf80:	e021      	b.n	800cfc6 <__sflush_r+0xf6>
 800cf82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf86:	b21b      	sxth	r3, r3
 800cf88:	e01a      	b.n	800cfc0 <__sflush_r+0xf0>
 800cf8a:	690f      	ldr	r7, [r1, #16]
 800cf8c:	2f00      	cmp	r7, #0
 800cf8e:	d0f6      	beq.n	800cf7e <__sflush_r+0xae>
 800cf90:	0793      	lsls	r3, r2, #30
 800cf92:	680e      	ldr	r6, [r1, #0]
 800cf94:	600f      	str	r7, [r1, #0]
 800cf96:	bf0c      	ite	eq
 800cf98:	694b      	ldreq	r3, [r1, #20]
 800cf9a:	2300      	movne	r3, #0
 800cf9c:	eba6 0807 	sub.w	r8, r6, r7
 800cfa0:	608b      	str	r3, [r1, #8]
 800cfa2:	f1b8 0f00 	cmp.w	r8, #0
 800cfa6:	ddea      	ble.n	800cf7e <__sflush_r+0xae>
 800cfa8:	4643      	mov	r3, r8
 800cfaa:	463a      	mov	r2, r7
 800cfac:	6a21      	ldr	r1, [r4, #32]
 800cfae:	4628      	mov	r0, r5
 800cfb0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cfb2:	47b0      	blx	r6
 800cfb4:	2800      	cmp	r0, #0
 800cfb6:	dc08      	bgt.n	800cfca <__sflush_r+0xfa>
 800cfb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cfbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cfc0:	f04f 30ff 	mov.w	r0, #4294967295
 800cfc4:	81a3      	strh	r3, [r4, #12]
 800cfc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfca:	4407      	add	r7, r0
 800cfcc:	eba8 0800 	sub.w	r8, r8, r0
 800cfd0:	e7e7      	b.n	800cfa2 <__sflush_r+0xd2>
 800cfd2:	bf00      	nop
 800cfd4:	20400001 	.word	0x20400001

0800cfd8 <_fflush_r>:
 800cfd8:	b538      	push	{r3, r4, r5, lr}
 800cfda:	690b      	ldr	r3, [r1, #16]
 800cfdc:	4605      	mov	r5, r0
 800cfde:	460c      	mov	r4, r1
 800cfe0:	b913      	cbnz	r3, 800cfe8 <_fflush_r+0x10>
 800cfe2:	2500      	movs	r5, #0
 800cfe4:	4628      	mov	r0, r5
 800cfe6:	bd38      	pop	{r3, r4, r5, pc}
 800cfe8:	b118      	cbz	r0, 800cff2 <_fflush_r+0x1a>
 800cfea:	6a03      	ldr	r3, [r0, #32]
 800cfec:	b90b      	cbnz	r3, 800cff2 <_fflush_r+0x1a>
 800cfee:	f7ff fa9d 	bl	800c52c <__sinit>
 800cff2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d0f3      	beq.n	800cfe2 <_fflush_r+0xa>
 800cffa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cffc:	07d0      	lsls	r0, r2, #31
 800cffe:	d404      	bmi.n	800d00a <_fflush_r+0x32>
 800d000:	0599      	lsls	r1, r3, #22
 800d002:	d402      	bmi.n	800d00a <_fflush_r+0x32>
 800d004:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d006:	f7ff fb96 	bl	800c736 <__retarget_lock_acquire_recursive>
 800d00a:	4628      	mov	r0, r5
 800d00c:	4621      	mov	r1, r4
 800d00e:	f7ff ff5f 	bl	800ced0 <__sflush_r>
 800d012:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d014:	4605      	mov	r5, r0
 800d016:	07da      	lsls	r2, r3, #31
 800d018:	d4e4      	bmi.n	800cfe4 <_fflush_r+0xc>
 800d01a:	89a3      	ldrh	r3, [r4, #12]
 800d01c:	059b      	lsls	r3, r3, #22
 800d01e:	d4e1      	bmi.n	800cfe4 <_fflush_r+0xc>
 800d020:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d022:	f7ff fb89 	bl	800c738 <__retarget_lock_release_recursive>
 800d026:	e7dd      	b.n	800cfe4 <_fflush_r+0xc>

0800d028 <__swbuf_r>:
 800d028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d02a:	460e      	mov	r6, r1
 800d02c:	4614      	mov	r4, r2
 800d02e:	4605      	mov	r5, r0
 800d030:	b118      	cbz	r0, 800d03a <__swbuf_r+0x12>
 800d032:	6a03      	ldr	r3, [r0, #32]
 800d034:	b90b      	cbnz	r3, 800d03a <__swbuf_r+0x12>
 800d036:	f7ff fa79 	bl	800c52c <__sinit>
 800d03a:	69a3      	ldr	r3, [r4, #24]
 800d03c:	60a3      	str	r3, [r4, #8]
 800d03e:	89a3      	ldrh	r3, [r4, #12]
 800d040:	071a      	lsls	r2, r3, #28
 800d042:	d501      	bpl.n	800d048 <__swbuf_r+0x20>
 800d044:	6923      	ldr	r3, [r4, #16]
 800d046:	b943      	cbnz	r3, 800d05a <__swbuf_r+0x32>
 800d048:	4621      	mov	r1, r4
 800d04a:	4628      	mov	r0, r5
 800d04c:	f000 f82a 	bl	800d0a4 <__swsetup_r>
 800d050:	b118      	cbz	r0, 800d05a <__swbuf_r+0x32>
 800d052:	f04f 37ff 	mov.w	r7, #4294967295
 800d056:	4638      	mov	r0, r7
 800d058:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d05a:	6823      	ldr	r3, [r4, #0]
 800d05c:	b2f6      	uxtb	r6, r6
 800d05e:	6922      	ldr	r2, [r4, #16]
 800d060:	4637      	mov	r7, r6
 800d062:	1a98      	subs	r0, r3, r2
 800d064:	6963      	ldr	r3, [r4, #20]
 800d066:	4283      	cmp	r3, r0
 800d068:	dc05      	bgt.n	800d076 <__swbuf_r+0x4e>
 800d06a:	4621      	mov	r1, r4
 800d06c:	4628      	mov	r0, r5
 800d06e:	f7ff ffb3 	bl	800cfd8 <_fflush_r>
 800d072:	2800      	cmp	r0, #0
 800d074:	d1ed      	bne.n	800d052 <__swbuf_r+0x2a>
 800d076:	68a3      	ldr	r3, [r4, #8]
 800d078:	3b01      	subs	r3, #1
 800d07a:	60a3      	str	r3, [r4, #8]
 800d07c:	6823      	ldr	r3, [r4, #0]
 800d07e:	1c5a      	adds	r2, r3, #1
 800d080:	6022      	str	r2, [r4, #0]
 800d082:	701e      	strb	r6, [r3, #0]
 800d084:	1c43      	adds	r3, r0, #1
 800d086:	6962      	ldr	r2, [r4, #20]
 800d088:	429a      	cmp	r2, r3
 800d08a:	d004      	beq.n	800d096 <__swbuf_r+0x6e>
 800d08c:	89a3      	ldrh	r3, [r4, #12]
 800d08e:	07db      	lsls	r3, r3, #31
 800d090:	d5e1      	bpl.n	800d056 <__swbuf_r+0x2e>
 800d092:	2e0a      	cmp	r6, #10
 800d094:	d1df      	bne.n	800d056 <__swbuf_r+0x2e>
 800d096:	4621      	mov	r1, r4
 800d098:	4628      	mov	r0, r5
 800d09a:	f7ff ff9d 	bl	800cfd8 <_fflush_r>
 800d09e:	2800      	cmp	r0, #0
 800d0a0:	d0d9      	beq.n	800d056 <__swbuf_r+0x2e>
 800d0a2:	e7d6      	b.n	800d052 <__swbuf_r+0x2a>

0800d0a4 <__swsetup_r>:
 800d0a4:	b538      	push	{r3, r4, r5, lr}
 800d0a6:	4b29      	ldr	r3, [pc, #164]	@ (800d14c <__swsetup_r+0xa8>)
 800d0a8:	4605      	mov	r5, r0
 800d0aa:	460c      	mov	r4, r1
 800d0ac:	6818      	ldr	r0, [r3, #0]
 800d0ae:	b118      	cbz	r0, 800d0b8 <__swsetup_r+0x14>
 800d0b0:	6a03      	ldr	r3, [r0, #32]
 800d0b2:	b90b      	cbnz	r3, 800d0b8 <__swsetup_r+0x14>
 800d0b4:	f7ff fa3a 	bl	800c52c <__sinit>
 800d0b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d0bc:	0719      	lsls	r1, r3, #28
 800d0be:	d422      	bmi.n	800d106 <__swsetup_r+0x62>
 800d0c0:	06da      	lsls	r2, r3, #27
 800d0c2:	d407      	bmi.n	800d0d4 <__swsetup_r+0x30>
 800d0c4:	2209      	movs	r2, #9
 800d0c6:	602a      	str	r2, [r5, #0]
 800d0c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d0cc:	f04f 30ff 	mov.w	r0, #4294967295
 800d0d0:	81a3      	strh	r3, [r4, #12]
 800d0d2:	e033      	b.n	800d13c <__swsetup_r+0x98>
 800d0d4:	0758      	lsls	r0, r3, #29
 800d0d6:	d512      	bpl.n	800d0fe <__swsetup_r+0x5a>
 800d0d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d0da:	b141      	cbz	r1, 800d0ee <__swsetup_r+0x4a>
 800d0dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d0e0:	4299      	cmp	r1, r3
 800d0e2:	d002      	beq.n	800d0ea <__swsetup_r+0x46>
 800d0e4:	4628      	mov	r0, r5
 800d0e6:	f7ff fb29 	bl	800c73c <_free_r>
 800d0ea:	2300      	movs	r3, #0
 800d0ec:	6363      	str	r3, [r4, #52]	@ 0x34
 800d0ee:	89a3      	ldrh	r3, [r4, #12]
 800d0f0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d0f4:	81a3      	strh	r3, [r4, #12]
 800d0f6:	2300      	movs	r3, #0
 800d0f8:	6063      	str	r3, [r4, #4]
 800d0fa:	6923      	ldr	r3, [r4, #16]
 800d0fc:	6023      	str	r3, [r4, #0]
 800d0fe:	89a3      	ldrh	r3, [r4, #12]
 800d100:	f043 0308 	orr.w	r3, r3, #8
 800d104:	81a3      	strh	r3, [r4, #12]
 800d106:	6923      	ldr	r3, [r4, #16]
 800d108:	b94b      	cbnz	r3, 800d11e <__swsetup_r+0x7a>
 800d10a:	89a3      	ldrh	r3, [r4, #12]
 800d10c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d110:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d114:	d003      	beq.n	800d11e <__swsetup_r+0x7a>
 800d116:	4621      	mov	r1, r4
 800d118:	4628      	mov	r0, r5
 800d11a:	f000 f85c 	bl	800d1d6 <__smakebuf_r>
 800d11e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d122:	f013 0201 	ands.w	r2, r3, #1
 800d126:	d00a      	beq.n	800d13e <__swsetup_r+0x9a>
 800d128:	2200      	movs	r2, #0
 800d12a:	60a2      	str	r2, [r4, #8]
 800d12c:	6962      	ldr	r2, [r4, #20]
 800d12e:	4252      	negs	r2, r2
 800d130:	61a2      	str	r2, [r4, #24]
 800d132:	6922      	ldr	r2, [r4, #16]
 800d134:	b942      	cbnz	r2, 800d148 <__swsetup_r+0xa4>
 800d136:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d13a:	d1c5      	bne.n	800d0c8 <__swsetup_r+0x24>
 800d13c:	bd38      	pop	{r3, r4, r5, pc}
 800d13e:	0799      	lsls	r1, r3, #30
 800d140:	bf58      	it	pl
 800d142:	6962      	ldrpl	r2, [r4, #20]
 800d144:	60a2      	str	r2, [r4, #8]
 800d146:	e7f4      	b.n	800d132 <__swsetup_r+0x8e>
 800d148:	2000      	movs	r0, #0
 800d14a:	e7f7      	b.n	800d13c <__swsetup_r+0x98>
 800d14c:	20000418 	.word	0x20000418

0800d150 <_sbrk_r>:
 800d150:	b538      	push	{r3, r4, r5, lr}
 800d152:	2300      	movs	r3, #0
 800d154:	4d05      	ldr	r5, [pc, #20]	@ (800d16c <_sbrk_r+0x1c>)
 800d156:	4604      	mov	r4, r0
 800d158:	4608      	mov	r0, r1
 800d15a:	602b      	str	r3, [r5, #0]
 800d15c:	f7f3 fef2 	bl	8000f44 <_sbrk>
 800d160:	1c43      	adds	r3, r0, #1
 800d162:	d102      	bne.n	800d16a <_sbrk_r+0x1a>
 800d164:	682b      	ldr	r3, [r5, #0]
 800d166:	b103      	cbz	r3, 800d16a <_sbrk_r+0x1a>
 800d168:	6023      	str	r3, [r4, #0]
 800d16a:	bd38      	pop	{r3, r4, r5, pc}
 800d16c:	200008a4 	.word	0x200008a4

0800d170 <memchr>:
 800d170:	b2c9      	uxtb	r1, r1
 800d172:	4603      	mov	r3, r0
 800d174:	4402      	add	r2, r0
 800d176:	b510      	push	{r4, lr}
 800d178:	4293      	cmp	r3, r2
 800d17a:	4618      	mov	r0, r3
 800d17c:	d101      	bne.n	800d182 <memchr+0x12>
 800d17e:	2000      	movs	r0, #0
 800d180:	e003      	b.n	800d18a <memchr+0x1a>
 800d182:	7804      	ldrb	r4, [r0, #0]
 800d184:	3301      	adds	r3, #1
 800d186:	428c      	cmp	r4, r1
 800d188:	d1f6      	bne.n	800d178 <memchr+0x8>
 800d18a:	bd10      	pop	{r4, pc}

0800d18c <__swhatbuf_r>:
 800d18c:	b570      	push	{r4, r5, r6, lr}
 800d18e:	460c      	mov	r4, r1
 800d190:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d194:	b096      	sub	sp, #88	@ 0x58
 800d196:	4615      	mov	r5, r2
 800d198:	2900      	cmp	r1, #0
 800d19a:	461e      	mov	r6, r3
 800d19c:	da0c      	bge.n	800d1b8 <__swhatbuf_r+0x2c>
 800d19e:	89a3      	ldrh	r3, [r4, #12]
 800d1a0:	2100      	movs	r1, #0
 800d1a2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d1a6:	bf14      	ite	ne
 800d1a8:	2340      	movne	r3, #64	@ 0x40
 800d1aa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d1ae:	2000      	movs	r0, #0
 800d1b0:	6031      	str	r1, [r6, #0]
 800d1b2:	602b      	str	r3, [r5, #0]
 800d1b4:	b016      	add	sp, #88	@ 0x58
 800d1b6:	bd70      	pop	{r4, r5, r6, pc}
 800d1b8:	466a      	mov	r2, sp
 800d1ba:	f000 f849 	bl	800d250 <_fstat_r>
 800d1be:	2800      	cmp	r0, #0
 800d1c0:	dbed      	blt.n	800d19e <__swhatbuf_r+0x12>
 800d1c2:	9901      	ldr	r1, [sp, #4]
 800d1c4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d1c8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d1cc:	4259      	negs	r1, r3
 800d1ce:	4159      	adcs	r1, r3
 800d1d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d1d4:	e7eb      	b.n	800d1ae <__swhatbuf_r+0x22>

0800d1d6 <__smakebuf_r>:
 800d1d6:	898b      	ldrh	r3, [r1, #12]
 800d1d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d1da:	079d      	lsls	r5, r3, #30
 800d1dc:	4606      	mov	r6, r0
 800d1de:	460c      	mov	r4, r1
 800d1e0:	d507      	bpl.n	800d1f2 <__smakebuf_r+0x1c>
 800d1e2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d1e6:	6023      	str	r3, [r4, #0]
 800d1e8:	6123      	str	r3, [r4, #16]
 800d1ea:	2301      	movs	r3, #1
 800d1ec:	6163      	str	r3, [r4, #20]
 800d1ee:	b003      	add	sp, #12
 800d1f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d1f2:	ab01      	add	r3, sp, #4
 800d1f4:	466a      	mov	r2, sp
 800d1f6:	f7ff ffc9 	bl	800d18c <__swhatbuf_r>
 800d1fa:	9f00      	ldr	r7, [sp, #0]
 800d1fc:	4605      	mov	r5, r0
 800d1fe:	4630      	mov	r0, r6
 800d200:	4639      	mov	r1, r7
 800d202:	f7ff fb07 	bl	800c814 <_malloc_r>
 800d206:	b948      	cbnz	r0, 800d21c <__smakebuf_r+0x46>
 800d208:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d20c:	059a      	lsls	r2, r3, #22
 800d20e:	d4ee      	bmi.n	800d1ee <__smakebuf_r+0x18>
 800d210:	f023 0303 	bic.w	r3, r3, #3
 800d214:	f043 0302 	orr.w	r3, r3, #2
 800d218:	81a3      	strh	r3, [r4, #12]
 800d21a:	e7e2      	b.n	800d1e2 <__smakebuf_r+0xc>
 800d21c:	89a3      	ldrh	r3, [r4, #12]
 800d21e:	6020      	str	r0, [r4, #0]
 800d220:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d224:	81a3      	strh	r3, [r4, #12]
 800d226:	9b01      	ldr	r3, [sp, #4]
 800d228:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d22c:	b15b      	cbz	r3, 800d246 <__smakebuf_r+0x70>
 800d22e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d232:	4630      	mov	r0, r6
 800d234:	f000 f81e 	bl	800d274 <_isatty_r>
 800d238:	b128      	cbz	r0, 800d246 <__smakebuf_r+0x70>
 800d23a:	89a3      	ldrh	r3, [r4, #12]
 800d23c:	f023 0303 	bic.w	r3, r3, #3
 800d240:	f043 0301 	orr.w	r3, r3, #1
 800d244:	81a3      	strh	r3, [r4, #12]
 800d246:	89a3      	ldrh	r3, [r4, #12]
 800d248:	431d      	orrs	r5, r3
 800d24a:	81a5      	strh	r5, [r4, #12]
 800d24c:	e7cf      	b.n	800d1ee <__smakebuf_r+0x18>
	...

0800d250 <_fstat_r>:
 800d250:	b538      	push	{r3, r4, r5, lr}
 800d252:	2300      	movs	r3, #0
 800d254:	4d06      	ldr	r5, [pc, #24]	@ (800d270 <_fstat_r+0x20>)
 800d256:	4604      	mov	r4, r0
 800d258:	4608      	mov	r0, r1
 800d25a:	4611      	mov	r1, r2
 800d25c:	602b      	str	r3, [r5, #0]
 800d25e:	f7f3 fe48 	bl	8000ef2 <_fstat>
 800d262:	1c43      	adds	r3, r0, #1
 800d264:	d102      	bne.n	800d26c <_fstat_r+0x1c>
 800d266:	682b      	ldr	r3, [r5, #0]
 800d268:	b103      	cbz	r3, 800d26c <_fstat_r+0x1c>
 800d26a:	6023      	str	r3, [r4, #0]
 800d26c:	bd38      	pop	{r3, r4, r5, pc}
 800d26e:	bf00      	nop
 800d270:	200008a4 	.word	0x200008a4

0800d274 <_isatty_r>:
 800d274:	b538      	push	{r3, r4, r5, lr}
 800d276:	2300      	movs	r3, #0
 800d278:	4d05      	ldr	r5, [pc, #20]	@ (800d290 <_isatty_r+0x1c>)
 800d27a:	4604      	mov	r4, r0
 800d27c:	4608      	mov	r0, r1
 800d27e:	602b      	str	r3, [r5, #0]
 800d280:	f7f3 fe47 	bl	8000f12 <_isatty>
 800d284:	1c43      	adds	r3, r0, #1
 800d286:	d102      	bne.n	800d28e <_isatty_r+0x1a>
 800d288:	682b      	ldr	r3, [r5, #0]
 800d28a:	b103      	cbz	r3, 800d28e <_isatty_r+0x1a>
 800d28c:	6023      	str	r3, [r4, #0]
 800d28e:	bd38      	pop	{r3, r4, r5, pc}
 800d290:	200008a4 	.word	0x200008a4

0800d294 <powf>:
 800d294:	b508      	push	{r3, lr}
 800d296:	ed2d 8b04 	vpush	{d8-d9}
 800d29a:	eeb0 8a60 	vmov.f32	s16, s1
 800d29e:	eeb0 9a40 	vmov.f32	s18, s0
 800d2a2:	f000 f859 	bl	800d358 <__ieee754_powf>
 800d2a6:	eef0 8a40 	vmov.f32	s17, s0
 800d2aa:	eeb4 8a48 	vcmp.f32	s16, s16
 800d2ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2b2:	d63e      	bvs.n	800d332 <powf+0x9e>
 800d2b4:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800d2b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2bc:	d112      	bne.n	800d2e4 <powf+0x50>
 800d2be:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d2c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2c6:	d039      	beq.n	800d33c <powf+0xa8>
 800d2c8:	eeb0 0a48 	vmov.f32	s0, s16
 800d2cc:	f000 f839 	bl	800d342 <finitef>
 800d2d0:	b378      	cbz	r0, 800d332 <powf+0x9e>
 800d2d2:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d2d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2da:	d52a      	bpl.n	800d332 <powf+0x9e>
 800d2dc:	f7ff fa00 	bl	800c6e0 <__errno>
 800d2e0:	2322      	movs	r3, #34	@ 0x22
 800d2e2:	e014      	b.n	800d30e <powf+0x7a>
 800d2e4:	f000 f82d 	bl	800d342 <finitef>
 800d2e8:	b998      	cbnz	r0, 800d312 <powf+0x7e>
 800d2ea:	eeb0 0a49 	vmov.f32	s0, s18
 800d2ee:	f000 f828 	bl	800d342 <finitef>
 800d2f2:	b170      	cbz	r0, 800d312 <powf+0x7e>
 800d2f4:	eeb0 0a48 	vmov.f32	s0, s16
 800d2f8:	f000 f823 	bl	800d342 <finitef>
 800d2fc:	b148      	cbz	r0, 800d312 <powf+0x7e>
 800d2fe:	eef4 8a68 	vcmp.f32	s17, s17
 800d302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d306:	d7e9      	bvc.n	800d2dc <powf+0x48>
 800d308:	f7ff f9ea 	bl	800c6e0 <__errno>
 800d30c:	2321      	movs	r3, #33	@ 0x21
 800d30e:	6003      	str	r3, [r0, #0]
 800d310:	e00f      	b.n	800d332 <powf+0x9e>
 800d312:	eef5 8a40 	vcmp.f32	s17, #0.0
 800d316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d31a:	d10a      	bne.n	800d332 <powf+0x9e>
 800d31c:	eeb0 0a49 	vmov.f32	s0, s18
 800d320:	f000 f80f 	bl	800d342 <finitef>
 800d324:	b128      	cbz	r0, 800d332 <powf+0x9e>
 800d326:	eeb0 0a48 	vmov.f32	s0, s16
 800d32a:	f000 f80a 	bl	800d342 <finitef>
 800d32e:	2800      	cmp	r0, #0
 800d330:	d1d4      	bne.n	800d2dc <powf+0x48>
 800d332:	eeb0 0a68 	vmov.f32	s0, s17
 800d336:	ecbd 8b04 	vpop	{d8-d9}
 800d33a:	bd08      	pop	{r3, pc}
 800d33c:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800d340:	e7f7      	b.n	800d332 <powf+0x9e>

0800d342 <finitef>:
 800d342:	ee10 3a10 	vmov	r3, s0
 800d346:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800d34a:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800d34e:	bfac      	ite	ge
 800d350:	2000      	movge	r0, #0
 800d352:	2001      	movlt	r0, #1
 800d354:	4770      	bx	lr
	...

0800d358 <__ieee754_powf>:
 800d358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d35c:	ee10 4a90 	vmov	r4, s1
 800d360:	ee10 6a10 	vmov	r6, s0
 800d364:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800d368:	ed2d 8b02 	vpush	{d8}
 800d36c:	eeb0 8a40 	vmov.f32	s16, s0
 800d370:	eef0 8a60 	vmov.f32	s17, s1
 800d374:	d10c      	bne.n	800d390 <__ieee754_powf+0x38>
 800d376:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800d37a:	0076      	lsls	r6, r6, #1
 800d37c:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800d380:	f240 8275 	bls.w	800d86e <__ieee754_powf+0x516>
 800d384:	ee38 0a28 	vadd.f32	s0, s16, s17
 800d388:	ecbd 8b02 	vpop	{d8}
 800d38c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d390:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800d394:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800d398:	d802      	bhi.n	800d3a0 <__ieee754_powf+0x48>
 800d39a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800d39e:	d908      	bls.n	800d3b2 <__ieee754_powf+0x5a>
 800d3a0:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800d3a4:	d1ee      	bne.n	800d384 <__ieee754_powf+0x2c>
 800d3a6:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800d3aa:	0064      	lsls	r4, r4, #1
 800d3ac:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800d3b0:	e7e6      	b.n	800d380 <__ieee754_powf+0x28>
 800d3b2:	2e00      	cmp	r6, #0
 800d3b4:	da1f      	bge.n	800d3f6 <__ieee754_powf+0x9e>
 800d3b6:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800d3ba:	f080 8261 	bcs.w	800d880 <__ieee754_powf+0x528>
 800d3be:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800d3c2:	d32e      	bcc.n	800d422 <__ieee754_powf+0xca>
 800d3c4:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800d3c8:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800d3cc:	fa49 f503 	asr.w	r5, r9, r3
 800d3d0:	fa05 f303 	lsl.w	r3, r5, r3
 800d3d4:	454b      	cmp	r3, r9
 800d3d6:	d122      	bne.n	800d41e <__ieee754_powf+0xc6>
 800d3d8:	f005 0501 	and.w	r5, r5, #1
 800d3dc:	f1c5 0502 	rsb	r5, r5, #2
 800d3e0:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800d3e4:	d11e      	bne.n	800d424 <__ieee754_powf+0xcc>
 800d3e6:	2c00      	cmp	r4, #0
 800d3e8:	f280 8247 	bge.w	800d87a <__ieee754_powf+0x522>
 800d3ec:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d3f0:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800d3f4:	e7c8      	b.n	800d388 <__ieee754_powf+0x30>
 800d3f6:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800d3fa:	d110      	bne.n	800d41e <__ieee754_powf+0xc6>
 800d3fc:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800d400:	f000 8235 	beq.w	800d86e <__ieee754_powf+0x516>
 800d404:	d905      	bls.n	800d412 <__ieee754_powf+0xba>
 800d406:	2c00      	cmp	r4, #0
 800d408:	ed9f 0ac2 	vldr	s0, [pc, #776]	@ 800d714 <__ieee754_powf+0x3bc>
 800d40c:	fe28 0a80 	vselge.f32	s0, s17, s0
 800d410:	e7ba      	b.n	800d388 <__ieee754_powf+0x30>
 800d412:	2c00      	cmp	r4, #0
 800d414:	f280 822e 	bge.w	800d874 <__ieee754_powf+0x51c>
 800d418:	eeb1 0a68 	vneg.f32	s0, s17
 800d41c:	e7b4      	b.n	800d388 <__ieee754_powf+0x30>
 800d41e:	2500      	movs	r5, #0
 800d420:	e7de      	b.n	800d3e0 <__ieee754_powf+0x88>
 800d422:	2500      	movs	r5, #0
 800d424:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800d428:	d102      	bne.n	800d430 <__ieee754_powf+0xd8>
 800d42a:	ee28 0a08 	vmul.f32	s0, s16, s16
 800d42e:	e7ab      	b.n	800d388 <__ieee754_powf+0x30>
 800d430:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800d434:	f040 8229 	bne.w	800d88a <__ieee754_powf+0x532>
 800d438:	2e00      	cmp	r6, #0
 800d43a:	f2c0 8226 	blt.w	800d88a <__ieee754_powf+0x532>
 800d43e:	eeb0 0a48 	vmov.f32	s0, s16
 800d442:	ecbd 8b02 	vpop	{d8}
 800d446:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d44a:	f000 bae7 	b.w	800da1c <__ieee754_sqrtf>
 800d44e:	2d01      	cmp	r5, #1
 800d450:	d19a      	bne.n	800d388 <__ieee754_powf+0x30>
 800d452:	eeb1 0a40 	vneg.f32	s0, s0
 800d456:	e797      	b.n	800d388 <__ieee754_powf+0x30>
 800d458:	0ff0      	lsrs	r0, r6, #31
 800d45a:	3801      	subs	r0, #1
 800d45c:	ea55 0300 	orrs.w	r3, r5, r0
 800d460:	d104      	bne.n	800d46c <__ieee754_powf+0x114>
 800d462:	ee38 8a48 	vsub.f32	s16, s16, s16
 800d466:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800d46a:	e78d      	b.n	800d388 <__ieee754_powf+0x30>
 800d46c:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800d470:	d96c      	bls.n	800d54c <__ieee754_powf+0x1f4>
 800d472:	4ba9      	ldr	r3, [pc, #676]	@ (800d718 <__ieee754_powf+0x3c0>)
 800d474:	4598      	cmp	r8, r3
 800d476:	d808      	bhi.n	800d48a <__ieee754_powf+0x132>
 800d478:	2c00      	cmp	r4, #0
 800d47a:	da0b      	bge.n	800d494 <__ieee754_powf+0x13c>
 800d47c:	2000      	movs	r0, #0
 800d47e:	ecbd 8b02 	vpop	{d8}
 800d482:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d486:	f000 bac3 	b.w	800da10 <__math_oflowf>
 800d48a:	4ba4      	ldr	r3, [pc, #656]	@ (800d71c <__ieee754_powf+0x3c4>)
 800d48c:	4598      	cmp	r8, r3
 800d48e:	d908      	bls.n	800d4a2 <__ieee754_powf+0x14a>
 800d490:	2c00      	cmp	r4, #0
 800d492:	dcf3      	bgt.n	800d47c <__ieee754_powf+0x124>
 800d494:	2000      	movs	r0, #0
 800d496:	ecbd 8b02 	vpop	{d8}
 800d49a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d49e:	f000 bab1 	b.w	800da04 <__math_uflowf>
 800d4a2:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d4a6:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 800d720 <__ieee754_powf+0x3c8>
 800d4aa:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d4ae:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800d4b2:	ee20 7a00 	vmul.f32	s14, s0, s0
 800d4b6:	eee0 6a67 	vfms.f32	s13, s0, s15
 800d4ba:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d4be:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800d4c2:	eddf 6a98 	vldr	s13, [pc, #608]	@ 800d724 <__ieee754_powf+0x3cc>
 800d4c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d4ca:	eddf 7a97 	vldr	s15, [pc, #604]	@ 800d728 <__ieee754_powf+0x3d0>
 800d4ce:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800d4d2:	ed9f 7a96 	vldr	s14, [pc, #600]	@ 800d72c <__ieee754_powf+0x3d4>
 800d4d6:	eee0 7a07 	vfma.f32	s15, s0, s14
 800d4da:	eeb0 7a67 	vmov.f32	s14, s15
 800d4de:	eea0 7a26 	vfma.f32	s14, s0, s13
 800d4e2:	ee17 3a10 	vmov	r3, s14
 800d4e6:	f36f 030b 	bfc	r3, #0, #12
 800d4ea:	ee07 3a10 	vmov	s14, r3
 800d4ee:	eeb0 6a47 	vmov.f32	s12, s14
 800d4f2:	eea0 6a66 	vfms.f32	s12, s0, s13
 800d4f6:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800d4fa:	3d01      	subs	r5, #1
 800d4fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d500:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800d504:	f36f 040b 	bfc	r4, #0, #12
 800d508:	4305      	orrs	r5, r0
 800d50a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800d50e:	fe08 8a26 	vseleq.f32	s16, s16, s13
 800d512:	ee06 4a90 	vmov	s13, r4
 800d516:	ee38 6ae6 	vsub.f32	s12, s17, s13
 800d51a:	ee67 7a26 	vmul.f32	s15, s14, s13
 800d51e:	eee6 0a07 	vfma.f32	s1, s12, s14
 800d522:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800d526:	ee17 1a10 	vmov	r1, s14
 800d52a:	2900      	cmp	r1, #0
 800d52c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d530:	f340 80dc 	ble.w	800d6ec <__ieee754_powf+0x394>
 800d534:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800d538:	f240 80c9 	bls.w	800d6ce <__ieee754_powf+0x376>
 800d53c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d544:	bf4c      	ite	mi
 800d546:	2001      	movmi	r0, #1
 800d548:	2000      	movpl	r0, #0
 800d54a:	e798      	b.n	800d47e <__ieee754_powf+0x126>
 800d54c:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800d550:	bf05      	ittet	eq
 800d552:	eddf 7a77 	vldreq	s15, [pc, #476]	@ 800d730 <__ieee754_powf+0x3d8>
 800d556:	f06f 0317 	mvneq.w	r3, #23
 800d55a:	2300      	movne	r3, #0
 800d55c:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800d560:	bf08      	it	eq
 800d562:	ee17 7a90 	vmoveq	r7, s15
 800d566:	15fa      	asrs	r2, r7, #23
 800d568:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800d56c:	3a7f      	subs	r2, #127	@ 0x7f
 800d56e:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800d572:	441a      	add	r2, r3
 800d574:	4b6f      	ldr	r3, [pc, #444]	@ (800d734 <__ieee754_powf+0x3dc>)
 800d576:	429f      	cmp	r7, r3
 800d578:	dd06      	ble.n	800d588 <__ieee754_powf+0x230>
 800d57a:	4b6f      	ldr	r3, [pc, #444]	@ (800d738 <__ieee754_powf+0x3e0>)
 800d57c:	429f      	cmp	r7, r3
 800d57e:	f340 80a4 	ble.w	800d6ca <__ieee754_powf+0x372>
 800d582:	3201      	adds	r2, #1
 800d584:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800d588:	2600      	movs	r6, #0
 800d58a:	4b6c      	ldr	r3, [pc, #432]	@ (800d73c <__ieee754_powf+0x3e4>)
 800d58c:	ee07 1a10 	vmov	s14, r1
 800d590:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d594:	1049      	asrs	r1, r1, #1
 800d596:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800d59a:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800d59e:	edd3 5a00 	vldr	s11, [r3]
 800d5a2:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800d5a6:	4b66      	ldr	r3, [pc, #408]	@ (800d740 <__ieee754_powf+0x3e8>)
 800d5a8:	ee75 7a87 	vadd.f32	s15, s11, s14
 800d5ac:	ee37 6a65 	vsub.f32	s12, s14, s11
 800d5b0:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800d5b4:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800d5b8:	ee07 1a90 	vmov	s15, r1
 800d5bc:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800d5c0:	ee37 7a65 	vsub.f32	s14, s14, s11
 800d5c4:	eddf 5a5f 	vldr	s11, [pc, #380]	@ 800d744 <__ieee754_powf+0x3ec>
 800d5c8:	ee26 5a24 	vmul.f32	s10, s12, s9
 800d5cc:	ee15 7a10 	vmov	r7, s10
 800d5d0:	401f      	ands	r7, r3
 800d5d2:	ee06 7a90 	vmov	s13, r7
 800d5d6:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800d5da:	ee65 7a05 	vmul.f32	s15, s10, s10
 800d5de:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800d5e2:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800d748 <__ieee754_powf+0x3f0>
 800d5e6:	eee7 5a87 	vfma.f32	s11, s15, s14
 800d5ea:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800d74c <__ieee754_powf+0x3f4>
 800d5ee:	ee26 6a24 	vmul.f32	s12, s12, s9
 800d5f2:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800d5f6:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800d5fa:	eddf 5a49 	vldr	s11, [pc, #292]	@ 800d720 <__ieee754_powf+0x3c8>
 800d5fe:	eee7 5a27 	vfma.f32	s11, s14, s15
 800d602:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 800d750 <__ieee754_powf+0x3f8>
 800d606:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800d60a:	eddf 5a52 	vldr	s11, [pc, #328]	@ 800d754 <__ieee754_powf+0x3fc>
 800d60e:	eee7 5a27 	vfma.f32	s11, s14, s15
 800d612:	ee35 7a26 	vadd.f32	s14, s10, s13
 800d616:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800d61a:	ee27 7a06 	vmul.f32	s14, s14, s12
 800d61e:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800d622:	eef0 5a67 	vmov.f32	s11, s15
 800d626:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800d62a:	ee75 5a87 	vadd.f32	s11, s11, s14
 800d62e:	ee15 1a90 	vmov	r1, s11
 800d632:	4019      	ands	r1, r3
 800d634:	ee05 1a90 	vmov	s11, r1
 800d638:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800d63c:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800d640:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d644:	ee67 7a85 	vmul.f32	s15, s15, s10
 800d648:	eee6 7a25 	vfma.f32	s15, s12, s11
 800d64c:	eeb0 6a67 	vmov.f32	s12, s15
 800d650:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800d654:	ee16 1a10 	vmov	r1, s12
 800d658:	4019      	ands	r1, r3
 800d65a:	ee06 1a10 	vmov	s12, r1
 800d65e:	493e      	ldr	r1, [pc, #248]	@ (800d758 <__ieee754_powf+0x400>)
 800d660:	eeb0 7a46 	vmov.f32	s14, s12
 800d664:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800d668:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800d66c:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800d75c <__ieee754_powf+0x404>
 800d670:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d674:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800d760 <__ieee754_powf+0x408>
 800d678:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d67c:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 800d764 <__ieee754_powf+0x40c>
 800d680:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d684:	ed91 7a00 	vldr	s14, [r1]
 800d688:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d68c:	ee07 2a10 	vmov	s14, r2
 800d690:	4a35      	ldr	r2, [pc, #212]	@ (800d768 <__ieee754_powf+0x410>)
 800d692:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800d696:	eeb0 7a67 	vmov.f32	s14, s15
 800d69a:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800d69e:	ed92 5a00 	vldr	s10, [r2]
 800d6a2:	eea6 7a25 	vfma.f32	s14, s12, s11
 800d6a6:	ee37 7a05 	vadd.f32	s14, s14, s10
 800d6aa:	ee37 7a26 	vadd.f32	s14, s14, s13
 800d6ae:	ee17 2a10 	vmov	r2, s14
 800d6b2:	401a      	ands	r2, r3
 800d6b4:	ee07 2a10 	vmov	s14, r2
 800d6b8:	ee77 6a66 	vsub.f32	s13, s14, s13
 800d6bc:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800d6c0:	eee6 6a65 	vfms.f32	s13, s12, s11
 800d6c4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d6c8:	e717      	b.n	800d4fa <__ieee754_powf+0x1a2>
 800d6ca:	2601      	movs	r6, #1
 800d6cc:	e75d      	b.n	800d58a <__ieee754_powf+0x232>
 800d6ce:	d151      	bne.n	800d774 <__ieee754_powf+0x41c>
 800d6d0:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800d76c <__ieee754_powf+0x414>
 800d6d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d6d8:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800d6dc:	eef4 6ac7 	vcmpe.f32	s13, s14
 800d6e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6e4:	f73f af2a 	bgt.w	800d53c <__ieee754_powf+0x1e4>
 800d6e8:	2386      	movs	r3, #134	@ 0x86
 800d6ea:	e047      	b.n	800d77c <__ieee754_powf+0x424>
 800d6ec:	4a20      	ldr	r2, [pc, #128]	@ (800d770 <__ieee754_powf+0x418>)
 800d6ee:	4293      	cmp	r3, r2
 800d6f0:	d907      	bls.n	800d702 <__ieee754_powf+0x3aa>
 800d6f2:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d6f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6fa:	bf4c      	ite	mi
 800d6fc:	2001      	movmi	r0, #1
 800d6fe:	2000      	movpl	r0, #0
 800d700:	e6c9      	b.n	800d496 <__ieee754_powf+0x13e>
 800d702:	d137      	bne.n	800d774 <__ieee754_powf+0x41c>
 800d704:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d708:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800d70c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d710:	dbea      	blt.n	800d6e8 <__ieee754_powf+0x390>
 800d712:	e7ee      	b.n	800d6f2 <__ieee754_powf+0x39a>
 800d714:	00000000 	.word	0x00000000
 800d718:	3f7ffff3 	.word	0x3f7ffff3
 800d71c:	3f800007 	.word	0x3f800007
 800d720:	3eaaaaab 	.word	0x3eaaaaab
 800d724:	3fb8aa00 	.word	0x3fb8aa00
 800d728:	3fb8aa3b 	.word	0x3fb8aa3b
 800d72c:	36eca570 	.word	0x36eca570
 800d730:	4b800000 	.word	0x4b800000
 800d734:	001cc471 	.word	0x001cc471
 800d738:	005db3d6 	.word	0x005db3d6
 800d73c:	0800db04 	.word	0x0800db04
 800d740:	fffff000 	.word	0xfffff000
 800d744:	3e6c3255 	.word	0x3e6c3255
 800d748:	3e53f142 	.word	0x3e53f142
 800d74c:	3e8ba305 	.word	0x3e8ba305
 800d750:	3edb6db7 	.word	0x3edb6db7
 800d754:	3f19999a 	.word	0x3f19999a
 800d758:	0800daf4 	.word	0x0800daf4
 800d75c:	3f763800 	.word	0x3f763800
 800d760:	3f76384f 	.word	0x3f76384f
 800d764:	369dc3a0 	.word	0x369dc3a0
 800d768:	0800dafc 	.word	0x0800dafc
 800d76c:	3338aa3c 	.word	0x3338aa3c
 800d770:	43160000 	.word	0x43160000
 800d774:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800d778:	d974      	bls.n	800d864 <__ieee754_powf+0x50c>
 800d77a:	15db      	asrs	r3, r3, #23
 800d77c:	3b7e      	subs	r3, #126	@ 0x7e
 800d77e:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800d782:	4a53      	ldr	r2, [pc, #332]	@ (800d8d0 <__ieee754_powf+0x578>)
 800d784:	2900      	cmp	r1, #0
 800d786:	fa40 f003 	asr.w	r0, r0, r3
 800d78a:	4408      	add	r0, r1
 800d78c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800d790:	f1a3 037f 	sub.w	r3, r3, #127	@ 0x7f
 800d794:	fa42 f203 	asr.w	r2, r2, r3
 800d798:	f1c3 0317 	rsb	r3, r3, #23
 800d79c:	ea02 0200 	and.w	r2, r2, r0
 800d7a0:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800d7a4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800d7a8:	ee07 2a10 	vmov	s14, r2
 800d7ac:	fa40 f003 	asr.w	r0, r0, r3
 800d7b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d7b4:	bfb8      	it	lt
 800d7b6:	4240      	neglt	r0, r0
 800d7b8:	ee77 6aa0 	vadd.f32	s13, s15, s1
 800d7bc:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800d8d4 <__ieee754_powf+0x57c>
 800d7c0:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800d8d8 <__ieee754_powf+0x580>
 800d7c4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d7c8:	ee16 3a90 	vmov	r3, s13
 800d7cc:	f36f 030b 	bfc	r3, #0, #12
 800d7d0:	ee06 3a90 	vmov	s13, r3
 800d7d4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800d7d8:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800d7dc:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800d8dc <__ieee754_powf+0x584>
 800d7e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d7e4:	eee0 7a87 	vfma.f32	s15, s1, s14
 800d7e8:	eeb0 7a67 	vmov.f32	s14, s15
 800d7ec:	eea6 7a86 	vfma.f32	s14, s13, s12
 800d7f0:	eef0 5a47 	vmov.f32	s11, s14
 800d7f4:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800d7f8:	ed9f 6a39 	vldr	s12, [pc, #228]	@ 800d8e0 <__ieee754_powf+0x588>
 800d7fc:	ee67 6a07 	vmul.f32	s13, s14, s14
 800d800:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800d804:	eddf 5a37 	vldr	s11, [pc, #220]	@ 800d8e4 <__ieee754_powf+0x58c>
 800d808:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800d80c:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800d8e8 <__ieee754_powf+0x590>
 800d810:	eee7 7a27 	vfma.f32	s15, s14, s15
 800d814:	eee6 5a26 	vfma.f32	s11, s12, s13
 800d818:	ed9f 6a34 	vldr	s12, [pc, #208]	@ 800d8ec <__ieee754_powf+0x594>
 800d81c:	eea5 6aa6 	vfma.f32	s12, s11, s13
 800d820:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800d8f0 <__ieee754_powf+0x598>
 800d824:	eee6 5a26 	vfma.f32	s11, s12, s13
 800d828:	eeb0 6a47 	vmov.f32	s12, s14
 800d82c:	eea5 6ae6 	vfms.f32	s12, s11, s13
 800d830:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800d834:	ee67 5a06 	vmul.f32	s11, s14, s12
 800d838:	ee36 6a66 	vsub.f32	s12, s12, s13
 800d83c:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800d840:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800d844:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d848:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d84c:	ee10 3a10 	vmov	r3, s0
 800d850:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800d854:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d858:	da06      	bge.n	800d868 <__ieee754_powf+0x510>
 800d85a:	f000 f855 	bl	800d908 <scalbnf>
 800d85e:	ee20 0a08 	vmul.f32	s0, s0, s16
 800d862:	e591      	b.n	800d388 <__ieee754_powf+0x30>
 800d864:	2000      	movs	r0, #0
 800d866:	e7a7      	b.n	800d7b8 <__ieee754_powf+0x460>
 800d868:	ee00 3a10 	vmov	s0, r3
 800d86c:	e7f7      	b.n	800d85e <__ieee754_powf+0x506>
 800d86e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d872:	e589      	b.n	800d388 <__ieee754_powf+0x30>
 800d874:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 800d8f4 <__ieee754_powf+0x59c>
 800d878:	e586      	b.n	800d388 <__ieee754_powf+0x30>
 800d87a:	eeb0 0a48 	vmov.f32	s0, s16
 800d87e:	e583      	b.n	800d388 <__ieee754_powf+0x30>
 800d880:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800d884:	f43f adba 	beq.w	800d3fc <__ieee754_powf+0xa4>
 800d888:	2502      	movs	r5, #2
 800d88a:	eeb0 0a48 	vmov.f32	s0, s16
 800d88e:	4647      	mov	r7, r8
 800d890:	f000 f832 	bl	800d8f8 <fabsf>
 800d894:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800d898:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800d89c:	d003      	beq.n	800d8a6 <__ieee754_powf+0x54e>
 800d89e:	f1b8 0f00 	cmp.w	r8, #0
 800d8a2:	f47f add9 	bne.w	800d458 <__ieee754_powf+0x100>
 800d8a6:	2c00      	cmp	r4, #0
 800d8a8:	bfbc      	itt	lt
 800d8aa:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800d8ae:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800d8b2:	2e00      	cmp	r6, #0
 800d8b4:	f6bf ad68 	bge.w	800d388 <__ieee754_powf+0x30>
 800d8b8:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800d8bc:	ea58 0805 	orrs.w	r8, r8, r5
 800d8c0:	f47f adc5 	bne.w	800d44e <__ieee754_powf+0xf6>
 800d8c4:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d8c8:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800d8cc:	e55c      	b.n	800d388 <__ieee754_powf+0x30>
 800d8ce:	bf00      	nop
 800d8d0:	ff800000 	.word	0xff800000
 800d8d4:	3f317218 	.word	0x3f317218
 800d8d8:	3f317200 	.word	0x3f317200
 800d8dc:	35bfbe8c 	.word	0x35bfbe8c
 800d8e0:	b5ddea0e 	.word	0xb5ddea0e
 800d8e4:	3331bb4c 	.word	0x3331bb4c
 800d8e8:	388ab355 	.word	0x388ab355
 800d8ec:	bb360b61 	.word	0xbb360b61
 800d8f0:	3e2aaaab 	.word	0x3e2aaaab
 800d8f4:	00000000 	.word	0x00000000

0800d8f8 <fabsf>:
 800d8f8:	ee10 3a10 	vmov	r3, s0
 800d8fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d900:	ee00 3a10 	vmov	s0, r3
 800d904:	4770      	bx	lr
	...

0800d908 <scalbnf>:
 800d908:	ee10 3a10 	vmov	r3, s0
 800d90c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800d910:	d02a      	beq.n	800d968 <scalbnf+0x60>
 800d912:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800d916:	d302      	bcc.n	800d91e <scalbnf+0x16>
 800d918:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d91c:	4770      	bx	lr
 800d91e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800d922:	d122      	bne.n	800d96a <scalbnf+0x62>
 800d924:	4b23      	ldr	r3, [pc, #140]	@ (800d9b4 <scalbnf+0xac>)
 800d926:	eddf 7a24 	vldr	s15, [pc, #144]	@ 800d9b8 <scalbnf+0xb0>
 800d92a:	4298      	cmp	r0, r3
 800d92c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d930:	db16      	blt.n	800d960 <scalbnf+0x58>
 800d932:	ee10 3a10 	vmov	r3, s0
 800d936:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d93a:	3a19      	subs	r2, #25
 800d93c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800d940:	4288      	cmp	r0, r1
 800d942:	dd14      	ble.n	800d96e <scalbnf+0x66>
 800d944:	eddf 7a1d 	vldr	s15, [pc, #116]	@ 800d9bc <scalbnf+0xb4>
 800d948:	ee10 3a10 	vmov	r3, s0
 800d94c:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 800d9c0 <scalbnf+0xb8>
 800d950:	eeb0 7a67 	vmov.f32	s14, s15
 800d954:	2b00      	cmp	r3, #0
 800d956:	fe67 7aa6 	vselge.f32	s15, s15, s13
 800d95a:	ee27 0a87 	vmul.f32	s0, s15, s14
 800d95e:	4770      	bx	lr
 800d960:	eddf 7a18 	vldr	s15, [pc, #96]	@ 800d9c4 <scalbnf+0xbc>
 800d964:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d968:	4770      	bx	lr
 800d96a:	0dd2      	lsrs	r2, r2, #23
 800d96c:	e7e6      	b.n	800d93c <scalbnf+0x34>
 800d96e:	4410      	add	r0, r2
 800d970:	28fe      	cmp	r0, #254	@ 0xfe
 800d972:	dce7      	bgt.n	800d944 <scalbnf+0x3c>
 800d974:	2800      	cmp	r0, #0
 800d976:	dd06      	ble.n	800d986 <scalbnf+0x7e>
 800d978:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d97c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d980:	ee00 3a10 	vmov	s0, r3
 800d984:	4770      	bx	lr
 800d986:	f110 0f16 	cmn.w	r0, #22
 800d98a:	da09      	bge.n	800d9a0 <scalbnf+0x98>
 800d98c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800d9c4 <scalbnf+0xbc>
 800d990:	ee10 3a10 	vmov	r3, s0
 800d994:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 800d9c8 <scalbnf+0xc0>
 800d998:	eeb0 7a67 	vmov.f32	s14, s15
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	e7da      	b.n	800d956 <scalbnf+0x4e>
 800d9a0:	3019      	adds	r0, #25
 800d9a2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d9a6:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 800d9cc <scalbnf+0xc4>
 800d9aa:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d9ae:	ee07 3a90 	vmov	s15, r3
 800d9b2:	e7d7      	b.n	800d964 <scalbnf+0x5c>
 800d9b4:	ffff3cb0 	.word	0xffff3cb0
 800d9b8:	4c000000 	.word	0x4c000000
 800d9bc:	7149f2ca 	.word	0x7149f2ca
 800d9c0:	f149f2ca 	.word	0xf149f2ca
 800d9c4:	0da24260 	.word	0x0da24260
 800d9c8:	8da24260 	.word	0x8da24260
 800d9cc:	33000000 	.word	0x33000000

0800d9d0 <with_errnof>:
 800d9d0:	b510      	push	{r4, lr}
 800d9d2:	ed2d 8b02 	vpush	{d8}
 800d9d6:	eeb0 8a40 	vmov.f32	s16, s0
 800d9da:	4604      	mov	r4, r0
 800d9dc:	f7fe fe80 	bl	800c6e0 <__errno>
 800d9e0:	6004      	str	r4, [r0, #0]
 800d9e2:	eeb0 0a48 	vmov.f32	s0, s16
 800d9e6:	ecbd 8b02 	vpop	{d8}
 800d9ea:	bd10      	pop	{r4, pc}

0800d9ec <xflowf>:
 800d9ec:	b130      	cbz	r0, 800d9fc <xflowf+0x10>
 800d9ee:	eef1 7a40 	vneg.f32	s15, s0
 800d9f2:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d9f6:	2022      	movs	r0, #34	@ 0x22
 800d9f8:	f7ff bfea 	b.w	800d9d0 <with_errnof>
 800d9fc:	eef0 7a40 	vmov.f32	s15, s0
 800da00:	e7f7      	b.n	800d9f2 <xflowf+0x6>
	...

0800da04 <__math_uflowf>:
 800da04:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800da0c <__math_uflowf+0x8>
 800da08:	f7ff bff0 	b.w	800d9ec <xflowf>
 800da0c:	10000000 	.word	0x10000000

0800da10 <__math_oflowf>:
 800da10:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800da18 <__math_oflowf+0x8>
 800da14:	f7ff bfea 	b.w	800d9ec <xflowf>
 800da18:	70000000 	.word	0x70000000

0800da1c <__ieee754_sqrtf>:
 800da1c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800da20:	4770      	bx	lr
	...

0800da24 <_init>:
 800da24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da26:	bf00      	nop
 800da28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da2a:	bc08      	pop	{r3}
 800da2c:	469e      	mov	lr, r3
 800da2e:	4770      	bx	lr

0800da30 <_fini>:
 800da30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da32:	bf00      	nop
 800da34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da36:	bc08      	pop	{r3}
 800da38:	469e      	mov	lr, r3
 800da3a:	4770      	bx	lr
