Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  9 08:56:55 2024
| Host         : LAPTOP-VB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     197         
LUTAR-1    Warning           LUT drives async reset alert    32          
SYNTH-16   Warning           Address collision               1           
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (312)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (359)
5. checking no_input_delay (14)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (312)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: set (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: baudrate_gen/baud_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/ffdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[0].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[10].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[11].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[12].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[13].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[14].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[15].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[16].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[17].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[1].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[2].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[3].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[4].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[5].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[6].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[7].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[8].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[9].div/clkDiv_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: keyboard/CLK50MHZ_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: keyboard/uut/dataprev_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: keyboard/uut/dataprev_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: keyboard/uut/dataprev_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: keyboard/uut/dataprev_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: keyboard/uut/dataprev_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: keyboard/uut/dataprev_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: keyboard/uut/dataprev_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: keyboard/uut/dataprev_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard/uut/db_clk/O_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: singlepulserENT/enable_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: singlepulserUSB/enable_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (359)
--------------------------------------------------
 There are 359 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.938        0.000                      0                  646        0.150        0.000                      0                  646        4.500        0.000                       0                   359  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.938        0.000                      0                  646        0.150        0.000                      0                  646        4.500        0.000                       0                   359  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 3.422ns (38.405%)  route 5.488ns (61.595%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.609     5.130    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.012 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           0.783     6.795    tsg/dp_ram/DOBDO[5]
    SLICE_X6Y11          LUT1 (Prop_lut1_I0_O)        0.124     6.919 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.919    tsg/a_rom/S[0]
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.562 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.454     8.016    tsg/dp_ram/O[3]
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.301     8.317 r  tsg/dp_ram/rgb_reg[11]_i_70/O
                         net (fo=30, routed)          1.519     9.836    tsg/sel[11]
    SLICE_X12Y14         LUT6 (Prop_lut6_I2_O)        0.326    10.162 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_78/O
                         net (fo=1, routed)           0.000    10.162    tsg/p_0_out_inferred__0/rgb_reg[11]_i_78_n_0
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I1_O)      0.214    10.376 r  tsg/p_0_out_inferred__0/rgb_reg_reg[11]_i_44/O
                         net (fo=1, routed)           0.624    10.999    tsg/dp_ram/rgb_reg[11]_i_9_2
    SLICE_X8Y13          LUT5 (Prop_lut5_I4_O)        0.297    11.296 r  tsg/dp_ram/rgb_reg[11]_i_23/O
                         net (fo=1, routed)           0.941    12.237    tsg/dp_ram/font_word[4]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124    12.361 f  tsg/dp_ram/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.000    12.361    tsg/dp_ram/rgb_reg[11]_i_9_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I0_O)      0.212    12.573 f  tsg/dp_ram/rgb_reg_reg[11]_i_3/O
                         net (fo=2, routed)           0.511    13.085    vga/rgb_reg_reg[7]
    SLICE_X4Y9           LUT5 (Prop_lut5_I2_O)        0.299    13.384 r  vga/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.657    14.040    rgb_next[7]
    SLICE_X4Y9           FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y9           FDRE (Setup_fdre_C_D)       -0.103    14.978    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -14.040    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 3.422ns (38.473%)  route 5.473ns (61.527%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.609     5.130    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.012 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           0.783     6.795    tsg/dp_ram/DOBDO[5]
    SLICE_X6Y11          LUT1 (Prop_lut1_I0_O)        0.124     6.919 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.919    tsg/a_rom/S[0]
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.562 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.454     8.016    tsg/dp_ram/O[3]
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.301     8.317 r  tsg/dp_ram/rgb_reg[11]_i_70/O
                         net (fo=30, routed)          1.519     9.836    tsg/sel[11]
    SLICE_X12Y14         LUT6 (Prop_lut6_I2_O)        0.326    10.162 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_78/O
                         net (fo=1, routed)           0.000    10.162    tsg/p_0_out_inferred__0/rgb_reg[11]_i_78_n_0
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I1_O)      0.214    10.376 r  tsg/p_0_out_inferred__0/rgb_reg_reg[11]_i_44/O
                         net (fo=1, routed)           0.624    10.999    tsg/dp_ram/rgb_reg[11]_i_9_2
    SLICE_X8Y13          LUT5 (Prop_lut5_I4_O)        0.297    11.296 r  tsg/dp_ram/rgb_reg[11]_i_23/O
                         net (fo=1, routed)           0.941    12.237    tsg/dp_ram/font_word[4]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124    12.361 f  tsg/dp_ram/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.000    12.361    tsg/dp_ram/rgb_reg[11]_i_9_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I0_O)      0.212    12.573 f  tsg/dp_ram/rgb_reg_reg[11]_i_3/O
                         net (fo=2, routed)           0.590    13.163    vga/rgb_reg_reg[7]
    SLICE_X4Y9           LUT5 (Prop_lut5_I1_O)        0.299    13.462 r  vga/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.562    14.024    rgb_next[11]
    SLICE_X3Y9           FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y9           FDRE (Setup_fdre_C_D)       -0.067    15.016    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.024    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 3.422ns (38.514%)  route 5.463ns (61.486%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.609     5.130    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.012 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           0.783     6.795    tsg/dp_ram/DOBDO[5]
    SLICE_X6Y11          LUT1 (Prop_lut1_I0_O)        0.124     6.919 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.919    tsg/a_rom/S[0]
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.562 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.454     8.016    tsg/dp_ram/O[3]
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.301     8.317 r  tsg/dp_ram/rgb_reg[11]_i_70/O
                         net (fo=30, routed)          1.519     9.836    tsg/sel[11]
    SLICE_X12Y14         LUT6 (Prop_lut6_I2_O)        0.326    10.162 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_78/O
                         net (fo=1, routed)           0.000    10.162    tsg/p_0_out_inferred__0/rgb_reg[11]_i_78_n_0
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I1_O)      0.214    10.376 r  tsg/p_0_out_inferred__0/rgb_reg_reg[11]_i_44/O
                         net (fo=1, routed)           0.624    10.999    tsg/dp_ram/rgb_reg[11]_i_9_2
    SLICE_X8Y13          LUT5 (Prop_lut5_I4_O)        0.297    11.296 r  tsg/dp_ram/rgb_reg[11]_i_23/O
                         net (fo=1, routed)           0.941    12.237    tsg/dp_ram/font_word[4]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124    12.361 f  tsg/dp_ram/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.000    12.361    tsg/dp_ram/rgb_reg[11]_i_9_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I0_O)      0.212    12.573 f  tsg/dp_ram/rgb_reg_reg[11]_i_3/O
                         net (fo=2, routed)           0.590    13.163    vga/rgb_reg_reg[7]
    SLICE_X4Y9           LUT5 (Prop_lut5_I1_O)        0.299    13.462 r  vga/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.553    14.015    rgb_next[11]
    SLICE_X3Y9           FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y9           FDRE (Setup_fdre_C_D)       -0.058    15.025    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -14.015    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 3.422ns (38.661%)  route 5.429ns (61.339%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.609     5.130    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.012 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           0.783     6.795    tsg/dp_ram/DOBDO[5]
    SLICE_X6Y11          LUT1 (Prop_lut1_I0_O)        0.124     6.919 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.919    tsg/a_rom/S[0]
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.562 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.454     8.016    tsg/dp_ram/O[3]
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.301     8.317 r  tsg/dp_ram/rgb_reg[11]_i_70/O
                         net (fo=30, routed)          1.519     9.836    tsg/sel[11]
    SLICE_X12Y14         LUT6 (Prop_lut6_I2_O)        0.326    10.162 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_78/O
                         net (fo=1, routed)           0.000    10.162    tsg/p_0_out_inferred__0/rgb_reg[11]_i_78_n_0
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I1_O)      0.214    10.376 r  tsg/p_0_out_inferred__0/rgb_reg_reg[11]_i_44/O
                         net (fo=1, routed)           0.624    10.999    tsg/dp_ram/rgb_reg[11]_i_9_2
    SLICE_X8Y13          LUT5 (Prop_lut5_I4_O)        0.297    11.296 r  tsg/dp_ram/rgb_reg[11]_i_23/O
                         net (fo=1, routed)           0.941    12.237    tsg/dp_ram/font_word[4]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124    12.361 f  tsg/dp_ram/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.000    12.361    tsg/dp_ram/rgb_reg[11]_i_9_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I0_O)      0.212    12.573 f  tsg/dp_ram/rgb_reg_reg[11]_i_3/O
                         net (fo=2, routed)           0.590    13.163    vga/rgb_reg_reg[7]
    SLICE_X4Y9           LUT5 (Prop_lut5_I1_O)        0.299    13.462 r  vga/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.519    13.981    rgb_next[11]
    SLICE_X3Y9           FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y9           FDRE (Setup_fdre_C_D)       -0.061    15.022    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -13.981    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 3.422ns (39.310%)  route 5.283ns (60.690%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.609     5.130    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.012 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           0.783     6.795    tsg/dp_ram/DOBDO[5]
    SLICE_X6Y11          LUT1 (Prop_lut1_I0_O)        0.124     6.919 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.919    tsg/a_rom/S[0]
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.562 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.454     8.016    tsg/dp_ram/O[3]
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.301     8.317 r  tsg/dp_ram/rgb_reg[11]_i_70/O
                         net (fo=30, routed)          1.519     9.836    tsg/sel[11]
    SLICE_X12Y14         LUT6 (Prop_lut6_I2_O)        0.326    10.162 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_78/O
                         net (fo=1, routed)           0.000    10.162    tsg/p_0_out_inferred__0/rgb_reg[11]_i_78_n_0
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I1_O)      0.214    10.376 r  tsg/p_0_out_inferred__0/rgb_reg_reg[11]_i_44/O
                         net (fo=1, routed)           0.624    10.999    tsg/dp_ram/rgb_reg[11]_i_9_2
    SLICE_X8Y13          LUT5 (Prop_lut5_I4_O)        0.297    11.296 r  tsg/dp_ram/rgb_reg[11]_i_23/O
                         net (fo=1, routed)           0.941    12.237    tsg/dp_ram/font_word[4]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124    12.361 f  tsg/dp_ram/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.000    12.361    tsg/dp_ram/rgb_reg[11]_i_9_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I0_O)      0.212    12.573 f  tsg/dp_ram/rgb_reg_reg[11]_i_3/O
                         net (fo=2, routed)           0.590    13.163    vga/rgb_reg_reg[7]
    SLICE_X4Y9           LUT5 (Prop_lut5_I1_O)        0.299    13.462 r  vga/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.373    13.835    rgb_next[11]
    SLICE_X3Y9           FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y9           FDRE (Setup_fdre_C_D)       -0.081    15.002    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -13.835    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 3.422ns (39.532%)  route 5.234ns (60.468%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.609     5.130    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.012 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           0.783     6.795    tsg/dp_ram/DOBDO[5]
    SLICE_X6Y11          LUT1 (Prop_lut1_I0_O)        0.124     6.919 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.919    tsg/a_rom/S[0]
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.562 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.454     8.016    tsg/dp_ram/O[3]
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.301     8.317 r  tsg/dp_ram/rgb_reg[11]_i_70/O
                         net (fo=30, routed)          1.519     9.836    tsg/sel[11]
    SLICE_X12Y14         LUT6 (Prop_lut6_I2_O)        0.326    10.162 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_78/O
                         net (fo=1, routed)           0.000    10.162    tsg/p_0_out_inferred__0/rgb_reg[11]_i_78_n_0
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I1_O)      0.214    10.376 r  tsg/p_0_out_inferred__0/rgb_reg_reg[11]_i_44/O
                         net (fo=1, routed)           0.624    10.999    tsg/dp_ram/rgb_reg[11]_i_9_2
    SLICE_X8Y13          LUT5 (Prop_lut5_I4_O)        0.297    11.296 r  tsg/dp_ram/rgb_reg[11]_i_23/O
                         net (fo=1, routed)           0.941    12.237    tsg/dp_ram/font_word[4]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124    12.361 f  tsg/dp_ram/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.000    12.361    tsg/dp_ram/rgb_reg[11]_i_9_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I0_O)      0.212    12.573 f  tsg/dp_ram/rgb_reg_reg[11]_i_3/O
                         net (fo=2, routed)           0.511    13.085    vga/rgb_reg_reg[7]
    SLICE_X4Y9           LUT5 (Prop_lut5_I2_O)        0.299    13.384 r  vga/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.402    13.786    rgb_next[7]
    SLICE_X4Y9           FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y9           FDRE (Setup_fdre_C_D)       -0.061    15.020    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.596ns  (logic 3.422ns (39.808%)  route 5.174ns (60.192%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.609     5.130    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.012 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           0.783     6.795    tsg/dp_ram/DOBDO[5]
    SLICE_X6Y11          LUT1 (Prop_lut1_I0_O)        0.124     6.919 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.919    tsg/a_rom/S[0]
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.562 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.454     8.016    tsg/dp_ram/O[3]
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.301     8.317 r  tsg/dp_ram/rgb_reg[11]_i_70/O
                         net (fo=30, routed)          1.519     9.836    tsg/sel[11]
    SLICE_X12Y14         LUT6 (Prop_lut6_I2_O)        0.326    10.162 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_78/O
                         net (fo=1, routed)           0.000    10.162    tsg/p_0_out_inferred__0/rgb_reg[11]_i_78_n_0
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I1_O)      0.214    10.376 r  tsg/p_0_out_inferred__0/rgb_reg_reg[11]_i_44/O
                         net (fo=1, routed)           0.624    10.999    tsg/dp_ram/rgb_reg[11]_i_9_2
    SLICE_X8Y13          LUT5 (Prop_lut5_I4_O)        0.297    11.296 r  tsg/dp_ram/rgb_reg[11]_i_23/O
                         net (fo=1, routed)           0.941    12.237    tsg/dp_ram/font_word[4]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124    12.361 f  tsg/dp_ram/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.000    12.361    tsg/dp_ram/rgb_reg[11]_i_9_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I0_O)      0.212    12.573 f  tsg/dp_ram/rgb_reg_reg[11]_i_3/O
                         net (fo=2, routed)           0.511    13.085    vga/rgb_reg_reg[7]
    SLICE_X4Y9           LUT5 (Prop_lut5_I2_O)        0.299    13.384 r  vga/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.343    13.726    rgb_next[7]
    SLICE_X4Y9           FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y9           FDRE (Setup_fdre_C_D)       -0.081    15.000    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 tsg/pix_y2_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 2.233ns (26.631%)  route 6.152ns (73.369%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.569     5.090    tsg/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  tsg/pix_y2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.518     5.608 r  tsg/pix_y2_reg_reg[5]/Q
                         net (fo=58, routed)          1.136     6.744    tsg/sel0[1]
    SLICE_X9Y1           LUT6 (Prop_lut6_I2_O)        0.124     6.868 f  tsg/i__carry_i_71/O
                         net (fo=1, routed)           0.000     6.868    tsg/i__carry_i_71_n_0
    SLICE_X9Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     7.085 f  tsg/i__carry_i_29/O
                         net (fo=1, routed)           1.018     8.103    tsg/i__carry_i_29_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I1_O)        0.299     8.402 r  tsg/i__carry_i_12/O
                         net (fo=2, routed)           0.881     9.283    tsg/i__carry_i_12_n_0
    SLICE_X5Y5           LUT4 (Prop_lut4_I1_O)        0.124     9.407 r  tsg/i__carry_i_7/O
                         net (fo=1, routed)           0.000     9.407    tsg/i__carry_i_7_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.957 f  tsg/not_show0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.600    10.557    tsg/not_show00_in
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124    10.681 r  tsg/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.455    11.135    vga/rgb_reg_reg[3]
    SLICE_X6Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.259 f  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.848    12.107    vga/rgb_reg[11]_i_5_n_0
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.153    12.260 r  vga/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.215    13.475    rgb_next[3]
    SLICE_X2Y33          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)       -0.248    14.830    rgb_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -13.475    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 tsg/pix_y2_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 2.233ns (26.631%)  route 6.152ns (73.369%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.569     5.090    tsg/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  tsg/pix_y2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.518     5.608 r  tsg/pix_y2_reg_reg[5]/Q
                         net (fo=58, routed)          1.136     6.744    tsg/sel0[1]
    SLICE_X9Y1           LUT6 (Prop_lut6_I2_O)        0.124     6.868 f  tsg/i__carry_i_71/O
                         net (fo=1, routed)           0.000     6.868    tsg/i__carry_i_71_n_0
    SLICE_X9Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     7.085 f  tsg/i__carry_i_29/O
                         net (fo=1, routed)           1.018     8.103    tsg/i__carry_i_29_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I1_O)        0.299     8.402 r  tsg/i__carry_i_12/O
                         net (fo=2, routed)           0.881     9.283    tsg/i__carry_i_12_n_0
    SLICE_X5Y5           LUT4 (Prop_lut4_I1_O)        0.124     9.407 r  tsg/i__carry_i_7/O
                         net (fo=1, routed)           0.000     9.407    tsg/i__carry_i_7_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.957 f  tsg/not_show0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.600    10.557    tsg/not_show00_in
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124    10.681 r  tsg/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.455    11.135    vga/rgb_reg_reg[3]
    SLICE_X6Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.259 f  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.848    12.107    vga/rgb_reg[11]_i_5_n_0
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.153    12.260 r  vga/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.215    13.475    rgb_next[3]
    SLICE_X2Y33          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)       -0.234    14.844    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -13.475    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 tsg/pix_y2_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.299ns  (logic 2.233ns (26.907%)  route 6.066ns (73.093%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.569     5.090    tsg/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  tsg/pix_y2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.518     5.608 r  tsg/pix_y2_reg_reg[5]/Q
                         net (fo=58, routed)          1.136     6.744    tsg/sel0[1]
    SLICE_X9Y1           LUT6 (Prop_lut6_I2_O)        0.124     6.868 f  tsg/i__carry_i_71/O
                         net (fo=1, routed)           0.000     6.868    tsg/i__carry_i_71_n_0
    SLICE_X9Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     7.085 f  tsg/i__carry_i_29/O
                         net (fo=1, routed)           1.018     8.103    tsg/i__carry_i_29_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I1_O)        0.299     8.402 r  tsg/i__carry_i_12/O
                         net (fo=2, routed)           0.881     9.283    tsg/i__carry_i_12_n_0
    SLICE_X5Y5           LUT4 (Prop_lut4_I1_O)        0.124     9.407 r  tsg/i__carry_i_7/O
                         net (fo=1, routed)           0.000     9.407    tsg/i__carry_i_7_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.957 f  tsg/not_show0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.600    10.557    tsg/not_show00_in
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124    10.681 r  tsg/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.455    11.135    vga/rgb_reg_reg[3]
    SLICE_X6Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.259 f  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.848    12.107    vga/rgb_reg[11]_i_5_n_0
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.153    12.260 r  vga/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.129    13.389    rgb_next[3]
    SLICE_X2Y31          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X2Y31          FDRE (Setup_fdre_C_D)       -0.234    14.841    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -13.389    
  -------------------------------------------------------------------
                         slack                                  1.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.037%)  route 0.226ns (57.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga/h_count_reg_reg[8]/Q
                         net (fo=11, routed)          0.226     1.838    tsg/dp_ram/ADDRBWRADDR[5]
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.876     2.004    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.689    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y1_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.222%)  route 0.134ns (48.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[4]/Q
                         net (fo=14, routed)          0.134     1.724    tsg/w_y[4]
    SLICE_X9Y5           FDCE                                         r  tsg/pix_y1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.836     1.963    tsg/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  tsg/pix_y1_reg_reg[4]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X9Y5           FDCE (Hold_fdce_C_D)         0.070     1.535    tsg/pix_y1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.593     1.476    tsg/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  tsg/pix_x1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  tsg/pix_x1_reg_reg[9]/Q
                         net (fo=1, routed)           0.113     1.753    tsg/pix_x1_reg[9]
    SLICE_X6Y5           FDCE                                         r  tsg/pix_x2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X6Y5           FDCE                                         r  tsg/pix_x2_reg_reg[9]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X6Y5           FDCE (Hold_fdce_C_D)         0.063     1.555    tsg/pix_x2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.566     1.449    tsg/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  tsg/pix_y1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  tsg/pix_y1_reg_reg[8]/Q
                         net (fo=1, routed)           0.110     1.723    tsg/pix_y1_reg[8]
    SLICE_X8Y5           FDCE                                         r  tsg/pix_y2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.836     1.963    tsg/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  tsg/pix_y2_reg_reg[8]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X8Y5           FDCE (Hold_fdce_C_D)         0.063     1.512    tsg/pix_y2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x1_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.979%)  route 0.166ns (54.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga/h_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.166     1.782    tsg/w_x[0]
    SLICE_X5Y9           FDCE                                         r  tsg/pix_x1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.863     1.990    tsg/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  tsg/pix_x1_reg_reg[0]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X5Y9           FDCE (Hold_fdce_C_D)         0.070     1.561    tsg/pix_x1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y1_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.430%)  route 0.176ns (55.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[6]/Q
                         net (fo=11, routed)          0.176     1.765    tsg/w_y[6]
    SLICE_X11Y6          FDCE                                         r  tsg/pix_y1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.836     1.963    tsg/clk_IBUF_BUFG
    SLICE_X11Y6          FDCE                                         r  tsg/pix_y1_reg_reg[6]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X11Y6          FDCE (Hold_fdce_C_D)         0.070     1.535    tsg/pix_y1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.550%)  route 0.182ns (49.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga/h_count_reg_reg[7]/Q
                         net (fo=16, routed)          0.182     1.798    vga/w_x[7]
    SLICE_X6Y9           LUT6 (Prop_lut6_I4_O)        0.045     1.843 r  vga/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.843    vga/h_sync_next
    SLICE_X6Y9           FDRE                                         r  vga/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  vga/h_sync_reg_reg/C
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y9           FDRE (Hold_fdre_C_D)         0.120     1.611    vga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.566     1.449    tsg/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  tsg/pix_y1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  tsg/pix_y1_reg_reg[5]/Q
                         net (fo=1, routed)           0.170     1.760    tsg/pix_y1_reg[5]
    SLICE_X8Y5           FDCE                                         r  tsg/pix_y2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.836     1.963    tsg/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  tsg/pix_y2_reg_reg[5]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X8Y5           FDCE (Hold_fdce_C_D)         0.063     1.525    tsg/pix_y2_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.058%)  route 0.172ns (54.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.593     1.476    tsg/clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  tsg/pix_x1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  tsg/pix_x1_reg_reg[5]/Q
                         net (fo=1, routed)           0.172     1.789    tsg/pix_x1_reg[5]
    SLICE_X5Y5           FDCE                                         r  tsg/pix_x2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  tsg/pix_x2_reg_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y5           FDCE (Hold_fdce_C_D)         0.072     1.548    tsg/pix_x2_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.108%)  route 0.361ns (71.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[8]/Q
                         net (fo=9, routed)           0.361     1.950    tsg/dp_ram/ADDRBWRADDR[11]
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.876     2.004    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.526    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.709    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2    tsg/dp_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    tsg/dp_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y9     rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y9     rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y9     rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y9     rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y33    rgb_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y31    rgb_reg_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y33    rgb_reg_reg[3]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y9     rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y9     rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y9     rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y9     rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y9     rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y9     rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y9     rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y9     rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33    rgb_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33    rgb_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y9     rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y9     rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y9     rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y9     rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y9     rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y9     rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y9     rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y9     rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33    rgb_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33    rgb_reg_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           342 Endpoints
Min Delay           342 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.563ns  (logic 4.401ns (38.058%)  route 7.163ns (61.942%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tdm/ps_reg[0]/Q
                         net (fo=15, routed)          1.586     2.104    tdm/ps[0]
    SLICE_X5Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.228 r  tdm/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.871     3.099    tdm/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.124     3.223 r  tdm/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.295     4.518    tdm/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.642 r  tdm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.411     8.053    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.563 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.563    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.471ns  (logic 4.410ns (38.444%)  route 7.061ns (61.556%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tdm/ps_reg[0]/Q
                         net (fo=15, routed)          1.586     2.104    tdm/ps[0]
    SLICE_X5Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.228 f  tdm/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.871     3.099    tdm/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.124     3.223 f  tdm/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.610     4.833    tdm/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.957 r  tdm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.994     7.951    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.471 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.471    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.459ns  (logic 4.394ns (38.348%)  route 7.065ns (61.652%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tdm/ps_reg[0]/Q
                         net (fo=15, routed)          1.586     2.104    tdm/ps[0]
    SLICE_X5Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.228 f  tdm/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.871     3.099    tdm/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.124     3.223 f  tdm/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.600     4.823    tdm/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.947 r  tdm/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.008     7.955    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.459 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.459    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.443ns  (logic 4.419ns (38.618%)  route 7.024ns (61.382%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tdm/ps_reg[0]/Q
                         net (fo=15, routed)          1.586     2.104    tdm/ps[0]
    SLICE_X5Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.228 r  tdm/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.871     3.099    tdm/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.124     3.223 r  tdm/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.292     4.515    tdm/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.639 r  tdm/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.276     7.914    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.443 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.443    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.296ns  (logic 4.421ns (39.143%)  route 6.874ns (60.857%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tdm/ps_reg[0]/Q
                         net (fo=15, routed)          1.586     2.104    tdm/ps[0]
    SLICE_X5Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.228 r  tdm/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.871     3.099    tdm/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.124     3.223 r  tdm/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.212     4.435    tdm/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.124     4.559 r  tdm/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.206     7.764    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.296 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.296    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.076ns  (logic 4.655ns (42.031%)  route 6.420ns (57.969%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  tdm/ps_reg[0]/Q
                         net (fo=15, routed)          1.356     1.874    tdm/ps[0]
    SLICE_X6Y19          LUT5 (Prop_lut5_I3_O)        0.150     2.024 f  tdm/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.647     2.671    tdm/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I5_O)        0.328     2.999 r  tdm/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.262     4.261    tdm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.385 r  tdm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.155     7.540    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.076 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.076    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.031ns  (logic 4.426ns (40.121%)  route 6.605ns (59.879%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tdm/ps_reg[0]/Q
                         net (fo=15, routed)          1.586     2.104    tdm/ps[0]
    SLICE_X5Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.228 r  tdm/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.871     3.099    tdm/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.124     3.223 r  tdm/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.299     4.522    tdm/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.646 r  tdm/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.849     7.495    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.031 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.031    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartAnotherBoardToMyPutty/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.522ns  (logic 4.036ns (42.383%)  route 5.486ns (57.617%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE                         0.000     0.000 r  uartAnotherBoardToMyPutty/transmitter/bit_out_reg/C
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uartAnotherBoardToMyPutty/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.486     6.004    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     9.522 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     9.522    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartPuttyToAnotherBoard/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ja2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.456ns  (logic 3.972ns (42.007%)  route 5.483ns (57.993%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  uartPuttyToAnotherBoard/transmitter/bit_out_reg/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uartPuttyToAnotherBoard/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.483     5.939    ja2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     9.456 r  ja2_OBUF_inst/O
                         net (fo=0)                   0.000     9.456    ja2
    L2                                                                r  ja2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.293ns  (logic 4.451ns (47.897%)  route 4.842ns (52.103%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE                         0.000     0.000 r  tdm/ps_reg[1]/C
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tdm/ps_reg[1]/Q
                         net (fo=14, routed)          0.969     1.388    tdm/ps[1]
    SLICE_X7Y20          LUT2 (Prop_lut2_I0_O)        0.327     1.715 r  tdm/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.873     5.588    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     9.293 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.293    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartAnotherBoardToMyPutty/transmitter/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartAnotherBoardToMyPutty/transmitter/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE                         0.000     0.000 r  uartAnotherBoardToMyPutty/transmitter/count_reg[3]/C
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartAnotherBoardToMyPutty/transmitter/count_reg[3]/Q
                         net (fo=6, routed)           0.067     0.208    uartAnotherBoardToMyPutty/transmitter/count_reg[3]
    SLICE_X6Y17          LUT6 (Prop_lut6_I3_O)        0.045     0.253 r  uartAnotherBoardToMyPutty/transmitter/count[7]_i_2__0/O
                         net (fo=1, routed)           0.000     0.253    uartAnotherBoardToMyPutty/transmitter/p_0_in__2[7]
    SLICE_X6Y17          FDRE                                         r  uartAnotherBoardToMyPutty/transmitter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartAnotherBoardToMyPutty/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartAnotherBoardToMyPutty/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE                         0.000     0.000 r  uartAnotherBoardToMyPutty/en_reg/C
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uartAnotherBoardToMyPutty/en_reg/Q
                         net (fo=2, routed)           0.131     0.259    uartAnotherBoardToMyPutty/transmitter/last_ena_reg_0
    SLICE_X7Y16          FDRE                                         r  uartAnotherBoardToMyPutty/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/uut/db_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/uut/db_clk/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.186ns (70.060%)  route 0.079ns (29.940%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE                         0.000     0.000 r  keyboard/uut/db_clk/count_reg[0]/C
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/uut/db_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.079     0.220    keyboard/uut/db_clk/count_reg[0]
    SLICE_X0Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.265 r  keyboard/uut/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.265    keyboard/uut/db_clk/count[4]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  keyboard/uut/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/uut/db_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/uut/db_clk/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.186ns (69.797%)  route 0.080ns (30.203%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE                         0.000     0.000 r  keyboard/uut/db_clk/count_reg[0]/C
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/uut/db_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.080     0.221    keyboard/uut/db_clk/count_reg[0]
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.045     0.266 r  keyboard/uut/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.266    keyboard/uut/db_clk/count[1]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  keyboard/uut/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/uut/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/uut/dataprev_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.146ns (54.052%)  route 0.124ns (45.948%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE                         0.000     0.000 r  keyboard/uut/datacur_reg[5]/C
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/uut/datacur_reg[5]/Q
                         net (fo=2, routed)           0.124     0.270    keyboard/uut/p_1_in[5]
    SLICE_X3Y22          FDRE                                         r  keyboard/uut/dataprev_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/uut/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/uut/db_clk/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE                         0.000     0.000 r  keyboard/uut/db_clk/count_reg[4]/C
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/uut/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.095     0.236    keyboard/uut/db_clk/count_reg[4]
    SLICE_X1Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.281 r  keyboard/uut/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.281    keyboard/uut/db_clk/count[0]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  keyboard/uut/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartPuttyToAnotherBoard/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartPuttyToAnotherBoard/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE                         0.000     0.000 r  uartPuttyToAnotherBoard/last_rec_reg/C
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uartPuttyToAnotherBoard/last_rec_reg/Q
                         net (fo=1, routed)           0.054     0.182    uartPuttyToAnotherBoard/last_rec
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.099     0.281 r  uartPuttyToAnotherBoard/en0/O
                         net (fo=1, routed)           0.000     0.281    uartPuttyToAnotherBoard/en0_n_0
    SLICE_X3Y20          FDRE                                         r  uartPuttyToAnotherBoard/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartAnotherBoardToMyPutty/receiver/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartAnotherBoardToMyPutty/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE                         0.000     0.000 r  uartAnotherBoardToMyPutty/receiver/count_reg[0]/C
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartAnotherBoardToMyPutty/receiver/count_reg[0]/Q
                         net (fo=11, routed)          0.082     0.246    uartAnotherBoardToMyPutty/receiver/count_reg[0]
    SLICE_X9Y19          LUT6 (Prop_lut6_I4_O)        0.045     0.291 r  uartAnotherBoardToMyPutty/receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.291    uartAnotherBoardToMyPutty/receiver/p_0_in__1[5]
    SLICE_X9Y19          FDRE                                         r  uartAnotherBoardToMyPutty/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/uut/datacur_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/uut/dataprev_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.167ns (56.736%)  route 0.127ns (43.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE                         0.000     0.000 r  keyboard/uut/datacur_reg[0]/C
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  keyboard/uut/datacur_reg[0]/Q
                         net (fo=2, routed)           0.127     0.294    keyboard/uut/p_1_in[0]
    SLICE_X2Y22          FDRE                                         r  keyboard/uut/dataprev_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartPuttyToAnotherBoard/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartPuttyToAnotherBoard/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  uartPuttyToAnotherBoard/receiver/last_bit_reg/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uartPuttyToAnotherBoard/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uartPuttyToAnotherBoard/receiver/last_bit
    SLICE_X5Y25          LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uartPuttyToAnotherBoard/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    uartPuttyToAnotherBoard/receiver/receiving_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  uartPuttyToAnotherBoard/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.927ns  (logic 3.980ns (57.450%)  route 2.948ns (42.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.948     8.561    rgb_reg_reg[11]_lopt_replica_3_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.085 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.085    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.867ns  (logic 3.975ns (57.889%)  route 2.892ns (42.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.892     8.505    rgb_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.024 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.024    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.823ns  (logic 3.986ns (58.423%)  route 2.837ns (41.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.837     8.447    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.978 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.978    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.712ns  (logic 3.961ns (59.018%)  route 2.751ns (40.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.751     8.361    rgb_reg_reg[7]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.867 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.867    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.556ns  (logic 3.985ns (60.783%)  route 2.571ns (39.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           2.571     8.181    rgb_reg_reg[7]_lopt_replica_3_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.711 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.711    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.512ns  (logic 4.015ns (61.651%)  route 2.497ns (38.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.633     5.154    vga/clk_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518     5.672 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.497     8.169    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.666 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.666    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.508ns  (logic 3.980ns (61.150%)  route 2.528ns (38.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.528     8.142    rgb_reg_reg[11]_lopt_replica_1
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.666 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.666    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.510ns  (logic 3.977ns (61.091%)  route 2.533ns (38.909%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.533     8.143    rgb_reg_reg[7]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.664 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.664    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.512ns  (logic 4.021ns (61.756%)  route 2.490ns (38.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.490     8.098    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.601 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.601    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.323ns  (logic 3.958ns (62.602%)  route 2.365ns (37.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.365     7.978    rgb_reg_reg[11]_lopt_replica_2_1
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.481 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.481    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.981%)  route 0.088ns (32.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[8]/Q
                         net (fo=9, routed)           0.088     1.677    vga/v_count_reg_reg[8]_0[8]
    SLICE_X10Y8          LUT4 (Prop_lut4_I0_O)        0.045     1.722 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.722    vga/v_count_next[9]_i_2_n_0
    SLICE_X10Y8          FDRE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.209ns (68.433%)  route 0.096ns (31.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga/v_count_reg_reg[7]/Q
                         net (fo=10, routed)          0.096     1.709    vga/v_count_reg_reg[8]_0[7]
    SLICE_X9Y7           LUT6 (Prop_lut6_I0_O)        0.045     1.754 r  vga/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.754    vga/v_count_next[7]_i_1_n_0
    SLICE_X9Y7           FDRE                                         r  vga/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.271%)  route 0.145ns (43.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  vga/h_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.145     1.761    vga/w_x[0]
    SLICE_X6Y8           LUT1 (Prop_lut1_I0_O)        0.045     1.806 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    vga/h_count_next[0]
    SLICE_X6Y8           FDRE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.189ns (56.664%)  route 0.145ns (43.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga/h_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.145     1.761    vga/w_x[0]
    SLICE_X6Y8           LUT2 (Prop_lut2_I0_O)        0.048     1.809 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    vga/h_count_next[1]
    SLICE_X6Y8           FDRE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.580%)  route 0.175ns (48.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[8]/Q
                         net (fo=9, routed)           0.175     1.764    vga/v_count_reg_reg[8]_0[8]
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.809 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.809    vga/v_count_next[8]_i_1_n_0
    SLICE_X10Y8          FDRE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.598%)  route 0.149ns (44.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga/h_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.149     1.765    vga/w_x[0]
    SLICE_X6Y8           LUT3 (Prop_lut3_I1_O)        0.045     1.810 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    vga/h_count_next[2]
    SLICE_X6Y8           FDRE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.209ns (57.753%)  route 0.153ns (42.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga/v_count_reg_reg[5]/Q
                         net (fo=13, routed)          0.153     1.765    vga/v_count_reg_reg[8]_0[5]
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.045     1.810 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.810    vga/v_count_next[5]_i_1_n_0
    SLICE_X9Y7           FDRE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.088%)  route 0.193ns (50.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga/h_count_reg_reg[7]/Q
                         net (fo=16, routed)          0.193     1.809    vga/w_x[7]
    SLICE_X6Y8           LUT6 (Prop_lut6_I2_O)        0.045     1.854 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.854    vga/h_count_next[5]
    SLICE_X6Y8           FDRE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.209ns (54.952%)  route 0.171ns (45.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164     1.639 r  vga/h_count_reg_reg[5]/Q
                         net (fo=17, routed)          0.171     1.810    vga/w_x[5]
    SLICE_X7Y7           LUT3 (Prop_lut3_I2_O)        0.045     1.855 r  vga/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.855    vga/h_count_next[6]
    SLICE_X7Y7           FDRE                                         r  vga/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.209ns (51.302%)  route 0.198ns (48.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164     1.612 f  vga/v_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.198     1.811    vga/w_y[9]
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.045     1.856 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.856    vga/v_count_next[3]_i_1_n_0
    SLICE_X10Y6          FDRE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           332 Endpoints
Min Delay           332 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.025ns  (logic 1.733ns (19.205%)  route 7.291ns (80.795%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          5.229     6.685    vga/reset_IBUF
    SLICE_X6Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.809 f  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.848     7.656    vga/rgb_reg[11]_i_5_n_0
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.153     7.809 r  vga/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.215     9.025    rgb_next[3]
    SLICE_X2Y33          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.512     4.853    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  rgb_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.025ns  (logic 1.733ns (19.205%)  route 7.291ns (80.795%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          5.229     6.685    vga/reset_IBUF
    SLICE_X6Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.809 f  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.848     7.656    vga/rgb_reg[11]_i_5_n_0
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.153     7.809 r  vga/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.215     9.025    rgb_next[3]
    SLICE_X2Y33          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.512     4.853    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.939ns  (logic 1.733ns (19.390%)  route 7.206ns (80.610%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          5.229     6.685    vga/reset_IBUF
    SLICE_X6Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.809 f  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.848     7.656    vga/rgb_reg[11]_i_5_n_0
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.153     7.809 r  vga/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.129     8.939    rgb_next[3]
    SLICE_X2Y31          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.509     4.850    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.890ns  (logic 1.733ns (19.496%)  route 7.157ns (80.504%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          5.229     6.685    vga/reset_IBUF
    SLICE_X6Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.809 f  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.848     7.656    vga/rgb_reg[11]_i_5_n_0
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.153     7.809 r  vga/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.081     8.890    rgb_next[3]
    SLICE_X2Y33          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.512     4.853    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.430ns  (logic 1.704ns (20.216%)  route 6.726ns (79.784%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          5.229     6.685    vga/reset_IBUF
    SLICE_X6Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.809 f  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.841     7.649    vga/rgb_reg[11]_i_5_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.124     7.773 r  vga/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.657     8.430    rgb_next[7]
    SLICE_X4Y9           FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.515     4.856    clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  rgb_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.342ns  (logic 1.704ns (20.428%)  route 6.638ns (79.572%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          5.229     6.685    vga/reset_IBUF
    SLICE_X6Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.809 f  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.848     7.656    vga/rgb_reg[11]_i_5_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I3_O)        0.124     7.780 r  vga/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.562     8.342    rgb_next[11]
    SLICE_X3Y9           FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.333ns  (logic 1.704ns (20.451%)  route 6.629ns (79.549%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          5.229     6.685    vga/reset_IBUF
    SLICE_X6Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.809 f  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.848     7.656    vga/rgb_reg[11]_i_5_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I3_O)        0.124     7.780 r  vga/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.553     8.333    rgb_next[11]
    SLICE_X3Y9           FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.299ns  (logic 1.704ns (20.534%)  route 6.595ns (79.466%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          5.229     6.685    vga/reset_IBUF
    SLICE_X6Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.809 f  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.848     7.656    vga/rgb_reg[11]_i_5_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I3_O)        0.124     7.780 r  vga/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.519     8.299    rgb_next[11]
    SLICE_X3Y9           FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.176ns  (logic 1.704ns (20.844%)  route 6.472ns (79.156%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          5.229     6.685    vga/reset_IBUF
    SLICE_X6Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.809 f  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.841     7.649    vga/rgb_reg[11]_i_5_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.124     7.773 r  vga/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.402     8.176    rgb_next[7]
    SLICE_X4Y9           FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.515     4.856    clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.153ns  (logic 1.704ns (20.902%)  route 6.449ns (79.098%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          5.229     6.685    vga/reset_IBUF
    SLICE_X6Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.809 f  vga/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.848     7.656    vga/rgb_reg[11]_i_5_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I3_O)        0.124     7.780 r  vga/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.373     8.153    rgb_next[11]
    SLICE_X3Y9           FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.214ns (64.816%)  route 0.116ns (35.184%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.214     0.214 r  vga/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.116     0.330    vga/h_count_next_reg_n_0_[3]
    SLICE_X6Y7           FDRE                                         r  vga/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  vga/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.214ns (64.816%)  route 0.116ns (35.184%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.214     0.214 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.116     0.330    vga/v_count_next_reg_n_0_[7]
    SLICE_X8Y7           FDRE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.237ns (68.299%)  route 0.110ns (31.701%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.237     0.237 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.110     0.347    vga/v_count_next_reg_n_0_[3]
    SLICE_X10Y7          FDRE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.237ns (67.907%)  route 0.112ns (32.093%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.237     0.237 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.112     0.349    vga/v_count_next_reg_n_0_[1]
    SLICE_X11Y7          FDRE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.237ns (67.107%)  route 0.116ns (32.893%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.237     0.237 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.116     0.353    vga/v_count_next_reg_n_0_[8]
    SLICE_X11Y8          FDRE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 uartAnotherBoardToMyPutty/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tsg/dp_ram/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.853%)  route 0.210ns (56.147%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE                         0.000     0.000 r  uartAnotherBoardToMyPutty/receiver/data_out_reg[3]/C
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartAnotherBoardToMyPutty/receiver/data_out_reg[3]/Q
                         net (fo=4, routed)           0.210     0.374    tsg/dp_ram/ram_reg_37[3]
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.873     2.001    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.214ns (56.632%)  route 0.164ns (43.368%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.214     0.214 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.164     0.378    vga/v_count_next_reg_n_0_[0]
    SLICE_X9Y9           FDRE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.237ns (62.182%)  route 0.144ns (37.818%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.237     0.237 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.144     0.381    vga/v_count_next_reg_n_0_[9]
    SLICE_X10Y7          FDRE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.214ns (54.811%)  route 0.176ns (45.189%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.214     0.214 r  vga/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.176     0.390    vga/v_count_next_reg_n_0_[5]
    SLICE_X8Y7           FDRE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  vga/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 uartPuttyToAnotherBoard/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            singlepulserENT/en_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.647%)  route 0.255ns (64.353%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE                         0.000     0.000 r  uartPuttyToAnotherBoard/en_reg/C
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartPuttyToAnotherBoard/en_reg/Q
                         net (fo=4, routed)           0.255     0.396    singlepulserENT/ent2
    SLICE_X5Y17          FDRE                                         r  singlepulserENT/en_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.856     1.983    singlepulserENT/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  singlepulserENT/en_d_reg/C





