# RV32Icore

Making a RISC-V core for the base instruction set in VHDL


32 x registers

4 core instruction formats (R,I,S,U)

Types of instructions:

Integer computation instructions (20)

  Integer register immediate instructions (10)

  Integer register register instructions (9)

  NOP instruction (1)

Control transfer instructions 
  
  Unconditional jumps (2)

  Conditional branches (4)

load and store instructions (2)

Memory ordering instructions (1)

Environment call and breakpoints




