$date
	Sun Apr 24 15:01:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pll_tb $end
$var wire 1 ! CLK $end
$var reg 1 " EN_VCO $end
$var reg 1 # REF $end
$var reg 1 $ VCO_IN $end
$var reg 1 % VDDA $end
$var reg 1 & VDDD $end
$var reg 1 ' VSSA $end
$var reg 1 ( VSSD $end
$scope module dut $end
$var wire 1 " EN_VCO $end
$var wire 1 # REF $end
$var wire 1 $ VCO_IN $end
$var wire 1 % VDDA $end
$var wire 1 & VDDD $end
$var wire 1 ' VSSA $end
$var wire 1 ( VSSD $end
$var reg 1 ! CLK $end
$var reg 8 ) expdetect [7:0] $end
$var reg 32 * lastedge [31:0] $end
$var reg 32 + period [31:0] $end
$var reg 32 , refpd [31:0] $end
$var reg 23 - shiftededge [22:0] $end
$var reg 32 . thisedge [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bx -
bx ,
b1000001110010000000000000000000 +
b111111100000000000000000000000 *
bx )
0(
0'
0&
0%
0$
0#
1"
0!
$end
#16000
1!
#32000
0!
#48000
1!
#64000
0!
#80000
1!
#96000
0!
#100000
b1100100 *
1#
#112000
1!
#128000
0!
#141665
1$
#144000
1!
#160000
0!
#176000
1!
#192000
0!
#208000
1!
#224000
0!
#240000
1!
#241665
0#
#256000
0!
#272000
1!
#283330
0$
#288000
0!
#304000
1!
#320000
0!
#336000
1!
#352000
0!
#368000
1!
#383330
b101111111 *
b11111111100000000000000100011011 +
b100011011 ,
b1100100 -
b0 )
b101111111 .
1#
#384000
