//========================================================================
// vcat configuration file to generate testbench from .vcd
//========================================================================

// Hierachical name of the module instance
TOP.v
// testbench / modulGeneration
testbench
// module header
module SramWrapper
(
  .clk          (clk         ), 
  .memreqa_msg  (memreqa_msg ), 
  .memreqa_rdy  (memreqa_rdy ), 
  .memreqa_val  (memreqa_val ), 
  .memreqb_msg  (memreqb_msg ), 
  .memreqb_rdy  (memreqb_rdy ), 
  .memreqb_val  (memreqb_val ), 
  .memrespa_msg (memrespa_msg), 
  .memrespa_rdy (memrespa_rdy), 
  .memrespa_val (memrespa_val), 
  .memrespb_msg (memrespb_msg), 
  .memrespb_rdy (memrespb_rdy), 
  .memrespb_val (memrespb_val), 
  .reset        (reset       )
);

input  [   0:0] clk;
input  [  76:0] memreqa_msg;
output [   0:0] memreqa_rdy;
input  [   0:0] memreqa_val;
input  [  76:0] memreqb_msg;
output [   0:0] memreqb_rdy;
input  [   0:0] memreqb_val;
output [  46:0] memrespa_msg;
input  [   0:0] memrespa_rdy;
output [   0:0] memrespa_val;
output [  46:0] memrespb_msg;
input  [   0:0] memrespb_rdy;
output [   0:0] memrespb_val;
input  [   0:0] reset;