# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe FullAdder-harness.cpp --assert --coverage-user -Wno-fatal -Wno-WIDTH -Wno-STMTDLY --top-module FullAdder +define+TOP_TYPE=VFullAdder -CFLAGS -O1 -DVL_USER_STOP -DVL_USER_FATAL -DVL_USER_FINISH -DTOP_TYPE=VFullAdder -include VFullAdder.h -fPIC -shared -I'/usr/lib/jvm/java-11-openjdk-amd64/include' -I'/usr/lib/jvm/java-11-openjdk-amd64/include/linux' -fvisibility=hidden -Mdir /home/ben/RISCV/env_test/test_run_dir/Module_should_do_something/verilated -LDFLAGS -shared -dynamiclib -fvisibility=hidden --trace FullAdder.sv"
T      5483  3539943  1701883747   502646087  1701883747   502646087 "/home/ben/RISCV/env_test/test_run_dir/Module_should_do_something/verilated/VFullAdder.cpp"
T      3706  3539938  1701883747   502646087  1701883747   502646087 "/home/ben/RISCV/env_test/test_run_dir/Module_should_do_something/verilated/VFullAdder.h"
T      2162  3539957  1701883747   514646398  1701883747   514646398 "/home/ben/RISCV/env_test/test_run_dir/Module_should_do_something/verilated/VFullAdder.mk"
T       785  3539936  1701883747   498645984  1701883747   498645984 "/home/ben/RISCV/env_test/test_run_dir/Module_should_do_something/verilated/VFullAdder__Syms.cpp"
T      1146  3539937  1701883747   502646087  1701883747   502646087 "/home/ben/RISCV/env_test/test_run_dir/Module_should_do_something/verilated/VFullAdder__Syms.h"
T      2723  3539955  1701883747   510646294  1701883747   510646294 "/home/ben/RISCV/env_test/test_run_dir/Module_should_do_something/verilated/VFullAdder__Trace__0.cpp"
T      8679  3539954  1701883747   510646294  1701883747   510646294 "/home/ben/RISCV/env_test/test_run_dir/Module_should_do_something/verilated/VFullAdder__Trace__0__Slow.cpp"
T      1631  3539946  1701883747   506646191  1701883747   506646191 "/home/ben/RISCV/env_test/test_run_dir/Module_should_do_something/verilated/VFullAdder___024root.h"
T      1470  3539952  1701883747   510646294  1701883747   510646294 "/home/ben/RISCV/env_test/test_run_dir/Module_should_do_something/verilated/VFullAdder___024root__DepSet_h68a9b17f__0.cpp"
T       904  3539948  1701883747   506646191  1701883747   506646191 "/home/ben/RISCV/env_test/test_run_dir/Module_should_do_something/verilated/VFullAdder___024root__DepSet_h68a9b17f__0__Slow.cpp"
T      8020  3539953  1701883747   510646294  1701883747   510646294 "/home/ben/RISCV/env_test/test_run_dir/Module_should_do_something/verilated/VFullAdder___024root__DepSet_hf8d46f75__0.cpp"
T      6983  3539951  1701883747   506646191  1701883747   506646191 "/home/ben/RISCV/env_test/test_run_dir/Module_should_do_something/verilated/VFullAdder___024root__DepSet_hf8d46f75__0__Slow.cpp"
T      1460  3539947  1701883747   506646191  1701883747   506646191 "/home/ben/RISCV/env_test/test_run_dir/Module_should_do_something/verilated/VFullAdder___024root__Slow.cpp"
T       714  3539944  1701883747   502646087  1701883747   502646087 "/home/ben/RISCV/env_test/test_run_dir/Module_should_do_something/verilated/VFullAdder__pch.h"
T      1773  3539958  1701883747   514646398  1701883747   514646398 "/home/ben/RISCV/env_test/test_run_dir/Module_should_do_something/verilated/VFullAdder__ver.d"
T         0        0  1701883747   514646398  1701883747   514646398 "/home/ben/RISCV/env_test/test_run_dir/Module_should_do_something/verilated/VFullAdder__verFiles.dat"
T      1759  3539956  1701883747   514646398  1701883747   514646398 "/home/ben/RISCV/env_test/test_run_dir/Module_should_do_something/verilated/VFullAdder_classes.mk"
S  13935760  1968946  1700580990   689063058  1700580990   689063058 "/usr/local/bin/verilator_bin"
S      4942  1969588  1700580991   401067224  1700580991   397067200 "/usr/local/share/verilator/include/verilated_std.sv"
S      1466  3540073  1701883746   818628393  1701883746   818628393 "FullAdder.sv"
