INFO: [HLS 200-10] Running 'D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Karthi' on host 'karthi' (Windows NT_amd64 version 6.2) on Sat Mar 07 21:38:03 -0800 2020
INFO: [HLS 200-10] In directory 'D:/WI20/CSE237C/FinalProject/pooling'
Sourcing Tcl script 'D:/WI20/CSE237C/FinalProject/pooling/maxpool_cnn/solution3_opt2/csynth.tcl'
INFO: [HLS 200-10] Opening project 'D:/WI20/CSE237C/FinalProject/pooling/maxpool_cnn'.
INFO: [HLS 200-10] Adding design file 'types.h' to the project
INFO: [HLS 200-10] Adding design file 'maxpool_Alg.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'maxpool_tb.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'pool_in.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'pool_out.dat' to the project
INFO: [HLS 200-10] Opening solution 'D:/WI20/CSE237C/FinalProject/pooling/maxpool_cnn/solution3_opt2'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'maxpool_Alg.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 185.129 ; gain = 93.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 185.129 ; gain = 93.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.129 ; gain = 93.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.129 ; gain = 93.570
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COL' (maxpool_Alg.cpp:12) in function 'maxpool' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'K_ROW' (maxpool_Alg.cpp:15) in function 'maxpool' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'K_COL' (maxpool_Alg.cpp:16) in function 'maxpool' completely with a factor of 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.129 ; gain = 93.570
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (maxpool_Alg.cpp:11:43) in function 'maxpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'OFM' (maxpool_Alg.cpp:10:45) in function 'maxpool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.129 ; gain = 93.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'maxpool' ...
WARNING: [SYN 201-107] Renaming port name 'maxpool/in' to 'maxpool/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'maxpool/out' to 'maxpool/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OFM_ROW_COL'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_2', maxpool_Alg.cpp:17) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.389 seconds; current allocated memory: 111.420 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 111.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'maxpool' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'maxpool_fcmp_32ns_32ns_1_2_1' to 'maxpool_fcmp_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'maxpool_fcmp_32nsbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 113.182 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 185.129 ; gain = 93.570
INFO: [VHDL 208-304] Generating VHDL RTL for maxpool.
INFO: [VLOG 209-307] Generating Verilog RTL for maxpool.
INFO: [HLS 200-112] Total elapsed time: 14.371 seconds; peak allocated memory: 113.182 MB.
