Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Nov  2 13:44:59 2019
| Host         : DESKTOP-4H7CRNK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file spdif_topV2_control_sets_placed.rpt
| Design       : spdif_topV2
| Device       : xc7a35ti
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      5 |            1 |
|     10 |            1 |
|     15 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              52 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              46 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------+----------------------------------------------------+------------------+----------------+
|  Clock Signal  |                     Enable Signal                     |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------------------+----------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | u_serializer/Inst_Timebase/r_reg[loadSerialiser]_0    | u_serializer/Inst_Timebase/SR[0]                   |                1 |              3 |
|  clk_IBUF_BUFG | u_serializer/Inst_Timebase/r_reg[loadSerialiser]_0    |                                                    |                2 |              5 |
|  clk_IBUF_BUFG | u_serializer/Inst_Timebase/r[errorTotal][9]_i_1_n_0   |                                                    |                4 |             10 |
|  clk_IBUF_BUFG |                                                       |                                                    |                7 |             15 |
|  clk_IBUF_BUFG | u_serializer/Inst_Timebase/r_reg[loadSerialiser]_1[0] |                                                    |                5 |             16 |
|  clk_IBUF_BUFG | u_serializer/Inst_Timebase/E[0]                       |                                                    |                4 |             21 |
|  clk_IBUF_BUFG | u_serializer/Inst_Timebase/bitclock                   | u_serializer/Inst_Timebase/r_reg[loadSerialiser]_0 |                7 |             43 |
+----------------+-------------------------------------------------------+----------------------------------------------------+------------------+----------------+


