// Seed: 3291436346
module module_0 (
    output wor id_0,
    output supply1 id_1,
    output wor id_2,
    input wire id_3,
    output uwire id_4,
    input supply0 id_5,
    input tri0 id_6
    , id_37,
    output tri0 id_7,
    input tri1 id_8,
    input tri1 id_9,
    input supply0 id_10
    , id_38,
    output tri1 id_11,
    input wor id_12,
    output supply0 id_13,
    input tri0 id_14,
    output supply0 id_15,
    input wor id_16,
    input uwire id_17,
    input wire id_18,
    output wand id_19,
    input wire id_20,
    output tri0 id_21,
    input wand id_22,
    input tri1 id_23,
    input tri0 id_24,
    output wand id_25,
    input tri0 id_26,
    output tri id_27,
    input wire id_28,
    input tri id_29,
    output tri0 id_30,
    input uwire id_31,
    output tri0 id_32,
    input wire id_33,
    input uwire id_34,
    input tri0 id_35
);
  wire id_39;
  wire id_40;
  wire id_41;
  wire id_42;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    output uwire id_4
);
  assign id_2 = id_1;
  module_0(
      id_0,
      id_2,
      id_4,
      id_3,
      id_0,
      id_1,
      id_3,
      id_4,
      id_3,
      id_1,
      id_1,
      id_4,
      id_3,
      id_0,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_0,
      id_1,
      id_0,
      id_3,
      id_3,
      id_1,
      id_4,
      id_3,
      id_0,
      id_1,
      id_3,
      id_4,
      id_1,
      id_0,
      id_3,
      id_1,
      id_3
  );
endmodule
