{"Source Block": ["oh/elink/dv/elink_e16_model.v@3998:4012@HdlStmProcess", "   //assign rd_addr_traninfo0_next_tlc[FAD-1:0] = rd_addr_traninfo0_tlc[FAD-1:0] + \n   //                                             {{(FAD-3){1'b0}},3'b111};\n   assign rd_addr_traninfo0_next_tlc[FAD:0] = rd_addr_traninfo0_tlc[FAD:0] + \n                                                {{(FAD-2){1'b0}},3'b111};\n\n   always @(posedge txo_lclk or posedge reset)\n     if(reset)\n       rd_addr_traninfo0_tlc[FAD-1:0] <= {(FAD){1'b0}};\n     else if(check_next_dstaddr_tlc)\n       rd_addr_traninfo0_tlc[FAD-1:0] <= rd_addr_traninfo0_next_tlc[FAD-1:0];\n\n   assign rd_addr_traninfo1_tlc[FAD-1:0] = rd_addr_traninfo0_tlc[FAD-1:0] +\n                                           {{(FAD-2){1'b0}},2'b01};\n\n   assign rd_addr_traninfo2_tlc[FAD-1:0] = rd_addr_traninfo0_tlc[FAD-1:0] +\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@4004:4015", "     if(reset)\n       rd_addr_traninfo0_tlc[FAD-1:0] <= {(FAD){1'b0}};\n     else if(check_next_dstaddr_tlc)\n       rd_addr_traninfo0_tlc[FAD-1:0] <= rd_addr_traninfo0_next_tlc[FAD-1:0];\n\n   assign rd_addr_traninfo1_tlc[FAD-1:0] = rd_addr_traninfo0_tlc[FAD-1:0] +\n                                           {{(FAD-2){1'b0}},2'b01};\n\n   assign rd_addr_traninfo2_tlc[FAD-1:0] = rd_addr_traninfo0_tlc[FAD-1:0] +\n                                           {{(FAD-2){1'b0}},2'b10};\n\n   //####################################################\n"]], "Diff Content": {"Delete": [[4003, "   always @(posedge txo_lclk or posedge reset)\n"], [4004, "     if(reset)\n"], [4005, "       rd_addr_traninfo0_tlc[FAD-1:0] <= {(FAD){1'b0}};\n"], [4006, "     else if(check_next_dstaddr_tlc)\n"], [4007, "       rd_addr_traninfo0_tlc[FAD-1:0] <= rd_addr_traninfo0_next_tlc[FAD-1:0];\n"]], "Add": [[4007, "   assign txo_launch_req_tlc = c0_txo_launch_req_tlc | c1_txo_launch_req_tlc |\n"], [4007, "\t\t\t       c2_txo_launch_req_tlc | c3_txo_launch_req_tlc;\n"]]}}