#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 16 15:53:01 2024
# Process ID: 5380
# Current directory: D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13068 D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.xpr
# Log file: D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/vivado.log
# Journal file: D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.xpr
INFO: [Project 1-313] Project file moved from 'D:/desktop/FPGA/DVB/DVB-S/hdl_prj/hdlsrc/dbvs' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
Adding cell -- xilinx.com:ip:sim_clk_gen:1.0 - sim_clk_gen_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Successfully read diagram <top> from BD file <D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd>
set_property top top_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj top_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_c_counter_binary_0_0/sim/top_c_counter_binary_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_c_counter_binary_0_0'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L sim_clk_gen_v1_0_2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_gate_bit_v12_0_5 -L xbip_counter_v3_0_5 -L c_counter_binary_v12_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_wrapper_behav xil_defaultlib.top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_viv_co...
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_counter_v3_0_5.xbip_counter_v3_0_5_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_5.xbip_counter_v3_0_5_pkg
Compiling package c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package unisim.vcomponents
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=16...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_legacy [\c_counter_binary_v12_0_12_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_viv [\c_counter_binary_v12_0_12_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12 [\c_counter_binary_v12_0_12(c_xde...]
Compiling architecture top_c_counter_binary_0_0_arch of entity xil_defaultlib.top_c_counter_binary_0_0 [top_c_counter_binary_0_0_default]
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,RESE...
Compiling module xil_defaultlib.top_sim_clk_gen_0_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_wrapper_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim/xsim.dir/top_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 16 15:55:13 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1225.199 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_wrapper_behav -key {Behavioral:sim_1:Functional:top_wrapper} -tclbatch {top_wrapper.tcl} -protoinst "protoinst_files/top.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
Time resolution is 1 ps
source top_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1225.199 ; gain = 0.000
run 50 us
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
delete_bd_objs [get_bd_nets c_counter_binary_0_Q] [get_bd_cells c_counter_binary_0]
delete_bd_objs [get_bd_nets sim_clk_gen_0_clk] [get_bd_nets sim_clk_gen_0_sync_rst] [get_bd_ports Q_0] [get_bd_ports clk_0] [get_bd_ports sync_rst_0]
set_property location {0.5 -19 19} [get_bd_cells sim_clk_gen_0]
create_bd_cell -type module -reference Data_Gen Data_Gen_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {2 176 112} [get_bd_cells Data_Gen_0]
create_bd_cell -type module -reference alpharandomization alpharandomization_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {2.5 627 -19} [get_bd_cells alpharandomization_0]
connect_bd_net [get_bd_pins alpharandomization_0/SEQ_IN] [get_bd_pins Data_Gen_0/SEQ_OUT]
connect_bd_net [get_bd_pins sim_clk_gen_0/sync_rst] [get_bd_pins alpharandomization_0/reset]
connect_bd_net [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins alpharandomization_0/clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins alpharandomization_0/clk_enable]
startgroup
make_bd_pins_external  [get_bd_cells alpharandomization_0]
make_bd_intf_pins_external  [get_bd_cells alpharandomization_0]
INFO: [BD 5-409] No interface pins to be made external for /alpharandomization_0
endgroup
regenerate_bd_layout
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-927] Following properties on pin /alpharandomization_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
Wrote  : <D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/sim/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Data_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alpharandomization_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.hwdef
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/modelsim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/alpharandomization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alpharandomization
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_Data_Gen_0_0/sim/top_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alpharandomization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_wrapper_behav xil_defaultlib.top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Data_Gen.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1225.199 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/alpharandomization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alpharandomization
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_Data_Gen_0_0/sim/top_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alpharandomization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_wrapper_behav xil_defaultlib.top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Data_Gen.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
delete_bd_objs [get_bd_nets Data_Gen_0_SEQ_OUT] [get_bd_cells Data_Gen_0]
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins alpharandomization_0/SEQ_IN]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {8}] [get_bd_cells xlconstant_1]
endgroup
update_compile_order -fileset sources_1
regenerate_bd_layout
save_bd_design
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
Wrote  : <D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-927] Following properties on pin /alpharandomization_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/sim/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alpharandomization_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
Exporting to file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.hwdef
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/modelsim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/alpharandomization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alpharandomization
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alpharandomization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_1/sim/top_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_wrapper_behav xil_defaultlib.top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alpharandomization
Compiling module xil_defaultlib.top_alpharandomization_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,RESE...
Compiling module xil_defaultlib.top_sim_clk_gen_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_wrapper_behav -key {Behavioral:sim_1:Functional:top_wrapper} -tclbatch {top_wrapper.tcl} -protoinst "protoinst_files/top.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
Time resolution is 1 ps
source top_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1225.199 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_wrapper/top_i/sim_clk_gen_0_clk}} 
run 50 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
startgroup
set_property -dict [list CONFIG.INITIAL_RESET_CLOCK_CYCLES {1000} CONFIG.RESET_POLARITY {ACTIVE_HIGH}] [get_bd_cells sim_clk_gen_0]
endgroup
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-927] Following properties on pin /alpharandomization_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /alpharandomization_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/sim/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alpharandomization_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
Exporting to file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.hwdef
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/modelsim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/alpharandomization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alpharandomization
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alpharandomization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_1/sim/top_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_wrapper_behav xil_defaultlib.top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alpharandomization
Compiling module xil_defaultlib.top_alpharandomization_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,INIT...
Compiling module xil_defaultlib.top_sim_clk_gen_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_wrapper_behav -key {Behavioral:sim_1:Functional:top_wrapper} -tclbatch {top_wrapper.tcl} -protoinst "protoinst_files/top.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
Time resolution is 1 ps
source top_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1225.199 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
set_property is_enabled true [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/dec2bin2.v]
update_compile_order -fileset sources_1
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
add_files -norecurse {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/RS1.v D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Increment_Real_World.v}
WARNING: [filemgmt 56-12] File 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Increment_Real_World.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
create_bd_cell -type module -reference RS1 RS1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {2.5 653 398} [get_bd_cells RS1_0]
file mkdir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new
close [ open D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v w ]
add_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v
update_compile_order -fileset sources_1
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
create_bd_cell -type module -reference RS_EN_GEN RS_EN_GEN_0
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [d:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file '../../../new/RS_EN_GEN.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'd:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'RS_EN_GEN'.
ERROR: [BD 41-1699] Unable to add reference type cell for reference-module 'RS_EN_GEN'
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference RS_EN_GEN -name RS_EN_GEN_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
create_bd_cell -type module -reference RS_EN_GEN RS_EN_GEN_0
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [d:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:40]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file '../../../new/RS_EN_GEN.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'd:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'RS_EN_GEN'.
ERROR: [BD 41-1699] Unable to add reference type cell for reference-module 'RS_EN_GEN'
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference RS_EN_GEN -name RS_EN_GEN_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
delete_bd_objs [get_bd_nets alpharandomization_0_alpharandomization_OUT] [get_bd_ports alpharandomization_OUT_0]
delete_bd_objs [get_bd_nets alpharandomization_0_ce_out] [get_bd_ports ce_out_0]
create_bd_cell -type module -reference RS_EN_GEN RS_EN_GEN_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {2 350 398} [get_bd_cells RS_EN_GEN_0]
set_property location {3 691 109} [get_bd_cells RS1_0]
set_property location {2 350 305} [get_bd_cells RS_EN_GEN_0]
connect_bd_net [get_bd_pins RS_EN_GEN_0/clk] [get_bd_pins sim_clk_gen_0/clk]
connect_bd_net [get_bd_pins RS_EN_GEN_0/rst_n] [get_bd_pins sim_clk_gen_0/sync_rst]
connect_bd_net [get_bd_pins RS1_0/clk] [get_bd_pins sim_clk_gen_0/clk]
connect_bd_net [get_bd_pins RS1_0/reset] [get_bd_pins sim_clk_gen_0/sync_rst]
regenerate_bd_layout
set_property location {2.5 830 429} [get_bd_cells RS1_0]
connect_bd_net [get_bd_pins RS_EN_GEN_0/simstart] [get_bd_pins RS1_0/Start]
connect_bd_net [get_bd_pins RS_EN_GEN_0/simend] [get_bd_pins RS1_0/End_rsvd]
connect_bd_net [get_bd_pins RS1_0/Vld] [get_bd_pins RS_EN_GEN_0/simvld]
connect_bd_net [get_bd_pins RS1_0/RS_In] [get_bd_pins alpharandomization_0/alpharandomization_OUT]
connect_bd_net [get_bd_pins alpharandomization_0/ce_out] [get_bd_pins RS1_0/clk_enable]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_cells RS1_0]
make_bd_intf_pins_external  [get_bd_cells RS1_0]
INFO: [BD 5-409] No interface pins to be made external for /RS1_0
endgroup
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /RS_EN_GEN_0/rst_n(ACTIVE_LOW) and /sim_clk_gen_0/sync_rst(ACTIVE_HIGH)
WARNING: [BD 41-927] Following properties on pin /alpharandomization_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /alpharandomization_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /RS1_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /RS1_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /RS_EN_GEN_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
startgroup
set_property -dict [list CONFIG.RESET_POLARITY {ACTIVE_LOW}] [get_bd_cells sim_clk_gen_0]
endgroup
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-927] Following properties on pin /alpharandomization_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /RS1_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /RS_EN_GEN_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
Wrote  : <D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/sim/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alpharandomization_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_EN_GEN_0 .
Exporting to file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.hwdef
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/modelsim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/alpharandomization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alpharandomization
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Input_RS_Encoder_HDL_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/RS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS_EN_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alpharandomization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_1/sim/top_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS1_0_0/sim/top_RS1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS_EN_GEN_0_0/sim/top_RS_EN_GEN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS_EN_GEN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_wrapper_behav xil_defaultlib.top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'reset' on this module [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS1_0_0/sim/top_RS1_0_0.v:85]
ERROR: [VRFC 10-3180] cannot find port 'reset' on this module [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v:79]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
regenerate_bd_layout
regenerate_bd_layout
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/alpharandomization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alpharandomization
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Input_RS_Encoder_HDL_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/RS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS_EN_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alpharandomization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_1/sim/top_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS1_0_0/sim/top_RS1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS_EN_GEN_0_0/sim/top_RS_EN_GEN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS_EN_GEN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_wrapper_behav xil_defaultlib.top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'reset' on this module [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS1_0_0/sim/top_RS1_0_0.v:85]
ERROR: [VRFC 10-3180] cannot find port 'reset' on this module [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v:79]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference top_alpharandomization_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd'
INFO: [IP_Flow 19-1972] Upgraded top_alpharandomization_0_0 from alpharandomization_v1_0 1.0 to alpharandomization_v1_0 1.0
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'reset'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'reset_n' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'top_alpharandomization_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'reset'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'reset_n'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'top_alpharandomization_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'reset' is not found on the upgraded version of the cell '/alpharandomization_0'. Its connection to the net 'sim_clk_gen_0_sync_rst' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'top_alpharandomization_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
Wrote  : <D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
update_module_reference top_RS1_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd'
INFO: [IP_Flow 19-1972] Upgraded top_RS1_0_0 from RS1_v1_0 1.0 to RS1_v1_0 1.0
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'reset'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'reset_n' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'top_RS1_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'reset'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'reset_n'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'top_RS1_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'reset' is not found on the upgraded version of the cell '/RS1_0'. Its connection to the net 'sim_clk_gen_0_sync_rst' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'top_RS1_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
Wrote  : <D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
update_module_reference top_RS_EN_GEN_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd'
INFO: [IP_Flow 19-1972] Upgraded top_RS_EN_GEN_0_0 from RS_EN_GEN_v1_0 1.0 to RS_EN_GEN_v1_0 1.0
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
connect_bd_net [get_bd_pins alpharandomization_0/reset_n] [get_bd_pins sim_clk_gen_0/sync_rst]
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-927] Following properties on pin /alpharandomization_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /RS1_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /RS_EN_GEN_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/RS1_0/reset_n

Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
Wrote  : <D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/sim/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alpharandomization_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_EN_GEN_0 .
Exporting to file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.hwdef
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/modelsim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_pins RS1_0/reset_n] [get_bd_pins sim_clk_gen_0/sync_rst]
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-927] Following properties on pin /alpharandomization_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /RS1_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /RS_EN_GEN_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
Wrote  : <D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/sim/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alpharandomization_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_EN_GEN_0 .
Exporting to file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.hwdef
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/modelsim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/alpharandomization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alpharandomization
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Input_RS_Encoder_HDL_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/RS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS_EN_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alpharandomization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_1/sim/top_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS1_0_0/sim/top_RS1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS_EN_GEN_0_0/sim/top_RS_EN_GEN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS_EN_GEN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_wrapper_behav xil_defaultlib.top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Integer_Input_RS_Encoder_HDL_Opt...
Compiling module xil_defaultlib.RS1
Compiling module xil_defaultlib.top_RS1_0_0
Compiling module xil_defaultlib.RS_EN_GEN
Compiling module xil_defaultlib.top_RS_EN_GEN_0_0
Compiling module xil_defaultlib.alpharandomization
Compiling module xil_defaultlib.top_alpharandomization_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,INIT...
Compiling module xil_defaultlib.top_sim_clk_gen_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_wrapper_behav -key {Behavioral:sim_1:Functional:top_wrapper} -tclbatch {top_wrapper.tcl} -protoinst "protoinst_files/top.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
Time resolution is 1 ps
source top_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1383.469 ; gain = 8.566
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/top_wrapper/top_i/RS_EN_GEN_0/simend}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/top_wrapper/top_i/RS_EN_GEN_0/simvld}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
run 50 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
set_property location {2 401 394} [get_bd_cells RS_EN_GEN_0]
create_bd_design "rs_en_test"
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\rs_en_test\rs_en_test.bd> 
update_compile_order -fileset sources_1
create_bd_cell -type module -reference RS_EN_GEN RS_EN_GEN_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
connect_bd_net [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins RS_EN_GEN_0/clk]
connect_bd_net [get_bd_pins sim_clk_gen_0/sync_rst] [get_bd_pins RS_EN_GEN_0/rst_n]
set_property location {1 96 1} [get_bd_cells sim_clk_gen_0]
startgroup
set_property -dict [list CONFIG.INITIAL_RESET_CLOCK_CYCLES {1000}] [get_bd_cells sim_clk_gen_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells RS_EN_GEN_0]
make_bd_intf_pins_external  [get_bd_cells RS_EN_GEN_0]
INFO: [BD 5-409] No interface pins to be made external for /RS_EN_GEN_0
endgroup
make_wrapper -files [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd] -top
WARNING: [BD 41-927] Following properties on pin /RS_EN_GEN_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=rs_en_test_sim_clk_gen_0_0_clk 
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\rs_en_test\rs_en_test.bd> 
Wrote  : <D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/ui/bd_8909fbaa.ui> 
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/synth/rs_en_test.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/sim/rs_en_test.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/hdl/rs_en_test_wrapper.v
add_files -norecurse D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/hdl/rs_en_test_wrapper.v
update_compile_order -fileset sources_1
set_property top rs_en_test_wrapper [current_fileset]
update_compile_order -fileset sources_1
set_property synth_checkpoint_mode None [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd]
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd]
INFO: [BD 41-1662] The design 'rs_en_test.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/synth/rs_en_test.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/sim/rs_en_test.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/hdl/rs_en_test_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_EN_GEN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
Exporting to file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/hw_handoff/rs_en_test.hwh
Generated Block Design Tcl file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/hw_handoff/rs_en_test_bd.tcl
Generated Hardware Definition File D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/synth/rs_en_test.hwdef
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/modelsim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/alpharandomization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alpharandomization
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Input_RS_Encoder_HDL_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/RS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS_EN_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alpharandomization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_1/sim/top_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS1_0_0/sim/top_RS1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS_EN_GEN_0_0/sim/top_RS_EN_GEN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS_EN_GEN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_wrapper_behav xil_defaultlib.top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Integer_Input_RS_Encoder_HDL_Opt...
Compiling module xil_defaultlib.RS1
Compiling module xil_defaultlib.top_RS1_0_0
Compiling module xil_defaultlib.RS_EN_GEN
Compiling module xil_defaultlib.top_RS_EN_GEN_0_0
Compiling module xil_defaultlib.alpharandomization
Compiling module xil_defaultlib.top_alpharandomization_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,INIT...
Compiling module xil_defaultlib.top_sim_clk_gen_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2099.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_bd_design [get_bd_designs top]
save_bd_design
Wrote  : <D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/alpharandomization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alpharandomization
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Input_RS_Encoder_HDL_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/RS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS_EN_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alpharandomization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_1/sim/top_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS1_0_0/sim/top_RS1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS_EN_GEN_0_0/sim/top_RS_EN_GEN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS_EN_GEN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_wrapper_behav xil_defaultlib.top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Integer_Input_RS_Encoder_HDL_Opt...
Compiling module xil_defaultlib.RS1
Compiling module xil_defaultlib.top_RS1_0_0
Compiling module xil_defaultlib.RS_EN_GEN
Compiling module xil_defaultlib.top_RS_EN_GEN_0_0
Compiling module xil_defaultlib.alpharandomization
Compiling module xil_defaultlib.top_alpharandomization_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,INIT...
Compiling module xil_defaultlib.top_sim_clk_gen_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_wrapper_behav -key {Behavioral:sim_1:Functional:top_wrapper} -tclbatch {top_wrapper.tcl} -protoinst "protoinst_files/rs_en_test.protoinst" -protoinst "protoinst_files/top.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/rs_en_test.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/rs_en_test.protoinst for the following reason(s):
There are no instances of module "rs_en_test" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
Time resolution is 1 ps
source top_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2099.250 ; gain = 0.000
set_property top rs_en_test_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rs_en_test_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rs_en_test_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/rs_en_test/ip/rs_en_test_RS_EN_GEN_0_0/sim/rs_en_test_RS_EN_GEN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_en_test_RS_EN_GEN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/rs_en_test/ip/rs_en_test_sim_clk_gen_0_0/sim/rs_en_test_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_en_test_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/rs_en_test/sim/rs_en_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_en_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/hdl/rs_en_test_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_en_test_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rs_en_test_wrapper_behav xil_defaultlib.rs_en_test_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RS_EN_GEN
Compiling module xil_defaultlib.rs_en_test_RS_EN_GEN_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,INIT...
Compiling module xil_defaultlib.rs_en_test_sim_clk_gen_0_0
Compiling module xil_defaultlib.rs_en_test
Compiling module xil_defaultlib.rs_en_test_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot rs_en_test_wrapper_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim/xsim.dir/rs_en_test_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 16 17:33:42 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rs_en_test_wrapper_behav -key {Behavioral:sim_1:Functional:rs_en_test_wrapper} -tclbatch {rs_en_test_wrapper.tcl} -protoinst "protoinst_files/rs_en_test.protoinst" -protoinst "protoinst_files/top.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/rs_en_test.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/top.protoinst for the following reason(s):
There are no instances of module "top" in the design.

Time resolution is 1 ps
source rs_en_test_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rs_en_test_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2099.250 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:36]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:36]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:36]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:36]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:40]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:40]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:40]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:40]
add_bp {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v} 37
remove_bps -file {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v} -line 37
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:36]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:36]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:36]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:36]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:35]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:35]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:35]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:35]
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd}
update_module_reference {rs_en_test_RS_EN_GEN_0_0 top_RS_EN_GEN_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd'
INFO: [IP_Flow 19-1972] Upgraded rs_en_test_RS_EN_GEN_0_0 from RS_EN_GEN_v1_0 1.0 to RS_EN_GEN_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'simvld'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'rs_en_test_RS_EN_GEN_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'simvld' is not found on the upgraded version of the cell '/RS_EN_GEN_0'. Its connection to the net 'RS_EN_GEN_0_simvld' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'rs_en_test_RS_EN_GEN_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <RS_EN_GEN_0_simvld> has no source
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\rs_en_test\rs_en_test.bd> 
Wrote  : <D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/ui/bd_8909fbaa.ui> 
Upgrading 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd'
INFO: [IP_Flow 19-1972] Upgraded top_RS_EN_GEN_0_0 from RS_EN_GEN_v1_0 1.0 to RS_EN_GEN_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'simvld'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'top_RS_EN_GEN_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'simvld' is not found on the upgraded version of the cell '/RS_EN_GEN_0'. Its connection to the net 'RS_EN_GEN_0_simvld' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'top_RS_EN_GEN_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <RS_EN_GEN_0_simvld> has no source
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
Wrote  : <D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd}
delete_bd_objs [get_bd_nets RS_EN_GEN_0_simvld] [get_bd_ports simvld_0]
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd]
WARNING: [BD 41-927] Following properties on pin /RS_EN_GEN_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=rs_en_test_sim_clk_gen_0_0_clk 
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\rs_en_test\rs_en_test.bd> 
Wrote  : <D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/ui/bd_8909fbaa.ui> 
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/synth/rs_en_test.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/sim/rs_en_test.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/hdl/rs_en_test_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_EN_GEN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
Exporting to file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/hw_handoff/rs_en_test.hwh
Generated Block Design Tcl file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/hw_handoff/rs_en_test_bd.tcl
Generated Hardware Definition File D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/synth/rs_en_test.hwdef
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/modelsim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rs_en_test_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rs_en_test_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS_EN_GEN
WARNING: [VRFC 10-3676] redeclaration of ansi port 'simstart' is not allowed [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:32]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'simend' is not allowed [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/rs_en_test/ip/rs_en_test_RS_EN_GEN_0_0/sim/rs_en_test_RS_EN_GEN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_en_test_RS_EN_GEN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/rs_en_test/ip/rs_en_test_sim_clk_gen_0_0/sim/rs_en_test_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_en_test_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/rs_en_test/sim/rs_en_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_en_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/hdl/rs_en_test_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_en_test_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rs_en_test_wrapper_behav xil_defaultlib.rs_en_test_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v" Line 23. Module RS_EN_GEN doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RS_EN_GEN
Compiling module xil_defaultlib.rs_en_test_RS_EN_GEN_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,INIT...
Compiling module xil_defaultlib.rs_en_test_sim_clk_gen_0_0
Compiling module xil_defaultlib.rs_en_test
Compiling module xil_defaultlib.rs_en_test_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot rs_en_test_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rs_en_test_wrapper_behav -key {Behavioral:sim_1:Functional:rs_en_test_wrapper} -tclbatch {rs_en_test_wrapper.tcl} -protoinst "protoinst_files/rs_en_test.protoinst" -protoinst "protoinst_files/top.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/rs_en_test.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/top.protoinst for the following reason(s):
There are no instances of module "top" in the design.

Time resolution is 1 ps
source rs_en_test_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rs_en_test_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2254.914 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
run 50 us
run 50 us
set_property top top_wrapper [current_fileset]
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins RS1_0/Vld] [get_bd_pins xlconstant_1/dout]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins RS1_0/Vld] [get_bd_pins xlconstant_1/dout]'
connect_bd_net [get_bd_pins RS1_0/Vld] [get_bd_pins xlconstant_0/dout]
regenerate_bd_layout
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-927] Following properties on pin /alpharandomization_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /RS1_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /RS_EN_GEN_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
Wrote  : <D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/sim/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alpharandomization_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_EN_GEN_0 .
Exporting to file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.hwdef
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/modelsim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rs_en_test_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rs_en_test_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS_EN_GEN
WARNING: [VRFC 10-3676] redeclaration of ansi port 'simstart' is not allowed [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:32]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'simend' is not allowed [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/rs_en_test/ip/rs_en_test_RS_EN_GEN_0_0/sim/rs_en_test_RS_EN_GEN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_en_test_RS_EN_GEN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/rs_en_test/ip/rs_en_test_sim_clk_gen_0_0/sim/rs_en_test_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_en_test_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/rs_en_test/sim/rs_en_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_en_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/hdl/rs_en_test_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_en_test_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rs_en_test_wrapper_behav xil_defaultlib.rs_en_test_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v" Line 23. Module RS_EN_GEN doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RS_EN_GEN
Compiling module xil_defaultlib.rs_en_test_RS_EN_GEN_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,INIT...
Compiling module xil_defaultlib.rs_en_test_sim_clk_gen_0_0
Compiling module xil_defaultlib.rs_en_test
Compiling module xil_defaultlib.rs_en_test_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot rs_en_test_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rs_en_test_wrapper_behav -key {Behavioral:sim_1:Functional:rs_en_test_wrapper} -tclbatch {rs_en_test_wrapper.tcl} -protoinst "protoinst_files/top.protoinst" -protoinst "protoinst_files/rs_en_test.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/top.protoinst for the following reason(s):
There are no instances of module "top" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/rs_en_test.protoinst
Time resolution is 1 ps
source rs_en_test_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rs_en_test_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2254.914 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rs_en_test_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rs_en_test_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS_EN_GEN
WARNING: [VRFC 10-3676] redeclaration of ansi port 'simstart' is not allowed [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:32]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'simend' is not allowed [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/rs_en_test/ip/rs_en_test_RS_EN_GEN_0_0/sim/rs_en_test_RS_EN_GEN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_en_test_RS_EN_GEN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/rs_en_test/ip/rs_en_test_sim_clk_gen_0_0/sim/rs_en_test_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_en_test_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/rs_en_test/sim/rs_en_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_en_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/hdl/rs_en_test_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_en_test_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rs_en_test_wrapper_behav xil_defaultlib.rs_en_test_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v" Line 23. Module RS_EN_GEN doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RS_EN_GEN
Compiling module xil_defaultlib.rs_en_test_RS_EN_GEN_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,INIT...
Compiling module xil_defaultlib.rs_en_test_sim_clk_gen_0_0
Compiling module xil_defaultlib.rs_en_test
Compiling module xil_defaultlib.rs_en_test_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot rs_en_test_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/top.protoinst for the following reason(s):
There are no instances of module "top" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/rs_en_test.protoinst
Time resolution is 1 ps
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
set_property top top_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/alpharandomization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alpharandomization
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Input_RS_Encoder_HDL_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/RS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS_EN_GEN
WARNING: [VRFC 10-3676] redeclaration of ansi port 'simstart' is not allowed [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:32]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'simend' is not allowed [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alpharandomization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_1/sim/top_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS1_0_0/sim/top_RS1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS_EN_GEN_0_0/sim/top_RS_EN_GEN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS_EN_GEN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_wrapper_behav xil_defaultlib.top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Integer_Input_RS_Encoder_HDL_Opt...
Compiling module xil_defaultlib.RS1
Compiling module xil_defaultlib.top_RS1_0_0
Compiling module xil_defaultlib.RS_EN_GEN
Compiling module xil_defaultlib.top_RS_EN_GEN_0_0
Compiling module xil_defaultlib.alpharandomization
Compiling module xil_defaultlib.top_alpharandomization_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,INIT...
Compiling module xil_defaultlib.top_sim_clk_gen_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_wrapper_behav -key {Behavioral:sim_1:Functional:top_wrapper} -tclbatch {top_wrapper.tcl} -protoinst "protoinst_files/top.protoinst" -protoinst "protoinst_files/rs_en_test.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/rs_en_test.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/rs_en_test.protoinst for the following reason(s):
There are no instances of module "rs_en_test" in the design.

Time resolution is 1 ps
source top_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2254.914 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
run 50 us
run 50 us
run 50 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/alpharandomization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alpharandomization
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Input_RS_Encoder_HDL_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/RS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS_EN_GEN
WARNING: [VRFC 10-3676] redeclaration of ansi port 'simstart' is not allowed [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:32]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'simend' is not allowed [D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alpharandomization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_1/sim/top_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS1_0_0/sim/top_RS1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS_EN_GEN_0_0/sim/top_RS_EN_GEN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS_EN_GEN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_wrapper_behav xil_defaultlib.top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Integer_Input_RS_Encoder_HDL_Opt...
Compiling module xil_defaultlib.RS1
Compiling module xil_defaultlib.top_RS1_0_0
Compiling module xil_defaultlib.RS_EN_GEN
Compiling module xil_defaultlib.top_RS_EN_GEN_0_0
Compiling module xil_defaultlib.alpharandomization
Compiling module xil_defaultlib.top_alpharandomization_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,INIT...
Compiling module xil_defaultlib.top_sim_clk_gen_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/rs_en_test.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/rs_en_test.protoinst for the following reason(s):
There are no instances of module "rs_en_test" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2254.914 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 18:33:30 2024...
