--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
E:/MIPS_final_project_edited/MIPS_final_project/MIPS_processor/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml MIPS_design.twx MIPS_design.ncd -o
MIPS_design.twr MIPS_design.pcf -ucf MIPS_design.ucf

Design file:              MIPS_design.ncd
Physical constraint file: MIPS_design.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clock" 50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 22192810 paths analyzed, 2427 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.053ns.
--------------------------------------------------------------------------------

Paths for end point U_REG/register_file_3_8 (SLICE_X14Y32.AX), 99836 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_PC/output_sig_1 (FF)
  Destination:          U_REG/register_file_3_8 (FF)
  Requirement:          50.000ns
  Data Path Delay:      15.964ns (Levels of Logic = 8)
  Clock Path Skew:      -0.054ns (0.517 - 0.571)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_PC/output_sig_1 to U_REG/register_file_3_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.408   U_PC/output_sig<2>
                                                       U_PC/output_sig_1
    SLICE_X11Y45.A5      net (fanout=43)       1.638   U_PC/output_sig<1>
    SLICE_X11Y45.A       Tilo                  0.259   U_IR/Mram_instruction121112
                                                       U_IR/Mram_instruction121113_SW0
    SLICE_X11Y45.B3      net (fanout=1)        1.234   N58
    SLICE_X11Y45.B       Tilo                  0.259   U_IR/Mram_instruction121112
                                                       U_IR/Mram_instruction121113
    SLICE_X9Y40.A1       net (fanout=1)        0.865   U_IR/Mram_instruction121112
    SLICE_X9Y40.A        Tilo                  0.259   U_ALU_controller/alu_signal<4>2
                                                       U_IR/Mram_instruction121114
    SLICE_X11Y26.C3      net (fanout=17)       1.630   instruction_sig<0>
    SLICE_X11Y26.C       Tilo                  0.259   U_ALU_controller/alu_signal<3>2
                                                       U_ALU_controller/alu_signal<3>_1
    SLICE_X14Y18.B1      net (fanout=8)        1.943   U_ALU_controller/alu_signal<3>
    SLICE_X14Y18.B       Tilo                  0.205   N80
                                                       U_ALU/Mmux_result11183_SW0
    SLICE_X4Y23.A2       net (fanout=13)       1.467   N80
    SLICE_X4Y23.A        Tilo                  0.203   N266
                                                       U_ALU/Mmux_result11184_3
    SLICE_X20Y22.C3      net (fanout=18)       1.847   U_ALU/Mmux_result111842
    SLICE_X20Y22.CMUX    Tilo                  0.361   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f714
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_529
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f7_13
    SLICE_X11Y28.C3      net (fanout=1)        1.378   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f714
    SLICE_X11Y28.C       Tilo                  0.259   U_REG/register_file_7<9>
                                                       U_input_port_MUX/Mmux_mux_out152
    SLICE_X14Y32.AX      net (fanout=7)        1.354   write_data_level2<8>
    SLICE_X14Y32.CLK     Tdick                 0.136   U_REG/register_file_3<11>
                                                       U_REG/register_file_3_8
    -------------------------------------------------  ---------------------------
    Total                                     15.964ns (2.608ns logic, 13.356ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_PC/output_sig_1 (FF)
  Destination:          U_REG/register_file_3_8 (FF)
  Requirement:          50.000ns
  Data Path Delay:      15.961ns (Levels of Logic = 8)
  Clock Path Skew:      -0.054ns (0.517 - 0.571)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_PC/output_sig_1 to U_REG/register_file_3_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.408   U_PC/output_sig<2>
                                                       U_PC/output_sig_1
    SLICE_X11Y45.A5      net (fanout=43)       1.638   U_PC/output_sig<1>
    SLICE_X11Y45.A       Tilo                  0.259   U_IR/Mram_instruction121112
                                                       U_IR/Mram_instruction121113_SW0
    SLICE_X11Y45.B3      net (fanout=1)        1.234   N58
    SLICE_X11Y45.B       Tilo                  0.259   U_IR/Mram_instruction121112
                                                       U_IR/Mram_instruction121113
    SLICE_X9Y40.A1       net (fanout=1)        0.865   U_IR/Mram_instruction121112
    SLICE_X9Y40.A        Tilo                  0.259   U_ALU_controller/alu_signal<4>2
                                                       U_IR/Mram_instruction121114
    SLICE_X11Y26.C3      net (fanout=17)       1.630   instruction_sig<0>
    SLICE_X11Y26.C       Tilo                  0.259   U_ALU_controller/alu_signal<3>2
                                                       U_ALU_controller/alu_signal<3>_1
    SLICE_X14Y18.B1      net (fanout=8)        1.943   U_ALU_controller/alu_signal<3>
    SLICE_X14Y18.B       Tilo                  0.205   N80
                                                       U_ALU/Mmux_result11183_SW0
    SLICE_X4Y23.A2       net (fanout=13)       1.467   N80
    SLICE_X4Y23.A        Tilo                  0.203   N266
                                                       U_ALU/Mmux_result11184_3
    SLICE_X20Y22.D3      net (fanout=18)       1.837   U_ALU/Mmux_result111842
    SLICE_X20Y22.CMUX    Topdc                 0.368   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f714
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_614
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f7_13
    SLICE_X11Y28.C3      net (fanout=1)        1.378   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f714
    SLICE_X11Y28.C       Tilo                  0.259   U_REG/register_file_7<9>
                                                       U_input_port_MUX/Mmux_mux_out152
    SLICE_X14Y32.AX      net (fanout=7)        1.354   write_data_level2<8>
    SLICE_X14Y32.CLK     Tdick                 0.136   U_REG/register_file_3<11>
                                                       U_REG/register_file_3_8
    -------------------------------------------------  ---------------------------
    Total                                     15.961ns (2.615ns logic, 13.346ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_PC/output_sig_2 (FF)
  Destination:          U_REG/register_file_3_8 (FF)
  Requirement:          50.000ns
  Data Path Delay:      15.606ns (Levels of Logic = 8)
  Clock Path Skew:      -0.054ns (0.517 - 0.571)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_PC/output_sig_2 to U_REG/register_file_3_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.DQ       Tcko                  0.408   U_PC/output_sig<2>
                                                       U_PC/output_sig_2
    SLICE_X11Y45.A3      net (fanout=37)       1.280   U_PC/output_sig<2>
    SLICE_X11Y45.A       Tilo                  0.259   U_IR/Mram_instruction121112
                                                       U_IR/Mram_instruction121113_SW0
    SLICE_X11Y45.B3      net (fanout=1)        1.234   N58
    SLICE_X11Y45.B       Tilo                  0.259   U_IR/Mram_instruction121112
                                                       U_IR/Mram_instruction121113
    SLICE_X9Y40.A1       net (fanout=1)        0.865   U_IR/Mram_instruction121112
    SLICE_X9Y40.A        Tilo                  0.259   U_ALU_controller/alu_signal<4>2
                                                       U_IR/Mram_instruction121114
    SLICE_X11Y26.C3      net (fanout=17)       1.630   instruction_sig<0>
    SLICE_X11Y26.C       Tilo                  0.259   U_ALU_controller/alu_signal<3>2
                                                       U_ALU_controller/alu_signal<3>_1
    SLICE_X14Y18.B1      net (fanout=8)        1.943   U_ALU_controller/alu_signal<3>
    SLICE_X14Y18.B       Tilo                  0.205   N80
                                                       U_ALU/Mmux_result11183_SW0
    SLICE_X4Y23.A2       net (fanout=13)       1.467   N80
    SLICE_X4Y23.A        Tilo                  0.203   N266
                                                       U_ALU/Mmux_result11184_3
    SLICE_X20Y22.C3      net (fanout=18)       1.847   U_ALU/Mmux_result111842
    SLICE_X20Y22.CMUX    Tilo                  0.361   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f714
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_529
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f7_13
    SLICE_X11Y28.C3      net (fanout=1)        1.378   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f714
    SLICE_X11Y28.C       Tilo                  0.259   U_REG/register_file_7<9>
                                                       U_input_port_MUX/Mmux_mux_out152
    SLICE_X14Y32.AX      net (fanout=7)        1.354   write_data_level2<8>
    SLICE_X14Y32.CLK     Tdick                 0.136   U_REG/register_file_3<11>
                                                       U_REG/register_file_3_8
    -------------------------------------------------  ---------------------------
    Total                                     15.606ns (2.608ns logic, 12.998ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point U_REG/register_file_3_2 (SLICE_X8Y21.CX), 85200 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_PC/output_sig_1 (FF)
  Destination:          U_REG/register_file_3_2 (FF)
  Requirement:          50.000ns
  Data Path Delay:      15.891ns (Levels of Logic = 9)
  Clock Path Skew:      -0.037ns (0.627 - 0.664)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_PC/output_sig_1 to U_REG/register_file_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.408   U_PC/output_sig<2>
                                                       U_PC/output_sig_1
    SLICE_X2Y45.A5       net (fanout=43)       1.533   U_PC/output_sig<1>
    SLICE_X2Y45.A        Tilo                  0.205   U_IR/Mram_instruction271115
                                                       U_IR/Mram_instruction271116_SW0
    SLICE_X2Y45.B6       net (fanout=1)        0.118   N481
    SLICE_X2Y45.B        Tilo                  0.205   U_IR/Mram_instruction271115
                                                       U_IR/Mram_instruction271116
    SLICE_X3Y44.C3       net (fanout=1)        0.581   U_IR/Mram_instruction271115
    SLICE_X3Y44.C        Tilo                  0.259   U_IR/Mram_instruction27118
                                                       U_IR/Mram_instruction271117
    SLICE_X15Y31.A3      net (fanout=13)       2.451   instruction_sig<13>
    SLICE_X15Y31.A       Tilo                  0.259   ALUB_sig<9>
                                                       U_CU/Mmux_alusrc11_1
    SLICE_X8Y25.B3       net (fanout=10)       1.501   U_CU/Mmux_alusrc11
    SLICE_X8Y25.B        Tilo                  0.203   ALUB_sig<4>
                                                       U_Mux_register_file_alu/Mmux_mux_out101
    SLICE_X6Y21.B5       net (fanout=3)        0.654   ALUB_sig<3>
    SLICE_X6Y21.B        Tilo                  0.205   U_output_port/output<3>
                                                       U_ALU/Mmux_result11203_SW1
    SLICE_X18Y29.A3      net (fanout=17)       2.050   N78
    SLICE_X18Y29.A       Tilo                  0.205   U_ALU/Mmux_result11184_2
                                                       U_ALU/Mmux_result11204_15
    SLICE_X8Y16.CX       net (fanout=14)       2.086   U_ALU/Mmux_result11204_11
    SLICE_X8Y16.CMUX     Tcxc                  0.164   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f78
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f7_7
    SLICE_X5Y22.C4       net (fanout=1)        0.996   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f78
    SLICE_X5Y22.C        Tilo                  0.259   U_REG/register_file_0<3>
                                                       U_input_port_MUX/Mmux_mux_out92
    SLICE_X8Y21.CX       net (fanout=7)        1.463   write_data_level2<2>
    SLICE_X8Y21.CLK      Tdick                 0.086   U_REG/register_file_3<3>
                                                       U_REG/register_file_3_2
    -------------------------------------------------  ---------------------------
    Total                                     15.891ns (2.458ns logic, 13.433ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_PC/output_sig_11 (FF)
  Destination:          U_REG/register_file_3_2 (FF)
  Requirement:          50.000ns
  Data Path Delay:      15.749ns (Levels of Logic = 9)
  Clock Path Skew:      -0.031ns (0.627 - 0.658)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_PC/output_sig_11 to U_REG/register_file_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.AQ       Tcko                  0.391   U_PC/output_sig<14>
                                                       U_PC/output_sig_11
    SLICE_X2Y43.C4       net (fanout=37)       1.323   U_PC/output_sig<11>
    SLICE_X2Y43.C        Tilo                  0.205   U_IR/Mram_instruction271112
                                                       U_IR/Mram_instruction271113_SW0
    SLICE_X2Y43.D5       net (fanout=1)        0.204   N38
    SLICE_X2Y43.D        Tilo                  0.205   U_IR/Mram_instruction271112
                                                       U_IR/Mram_instruction271113
    SLICE_X3Y44.C1       net (fanout=1)        0.580   U_IR/Mram_instruction271112
    SLICE_X3Y44.C        Tilo                  0.259   U_IR/Mram_instruction27118
                                                       U_IR/Mram_instruction271117
    SLICE_X15Y31.A3      net (fanout=13)       2.451   instruction_sig<13>
    SLICE_X15Y31.A       Tilo                  0.259   ALUB_sig<9>
                                                       U_CU/Mmux_alusrc11_1
    SLICE_X8Y25.B3       net (fanout=10)       1.501   U_CU/Mmux_alusrc11
    SLICE_X8Y25.B        Tilo                  0.203   ALUB_sig<4>
                                                       U_Mux_register_file_alu/Mmux_mux_out101
    SLICE_X6Y21.B5       net (fanout=3)        0.654   ALUB_sig<3>
    SLICE_X6Y21.B        Tilo                  0.205   U_output_port/output<3>
                                                       U_ALU/Mmux_result11203_SW1
    SLICE_X18Y29.A3      net (fanout=17)       2.050   N78
    SLICE_X18Y29.A       Tilo                  0.205   U_ALU/Mmux_result11184_2
                                                       U_ALU/Mmux_result11204_15
    SLICE_X8Y16.CX       net (fanout=14)       2.086   U_ALU/Mmux_result11204_11
    SLICE_X8Y16.CMUX     Tcxc                  0.164   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f78
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f7_7
    SLICE_X5Y22.C4       net (fanout=1)        0.996   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f78
    SLICE_X5Y22.C        Tilo                  0.259   U_REG/register_file_0<3>
                                                       U_input_port_MUX/Mmux_mux_out92
    SLICE_X8Y21.CX       net (fanout=7)        1.463   write_data_level2<2>
    SLICE_X8Y21.CLK      Tdick                 0.086   U_REG/register_file_3<3>
                                                       U_REG/register_file_3_2
    -------------------------------------------------  ---------------------------
    Total                                     15.749ns (2.441ns logic, 13.308ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_PC/output_sig_2 (FF)
  Destination:          U_REG/register_file_3_2 (FF)
  Requirement:          50.000ns
  Data Path Delay:      15.729ns (Levels of Logic = 8)
  Clock Path Skew:      -0.037ns (0.627 - 0.664)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_PC/output_sig_2 to U_REG/register_file_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.DQ       Tcko                  0.408   U_PC/output_sig<2>
                                                       U_PC/output_sig_2
    SLICE_X2Y45.B3       net (fanout=37)       1.694   U_PC/output_sig<2>
    SLICE_X2Y45.B        Tilo                  0.205   U_IR/Mram_instruction271115
                                                       U_IR/Mram_instruction271116
    SLICE_X3Y44.C3       net (fanout=1)        0.581   U_IR/Mram_instruction271115
    SLICE_X3Y44.C        Tilo                  0.259   U_IR/Mram_instruction27118
                                                       U_IR/Mram_instruction271117
    SLICE_X15Y31.A3      net (fanout=13)       2.451   instruction_sig<13>
    SLICE_X15Y31.A       Tilo                  0.259   ALUB_sig<9>
                                                       U_CU/Mmux_alusrc11_1
    SLICE_X8Y25.B3       net (fanout=10)       1.501   U_CU/Mmux_alusrc11
    SLICE_X8Y25.B        Tilo                  0.203   ALUB_sig<4>
                                                       U_Mux_register_file_alu/Mmux_mux_out101
    SLICE_X6Y21.B5       net (fanout=3)        0.654   ALUB_sig<3>
    SLICE_X6Y21.B        Tilo                  0.205   U_output_port/output<3>
                                                       U_ALU/Mmux_result11203_SW1
    SLICE_X18Y29.A3      net (fanout=17)       2.050   N78
    SLICE_X18Y29.A       Tilo                  0.205   U_ALU/Mmux_result11184_2
                                                       U_ALU/Mmux_result11204_15
    SLICE_X8Y16.CX       net (fanout=14)       2.086   U_ALU/Mmux_result11204_11
    SLICE_X8Y16.CMUX     Tcxc                  0.164   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f78
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f7_7
    SLICE_X5Y22.C4       net (fanout=1)        0.996   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f78
    SLICE_X5Y22.C        Tilo                  0.259   U_REG/register_file_0<3>
                                                       U_input_port_MUX/Mmux_mux_out92
    SLICE_X8Y21.CX       net (fanout=7)        1.463   write_data_level2<2>
    SLICE_X8Y21.CLK      Tdick                 0.086   U_REG/register_file_3<3>
                                                       U_REG/register_file_3_2
    -------------------------------------------------  ---------------------------
    Total                                     15.729ns (2.253ns logic, 13.476ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point U_REG/register_file_0_8 (SLICE_X17Y30.AX), 99836 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_PC/output_sig_1 (FF)
  Destination:          U_REG/register_file_0_8 (FF)
  Requirement:          50.000ns
  Data Path Delay:      15.753ns (Levels of Logic = 8)
  Clock Path Skew:      -0.058ns (0.606 - 0.664)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_PC/output_sig_1 to U_REG/register_file_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.408   U_PC/output_sig<2>
                                                       U_PC/output_sig_1
    SLICE_X11Y45.A5      net (fanout=43)       1.638   U_PC/output_sig<1>
    SLICE_X11Y45.A       Tilo                  0.259   U_IR/Mram_instruction121112
                                                       U_IR/Mram_instruction121113_SW0
    SLICE_X11Y45.B3      net (fanout=1)        1.234   N58
    SLICE_X11Y45.B       Tilo                  0.259   U_IR/Mram_instruction121112
                                                       U_IR/Mram_instruction121113
    SLICE_X9Y40.A1       net (fanout=1)        0.865   U_IR/Mram_instruction121112
    SLICE_X9Y40.A        Tilo                  0.259   U_ALU_controller/alu_signal<4>2
                                                       U_IR/Mram_instruction121114
    SLICE_X11Y26.C3      net (fanout=17)       1.630   instruction_sig<0>
    SLICE_X11Y26.C       Tilo                  0.259   U_ALU_controller/alu_signal<3>2
                                                       U_ALU_controller/alu_signal<3>_1
    SLICE_X14Y18.B1      net (fanout=8)        1.943   U_ALU_controller/alu_signal<3>
    SLICE_X14Y18.B       Tilo                  0.205   N80
                                                       U_ALU/Mmux_result11183_SW0
    SLICE_X4Y23.A2       net (fanout=13)       1.467   N80
    SLICE_X4Y23.A        Tilo                  0.203   N266
                                                       U_ALU/Mmux_result11184_3
    SLICE_X20Y22.C3      net (fanout=18)       1.847   U_ALU/Mmux_result111842
    SLICE_X20Y22.CMUX    Tilo                  0.361   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f714
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_529
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f7_13
    SLICE_X11Y28.C3      net (fanout=1)        1.378   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f714
    SLICE_X11Y28.C       Tilo                  0.259   U_REG/register_file_7<9>
                                                       U_input_port_MUX/Mmux_mux_out152
    SLICE_X17Y30.AX      net (fanout=7)        1.216   write_data_level2<8>
    SLICE_X17Y30.CLK     Tdick                 0.063   U_REG/register_file_0<11>
                                                       U_REG/register_file_0_8
    -------------------------------------------------  ---------------------------
    Total                                     15.753ns (2.535ns logic, 13.218ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_PC/output_sig_1 (FF)
  Destination:          U_REG/register_file_0_8 (FF)
  Requirement:          50.000ns
  Data Path Delay:      15.750ns (Levels of Logic = 8)
  Clock Path Skew:      -0.058ns (0.606 - 0.664)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_PC/output_sig_1 to U_REG/register_file_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.408   U_PC/output_sig<2>
                                                       U_PC/output_sig_1
    SLICE_X11Y45.A5      net (fanout=43)       1.638   U_PC/output_sig<1>
    SLICE_X11Y45.A       Tilo                  0.259   U_IR/Mram_instruction121112
                                                       U_IR/Mram_instruction121113_SW0
    SLICE_X11Y45.B3      net (fanout=1)        1.234   N58
    SLICE_X11Y45.B       Tilo                  0.259   U_IR/Mram_instruction121112
                                                       U_IR/Mram_instruction121113
    SLICE_X9Y40.A1       net (fanout=1)        0.865   U_IR/Mram_instruction121112
    SLICE_X9Y40.A        Tilo                  0.259   U_ALU_controller/alu_signal<4>2
                                                       U_IR/Mram_instruction121114
    SLICE_X11Y26.C3      net (fanout=17)       1.630   instruction_sig<0>
    SLICE_X11Y26.C       Tilo                  0.259   U_ALU_controller/alu_signal<3>2
                                                       U_ALU_controller/alu_signal<3>_1
    SLICE_X14Y18.B1      net (fanout=8)        1.943   U_ALU_controller/alu_signal<3>
    SLICE_X14Y18.B       Tilo                  0.205   N80
                                                       U_ALU/Mmux_result11183_SW0
    SLICE_X4Y23.A2       net (fanout=13)       1.467   N80
    SLICE_X4Y23.A        Tilo                  0.203   N266
                                                       U_ALU/Mmux_result11184_3
    SLICE_X20Y22.D3      net (fanout=18)       1.837   U_ALU/Mmux_result111842
    SLICE_X20Y22.CMUX    Topdc                 0.368   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f714
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_614
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f7_13
    SLICE_X11Y28.C3      net (fanout=1)        1.378   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f714
    SLICE_X11Y28.C       Tilo                  0.259   U_REG/register_file_7<9>
                                                       U_input_port_MUX/Mmux_mux_out152
    SLICE_X17Y30.AX      net (fanout=7)        1.216   write_data_level2<8>
    SLICE_X17Y30.CLK     Tdick                 0.063   U_REG/register_file_0<11>
                                                       U_REG/register_file_0_8
    -------------------------------------------------  ---------------------------
    Total                                     15.750ns (2.542ns logic, 13.208ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_PC/output_sig_2 (FF)
  Destination:          U_REG/register_file_0_8 (FF)
  Requirement:          50.000ns
  Data Path Delay:      15.395ns (Levels of Logic = 8)
  Clock Path Skew:      -0.058ns (0.606 - 0.664)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_PC/output_sig_2 to U_REG/register_file_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.DQ       Tcko                  0.408   U_PC/output_sig<2>
                                                       U_PC/output_sig_2
    SLICE_X11Y45.A3      net (fanout=37)       1.280   U_PC/output_sig<2>
    SLICE_X11Y45.A       Tilo                  0.259   U_IR/Mram_instruction121112
                                                       U_IR/Mram_instruction121113_SW0
    SLICE_X11Y45.B3      net (fanout=1)        1.234   N58
    SLICE_X11Y45.B       Tilo                  0.259   U_IR/Mram_instruction121112
                                                       U_IR/Mram_instruction121113
    SLICE_X9Y40.A1       net (fanout=1)        0.865   U_IR/Mram_instruction121112
    SLICE_X9Y40.A        Tilo                  0.259   U_ALU_controller/alu_signal<4>2
                                                       U_IR/Mram_instruction121114
    SLICE_X11Y26.C3      net (fanout=17)       1.630   instruction_sig<0>
    SLICE_X11Y26.C       Tilo                  0.259   U_ALU_controller/alu_signal<3>2
                                                       U_ALU_controller/alu_signal<3>_1
    SLICE_X14Y18.B1      net (fanout=8)        1.943   U_ALU_controller/alu_signal<3>
    SLICE_X14Y18.B       Tilo                  0.205   N80
                                                       U_ALU/Mmux_result11183_SW0
    SLICE_X4Y23.A2       net (fanout=13)       1.467   N80
    SLICE_X4Y23.A        Tilo                  0.203   N266
                                                       U_ALU/Mmux_result11184_3
    SLICE_X20Y22.C3      net (fanout=18)       1.847   U_ALU/Mmux_result111842
    SLICE_X20Y22.CMUX    Tilo                  0.361   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f714
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_529
                                                       U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f7_13
    SLICE_X11Y28.C3      net (fanout=1)        1.378   U_datamemory/Mmux_address[15]_data_memory[15][15]_wide_mux_51_OUT_4_f714
    SLICE_X11Y28.C       Tilo                  0.259   U_REG/register_file_7<9>
                                                       U_input_port_MUX/Mmux_mux_out152
    SLICE_X17Y30.AX      net (fanout=7)        1.216   write_data_level2<8>
    SLICE_X17Y30.CLK     Tdick                 0.063   U_REG/register_file_0<11>
                                                       U_REG/register_file_0_8
    -------------------------------------------------  ---------------------------
    Total                                     15.395ns (2.535ns logic, 12.860ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clock" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_datamemory/data_memory_7_7 (SLICE_X2Y25.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_datamemory/data_memory_7_7 (FF)
  Destination:          U_datamemory/data_memory_7_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 50.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_datamemory/data_memory_7_7 to U_datamemory/data_memory_7_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y25.DQ       Tcko                  0.200   U_datamemory/data_memory_7<7>
                                                       U_datamemory/data_memory_7_7
    SLICE_X2Y25.D6       net (fanout=2)        0.022   U_datamemory/data_memory_7<7>
    SLICE_X2Y25.CLK      Tah         (-Th)    -0.190   U_datamemory/data_memory_7<7>
                                                       U_datamemory/data_memory_7_7_dpot
                                                       U_datamemory/data_memory_7_7
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point U_datamemory/data_memory_10_0 (SLICE_X14Y14.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_datamemory/data_memory_10_0 (FF)
  Destination:          U_datamemory/data_memory_10_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 50.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_datamemory/data_memory_10_0 to U_datamemory/data_memory_10_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y14.AQ      Tcko                  0.200   U_datamemory/data_memory_10<3>
                                                       U_datamemory/data_memory_10_0
    SLICE_X14Y14.A6      net (fanout=2)        0.022   U_datamemory/data_memory_10<0>
    SLICE_X14Y14.CLK     Tah         (-Th)    -0.190   U_datamemory/data_memory_10<3>
                                                       U_datamemory/data_memory_10_0_dpot
                                                       U_datamemory/data_memory_10_0
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point U_datamemory/data_memory_3_11 (SLICE_X22Y22.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_datamemory/data_memory_3_11 (FF)
  Destination:          U_datamemory/data_memory_3_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 50.000ns
  Destination Clock:    clock_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_datamemory/data_memory_3_11 to U_datamemory/data_memory_3_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.DQ      Tcko                  0.200   U_datamemory/data_memory_3<11>
                                                       U_datamemory/data_memory_3_11
    SLICE_X22Y22.D6      net (fanout=2)        0.022   U_datamemory/data_memory_3<11>
    SLICE_X22Y22.CLK     Tah         (-Th)    -0.190   U_datamemory/data_memory_3<11>
                                                       U_datamemory/data_memory_3_11_dpot
                                                       U_datamemory/data_memory_3_11
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clock" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clock_BUFGP/BUFG/I0
  Logical resource: clock_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y15.I0
  Clock network: clock_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: U_REG/register_file_4<3>/CLK
  Logical resource: U_REG/register_file_4_0/CK
  Location pin: SLICE_X2Y21.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 49.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: U_REG/register_file_4<3>/SR
  Logical resource: U_REG/register_file_4_0/SR
  Location pin: SLICE_X2Y21.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   16.053|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 22192810 paths, 0 nets, and 5210 connections

Design statistics:
   Minimum period:  16.053ns{1}   (Maximum frequency:  62.294MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 28 00:50:18 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



