Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Sun Feb  7 22:24:16 2021
| Host              : jarvis running 64-bit Ubuntu 18.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : xcku115-flvf1924
| Speed File        : -2  PRODUCTION 1.26 12-04-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.647        0.000                      0                21142        0.024        0.000                      0                21117        0.480        0.000                       0                  9107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                 ------------         ----------      --------------
cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
gbe_userclk2_out                                                      {0.000 4.000}        8.000           125.000         
onegbe_clk                                                            {0.000 4.000}        8.000           125.000         
  rxoutclk_out[0]                                                     {0.000 8.000}        16.000          62.500          
  txoutclk_out[0]                                                     {0.000 4.000}        8.000           125.000         
    userclk_out                                                       {0.000 8.000}        16.000          62.500          
sys_clk_p_CLK                                                         {0.000 4.000}        8.000           125.000         
  clk_200_dcm                                                         {0.000 2.500}        5.000           200.000         
  sys_clk0_dcm                                                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         12.925        0.000                      0                  224        0.024        0.000                      0                  224       16.108        0.000                       0                   233  
cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        9.684        0.000                      0                   47        0.878        0.000                      0                   47       16.391        0.000                       0                    40  
gbe_userclk2_out                                                            4.031        0.000                      0                 2478        0.034        0.000                      0                 2478        3.146        0.000                       0                  1449  
  rxoutclk_out[0]                                                          13.945        0.000                      0                  594        0.040        0.000                      0                  594        0.480        0.000                       0                   214  
  txoutclk_out[0]                                                                                                                                                                                                       6.621        0.000                       0                     2  
    userclk_out                                                            14.219        0.000                      0                   27        0.031        0.000                      0                   27        0.488        0.000                       0                    30  
sys_clk_p_CLK                                                                                                                                                                                                           1.600        0.000                       0                     1  
  clk_200_dcm                                                               3.224        0.000                      0                  310        0.039        0.000                      0                  310        0.700        0.000                       0                   195  
  sys_clk0_dcm                                                              3.526        0.000                      0                16991        0.035        0.000                      0                16991        2.725        0.000                       0                  6943  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
rxoutclk_out[0]   gbe_userclk2_out       15.503        0.000                      0                    6                                                                        
userclk_out       gbe_userclk2_out        6.728        0.000                      0                    1        0.123        0.000                      0                    1  
gbe_userclk2_out  rxoutclk_out[0]         7.543        0.000                      0                    6                                                                        
gbe_userclk2_out  userclk_out             5.405        0.000                      0                   22        0.796        0.000                      0                   22  
                  sys_clk0_dcm            0.761        0.000                      0                    4                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  gbe_userclk2_out   gbe_userclk2_out         6.466        0.000                      0                  258        0.081        0.000                      0                  258  
**async_default**  sys_clk0_dcm       sys_clk0_dcm             6.228        0.000                      0                  165        0.136        0.000                      0                  165  
**default**        sys_clk0_dcm                                0.647        0.000                      0                    9                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.925ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.246ns  (logic 0.359ns (11.060%)  route 2.887ns (88.940%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 37.600 - 33.333 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 21.786 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.233ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.267ns
    Common Clock Delay      (CCD):    2.715ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.348ns (routing 0.509ns, distribution 1.839ns)
  Clock Net Delay (Destination): 2.020ns (routing 0.468ns, distribution 1.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.689    19.355    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    19.438 f  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         2.348    21.786    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLR Crossing[0->1]   
    SLICE_X125Y303       FDRE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y303       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    21.900 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.071    21.971    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X125Y303       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    22.011 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           2.477    24.488    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLR Crossing[1->0]   
    SLICE_X125Y139       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.205    24.693 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.339    25.032    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X125Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.172    35.505    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.580 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         2.020    37.600    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X125Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.566    38.166    
                         inter-SLR compensation      -0.233    37.933    
                         clock uncertainty           -0.035    37.898    
    SLICE_X125Y139       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    37.958    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.958    
                         arrival time                         -25.032    
  -------------------------------------------------------------------
                         slack                                 12.925    

Slack (MET) :             12.927ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.231ns  (logic 0.287ns (8.883%)  route 2.944ns (91.117%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 37.584 - 33.333 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 21.786 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.230ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.251ns
    Common Clock Delay      (CCD):    2.715ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.348ns (routing 0.509ns, distribution 1.839ns)
  Clock Net Delay (Destination): 2.004ns (routing 0.468ns, distribution 1.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.689    19.355    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    19.438 f  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         2.348    21.786    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLR Crossing[0->1]   
    SLICE_X125Y303       FDRE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y303       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    21.900 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.071    21.971    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X125Y303       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    22.011 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           2.587    24.598    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLR Crossing[1->0]   
    SLICE_X124Y139       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133    24.731 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.286    25.017    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X124Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.172    35.505    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.580 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         2.004    37.584    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X124Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.566    38.150    
                         inter-SLR compensation      -0.230    37.920    
                         clock uncertainty           -0.035    37.884    
    SLICE_X124Y139       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060    37.944    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.944    
                         arrival time                         -25.017    
  -------------------------------------------------------------------
                         slack                                 12.927    

Slack (MET) :             13.139ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.022ns  (logic 0.314ns (10.390%)  route 2.708ns (89.610%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 37.586 - 33.333 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 21.786 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.231ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.253ns
    Common Clock Delay      (CCD):    2.715ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.348ns (routing 0.509ns, distribution 1.839ns)
  Clock Net Delay (Destination): 2.006ns (routing 0.468ns, distribution 1.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.689    19.355    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    19.438 f  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         2.348    21.786    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLR Crossing[0->1]   
    SLICE_X125Y303       FDRE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y303       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    21.900 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.071    21.971    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X125Y303       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    22.011 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           2.592    24.604    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLR Crossing[1->0]   
    SLICE_X124Y139       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.160    24.764 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.045    24.809    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X124Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.172    35.505    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.580 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         2.006    37.586    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X124Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.566    38.152    
                         inter-SLR compensation      -0.231    37.921    
                         clock uncertainty           -0.035    37.886    
    SLICE_X124Y139       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    37.948    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.948    
                         arrival time                         -24.808    
  -------------------------------------------------------------------
                         slack                                 13.139    

Slack (MET) :             13.182ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.975ns  (logic 0.286ns (9.613%)  route 2.689ns (90.387%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 37.586 - 33.333 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 21.786 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.231ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.253ns
    Common Clock Delay      (CCD):    2.715ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.348ns (routing 0.509ns, distribution 1.839ns)
  Clock Net Delay (Destination): 2.006ns (routing 0.468ns, distribution 1.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.689    19.355    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    19.438 f  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         2.348    21.786    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLR Crossing[0->1]   
    SLICE_X125Y303       FDRE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y303       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    21.900 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.071    21.971    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X125Y303       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    22.011 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           2.592    24.604    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLR Crossing[1->0]   
    SLICE_X124Y139       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.132    24.736 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.026    24.761    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X124Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.172    35.505    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.580 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         2.006    37.586    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X124Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.566    38.152    
                         inter-SLR compensation      -0.231    37.921    
                         clock uncertainty           -0.035    37.886    
    SLICE_X124Y139       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058    37.944    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.944    
                         arrival time                         -24.761    
  -------------------------------------------------------------------
                         slack                                 13.182    

Slack (MET) :             13.188ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.970ns  (logic 0.285ns (9.596%)  route 2.685ns (90.404%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 37.586 - 33.333 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 21.786 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.231ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.253ns
    Common Clock Delay      (CCD):    2.715ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.348ns (routing 0.509ns, distribution 1.839ns)
  Clock Net Delay (Destination): 2.006ns (routing 0.468ns, distribution 1.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.689    19.355    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    19.438 f  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         2.348    21.786    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLR Crossing[0->1]   
    SLICE_X125Y303       FDRE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y303       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    21.900 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.071    21.971    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X125Y303       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    22.011 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           2.591    24.602    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLR Crossing[1->0]   
    SLICE_X124Y139       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.131    24.733 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.023    24.757    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X124Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.172    35.505    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.580 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         2.006    37.586    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X124Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.566    38.152    
                         inter-SLR compensation      -0.231    37.921    
                         clock uncertainty           -0.035    37.886    
    SLICE_X124Y139       FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.059    37.945    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.945    
                         arrival time                         -24.756    
  -------------------------------------------------------------------
                         slack                                 13.188    

Slack (MET) :             13.203ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.955ns  (logic 0.269ns (9.103%)  route 2.686ns (90.897%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 37.586 - 33.333 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 21.786 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.231ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.253ns
    Common Clock Delay      (CCD):    2.715ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.348ns (routing 0.509ns, distribution 1.839ns)
  Clock Net Delay (Destination): 2.006ns (routing 0.468ns, distribution 1.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.689    19.355    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    19.438 f  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         2.348    21.786    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLR Crossing[0->1]   
    SLICE_X125Y303       FDRE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y303       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    21.900 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.071    21.971    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X125Y303       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    22.011 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           2.586    24.597    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLR Crossing[1->0]   
    SLICE_X124Y139       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115    24.712 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.029    24.741    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X124Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.172    35.505    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.580 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         2.006    37.586    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X124Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.566    38.152    
                         inter-SLR compensation      -0.231    37.921    
                         clock uncertainty           -0.035    37.886    
    SLICE_X124Y139       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    37.945    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.945    
                         arrival time                         -24.741    
  -------------------------------------------------------------------
                         slack                                 13.203    

Slack (MET) :             13.235ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.940ns  (logic 0.358ns (12.177%)  route 2.582ns (87.823%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 37.602 - 33.333 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 21.786 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.233ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.269ns
    Common Clock Delay      (CCD):    2.715ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.348ns (routing 0.509ns, distribution 1.839ns)
  Clock Net Delay (Destination): 2.022ns (routing 0.468ns, distribution 1.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.689    19.355    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    19.438 f  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         2.348    21.786    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLR Crossing[0->1]   
    SLICE_X125Y303       FDRE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y303       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    21.900 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.071    21.971    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X125Y303       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    22.011 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           2.476    24.487    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLR Crossing[1->0]   
    SLICE_X125Y139       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204    24.691 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.035    24.726    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X125Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.172    35.505    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.580 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         2.022    37.602    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X125Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.566    38.168    
                         inter-SLR compensation      -0.233    37.935    
                         clock uncertainty           -0.035    37.900    
    SLICE_X125Y139       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    37.962    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.962    
                         arrival time                         -24.726    
  -------------------------------------------------------------------
                         slack                                 13.235    

Slack (MET) :             13.257ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.915ns  (logic 0.339ns (11.630%)  route 2.576ns (88.371%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 37.602 - 33.333 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 21.786 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.233ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.269ns
    Common Clock Delay      (CCD):    2.715ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.348ns (routing 0.509ns, distribution 1.839ns)
  Clock Net Delay (Destination): 2.022ns (routing 0.468ns, distribution 1.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.689    19.355    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    19.438 f  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         2.348    21.786    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLR Crossing[0->1]   
    SLICE_X125Y303       FDRE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y303       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    21.900 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.071    21.971    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X125Y303       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    22.011 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           2.476    24.487    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLR Crossing[1->0]   
    SLICE_X125Y139       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185    24.672 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.029    24.701    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X125Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.172    35.505    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.580 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         2.022    37.602    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X125Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.566    38.168    
                         inter-SLR compensation      -0.233    37.935    
                         clock uncertainty           -0.035    37.900    
    SLICE_X125Y139       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    37.959    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.959    
                         arrival time                         -24.701    
  -------------------------------------------------------------------
                         slack                                 13.257    

Slack (MET) :             14.825ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.470ns (28.382%)  route 1.186ns (71.618%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 21.011 - 16.667 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.338ns (routing 0.509ns, distribution 1.829ns)
  Clock Net Delay (Destination): 2.098ns (routing 0.468ns, distribution 1.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.689     2.689    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.772 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         2.338     5.110    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLR Crossing[0->1]   
    SLICE_X124Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y302       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.223 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.433     5.656    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl_reg[0]_0[5]
    SLICE_X123Y302       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     5.828 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.356     6.184    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X124Y302       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     6.369 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.397     6.766    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X125Y303       FDRE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.172    18.839    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    18.914 f  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         2.098    21.012    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLR Crossing[0->1]   
    SLICE_X125Y303       FDRE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.662    21.673    
                         clock uncertainty           -0.035    21.638    
    SLICE_X125Y303       FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    21.591    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         21.591    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 14.825    

Slack (MET) :             15.720ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.851ns  (logic 0.301ns (35.370%)  route 0.550ns (64.630%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 37.671 - 33.333 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 21.786 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.348ns (routing 0.509ns, distribution 1.839ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.468ns, distribution 1.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.689    19.355    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    19.438 f  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         2.348    21.786    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLR Crossing[0->1]   
    SLICE_X125Y303       FDRE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y303       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    21.900 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.147    22.047    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X125Y304       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116    22.163 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.377    22.540    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X123Y303       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071    22.611 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.026    22.637    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X123Y303       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.172    35.505    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.580 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         2.091    37.671    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLR Crossing[0->1]   
    SLICE_X123Y303       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.662    38.333    
                         clock uncertainty           -0.035    38.297    
    SLICE_X123Y303       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    38.357    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         38.357    
                         arrival time                         -22.637    
  -------------------------------------------------------------------
                         slack                                 15.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
                            (rising edge-triggered cell SRL16E clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.153ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Net Delay (Source):      0.938ns (routing 0.202ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.226ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.313     1.313    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.340 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.938     2.278    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X126Y120       SRLC16E                                      r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y120       SRLC16E (Prop_B6LUT_SLICEM_CLK_Q15)
                                                      0.153     2.431 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q15
                         net (fo=1, routed)           0.000     2.431    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/SRL16_MC15_7
    SLICE_X126Y120       SRL16E                                       r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.764     1.764    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.795 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.108     2.903    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X126Y120       SRL16E                                       r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                         clock pessimism             -0.616     2.287    
    SLICE_X126Y120       SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     2.407    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.048ns (33.103%)  route 0.097ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Net Delay (Source):      0.940ns (routing 0.202ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.226ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.313     1.313    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.340 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.940     2.280    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X128Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y139       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.328 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.097     2.425    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[5]
    SLICE_X128Y140       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.764     1.764    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.795 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.113     2.908    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X128Y140       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
                         clock pessimism             -0.583     2.325    
    SLICE_X128Y140       FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     2.381    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Net Delay (Source):      0.977ns (routing 0.202ns, distribution 0.775ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.226ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.313     1.313    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.340 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.977     2.317    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLR Crossing[0->1]   
    SLICE_X124Y304       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y304       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.365 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/Q
                         net (fo=1, routed)           0.034     2.399    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[12]
    SLICE_X124Y304       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     2.444 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[11]_i_1/O
                         net (fo=1, routed)           0.016     2.460    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[11]
    SLICE_X124Y304       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.764     1.764    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.795 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.159     2.954    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLR Crossing[0->1]   
    SLICE_X124Y304       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
                         clock pessimism             -0.595     2.359    
    SLICE_X124Y304       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.415    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.049ns (33.562%)  route 0.097ns (66.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Net Delay (Source):      0.937ns (routing 0.202ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.226ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.313     1.313    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.340 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.937     2.277    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X128Y138       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y138       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.326 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.097     2.423    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[6]
    SLICE_X128Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.764     1.764    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.795 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.111     2.906    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X128Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
                         clock pessimism             -0.583     2.323    
    SLICE_X128Y139       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.378    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDRE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.063ns (42.568%)  route 0.085ns (57.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Net Delay (Source):      0.974ns (routing 0.202ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.226ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.313     1.313    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.340 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.974     2.314    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLR Crossing[0->1]   
    SLICE_X119Y311       FDRE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y311       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     2.362 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_3/Q
                         net (fo=1, routed)           0.069     2.431    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_3_n_0
    SLICE_X120Y311       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     2.446 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1/O
                         net (fo=1, routed)           0.016     2.462    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1_n_0
    SLICE_X120Y311       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.764     1.764    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.795 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.157     2.952    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLR Crossing[0->1]   
    SLICE_X120Y311       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                         clock pessimism             -0.594     2.358    
    SLICE_X120Y311       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.414    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.094ns (65.734%)  route 0.049ns (34.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Net Delay (Source):      0.915ns (routing 0.202ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.226ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.313     1.313    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.340 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.915     2.255    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X124Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y139       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.304 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/Q
                         net (fo=20, routed)          0.037     2.341    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/A2
    SLICE_X124Y139       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.045     2.386 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.012     2.398    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X124Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.764     1.764    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.795 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.088     2.883    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X124Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism             -0.592     2.291    
    SLICE_X124Y139       FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.347    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Net Delay (Source):      0.975ns (routing 0.202ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.226ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.313     1.313    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.340 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.975     2.315    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLR Crossing[0->1]   
    SLICE_X123Y301       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y301       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.364 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/Q
                         net (fo=3, routed)           0.035     2.399    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][8]
    SLICE_X123Y301       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     2.414 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[8]_i_1/O
                         net (fo=1, routed)           0.015     2.429    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[8]
    SLICE_X123Y301       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.764     1.764    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.795 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.149     2.944    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLR Crossing[0->1]   
    SLICE_X123Y301       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
                         clock pessimism             -0.624     2.320    
    SLICE_X123Y301       FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.376    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Net Delay (Source):      0.975ns (routing 0.202ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.226ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.313     1.313    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.340 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.975     2.315    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLR Crossing[0->1]   
    SLICE_X123Y300       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y300       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.364 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/Q
                         net (fo=5, routed)           0.035     2.399    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][3]
    SLICE_X123Y300       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     2.414 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[3]_i_1/O
                         net (fo=1, routed)           0.016     2.430    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[3]
    SLICE_X123Y300       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.764     1.764    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.795 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.149     2.944    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLR Crossing[0->1]   
    SLICE_X123Y300       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                         clock pessimism             -0.624     2.320    
    SLICE_X123Y300       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.376    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Net Delay (Source):      0.973ns (routing 0.202ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.226ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.313     1.313    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.340 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.973     2.313    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLR Crossing[0->1]   
    SLICE_X123Y303       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y303       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.362 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.038     2.400    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X123Y303       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.015     2.415 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.012     2.427    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X123Y303       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.764     1.764    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.795 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.146     2.941    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLR Crossing[0->1]   
    SLICE_X123Y303       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                         clock pessimism             -0.624     2.317    
    SLICE_X123Y303       FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.373    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/C
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/D
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Net Delay (Source):      0.978ns (routing 0.202ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.226ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.313     1.313    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.340 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.978     2.318    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLR Crossing[0->1]   
    SLICE_X123Y304       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y304       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.367 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/Q
                         net (fo=2, routed)           0.036     2.403    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]
    SLICE_X123Y304       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     2.418 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[0]__0_i_2/O
                         net (fo=1, routed)           0.015     2.433    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[5]
    SLICE_X123Y304       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.764     1.764    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.795 r  cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.156     2.951    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLR Crossing[0->1]   
    SLICE_X123Y304       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/C
                         clock pessimism             -0.628     2.323    
    SLICE_X123Y304       FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.379    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I     n/a            1.379         33.333      31.954     BUFGCE_X2Y80    cont_microblaze_inst/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     SRL16E/CLK   n/a            1.116         33.333      32.217     SLICE_X126Y140  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.116         33.333      32.217     SLICE_X126Y140  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.116         33.333      32.217     SLICE_X126Y140  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.116         33.333      32.217     SLICE_X126Y140  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.116         33.333      32.217     SLICE_X126Y140  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.116         33.333      32.217     SLICE_X126Y140  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.116         33.333      32.217     SLICE_X126Y140  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.116         33.333      32.217     SLICE_X126Y120  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRLC16E/CLK  n/a            1.116         33.333      32.217     SLICE_X126Y120  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.558         16.666      16.108     SLICE_X126Y120  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.558         16.666      16.108     SLICE_X126Y120  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.558         16.666      16.108     SLICE_X126Y131  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.558         16.667      16.108     SLICE_X126Y140  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.558         16.667      16.108     SLICE_X126Y140  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.558         16.667      16.108     SLICE_X126Y140  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.558         16.667      16.108     SLICE_X126Y140  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.558         16.667      16.108     SLICE_X126Y140  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.558         16.667      16.108     SLICE_X126Y140  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.558         16.667      16.108     SLICE_X126Y140  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.558         16.666      16.108     SLICE_X118Y302  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.558         16.666      16.108     SLICE_X118Y302  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.558         16.666      16.108     SLICE_X118Y302  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.558         16.666      16.108     SLICE_X118Y302  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.558         16.667      16.108     SLICE_X126Y140  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.558         16.667      16.108     SLICE_X126Y140  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.558         16.667      16.108     SLICE_X126Y140  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.558         16.667      16.108     SLICE_X126Y140  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.558         16.667      16.108     SLICE_X126Y140  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.558         16.667      16.108     SLICE_X126Y140  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        9.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.878ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.684ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.420ns  (logic 0.402ns (9.095%)  route 4.018ns (90.905%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 34.178 - 33.333 ) 
    Source Clock Delay      (SCD):    3.347ns = ( 20.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.069ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.845ns
    Common Clock Delay      (CCD):    0.384ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.347ns (routing 0.005ns, distribution 3.342ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.004ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.347    20.014    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y302       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    20.131 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.350    20.481    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X125Y301       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205    20.686 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.188    20.874    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X125Y301       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040    20.914 f  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.168    21.082    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X125Y300       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    21.122 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           3.312    24.434    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLR Crossing[1->0]   
    SLICE_X130Y137       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.845    34.178    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X130Y137       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.094    34.272    
                         inter-SLR compensation      -0.069    34.203    
                         clock uncertainty           -0.035    34.167    
    SLICE_X130Y137       FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050    34.117    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.117    
                         arrival time                         -24.433    
  -------------------------------------------------------------------
                         slack                                  9.684    

Slack (MET) :             9.691ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.416ns  (logic 0.402ns (9.103%)  route 4.014ns (90.897%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 34.178 - 33.333 ) 
    Source Clock Delay      (SCD):    3.347ns = ( 20.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.069ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.845ns
    Common Clock Delay      (CCD):    0.384ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.347ns (routing 0.005ns, distribution 3.342ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.004ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.347    20.014    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y302       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    20.131 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.350    20.481    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X125Y301       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205    20.686 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.188    20.874    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X125Y301       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040    20.914 f  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.168    21.082    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X125Y300       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    21.122 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           3.308    24.430    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLR Crossing[1->0]   
    SLICE_X130Y137       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.845    34.178    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X130Y137       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.094    34.272    
                         inter-SLR compensation      -0.069    34.203    
                         clock uncertainty           -0.035    34.167    
    SLICE_X130Y137       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    34.120    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         34.120    
                         arrival time                         -24.430    
  -------------------------------------------------------------------
                         slack                                  9.691    

Slack (MET) :             9.691ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.416ns  (logic 0.402ns (9.103%)  route 4.014ns (90.897%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 34.178 - 33.333 ) 
    Source Clock Delay      (SCD):    3.347ns = ( 20.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.069ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.845ns
    Common Clock Delay      (CCD):    0.384ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.347ns (routing 0.005ns, distribution 3.342ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.004ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.347    20.014    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y302       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    20.131 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.350    20.481    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X125Y301       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205    20.686 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.188    20.874    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X125Y301       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040    20.914 f  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.168    21.082    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X125Y300       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    21.122 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           3.308    24.430    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLR Crossing[1->0]   
    SLICE_X130Y137       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.845    34.178    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X130Y137       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.094    34.272    
                         inter-SLR compensation      -0.069    34.203    
                         clock uncertainty           -0.035    34.167    
    SLICE_X130Y137       FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047    34.120    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.120    
                         arrival time                         -24.430    
  -------------------------------------------------------------------
                         slack                                  9.691    

Slack (MET) :             9.704ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.472ns  (logic 0.402ns (8.989%)  route 4.070ns (91.011%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.922ns = ( 34.255 - 33.333 ) 
    Source Clock Delay      (SCD):    3.347ns = ( 20.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.081ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.922ns
    Common Clock Delay      (CCD):    0.380ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.347ns (routing 0.005ns, distribution 3.342ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.004ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.347    20.014    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y302       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    20.131 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.350    20.481    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X125Y301       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205    20.686 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.188    20.874    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X125Y301       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040    20.914 f  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.168    21.082    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X125Y300       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    21.122 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           3.364    24.486    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLR Crossing[1->0]   
    SLICE_X131Y138       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.922    34.255    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X131Y138       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.098    34.353    
                         inter-SLR compensation      -0.081    34.272    
                         clock uncertainty           -0.035    34.236    
    SLICE_X131Y138       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    34.189    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.189    
                         arrival time                         -24.486    
  -------------------------------------------------------------------
                         slack                                  9.704    

Slack (MET) :             9.713ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.516ns  (logic 0.402ns (8.902%)  route 4.114ns (91.098%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.984ns = ( 34.317 - 33.333 ) 
    Source Clock Delay      (SCD):    3.347ns = ( 20.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.091ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.984ns
    Common Clock Delay      (CCD):    0.380ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.347ns (routing 0.005ns, distribution 3.342ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.004ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.347    20.014    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y302       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    20.131 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.350    20.481    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X125Y301       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205    20.686 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.188    20.874    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X125Y301       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040    20.914 f  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.168    21.082    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X125Y300       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    21.122 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           3.408    24.530    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLR Crossing[1->0]   
    SLICE_X130Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.984    34.317    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X130Y139       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.098    34.415    
                         inter-SLR compensation      -0.091    34.324    
                         clock uncertainty           -0.035    34.289    
    SLICE_X130Y139       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    34.242    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.242    
                         arrival time                         -24.529    
  -------------------------------------------------------------------
                         slack                                  9.713    

Slack (MET) :             9.746ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.376ns  (logic 0.402ns (9.186%)  route 3.974ns (90.813%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 34.196 - 33.333 ) 
    Source Clock Delay      (SCD):    3.347ns = ( 20.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.072ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.863ns
    Common Clock Delay      (CCD):    0.384ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.347ns (routing 0.005ns, distribution 3.342ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.004ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.347    20.014    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y302       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    20.131 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.350    20.481    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X125Y301       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205    20.686 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.188    20.874    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X125Y301       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040    20.914 f  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.168    21.082    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X125Y300       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    21.122 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           3.268    24.390    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLR Crossing[1->0]   
    SLICE_X130Y138       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.863    34.196    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X130Y138       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.094    34.290    
                         inter-SLR compensation      -0.072    34.218    
                         clock uncertainty           -0.035    34.183    
    SLICE_X130Y138       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047    34.136    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.136    
                         arrival time                         -24.389    
  -------------------------------------------------------------------
                         slack                                  9.746    

Slack (MET) :             9.770ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.215ns  (logic 0.402ns (9.537%)  route 3.813ns (90.463%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 34.012 - 33.333 ) 
    Source Clock Delay      (SCD):    3.347ns = ( 20.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.038ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.679ns
    Common Clock Delay      (CCD):    0.427ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.347ns (routing 0.005ns, distribution 3.342ns)
  Clock Net Delay (Destination): 0.679ns (routing 0.004ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.347    20.014    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y302       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    20.131 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.350    20.481    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X125Y301       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205    20.686 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.188    20.874    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X125Y301       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040    20.914 f  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.168    21.082    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X125Y300       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    21.122 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           3.107    24.229    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLR Crossing[1->0]   
    SLICE_X129Y137       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.679    34.012    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X129Y137       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.107    34.119    
                         inter-SLR compensation      -0.038    34.081    
                         clock uncertainty           -0.035    34.046    
    SLICE_X129Y137       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    33.999    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         33.999    
                         arrival time                         -24.228    
  -------------------------------------------------------------------
                         slack                                  9.770    

Slack (MET) :             10.206ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.086ns  (logic 0.402ns (9.838%)  route 3.684ns (90.162%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 34.392 - 33.333 ) 
    Source Clock Delay      (SCD):    3.347ns = ( 20.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.102ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    1.059ns
    Common Clock Delay      (CCD):    0.380ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.347ns (routing 0.005ns, distribution 3.342ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.004ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.347    20.014    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y302       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    20.131 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.350    20.481    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X125Y301       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205    20.686 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.188    20.874    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X125Y301       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040    20.914 f  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.168    21.082    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X125Y300       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    21.122 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.978    24.100    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLR Crossing[1->0]   
    SLICE_X129Y138       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.059    34.392    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X129Y138       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.098    34.490    
                         inter-SLR compensation      -0.102    34.388    
                         clock uncertainty           -0.035    34.353    
    SLICE_X129Y138       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    34.306    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.306    
                         arrival time                         -24.099    
  -------------------------------------------------------------------
                         slack                                 10.206    

Slack (MET) :             10.347ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.826ns  (logic 0.403ns (10.533%)  route 3.423ns (89.467%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 34.175 - 33.333 ) 
    Source Clock Delay      (SCD):    3.347ns = ( 20.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.042ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.842ns
    Common Clock Delay      (CCD):    0.559ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.347ns (routing 0.005ns, distribution 3.342ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.004ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.347    20.014    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y302       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    20.131 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.350    20.481    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X125Y301       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205    20.686 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.188    20.874    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X125Y301       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040    20.914 f  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.170    21.084    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X125Y300       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041    21.125 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           2.715    23.840    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLR Crossing[1->0]   
    SLICE_X125Y138       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.842    34.175    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X125Y138       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.139    34.314    
                         inter-SLR compensation      -0.042    34.272    
                         clock uncertainty           -0.035    34.236    
    SLICE_X125Y138       FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050    34.186    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.186    
                         arrival time                         -23.839    
  -------------------------------------------------------------------
                         slack                                 10.347    

Slack (MET) :             10.354ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.822ns  (logic 0.403ns (10.544%)  route 3.419ns (89.456%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 34.175 - 33.333 ) 
    Source Clock Delay      (SCD):    3.347ns = ( 20.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.042ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.842ns
    Common Clock Delay      (CCD):    0.559ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.347ns (routing 0.005ns, distribution 3.342ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.004ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.347    20.014    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y302       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    20.131 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.350    20.481    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X125Y301       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205    20.686 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.188    20.874    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X125Y301       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040    20.914 f  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.170    21.084    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X125Y300       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041    21.125 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           2.711    23.836    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLR Crossing[1->0]   
    SLICE_X125Y138       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.842    34.175    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X125Y138       FDCE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.139    34.314    
                         inter-SLR compensation      -0.042    34.272    
                         clock uncertainty           -0.035    34.236    
    SLICE_X125Y138       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    34.189    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.189    
                         arrival time                         -23.835    
  -------------------------------------------------------------------
                         slack                                 10.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.911ns  (logic 0.093ns (10.209%)  route 0.818ns (89.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 18.885 - 16.667 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 18.145 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Net Delay (Source):      1.478ns (routing 0.004ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.005ns, distribution 2.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.478    18.145    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/CLK
    SLR Crossing[0->1]   
    SLICE_X124Y301       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y301       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    18.193 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.463    18.656    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X124Y301       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.045    18.701 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.355    19.056    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.219    18.885    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.708    18.177    
    SLICE_X123Y302       FDCE (Hold_AFF_SLICEL_C_CE)
                                                      0.000    18.177    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.177    
                         arrival time                          19.056    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.911ns  (logic 0.093ns (10.209%)  route 0.818ns (89.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 18.885 - 16.667 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 18.145 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Net Delay (Source):      1.478ns (routing 0.004ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.005ns, distribution 2.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.478    18.145    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/CLK
    SLR Crossing[0->1]   
    SLICE_X124Y301       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y301       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    18.193 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.463    18.656    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X124Y301       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.045    18.701 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.355    19.056    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.219    18.885    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.708    18.177    
    SLICE_X123Y302       FDCE (Hold_BFF_SLICEL_C_CE)
                                                      0.000    18.177    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.177    
                         arrival time                          19.056    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.911ns  (logic 0.093ns (10.209%)  route 0.818ns (89.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 18.885 - 16.667 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 18.145 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Net Delay (Source):      1.478ns (routing 0.004ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.005ns, distribution 2.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.478    18.145    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/CLK
    SLR Crossing[0->1]   
    SLICE_X124Y301       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y301       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    18.193 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.463    18.656    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X124Y301       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.045    18.701 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.355    19.056    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.219    18.885    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.708    18.177    
    SLICE_X123Y302       FDCE (Hold_CFF_SLICEL_C_CE)
                                                      0.000    18.177    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.177    
                         arrival time                          19.056    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.911ns  (logic 0.093ns (10.209%)  route 0.818ns (89.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 18.885 - 16.667 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 18.145 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Net Delay (Source):      1.478ns (routing 0.004ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.005ns, distribution 2.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.478    18.145    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/CLK
    SLR Crossing[0->1]   
    SLICE_X124Y301       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y301       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    18.193 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.463    18.656    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X124Y301       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.045    18.701 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.355    19.056    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.219    18.885    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.708    18.177    
    SLICE_X123Y302       FDCE (Hold_DFF_SLICEL_C_CE)
                                                      0.000    18.177    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.177    
                         arrival time                          19.056    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.914ns  (logic 0.093ns (10.175%)  route 0.821ns (89.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 18.885 - 16.667 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 18.145 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Net Delay (Source):      1.478ns (routing 0.004ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.005ns, distribution 2.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.478    18.145    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/CLK
    SLR Crossing[0->1]   
    SLICE_X124Y301       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y301       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    18.193 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.463    18.656    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X124Y301       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.045    18.701 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.358    19.059    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.219    18.885    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.708    18.177    
    SLICE_X123Y302       FDCE (Hold_AFF2_SLICEL_C_CE)
                                                     -0.001    18.176    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.176    
                         arrival time                          19.059    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.914ns  (logic 0.093ns (10.175%)  route 0.821ns (89.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 18.885 - 16.667 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 18.145 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Net Delay (Source):      1.478ns (routing 0.004ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.005ns, distribution 2.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.478    18.145    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/CLK
    SLR Crossing[0->1]   
    SLICE_X124Y301       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y301       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    18.193 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.463    18.656    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X124Y301       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.045    18.701 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.358    19.059    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.219    18.885    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.708    18.177    
    SLICE_X123Y302       FDCE (Hold_BFF2_SLICEL_C_CE)
                                                     -0.001    18.176    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.176    
                         arrival time                          19.059    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.914ns  (logic 0.093ns (10.175%)  route 0.821ns (89.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 18.885 - 16.667 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 18.145 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Net Delay (Source):      1.478ns (routing 0.004ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.005ns, distribution 2.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.478    18.145    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/CLK
    SLR Crossing[0->1]   
    SLICE_X124Y301       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y301       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    18.193 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.463    18.656    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X124Y301       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.045    18.701 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.358    19.059    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.219    18.885    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.708    18.177    
    SLICE_X123Y302       FDCE (Hold_CFF2_SLICEL_C_CE)
                                                     -0.001    18.176    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.176    
                         arrival time                          19.059    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.914ns  (logic 0.093ns (10.175%)  route 0.821ns (89.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 18.885 - 16.667 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 18.145 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Net Delay (Source):      1.478ns (routing 0.004ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.005ns, distribution 2.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.478    18.145    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/CLK
    SLR Crossing[0->1]   
    SLICE_X124Y301       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y301       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    18.193 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.463    18.656    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X124Y301       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.045    18.701 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.358    19.059    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.219    18.885    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X123Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.708    18.177    
    SLICE_X123Y302       FDCE (Hold_DFF2_SLICEL_C_CE)
                                                     -0.001    18.176    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.176    
                         arrival time                          19.059    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.985ns  (logic 0.079ns (8.020%)  route 0.906ns (91.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 18.874 - 16.667 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 18.102 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Net Delay (Source):      1.436ns (routing 0.004ns, distribution 1.432ns)
  Clock Net Delay (Destination): 2.207ns (routing 0.005ns, distribution 2.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.436    18.103    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLR Crossing[0->1]   
    SLICE_X125Y301       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y301       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    18.152 f  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.544    18.696    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X125Y301       LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.030    18.726 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=1, routed)           0.362    19.088    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X125Y301       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.207    18.874    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLR Crossing[0->1]   
    SLICE_X125Y301       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.767    18.107    
    SLICE_X125Y301       FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056    18.163    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.162    
                         arrival time                          19.087    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.100ns (8.460%)  route 1.082ns (91.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Net Delay (Source):      1.447ns (routing 0.004ns, distribution 1.443ns)
  Clock Net Delay (Destination): 2.221ns (routing 0.005ns, distribution 2.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.447     1.447    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X124Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y302       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.495 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           1.066     2.561    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X124Y302       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.052     2.613 r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.016     2.629    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X124Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.221     2.221    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLR Crossing[0->1]   
    SLICE_X124Y302       FDCE                                         r  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.770     1.451    
    SLICE_X124Y302       FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.507    cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  1.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X125Y138  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X125Y138  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X130Y139  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X129Y138  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X130Y137  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X130Y137  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X130Y138  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X130Y137  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X127Y139  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X129Y137  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X130Y139  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X130Y137  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X130Y137  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X130Y137  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X127Y139  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X125Y302  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X125Y302  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X123Y302  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X123Y302  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X123Y302  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X125Y301  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDPE/PRE  n/a            0.275         16.666      16.391     SLICE_X124Y301  cont_microblaze_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X125Y138  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X125Y138  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X125Y138  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X125Y138  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X130Y139  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X130Y139  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X129Y138  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X129Y138  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  gbe_userclk2_out
  To Clock:  gbe_userclk2_out

Setup :            0  Failing Endpoints,  Worst Slack        4.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_mac/mac_tx/gmii_txen_out_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/sgmii_logic/transmitter/gmii_tx_en_out_reg/D
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.114ns (3.142%)  route 3.514ns (96.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 10.778 - 8.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.253ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.778ns
    Common Clock Delay      (CCD):    1.090ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.995ns (routing 1.195ns, distribution 1.800ns)
  Clock Net Delay (Destination): 2.778ns (routing 1.090ns, distribution 1.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.995     2.995    gpio_pins3_one_gbe_mac/mac_tx/userclk2_out
    SLR Crossing[1->0]   
    SLICE_X126Y147       FDCE                                         r  gpio_pins3_one_gbe_mac/mac_tx/gmii_txen_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y147       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     3.109 r  gpio_pins3_one_gbe_mac/mac_tx/gmii_txen_out_reg_reg/Q
                         net (fo=1, routed)           3.514     6.623    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/sgmii_logic/transmitter/gmii_tx_en_out_reg_0
    SLR Crossing[0->1]   
    SLICE_X129Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/sgmii_logic/transmitter/gmii_tx_en_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.778    10.778    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/sgmii_logic/transmitter/CLK
    SLICE_X129Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/sgmii_logic/transmitter/gmii_tx_en_out_reg/C
                         clock pessimism              0.105    10.883    
                         inter-SLR compensation      -0.253    10.630    
                         clock uncertainty           -0.035    10.594    
    SLICE_X129Y302       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    10.654    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/sgmii_logic/transmitter/gmii_tx_en_out_reg
  -------------------------------------------------------------------
                         required time                         10.654    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.114ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_mac/mac_tx/gmii_txd_out_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/sgmii_logic/transmitter/gmii_txd_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.113ns (3.225%)  route 3.391ns (96.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 10.778 - 8.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.253ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.778ns
    Common Clock Delay      (CCD):    1.090ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.035ns (routing 1.195ns, distribution 1.840ns)
  Clock Net Delay (Destination): 2.778ns (routing 1.090ns, distribution 1.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.035     3.035    gpio_pins3_one_gbe_mac/mac_tx/userclk2_out
    SLR Crossing[1->0]   
    SLICE_X126Y146       FDCE                                         r  gpio_pins3_one_gbe_mac/mac_tx/gmii_txd_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y146       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     3.148 r  gpio_pins3_one_gbe_mac/mac_tx/gmii_txd_out_reg_reg[3]/Q
                         net (fo=1, routed)           3.391     6.539    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/sgmii_logic/transmitter/gmii_txd[3]
    SLR Crossing[0->1]   
    SLICE_X129Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/sgmii_logic/transmitter/gmii_txd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.778    10.778    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/sgmii_logic/transmitter/CLK
    SLICE_X129Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/sgmii_logic/transmitter/gmii_txd_out_reg[3]/C
                         clock pessimism              0.105    10.883    
                         inter-SLR compensation      -0.253    10.630    
                         clock uncertainty           -0.035    10.594    
    SLICE_X129Y302       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059    10.653    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/sgmii_logic/transmitter/gmii_txd_out_reg[3]
  -------------------------------------------------------------------
                         required time                         10.653    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  4.114    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.583ns (19.870%)  route 2.351ns (80.130%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 10.713 - 8.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.039ns (routing 1.195ns, distribution 1.844ns)
  Clock Net Delay (Destination): 2.713ns (routing 1.090ns, distribution 1.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.039     3.039    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLR Crossing[1->0]   
    SLICE_X127Y98        FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y98        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.156 r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/Q
                         net (fo=4, routed)           0.909     4.065    gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/dout[22]
    SLICE_X130Y94        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.132     4.197 r  gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/arp_cache_addr1_carry_i_1/O
                         net (fo=1, routed)           0.000     4.197    gpio_pins3_one_gbe/gbe_tx_inst/arp_cache_inst_i_8[4]
    SLICE_X130Y94        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.185     4.382 r  gpio_pins3_one_gbe/gbe_tx_inst/arp_cache_addr1_carry/CO[7]
                         net (fo=8, routed)           0.411     4.793    gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/arp_cache_inst[0]
    SLICE_X131Y95        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     4.942 r  gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/arp_cache_inst_i_8/O
                         net (fo=2, routed)           1.031     5.973    gpio_pins3_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X16Y20        RAMB36E2                                     r  gpio_pins3_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.713    10.713    gpio_pins3_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    SLR Crossing[1->0]   
    RAMB36_X16Y20        RAMB36E2                                     r  gpio_pins3_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.190    10.903    
                         clock uncertainty           -0.035    10.868    
    RAMB36_X16Y20        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.643    10.225    gpio_pins3_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.225    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.417ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[37]/CE
                            (rising edge-triggered cell FDCE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.563ns (16.515%)  route 2.846ns (83.485%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 10.710 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.195ns, distribution 1.795ns)
  Clock Net Delay (Destination): 2.710ns (routing 1.090ns, distribution 1.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.990     2.990    gpio_pins3_one_gbe/gbe_tx_inst/userclk2_out
    SLR Crossing[1->0]   
    SLICE_X124Y101       FDRE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y101       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.104 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/Q
                         net (fo=2, routed)           0.306     3.410    gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg_n_0_[15]
    SLICE_X127Y101       LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     3.602 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_7/O
                         net (fo=2, routed)           0.328     3.930    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_7_n_0
    SLICE_X128Y102       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     4.104 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_6/O
                         net (fo=2, routed)           0.337     4.441    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_6_n_0
    SLICE_X126Y103       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.043     4.484 r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_1/O
                         net (fo=9, routed)           0.788     5.272    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X131Y93        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.040     5.312 r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=64, routed)          1.087     6.399    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[63]_0[0]
    SLICE_X126Y103       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.710    10.710    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLR Crossing[1->0]   
    SLICE_X126Y103       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[37]/C
                         clock pessimism              0.191    10.901    
                         clock uncertainty           -0.035    10.866    
    SLICE_X126Y103       FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.050    10.816    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[37]
  -------------------------------------------------------------------
                         required time                         10.816    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                  4.417    

Slack (MET) :             4.417ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[41]/CE
                            (rising edge-triggered cell FDCE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.563ns (16.515%)  route 2.846ns (83.485%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 10.710 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.195ns, distribution 1.795ns)
  Clock Net Delay (Destination): 2.710ns (routing 1.090ns, distribution 1.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.990     2.990    gpio_pins3_one_gbe/gbe_tx_inst/userclk2_out
    SLR Crossing[1->0]   
    SLICE_X124Y101       FDRE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y101       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.104 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/Q
                         net (fo=2, routed)           0.306     3.410    gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg_n_0_[15]
    SLICE_X127Y101       LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     3.602 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_7/O
                         net (fo=2, routed)           0.328     3.930    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_7_n_0
    SLICE_X128Y102       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     4.104 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_6/O
                         net (fo=2, routed)           0.337     4.441    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_6_n_0
    SLICE_X126Y103       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.043     4.484 r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_1/O
                         net (fo=9, routed)           0.788     5.272    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X131Y93        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.040     5.312 r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=64, routed)          1.087     6.399    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[63]_0[0]
    SLICE_X126Y103       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.710    10.710    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLR Crossing[1->0]   
    SLICE_X126Y103       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[41]/C
                         clock pessimism              0.191    10.901    
                         clock uncertainty           -0.035    10.866    
    SLICE_X126Y103       FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.050    10.816    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[41]
  -------------------------------------------------------------------
                         required time                         10.816    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                  4.417    

Slack (MET) :             4.417ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]/CE
                            (rising edge-triggered cell FDCE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.563ns (16.515%)  route 2.846ns (83.485%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 10.710 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.195ns, distribution 1.795ns)
  Clock Net Delay (Destination): 2.710ns (routing 1.090ns, distribution 1.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.990     2.990    gpio_pins3_one_gbe/gbe_tx_inst/userclk2_out
    SLR Crossing[1->0]   
    SLICE_X124Y101       FDRE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y101       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.104 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/Q
                         net (fo=2, routed)           0.306     3.410    gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg_n_0_[15]
    SLICE_X127Y101       LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     3.602 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_7/O
                         net (fo=2, routed)           0.328     3.930    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_7_n_0
    SLICE_X128Y102       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     4.104 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_6/O
                         net (fo=2, routed)           0.337     4.441    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_6_n_0
    SLICE_X126Y103       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.043     4.484 r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_1/O
                         net (fo=9, routed)           0.788     5.272    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X131Y93        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.040     5.312 r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=64, routed)          1.087     6.399    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[63]_0[0]
    SLICE_X126Y103       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.710    10.710    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLR Crossing[1->0]   
    SLICE_X126Y103       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]/C
                         clock pessimism              0.191    10.901    
                         clock uncertainty           -0.035    10.866    
    SLICE_X126Y103       FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.050    10.816    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]
  -------------------------------------------------------------------
                         required time                         10.816    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                  4.417    

Slack (MET) :             4.417ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[53]/CE
                            (rising edge-triggered cell FDCE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.563ns (16.515%)  route 2.846ns (83.485%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 10.710 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.195ns, distribution 1.795ns)
  Clock Net Delay (Destination): 2.710ns (routing 1.090ns, distribution 1.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.990     2.990    gpio_pins3_one_gbe/gbe_tx_inst/userclk2_out
    SLR Crossing[1->0]   
    SLICE_X124Y101       FDRE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y101       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.104 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/Q
                         net (fo=2, routed)           0.306     3.410    gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg_n_0_[15]
    SLICE_X127Y101       LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     3.602 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_7/O
                         net (fo=2, routed)           0.328     3.930    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_7_n_0
    SLICE_X128Y102       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     4.104 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_6/O
                         net (fo=2, routed)           0.337     4.441    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_6_n_0
    SLICE_X126Y103       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.043     4.484 r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_1/O
                         net (fo=9, routed)           0.788     5.272    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X131Y93        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.040     5.312 r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=64, routed)          1.087     6.399    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[63]_0[0]
    SLICE_X126Y103       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.710    10.710    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLR Crossing[1->0]   
    SLICE_X126Y103       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[53]/C
                         clock pessimism              0.191    10.901    
                         clock uncertainty           -0.035    10.866    
    SLICE_X126Y103       FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.050    10.816    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[53]
  -------------------------------------------------------------------
                         required time                         10.816    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                  4.417    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.563ns (16.530%)  route 2.843ns (83.470%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 10.711 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.195ns, distribution 1.795ns)
  Clock Net Delay (Destination): 2.711ns (routing 1.090ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.990     2.990    gpio_pins3_one_gbe/gbe_tx_inst/userclk2_out
    SLR Crossing[1->0]   
    SLICE_X124Y101       FDRE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y101       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.104 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/Q
                         net (fo=2, routed)           0.306     3.410    gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg_n_0_[15]
    SLICE_X127Y101       LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     3.602 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_7/O
                         net (fo=2, routed)           0.328     3.930    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_7_n_0
    SLICE_X128Y102       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     4.104 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_6/O
                         net (fo=2, routed)           0.337     4.441    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_6_n_0
    SLICE_X126Y103       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.043     4.484 r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_1/O
                         net (fo=9, routed)           0.788     5.272    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X131Y93        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.040     5.312 r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=64, routed)          1.084     6.396    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[63]_0[0]
    SLICE_X126Y103       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.711    10.711    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLR Crossing[1->0]   
    SLICE_X126Y103       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/C
                         clock pessimism              0.191    10.902    
                         clock uncertainty           -0.035    10.867    
    SLICE_X126Y103       FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048    10.819    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]
  -------------------------------------------------------------------
                         required time                         10.819    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[49]/CE
                            (rising edge-triggered cell FDCE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.563ns (16.530%)  route 2.843ns (83.470%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 10.711 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.195ns, distribution 1.795ns)
  Clock Net Delay (Destination): 2.711ns (routing 1.090ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.990     2.990    gpio_pins3_one_gbe/gbe_tx_inst/userclk2_out
    SLR Crossing[1->0]   
    SLICE_X124Y101       FDRE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y101       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.104 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/Q
                         net (fo=2, routed)           0.306     3.410    gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg_n_0_[15]
    SLICE_X127Y101       LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     3.602 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_7/O
                         net (fo=2, routed)           0.328     3.930    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_7_n_0
    SLICE_X128Y102       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     4.104 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_6/O
                         net (fo=2, routed)           0.337     4.441    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_6_n_0
    SLICE_X126Y103       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.043     4.484 r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_1/O
                         net (fo=9, routed)           0.788     5.272    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X131Y93        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.040     5.312 r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=64, routed)          1.084     6.396    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[63]_0[0]
    SLICE_X126Y103       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.711    10.711    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLR Crossing[1->0]   
    SLICE_X126Y103       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[49]/C
                         clock pessimism              0.191    10.902    
                         clock uncertainty           -0.035    10.867    
    SLICE_X126Y103       FDCE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.048    10.819    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[49]
  -------------------------------------------------------------------
                         required time                         10.819    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/CE
                            (rising edge-triggered cell FDCE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.564ns (16.593%)  route 2.835ns (83.407%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 10.711 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.195ns, distribution 1.795ns)
  Clock Net Delay (Destination): 2.711ns (routing 1.090ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.990     2.990    gpio_pins3_one_gbe/gbe_tx_inst/userclk2_out
    SLR Crossing[1->0]   
    SLICE_X124Y101       FDRE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y101       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.104 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg[15]/Q
                         net (fo=2, routed)           0.306     3.410    gpio_pins3_one_gbe/gbe_tx_inst/tx_count_reg_n_0_[15]
    SLICE_X127Y101       LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     3.602 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_7/O
                         net (fo=2, routed)           0.328     3.930    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_7_n_0
    SLICE_X128Y102       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     4.104 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_6/O
                         net (fo=2, routed)           0.337     4.441    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_6_n_0
    SLICE_X126Y103       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.043     4.484 r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst_i_1/O
                         net (fo=9, routed)           0.789     5.273    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X131Y93        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     5.314 r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[63]_i_1/O
                         net (fo=64, routed)          1.075     6.389    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X126Y105       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.711    10.711    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLR Crossing[1->0]   
    SLICE_X126Y105       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/C
                         clock pessimism              0.191    10.902    
                         clock uncertainty           -0.035    10.867    
    SLICE_X126Y105       FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047    10.820    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]
  -------------------------------------------------------------------
                         required time                         10.820    
                         arrival time                          -6.389    
  -------------------------------------------------------------------
                         slack                                  4.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.078ns (47.273%)  route 0.087ns (52.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.300ns (routing 0.574ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.641ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.300     1.300    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLR Crossing[1->0]   
    SLICE_X120Y99        FDRE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y99        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.348 r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/Q
                         net (fo=4, routed)           0.075     1.423    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][6]
    SLICE_X121Y99        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.030     1.453 r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=1, routed)           0.012     1.465    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[6]
    SLICE_X121Y99        FDRE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.512     1.512    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLR Crossing[1->0]   
    SLICE_X121Y99        FDRE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[6]/C
                         clock pessimism             -0.137     1.375    
    SLICE_X121Y99        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.431    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/INSERT_IDLE_reg/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.094ns (50.811%)  route 0.091ns (49.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.386ns (routing 0.574ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.641ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.386     1.386    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X130Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/INSERT_IDLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y303       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.435 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/INSERT_IDLE_reg/Q
                         net (fo=7, routed)           0.077     1.512    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/INSERT_IDLE_reg_n_0
    SLICE_X131Y303       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.045     1.557 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[2]_i_1/O
                         net (fo=1, routed)           0.014     1.571    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[2]_i_1_n_0
    SLICE_X131Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.618     1.618    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X131Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA_reg[2]/C
                         clock pessimism             -0.140     1.478    
    SLICE_X131Y303       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.534    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.079ns (49.375%)  route 0.081ns (50.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.389ns (routing 0.574ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.641ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.389     1.389    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/userclk2
    SLICE_X135Y310       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y310       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.438 f  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS_reg[0]/Q
                         net (fo=8, routed)           0.069     1.507    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS[0]
    SLICE_X135Y309       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.030     1.537 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[6]_i_1/O
                         net (fo=1, routed)           0.012     1.549    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[6]_i_1_n_0
    SLICE_X135Y309       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.628     1.628    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/userclk2
    SLICE_X135Y309       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[6]/C
                         clock pessimism             -0.175     1.453    
    SLICE_X135Y309       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.509    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/INSERT_IDLE_reg/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.094ns (50.000%)  route 0.094ns (50.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.386ns (routing 0.574ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.641ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.386     1.386    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X130Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/INSERT_IDLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y303       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.435 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/INSERT_IDLE_reg/Q
                         net (fo=7, routed)           0.078     1.513    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/INSERT_IDLE_reg_n_0
    SLICE_X131Y303       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.045     1.558 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[0]_i_1/O
                         net (fo=1, routed)           0.016     1.574    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[0]_i_1_n_0
    SLICE_X131Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.618     1.618    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X131Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA_reg[0]/C
                         clock pessimism             -0.140     1.478    
    SLICE_X131Y303       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.534    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/USE_ROCKET_IO.TXDATA_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.049ns (29.518%)  route 0.117ns (70.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.393ns (routing 0.574ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.641ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.393     1.393    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/userclk2
    SLICE_X140Y303       FDSE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/USE_ROCKET_IO.TXDATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y303       FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.442 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/USE_ROCKET_IO.TXDATA_reg[5]/Q
                         net (fo=2, routed)           0.117     1.559    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_reg_reg[7]_0[5]
    SLICE_X142Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.604     1.604    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_reg_reg[5]/C
                         clock pessimism             -0.140     1.464    
    SLICE_X142Y303       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     1.519    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_rx_inst/mac_data_aligned_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/enable_cpu_rx.cpu_buffer_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.049ns (27.222%)  route 0.131ns (72.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.356ns (routing 0.574ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.641ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.356     1.356    gpio_pins3_one_gbe/gbe_rx_inst/userclk2_out
    SLR Crossing[1->0]   
    SLICE_X133Y99        FDRE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/mac_data_aligned_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y99        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.405 r  gpio_pins3_one_gbe/gbe_rx_inst/mac_data_aligned_reg[4]/Q
                         net (fo=1, routed)           0.131     1.536    gpio_pins3_one_gbe/enable_cpu_rx.cpu_buffer_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X17Y20        RAMB36E2                                     r  gpio_pins3_one_gbe/enable_cpu_rx.cpu_buffer_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.636     1.636    gpio_pins3_one_gbe/enable_cpu_rx.cpu_buffer_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[1->0]   
    RAMB36_X17Y20        RAMB36E2                                     r  gpio_pins3_one_gbe/enable_cpu_rx.cpu_buffer_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.170     1.466    
    RAMB36_X17Y20        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[4])
                                                      0.029     1.495    gpio_pins3_one_gbe/enable_cpu_rx.cpu_buffer_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.063ns (41.722%)  route 0.088ns (58.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.400ns (routing 0.574ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.641ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.400     1.400    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/userclk2
    SLICE_X135Y306       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y306       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.448 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg/Q
                         net (fo=18, routed)          0.076     1.524    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[2]_0
    SLICE_X135Y308       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     1.539 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[2]_i_1/O
                         net (fo=1, routed)           0.012     1.551    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[2]_i_1_n_0
    SLICE_X135Y308       FDSE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.628     1.628    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/userclk2
    SLICE_X135Y308       FDSE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[2]/C
                         clock pessimism             -0.174     1.454    
    SLICE_X135Y308       FDSE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.510    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/INSERT_IDLE_reg/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.104ns (53.333%)  route 0.091ns (46.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.386ns (routing 0.574ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.641ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.386     1.386    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X130Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/INSERT_IDLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y303       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.435 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/INSERT_IDLE_reg/Q
                         net (fo=7, routed)           0.080     1.515    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/INSERT_IDLE_reg_n_0
    SLICE_X132Y303       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.055     1.570 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[4]_i_1/O
                         net (fo=1, routed)           0.011     1.581    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[4]_i_1_n_0
    SLICE_X132Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.623     1.623    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X132Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA_reg[4]/C
                         clock pessimism             -0.140     1.483    
    SLICE_X132Y303       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.539    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_sgmii_autonegotiation_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.049ns (33.108%)  route 0.099ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.530ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.314ns (routing 0.574ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.641ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.314     1.314    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X123Y97        FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y97        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.363 r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=3, routed)           0.099     1.462    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[5]
    SLICE_X123Y98        FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.530     1.530    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X123Y98        FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.167     1.363    
    SLICE_X123Y98        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.419    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_rx_inst/app_rst_gotR_reg/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_rx_inst/app_rst_gotRR_reg/D
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.049ns (27.374%)  route 0.130ns (72.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.306ns (routing 0.574ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.641ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.306     1.306    gpio_pins3_one_gbe/gbe_rx_inst/userclk2_out
    SLR Crossing[1->0]   
    SLICE_X122Y105       FDRE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/app_rst_gotR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y105       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.355 r  gpio_pins3_one_gbe/gbe_rx_inst/app_rst_gotR_reg/Q
                         net (fo=1, routed)           0.130     1.485    gpio_pins3_one_gbe/gbe_rx_inst/app_rst_gotR
    SLICE_X124Y106       FDRE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/app_rst_gotRR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.523     1.523    gpio_pins3_one_gbe/gbe_rx_inst/userclk2_out
    SLR Crossing[1->0]   
    SLICE_X124Y106       FDRE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/app_rst_gotRR_reg/C
                         clock pessimism             -0.136     1.387    
    SLICE_X124Y106       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.442    gpio_pins3_one_gbe/gbe_rx_inst/app_rst_gotRR_reg
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gbe_userclk2_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         8.000       6.291      RAMB36_X17Y20   gpio_pins3_one_gbe/enable_cpu_rx.cpu_buffer_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         8.000       6.291      RAMB36_X16Y19   gpio_pins3_one_gbe/enable_cpu_tx.cpu_buffer_tx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         8.000       6.291      RAMB18_X17Y38   gpio_pins3_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         8.000       6.291      RAMB36_X16Y20   gpio_pins3_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         8.000       6.291      RAMB36_X14Y20   gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         8.000       6.291      RAMB36_X15Y19   gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         8.000       6.291      RAMB36_X15Y20   gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         8.000       6.291      RAMB36_X14Y19   gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         8.000       6.884      SLICE_X119Y122  gpio_pins3_one_gbe_mac/mac_rx/rx_delay_data_reg[16]_srl4_gpio_pins3_one_gbe_mac_mac_rx_rx_delay_data_reg_c_2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         8.000       6.884      SLICE_X119Y118  gpio_pins3_one_gbe_mac/mac_rx/rx_delay_data_reg[17]_srl4_gpio_pins3_one_gbe_mac_mac_rx_rx_delay_data_reg_c_2/CLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X17Y20   gpio_pins3_one_gbe/enable_cpu_rx.cpu_buffer_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X16Y19   gpio_pins3_one_gbe/enable_cpu_tx.cpu_buffer_tx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB18_X17Y38   gpio_pins3_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X16Y20   gpio_pins3_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X15Y19   gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X15Y20   gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X14Y19   gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X14Y19   gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X17Y20   gpio_pins3_one_gbe/enable_cpu_rx.cpu_buffer_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X15Y19   gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB18_X17Y38   gpio_pins3_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X14Y20   gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X14Y20   gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X17Y20   gpio_pins3_one_gbe/enable_cpu_rx.cpu_buffer_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X16Y19   gpio_pins3_one_gbe/enable_cpu_tx.cpu_buffer_tx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X16Y19   gpio_pins3_one_gbe/enable_cpu_tx.cpu_buffer_tx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB18_X17Y38   gpio_pins3_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X16Y20   gpio_pins3_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X16Y20   gpio_pins3_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X15Y19   gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack       13.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.945ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwiz_buffbypass_rx_start_user_in_d5_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (rxoutclk_out[0] rise@16.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 1.344ns (67.032%)  route 0.661ns (32.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 17.151 - 16.000 ) 
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.859ns (routing 0.109ns, distribution 0.750ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.093ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.859     1.256    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXRESETDONE)
                                                      1.167     2.423 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=3, routed)           0.395     2.818    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i_n_114
    SLICE_X142Y312       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177     2.995 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwiz_buffbypass_rx_start_user_in_d5_reg_srl5_i_1/O
                         net (fo=1, routed)           0.266     3.261    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwiz_buffbypass_rx_start_user_in_d5_reg_srl5_i_1_n_0
    SLICE_X142Y312       SRL16E                                       r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwiz_buffbypass_rx_start_user_in_d5_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.822    17.151    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxuserclk2
    SLICE_X142Y312       SRL16E                                       r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwiz_buffbypass_rx_start_user_in_d5_reg_srl5/CLK
                         clock pessimism              0.139    17.290    
                         clock uncertainty           -0.035    17.255    
    SLICE_X142Y312       SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.049    17.206    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwiz_buffbypass_rx_start_user_in_d5_reg_srl5
  -------------------------------------------------------------------
                         required time                         17.206    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                 13.945    

Slack (MET) :             14.213ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (rxoutclk_out[0] rise@16.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 1.188ns (64.286%)  route 0.660ns (35.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 17.152 - 16.000 ) 
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.859ns (routing 0.109ns, distribution 0.750ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.093ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.859     1.256    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[4])
                                                      1.188     2.444 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATA[4]
                         net (fo=1, routed)           0.660     3.104    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/D[16]
    SLICE_X142Y304       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.823    17.152    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X142Y304       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[20]/C
                         clock pessimism              0.139    17.291    
                         clock uncertainty           -0.035    17.256    
    SLICE_X142Y304       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061    17.317    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[20]
  -------------------------------------------------------------------
                         required time                         17.317    
                         arrival time                          -3.104    
  -------------------------------------------------------------------
                         slack                                 14.213    

Slack (MET) :             14.329ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (rxoutclk_out[0] rise@16.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.322ns (22.070%)  route 1.137ns (77.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 17.149 - 16.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.093ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.940     1.337    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X138Y304       FDPE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y304       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     1.454 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          0.456     1.910    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X140Y307       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.115 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          0.681     2.796    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[0]_0[0]
    SLICE_X142Y310       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.820    17.149    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X142Y310       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[2]/C
                         clock pessimism              0.094    17.243    
                         clock uncertainty           -0.035    17.208    
    SLICE_X142Y310       FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.083    17.125    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.125    
                         arrival time                          -2.796    
  -------------------------------------------------------------------
                         slack                                 14.329    

Slack (MET) :             14.333ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (rxoutclk_out[0] rise@16.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 1.090ns (63.152%)  route 0.636ns (36.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 17.151 - 16.000 ) 
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.859ns (routing 0.109ns, distribution 0.750ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.093ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.859     1.256    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[15])
                                                      1.090     2.346 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATA[15]
                         net (fo=1, routed)           0.636     2.982    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/D[7]
    SLICE_X142Y305       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.822    17.151    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X142Y305       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[7]/C
                         clock pessimism              0.139    17.290    
                         clock uncertainty           -0.035    17.255    
    SLICE_X142Y305       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060    17.315    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[7]
  -------------------------------------------------------------------
                         required time                         17.315    
                         arrival time                          -2.982    
  -------------------------------------------------------------------
                         slack                                 14.333    

Slack (MET) :             14.335ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (rxoutclk_out[0] rise@16.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 1.146ns (66.473%)  route 0.578ns (33.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 17.151 - 16.000 ) 
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.859ns (routing 0.109ns, distribution 0.750ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.093ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.859     1.256    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[3])
                                                      1.146     2.402 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATA[3]
                         net (fo=1, routed)           0.578     2.980    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/D[15]
    SLICE_X142Y304       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.822    17.151    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X142Y304       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[19]/C
                         clock pessimism              0.139    17.290    
                         clock uncertainty           -0.035    17.255    
    SLICE_X142Y304       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060    17.315    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[19]
  -------------------------------------------------------------------
                         required time                         17.315    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                 14.335    

Slack (MET) :             14.344ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (rxoutclk_out[0] rise@16.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 1.046ns (62.448%)  route 0.629ns (37.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.156ns = ( 17.156 - 16.000 ) 
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.859ns (routing 0.109ns, distribution 0.750ns)
  Clock Net Delay (Destination): 0.827ns (routing 0.093ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.859     1.256    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[1])
                                                      1.046     2.302 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATA[1]
                         net (fo=1, routed)           0.629     2.931    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/D[13]
    SLICE_X141Y308       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.827    17.156    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X141Y308       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[17]/C
                         clock pessimism              0.094    17.250    
                         clock uncertainty           -0.035    17.215    
    SLICE_X141Y308       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    17.275    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[17]
  -------------------------------------------------------------------
                         required time                         17.275    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                 14.344    

Slack (MET) :             14.353ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (rxoutclk_out[0] rise@16.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.322ns (22.408%)  route 1.115ns (77.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 17.152 - 16.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.093ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.940     1.337    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X138Y304       FDPE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y304       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     1.454 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          0.456     1.910    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X140Y307       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.115 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          0.659     2.774    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[0]_0[0]
    SLICE_X142Y305       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.823    17.152    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X142Y305       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[10]/C
                         clock pessimism              0.094    17.246    
                         clock uncertainty           -0.035    17.211    
    SLICE_X142Y305       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084    17.127    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[10]
  -------------------------------------------------------------------
                         required time                         17.127    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 14.353    

Slack (MET) :             14.353ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (rxoutclk_out[0] rise@16.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.322ns (22.408%)  route 1.115ns (77.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 17.152 - 16.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.093ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.940     1.337    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X138Y304       FDPE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y304       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     1.454 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          0.456     1.910    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X140Y307       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.115 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          0.659     2.774    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[0]_0[0]
    SLICE_X142Y305       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.823    17.152    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X142Y305       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[2]/C
                         clock pessimism              0.094    17.246    
                         clock uncertainty           -0.035    17.211    
    SLICE_X142Y305       FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.084    17.127    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[2]
  -------------------------------------------------------------------
                         required time                         17.127    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 14.353    

Slack (MET) :             14.353ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (rxoutclk_out[0] rise@16.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.322ns (22.408%)  route 1.115ns (77.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 17.152 - 16.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.093ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.940     1.337    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X138Y304       FDPE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y304       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     1.454 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          0.456     1.910    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X140Y307       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.115 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          0.659     2.774    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[0]_0[0]
    SLICE_X142Y305       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.823    17.152    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X142Y305       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[6]/C
                         clock pessimism              0.094    17.246    
                         clock uncertainty           -0.035    17.211    
    SLICE_X142Y305       FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084    17.127    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[6]
  -------------------------------------------------------------------
                         required time                         17.127    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 14.353    

Slack (MET) :             14.353ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (rxoutclk_out[0] rise@16.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.322ns (22.408%)  route 1.115ns (77.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 17.152 - 16.000 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.093ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.940     1.337    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X138Y304       FDPE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y304       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     1.454 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          0.456     1.910    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X140Y307       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.115 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          0.659     2.774    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[0]_0[0]
    SLICE_X142Y305       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.823    17.152    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X142Y305       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[20]/C
                         clock pessimism              0.094    17.246    
                         clock uncertainty           -0.035    17.211    
    SLICE_X142Y305       FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084    17.127    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         17.127    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 14.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_7_13/RAMF/I
                            (rising edge-triggered cell RAMD64E clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.048ns (33.566%)  route 0.095ns (66.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.667ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.421ns (routing 0.059ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.075ns, distribution 0.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.421     0.539    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X142Y304       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y304       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     0.587 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[12]/Q
                         net (fo=1, routed)           0.095     0.682    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_7_13/DIF
    SLICE_X142Y306       RAMD64E                                      r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_7_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.502     0.667    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_7_13/WCLK
    SLICE_X142Y306       RAMD64E                                      r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_7_13/RAMF/CLK
                         clock pessimism             -0.090     0.577    
    SLICE_X142Y306       RAMD64E (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.065     0.642    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_7_13/RAMF
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.667%)  route 0.132ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.421ns (routing 0.059ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.517ns (routing 0.075ns, distribution 0.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.421     0.539    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X141Y308       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y308       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.587 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.132     0.719    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/DIB
    SLICE_X142Y309       RAMD64E                                      r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.517     0.682    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/WCLK
    SLICE_X142Y309       RAMD64E                                      r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMB/CLK
                         clock pessimism             -0.070     0.612    
    SLICE_X142Y309       RAMD64E (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.065     0.677    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMB
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.417ns (routing 0.059ns, distribution 0.358ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.075ns, distribution 0.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.417     0.535    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X140Y307       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y307       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.583 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/Q
                         net (fo=47, routed)          0.133     0.716    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/ADDRH3
    SLICE_X142Y308       RAMD64E                                      r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.501     0.666    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/WCLK
    SLICE_X142Y308       RAMD64E                                      r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMA/CLK
                         clock pessimism             -0.070     0.596    
    SLICE_X142Y308       RAMD64E (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.075     0.671    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMA
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.417ns (routing 0.059ns, distribution 0.358ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.075ns, distribution 0.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.417     0.535    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X140Y307       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y307       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.583 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/Q
                         net (fo=47, routed)          0.133     0.716    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/ADDRH3
    SLICE_X142Y308       RAMD64E                                      r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.501     0.666    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/WCLK
    SLICE_X142Y308       RAMD64E                                      r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMB/CLK
                         clock pessimism             -0.070     0.596    
    SLICE_X142Y308       RAMD64E (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.075     0.671    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMB
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.417ns (routing 0.059ns, distribution 0.358ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.075ns, distribution 0.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.417     0.535    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X140Y307       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y307       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.583 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/Q
                         net (fo=47, routed)          0.133     0.716    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/ADDRH3
    SLICE_X142Y308       RAMD64E                                      r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.501     0.666    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/WCLK
    SLICE_X142Y308       RAMD64E                                      r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMC/CLK
                         clock pessimism             -0.070     0.596    
    SLICE_X142Y308       RAMD64E (Hold_C6LUT_SLICEM_CLK_WADR3)
                                                      0.075     0.671    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMC
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.417ns (routing 0.059ns, distribution 0.358ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.075ns, distribution 0.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.417     0.535    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X140Y307       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y307       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.583 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/Q
                         net (fo=47, routed)          0.133     0.716    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/ADDRH3
    SLICE_X142Y308       RAMD64E                                      r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.501     0.666    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/WCLK
    SLICE_X142Y308       RAMD64E                                      r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMD/CLK
                         clock pessimism             -0.070     0.596    
    SLICE_X142Y308       RAMD64E (Hold_D6LUT_SLICEM_CLK_WADR3)
                                                      0.075     0.671    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMD
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAME/WADR3
                            (rising edge-triggered cell RAMD64E clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.417ns (routing 0.059ns, distribution 0.358ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.075ns, distribution 0.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.417     0.535    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X140Y307       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y307       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.583 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/Q
                         net (fo=47, routed)          0.133     0.716    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/ADDRH3
    SLICE_X142Y308       RAMD64E                                      r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAME/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.501     0.666    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/WCLK
    SLICE_X142Y308       RAMD64E                                      r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAME/CLK
                         clock pessimism             -0.070     0.596    
    SLICE_X142Y308       RAMD64E (Hold_E6LUT_SLICEM_CLK_WADR3)
                                                      0.075     0.671    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAME
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMF/WADR3
                            (rising edge-triggered cell RAMD64E clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.417ns (routing 0.059ns, distribution 0.358ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.075ns, distribution 0.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.417     0.535    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X140Y307       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y307       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.583 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/Q
                         net (fo=47, routed)          0.133     0.716    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/ADDRH3
    SLICE_X142Y308       RAMD64E                                      r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMF/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.501     0.666    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/WCLK
    SLICE_X142Y308       RAMD64E                                      r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMF/CLK
                         clock pessimism             -0.070     0.596    
    SLICE_X142Y308       RAMD64E (Hold_F6LUT_SLICEM_CLK_WADR3)
                                                      0.075     0.671    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMF
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMG/WADR3
                            (rising edge-triggered cell RAMD64E clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.417ns (routing 0.059ns, distribution 0.358ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.075ns, distribution 0.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.417     0.535    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X140Y307       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y307       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.583 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/Q
                         net (fo=47, routed)          0.133     0.716    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/ADDRH3
    SLICE_X142Y308       RAMD64E                                      r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMG/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.501     0.666    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/WCLK
    SLICE_X142Y308       RAMD64E                                      r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMG/CLK
                         clock pessimism             -0.070     0.596    
    SLICE_X142Y308       RAMD64E (Hold_G6LUT_SLICEM_CLK_WADR3)
                                                      0.075     0.671    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMG
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.417ns (routing 0.059ns, distribution 0.358ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.075ns, distribution 0.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.417     0.535    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X140Y307       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y307       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.583 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/Q
                         net (fo=47, routed)          0.133     0.716    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/ADDRH3
    SLICE_X142Y308       RAMD64E                                      r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxoutclk
    BUFG_GT_X1Y134       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=213, routed)         0.501     0.666    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/WCLK
    SLICE_X142Y308       RAMD64E                                      r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMH/CLK
                         clock pessimism             -0.070     0.596    
    SLICE_X142Y308       RAMD64E (Hold_H6LUT_SLICEM_CLK_WADR3)
                                                      0.075     0.671    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_27/RAMH
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         16.000      13.557     GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         16.000      13.557     GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.379         16.000      14.621     BUFG_GT_X1Y134       gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/rxrecclk_bufg_inst/I
Min Period        n/a     RAMD64E/CLK              n/a                      1.336         16.000      14.664     SLICE_X142Y309       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMA/CLK
Min Period        n/a     RAMD64E/CLK              n/a                      1.336         16.000      14.664     SLICE_X142Y309       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMB/CLK
Min Period        n/a     RAMD64E/CLK              n/a                      1.336         16.000      14.664     SLICE_X142Y309       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMC/CLK
Min Period        n/a     RAMD64E/CLK              n/a                      1.336         16.000      14.664     SLICE_X142Y309       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMD/CLK
Min Period        n/a     RAMD64E/CLK              n/a                      1.336         16.000      14.664     SLICE_X142Y309       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAME/CLK
Min Period        n/a     RAMD64E/CLK              n/a                      1.336         16.000      14.664     SLICE_X142Y309       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMF/CLK
Min Period        n/a     RAMD64E/CLK              n/a                      1.336         16.000      14.664     SLICE_X142Y309       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMG/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    RAMD64E/CLK              n/a                      0.668         8.000       7.332      SLICE_X142Y310       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_14_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a                      0.668         8.000       7.332      SLICE_X142Y310       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_14_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a                      0.668         8.000       7.332      SLICE_X142Y310       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_14_20/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a                      0.668         8.000       7.332      SLICE_X142Y310       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_14_20/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a                      0.668         8.000       7.332      SLICE_X142Y310       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_14_20/RAME/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a                      0.668         8.000       7.332      SLICE_X142Y310       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_14_20/RAMF/CLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    RAMD64E/CLK              n/a                      0.668         8.000       7.332      SLICE_X142Y309       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a                      0.668         8.000       7.332      SLICE_X142Y309       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a                      0.668         8.000       7.332      SLICE_X142Y309       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a                      0.668         8.000       7.332      SLICE_X142Y309       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a                      0.668         8.000       7.332      SLICE_X142Y309       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAME/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a                      0.668         8.000       7.332      SLICE_X142Y309       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6/RAMF/CLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.036       0.480      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.519         0.020       0.499      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK   0.882         0.020       0.862      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK   1.005         0.036       0.969      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         8.000       6.621      BUFG_GT_X1Y121  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         8.000       6.621      BUFG_GT_X1Y120  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  userclk_out
  To Clock:  userclk_out

Setup :            0  Failing Endpoints,  Worst Slack       14.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.219ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 1.241ns (68.715%)  route 0.565ns (31.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 17.144 - 16.000 ) 
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.840ns (routing 0.109ns, distribution 0.731ns)
  Clock Net Delay (Destination): 0.815ns (routing 0.093ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.840     1.237    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_TXUSRCLK2_TXBUFSTATUS[1])
                                                      1.241     2.478 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXBUFSTATUS[1]
                         net (fo=1, routed)           0.565     3.043    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i_n_115
    SLICE_X140Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.815    17.144    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X140Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                         clock pessimism              0.093    17.237    
                         clock uncertainty           -0.035    17.202    
    SLICE_X140Y303       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    17.262    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.262    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                 14.219    

Slack (MET) :             14.753ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[11]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.114ns (11.209%)  route 0.903ns (88.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 17.052 - 16.000 ) 
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.933ns (routing 0.109ns, distribution 0.824ns)
  Clock Net Delay (Destination): 0.723ns (routing 0.093ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.933     1.330    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X142Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y302       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.444 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/Q
                         net (fo=1, routed)           0.903     2.347    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[11]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.723    17.052    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.140    17.192    
                         clock uncertainty           -0.035    17.156    
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[11])
                                                     -0.056    17.100    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         17.100    
                         arrival time                          -2.347    
  -------------------------------------------------------------------
                         slack                                 14.753    

Slack (MET) :             14.931ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXCTRL1[0]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.114ns (16.914%)  route 0.560ns (83.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 17.052 - 16.000 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.948ns (routing 0.109ns, distribution 0.839ns)
  Clock Net Delay (Destination): 0.723ns (routing 0.093ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.948     1.345    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X141Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y303       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.459 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/Q
                         net (fo=1, routed)           0.560     2.019    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txctrl1_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXCTRL1[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.723    17.052    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.093    17.145    
                         clock uncertainty           -0.035    17.110    
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXCTRL1[0])
                                                     -0.160    16.950    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         16.950    
                         arrival time                          -2.019    
  -------------------------------------------------------------------
                         slack                                 14.931    

Slack (MET) :             14.962ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[7]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.118ns (16.550%)  route 0.595ns (83.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 17.052 - 16.000 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.109ns, distribution 0.830ns)
  Clock Net Delay (Destination): 0.723ns (routing 0.093ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.939     1.336    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X141Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y302       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     1.454 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/Q
                         net (fo=1, routed)           0.595     2.049    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[7]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.723    17.052    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.093    17.145    
                         clock uncertainty           -0.035    17.110    
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[7])
                                                     -0.099    17.011    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         17.011    
                         arrival time                          -2.049    
  -------------------------------------------------------------------
                         slack                                 14.962    

Slack (MET) :             14.963ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXCTRL2[0]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.115ns (20.318%)  route 0.451ns (79.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 17.052 - 16.000 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.109ns, distribution 0.830ns)
  Clock Net Delay (Destination): 0.723ns (routing 0.093ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.939     1.336    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X141Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y302       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.451 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/Q
                         net (fo=1, routed)           0.451     1.902    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txctrl2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXCTRL2[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.723    17.052    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.093    17.145    
                         clock uncertainty           -0.035    17.110    
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXCTRL2[0])
                                                     -0.245    16.865    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         16.865    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                 14.963    

Slack (MET) :             15.002ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[4]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.113ns (15.782%)  route 0.603ns (84.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 17.052 - 16.000 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.109ns, distribution 0.830ns)
  Clock Net Delay (Destination): 0.723ns (routing 0.093ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.939     1.336    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X141Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y302       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     1.449 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/Q
                         net (fo=1, routed)           0.603     2.052    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[4]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.723    17.052    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.093    17.145    
                         clock uncertainty           -0.035    17.110    
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[4])
                                                     -0.056    17.054    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         17.054    
                         arrival time                          -2.052    
  -------------------------------------------------------------------
                         slack                                 15.002    

Slack (MET) :             15.009ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXCTRL1[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.116ns (16.571%)  route 0.584ns (83.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 17.052 - 16.000 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.948ns (routing 0.109ns, distribution 0.839ns)
  Clock Net Delay (Destination): 0.723ns (routing 0.093ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.948     1.345    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X141Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y303       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     1.461 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/Q
                         net (fo=1, routed)           0.584     2.045    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txctrl1_in[1]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXCTRL1[1]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.723    17.052    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.093    17.145    
                         clock uncertainty           -0.035    17.110    
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXCTRL1[1])
                                                     -0.056    17.054    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         17.054    
                         arrival time                          -2.045    
  -------------------------------------------------------------------
                         slack                                 15.009    

Slack (MET) :             15.015ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[6]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.117ns (21.869%)  route 0.418ns (78.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 17.052 - 16.000 ) 
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.932ns (routing 0.109ns, distribution 0.823ns)
  Clock Net Delay (Destination): 0.723ns (routing 0.093ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.932     1.329    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X140Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y301       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     1.446 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/Q
                         net (fo=1, routed)           0.418     1.864    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[6]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.723    17.052    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.093    17.145    
                         clock uncertainty           -0.035    17.110    
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[6])
                                                     -0.231    16.879    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         16.879    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                 15.015    

Slack (MET) :             15.031ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXCTRL2[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.117ns (17.080%)  route 0.568ns (82.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 17.052 - 16.000 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.109ns, distribution 0.830ns)
  Clock Net Delay (Destination): 0.723ns (routing 0.093ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.939     1.336    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X141Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y302       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     1.453 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/Q
                         net (fo=1, routed)           0.568     2.021    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txctrl2_in[1]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXCTRL2[1]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.723    17.052    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.093    17.145    
                         clock uncertainty           -0.035    17.110    
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXCTRL2[1])
                                                     -0.058    17.052    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         17.052    
                         arrival time                          -2.021    
  -------------------------------------------------------------------
                         slack                                 15.031    

Slack (MET) :             15.093ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[14]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.115ns (20.947%)  route 0.434ns (79.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 17.052 - 16.000 ) 
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.932ns (routing 0.109ns, distribution 0.823ns)
  Clock Net Delay (Destination): 0.723ns (routing 0.093ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.932     1.329    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X140Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y301       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.444 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/Q
                         net (fo=1, routed)           0.434     1.878    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[14]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.723    17.052    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.093    17.145    
                         clock uncertainty           -0.035    17.110    
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[14])
                                                     -0.139    16.971    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         16.971    
                         arrival time                          -1.878    
  -------------------------------------------------------------------
                         slack                                 15.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[9]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.048ns (27.907%)  route 0.124ns (72.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.413ns (routing 0.059ns, distribution 0.354ns)
  Clock Net Delay (Destination): 0.430ns (routing 0.075ns, distribution 0.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.413     0.531    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X141Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y303       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.579 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/Q
                         net (fo=1, routed)           0.124     0.703    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[9]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.430     0.595    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.070     0.525    
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[9])
                                                      0.147     0.672    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[13]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.049ns (28.655%)  route 0.122ns (71.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.412ns (routing 0.059ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.430ns (routing 0.075ns, distribution 0.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.412     0.530    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X142Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y303       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     0.579 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/Q
                         net (fo=1, routed)           0.122     0.701    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[13]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.430     0.595    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.091     0.504    
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[13])
                                                      0.164     0.668    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[3]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.412ns (routing 0.059ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.430ns (routing 0.075ns, distribution 0.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.412     0.530    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X142Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y302       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.579 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/Q
                         net (fo=1, routed)           0.120     0.699    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[3]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.430     0.595    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.091     0.504    
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[3])
                                                      0.157     0.661    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[15]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.048ns (28.402%)  route 0.121ns (71.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.412ns (routing 0.059ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.430ns (routing 0.075ns, distribution 0.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.412     0.530    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X142Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y302       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.578 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/Q
                         net (fo=1, routed)           0.121     0.699    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[15]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.430     0.595    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.091     0.504    
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[15])
                                                      0.152     0.656    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.049ns (27.222%)  route 0.131ns (72.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.413ns (routing 0.059ns, distribution 0.354ns)
  Clock Net Delay (Destination): 0.430ns (routing 0.075ns, distribution 0.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.413     0.531    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X141Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y303       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.580 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/Q
                         net (fo=1, routed)           0.131     0.711    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[1]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.430     0.595    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.070     0.525    
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[1])
                                                      0.140     0.665    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[12]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.048ns (23.188%)  route 0.159ns (76.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.412ns (routing 0.059ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.430ns (routing 0.075ns, distribution 0.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.412     0.530    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X142Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y301       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     0.578 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/Q
                         net (fo=1, routed)           0.159     0.737    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[12]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.430     0.595    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.091     0.504    
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[12])
                                                      0.186     0.690    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[2]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.049ns (28.324%)  route 0.124ns (71.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.412ns (routing 0.059ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.430ns (routing 0.075ns, distribution 0.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.412     0.530    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X142Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y303       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.579 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/Q
                         net (fo=1, routed)           0.124     0.703    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[2]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.430     0.595    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.091     0.504    
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[2])
                                                      0.147     0.651    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C
                            (rising edge-triggered cell FDCE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/D
                            (rising edge-triggered cell FDCE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.048ns (30.769%)  route 0.108ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.664ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.416ns (routing 0.059ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.499ns (routing 0.075ns, distribution 0.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.416     0.534    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X137Y302       FDCE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y302       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.582 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/Q
                         net (fo=1, routed)           0.108     0.690    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3
    SLICE_X137Y302       FDCE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.499     0.664    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X137Y302       FDCE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                         clock pessimism             -0.101     0.563    
    SLICE_X137Y302       FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.619    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXCTRL0[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.412ns (routing 0.059ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.430ns (routing 0.075ns, distribution 0.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.412     0.530    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X142Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y301       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.578 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/Q
                         net (fo=1, routed)           0.152     0.730    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txctrl0_in[1]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXCTRL0[1]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.430     0.595    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.091     0.504    
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXCTRL0[1])
                                                      0.150     0.654    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[5]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.412ns (routing 0.059ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.430ns (routing 0.075ns, distribution 0.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.412     0.530    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X142Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y303       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     0.578 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/Q
                         net (fo=1, routed)           0.143     0.721    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[5]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.430     0.595    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                                r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.091     0.504    
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[5])
                                                      0.135     0.639    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk_out
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         16.000      13.557     GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         16.000      13.557     GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                      0.550         16.000      15.450     SLICE_X140Y303       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         16.000      15.450     SLICE_X141Y303       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         16.000      15.450     SLICE_X141Y303       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         16.000      15.450     SLICE_X142Y301       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         16.000      15.450     SLICE_X142Y301       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         16.000      15.450     SLICE_X141Y302       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         16.000      15.450     SLICE_X141Y302       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         16.000      15.450     SLICE_X142Y303       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X142Y301       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X142Y301       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X141Y302       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X141Y302       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X142Y303       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X142Y301       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X140Y303       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X141Y303       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X141Y303       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X140Y301       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
High Pulse Width  Fast    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X141Y303       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X140Y301       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.028       0.488      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.520         0.016       0.504      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK   0.575         0.028       0.547      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK   0.914         0.016       0.898      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p_CLK
  To Clock:  sys_clk_p_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME3_ADV_X2Y6  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X2Y6  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X2Y6  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X2Y6  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X2Y6  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_dcm
  To Clock:  clk_200_dcm

Setup :            0  Failing Endpoints,  Worst Slack        3.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_dcm rise@5.000ns - clk_200_dcm rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.424ns (27.426%)  route 1.122ns (72.574%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 9.054 - 5.000 ) 
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.439ns (routing 1.181ns, distribution 1.258ns)
  Clock Net Delay (Destination): 2.176ns (routing 1.086ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         2.439     4.278    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X141Y307       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y307       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.392 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_out_reg/Q
                         net (fo=6, routed)           0.574     4.966    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/plllock_rx_sync
    SLICE_X142Y315       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.191     5.157 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_4/O
                         net (fo=1, routed)           0.194     5.351    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_0
    SLICE_X142Y316       LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119     5.470 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.354     5.824    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X142Y316       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_dcm rise edge)
                                                      5.000     5.000 r  
    N13                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     5.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.335     6.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.372     6.803    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         2.176     9.054    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X142Y316       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                         clock pessimism              0.105     9.160    
                         clock uncertainty           -0.065     9.095    
    SLICE_X142Y316       FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     9.048    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -5.824    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_dcm rise@5.000ns - clk_200_dcm rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.424ns (27.426%)  route 1.122ns (72.574%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 9.054 - 5.000 ) 
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.439ns (routing 1.181ns, distribution 1.258ns)
  Clock Net Delay (Destination): 2.176ns (routing 1.086ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         2.439     4.278    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X141Y307       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y307       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.392 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_out_reg/Q
                         net (fo=6, routed)           0.574     4.966    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/plllock_rx_sync
    SLICE_X142Y315       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.191     5.157 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_4/O
                         net (fo=1, routed)           0.194     5.351    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_0
    SLICE_X142Y316       LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119     5.470 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.354     5.824    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X142Y316       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_dcm rise edge)
                                                      5.000     5.000 r  
    N13                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     5.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.335     6.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.372     6.803    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         2.176     9.054    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X142Y316       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism              0.105     9.160    
                         clock uncertainty           -0.065     9.095    
    SLICE_X142Y316       FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047     9.048    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -5.824    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_dcm rise@5.000ns - clk_200_dcm rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.424ns (27.426%)  route 1.122ns (72.574%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 9.054 - 5.000 ) 
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.439ns (routing 1.181ns, distribution 1.258ns)
  Clock Net Delay (Destination): 2.176ns (routing 1.086ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         2.439     4.278    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X141Y307       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y307       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.392 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_out_reg/Q
                         net (fo=6, routed)           0.574     4.966    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/plllock_rx_sync
    SLICE_X142Y315       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.191     5.157 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_4/O
                         net (fo=1, routed)           0.194     5.351    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_0
    SLICE_X142Y316       LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119     5.470 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.354     5.824    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X142Y316       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_dcm rise edge)
                                                      5.000     5.000 r  
    N13                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     5.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.335     6.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.372     6.803    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         2.176     9.054    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X142Y316       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism              0.105     9.160    
                         clock uncertainty           -0.065     9.095    
    SLICE_X142Y316       FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     9.048    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -5.824    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_dcm rise@5.000ns - clk_200_dcm rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.551ns (37.458%)  route 0.920ns (62.542%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 9.058 - 5.000 ) 
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.181ns, distribution 1.259ns)
  Clock Net Delay (Destination): 2.180ns (routing 1.086ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         2.440     4.279    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X139Y305       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y305       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.393 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/Q
                         net (fo=4, routed)           0.361     4.754    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat
    SLICE_X139Y305       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     4.886 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_i_3/O
                         net (fo=4, routed)           0.153     5.039    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx_reg[0]
    SLICE_X139Y304       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     5.171 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_4/O
                         net (fo=1, routed)           0.158     5.329    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X140Y304       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173     5.502 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.248     5.750    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X139Y304       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_dcm rise edge)
                                                      5.000     5.000 r  
    N13                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     5.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.335     6.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.372     6.803    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         2.180     9.058    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X139Y304       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                         clock pessimism              0.159     9.217    
                         clock uncertainty           -0.065     9.153    
    SLICE_X139Y304       FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050     9.103    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]
  -------------------------------------------------------------------
                         required time                          9.103    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_dcm rise@5.000ns - clk_200_dcm rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.551ns (37.560%)  route 0.916ns (62.440%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 9.058 - 5.000 ) 
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.181ns, distribution 1.259ns)
  Clock Net Delay (Destination): 2.180ns (routing 1.086ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         2.440     4.279    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X139Y305       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y305       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.393 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/Q
                         net (fo=4, routed)           0.361     4.754    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat
    SLICE_X139Y305       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     4.886 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_i_3/O
                         net (fo=4, routed)           0.153     5.039    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx_reg[0]
    SLICE_X139Y304       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     5.171 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_4/O
                         net (fo=1, routed)           0.158     5.329    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X140Y304       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173     5.502 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.244     5.746    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X139Y304       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_dcm rise edge)
                                                      5.000     5.000 r  
    N13                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     5.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.335     6.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.372     6.803    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         2.180     9.058    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X139Y304       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                         clock pessimism              0.159     9.217    
                         clock uncertainty           -0.065     9.153    
    SLICE_X139Y304       FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     9.106    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_dcm rise@5.000ns - clk_200_dcm rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.551ns (37.560%)  route 0.916ns (62.440%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 9.058 - 5.000 ) 
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.181ns, distribution 1.259ns)
  Clock Net Delay (Destination): 2.180ns (routing 1.086ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         2.440     4.279    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X139Y305       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y305       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.393 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/Q
                         net (fo=4, routed)           0.361     4.754    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat
    SLICE_X139Y305       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     4.886 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_i_3/O
                         net (fo=4, routed)           0.153     5.039    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx_reg[0]
    SLICE_X139Y304       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     5.171 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_4/O
                         net (fo=1, routed)           0.158     5.329    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X140Y304       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173     5.502 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.244     5.746    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X139Y304       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_dcm rise edge)
                                                      5.000     5.000 r  
    N13                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     5.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.335     6.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.372     6.803    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         2.180     9.058    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X139Y304       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
                         clock pessimism              0.159     9.217    
                         clock uncertainty           -0.065     9.153    
    SLICE_X139Y304       FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     9.106    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_dcm rise@5.000ns - clk_200_dcm rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.612ns (40.664%)  route 0.893ns (59.336%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 9.054 - 5.000 ) 
    Source Clock Delay      (SCD):    4.274ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.435ns (routing 1.181ns, distribution 1.254ns)
  Clock Net Delay (Destination): 2.176ns (routing 1.086ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         2.435     4.274    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X142Y320       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y320       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.388 f  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[23]/Q
                         net (fo=3, routed)           0.410     4.798    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[23]
    SLICE_X141Y320       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187     4.985 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_4/O
                         net (fo=1, routed)           0.146     5.131    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_4_n_0
    SLICE_X141Y318       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     5.247 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_2/O
                         net (fo=1, routed)           0.299     5.546    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_2_n_0
    SLICE_X142Y315       LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.195     5.741 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_1/O
                         net (fo=1, routed)           0.038     5.779    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_1_n_0
    SLICE_X142Y315       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_dcm rise edge)
                                                      5.000     5.000 r  
    N13                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     5.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.335     6.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.372     6.803    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         2.176     9.054    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X142Y315       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/C
                         clock pessimism              0.159     9.213    
                         clock uncertainty           -0.065     9.149    
    SLICE_X142Y315       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     9.210    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -5.779    
  -------------------------------------------------------------------
                         slack                                  3.431    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_dcm rise@5.000ns - clk_200_dcm rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.584ns (40.027%)  route 0.875ns (59.973%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 9.058 - 5.000 ) 
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.181ns, distribution 1.259ns)
  Clock Net Delay (Destination): 2.180ns (routing 1.086ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         2.440     4.279    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X139Y305       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y305       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.393 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/Q
                         net (fo=4, routed)           0.361     4.754    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat
    SLICE_X139Y305       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     4.886 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_i_3/O
                         net (fo=4, routed)           0.216     5.102    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/sm_reset_tx_timer_clr_reg_0
    SLICE_X139Y303       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     5.234 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/sm_reset_tx_timer_clr_i_2/O
                         net (fo=1, routed)           0.263     5.497    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/sm_reset_tx_timer_clr_i_2_n_0
    SLICE_X139Y303       LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.206     5.703 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/sm_reset_tx_timer_clr_i_1/O
                         net (fo=1, routed)           0.035     5.738    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1
    SLICE_X139Y303       FDSE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_dcm rise edge)
                                                      5.000     5.000 r  
    N13                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     5.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.335     6.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.372     6.803    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         2.180     9.058    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X139Y303       FDSE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/C
                         clock pessimism              0.159     9.217    
                         clock uncertainty           -0.065     9.153    
    SLICE_X139Y303       FDSE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     9.213    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg
  -------------------------------------------------------------------
                         required time                          9.213    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  3.475    

Slack (MET) :             3.496ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_dcm rise@5.000ns - clk_200_dcm rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.356ns (26.888%)  route 0.968ns (73.112%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns = ( 9.050 - 5.000 ) 
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.439ns (routing 1.181ns, distribution 1.258ns)
  Clock Net Delay (Destination): 2.172ns (routing 1.086ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         2.439     4.278    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X142Y319       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y319       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     4.392 f  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]/Q
                         net (fo=3, routed)           0.360     4.752    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]
    SLICE_X141Y319       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     4.924 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5/O
                         net (fo=1, routed)           0.189     5.113    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5_n_0
    SLICE_X141Y318       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.183 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.419     5.602    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X142Y320       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_dcm rise edge)
                                                      5.000     5.000 r  
    N13                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     5.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.335     6.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.372     6.803    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         2.172     9.050    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X142Y320       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]/C
                         clock pessimism              0.159     9.209    
                         clock uncertainty           -0.065     9.145    
    SLICE_X142Y320       FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     9.098    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                  3.496    

Slack (MET) :             3.496ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_dcm rise@5.000ns - clk_200_dcm rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.356ns (26.888%)  route 0.968ns (73.112%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns = ( 9.050 - 5.000 ) 
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.439ns (routing 1.181ns, distribution 1.258ns)
  Clock Net Delay (Destination): 2.172ns (routing 1.086ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         2.439     4.278    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X142Y319       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y319       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     4.392 f  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]/Q
                         net (fo=3, routed)           0.360     4.752    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]
    SLICE_X141Y319       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     4.924 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5/O
                         net (fo=1, routed)           0.189     5.113    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5_n_0
    SLICE_X141Y318       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.183 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.419     5.602    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X142Y320       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_dcm rise edge)
                                                      5.000     5.000 r  
    N13                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     5.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.335     6.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.372     6.803    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         2.172     9.050    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X142Y320       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[21]/C
                         clock pessimism              0.159     9.209    
                         clock uncertainty           -0.065     9.145    
    SLICE_X142Y320       FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     9.098    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[21]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                  3.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_dcm rise@0.000ns - clk_200_dcm rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.048ns (29.448%)  route 0.115ns (70.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.011ns (routing 0.514ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.567ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         1.011     2.089    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X142Y312       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y312       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     2.137 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync3_reg/Q
                         net (fo=1, routed)           0.115     2.252    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync3
    SLICE_X140Y312       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         1.179     2.254    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X140Y312       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_out_reg/C
                         clock pessimism             -0.097     2.157    
    SLICE_X140Y312       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.213    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_out_reg
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_dcm rise@0.000ns - clk_200_dcm rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.017ns (routing 0.514ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.567ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         1.017     2.095    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X139Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y303       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.144 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/Q
                         net (fo=2, routed)           0.035     2.179    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gen_gtwizard_gthe3.gttxreset_int
    SLICE_X139Y303       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     2.194 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gttxreset_out_i_1/O
                         net (fo=1, routed)           0.016     2.210    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst_n_2
    SLICE_X139Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         1.186     2.261    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X139Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/C
                         clock pessimism             -0.161     2.100    
    SLICE_X139Y303       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.156    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_dcm rise@0.000ns - clk_200_dcm rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.063ns (53.390%)  route 0.055ns (46.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.012ns (routing 0.514ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.567ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         1.012     2.090    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X141Y319       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y319       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.138 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/Q
                         net (fo=4, routed)           0.039     2.177    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]
    SLICE_X141Y319       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     2.192 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.016     2.208    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[5]
    SLICE_X141Y319       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         1.183     2.258    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X141Y319       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.164     2.094    
    SLICE_X141Y319       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.150    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_dcm rise@0.000ns - clk_200_dcm rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.011ns (routing 0.514ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.567ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         1.011     2.089    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X142Y312       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y312       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.137 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/Q
                         net (fo=2, routed)           0.040     2.177    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gen_gtwizard_gthe3.rxuserrdy_int
    SLICE_X142Y312       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.016     2.193 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/rxuserrdy_out_i_1/O
                         net (fo=1, routed)           0.016     2.209    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1
    SLICE_X142Y312       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         1.175     2.250    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X142Y312       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
                         clock pessimism             -0.157     2.093    
    SLICE_X142Y312       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     2.149    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_dcm rise@0.000ns - clk_200_dcm rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.014ns (routing 0.514ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.567ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         1.014     2.092    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X142Y313       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y313       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.140 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/Q
                         net (fo=2, routed)           0.040     2.180    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gen_gtwizard_gthe3.gtrxreset_int
    SLICE_X142Y313       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.016     2.196 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtrxreset_out_i_1/O
                         net (fo=1, routed)           0.016     2.212    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst_n_3
    SLICE_X142Y313       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         1.182     2.257    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X142Y313       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/C
                         clock pessimism             -0.161     2.096    
    SLICE_X142Y313       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     2.152    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_dcm rise@0.000ns - clk_200_dcm rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.064ns (52.033%)  route 0.059ns (47.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.014ns (routing 0.514ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.567ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         1.014     2.092    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X142Y316       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y316       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.141 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/Q
                         net (fo=17, routed)          0.047     2.188    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/Q[0]
    SLICE_X142Y316       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.015     2.203 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[1]_i_1/O
                         net (fo=1, routed)           0.012     2.215    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_0
    SLICE_X142Y316       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         1.182     2.257    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X142Y316       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism             -0.160     2.097    
    SLICE_X142Y316       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.153    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_dcm rise@0.000ns - clk_200_dcm rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.063ns (51.639%)  route 0.059ns (48.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.023ns (routing 0.514ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.567ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         1.023     2.101    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X141Y305       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y305       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.149 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/Q
                         net (fo=4, routed)           0.043     2.192    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]
    SLICE_X141Y305       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     2.207 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.016     2.223    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[5]
    SLICE_X141Y305       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         1.199     2.274    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X141Y305       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.169     2.105    
    SLICE_X141Y305       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.161    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_dcm rise@0.000ns - clk_200_dcm rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.048ns (30.769%)  route 0.108ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.022ns (routing 0.514ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.567ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         1.022     2.100    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X141Y313       FDPE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y313       FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     2.148 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/Q
                         net (fo=1, routed)           0.108     2.256    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3
    SLICE_X141Y313       FDPE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         1.196     2.271    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X141Y313       FDPE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/C
                         clock pessimism             -0.133     2.138    
    SLICE_X141Y313       FDPE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.194    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_dcm rise@0.000ns - clk_200_dcm rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.078ns (62.400%)  route 0.047ns (37.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.019ns (routing 0.514ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.567ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         1.019     2.097    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X140Y304       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y304       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.145 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/Q
                         net (fo=2, routed)           0.033     2.178    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gen_gtwizard_gthe3.txuserrdy_int
    SLICE_X140Y304       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.030     2.208 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/txuserrdy_out_i_1/O
                         net (fo=1, routed)           0.014     2.222    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst_n_3
    SLICE_X140Y304       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         1.189     2.264    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X140Y304       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/C
                         clock pessimism             -0.163     2.101    
    SLICE_X140Y304       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.157    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_200_dcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_dcm rise@0.000ns - clk_200_dcm rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.064ns (38.788%)  route 0.101ns (61.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.014ns (routing 0.514ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.567ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         1.014     2.092    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X142Y316       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y316       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.141 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/Q
                         net (fo=16, routed)          0.085     2.226    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/Q[2]
    SLICE_X142Y315       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.015     2.241 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/sm_reset_rx_cdr_to_clr_i_1/O
                         net (fo=1, routed)           0.016     2.257    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst_n_1
    SLICE_X142Y315       FDSE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/clk_200_dcm
    BUFGCE_X2Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[3]/O
    X5Y5 (CLOCK_ROOT)    net (fo=193, routed)         1.183     2.258    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X142Y315       FDSE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
                         clock pessimism             -0.122     2.136    
    SLICE_X142Y315       FDSE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.192    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_dcm
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         5.000       1.000      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFGCE/I              n/a            1.379         5.000       3.621      BUFGCE_X2Y164        snap2_v2_infrastructure_inst/bufg_sysclk[3]/I
Min Period        n/a     MMCME3_ADV/CLKOUT3    n/a            1.071         5.000       3.929      MMCME3_ADV_X2Y6      snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT3
Min Period        n/a     FDPE/C                n/a            0.550         5.000       4.450      SLICE_X128Y301       gpio_pins3_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[0]/C
Min Period        n/a     FDPE/C                n/a            0.550         5.000       4.450      SLICE_X128Y301       gpio_pins3_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/C
Min Period        n/a     FDPE/C                n/a            0.550         5.000       4.450      SLICE_X128Y301       gpio_pins3_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[2]/C
Min Period        n/a     FDPE/C                n/a            0.550         5.000       4.450      SLICE_X128Y301       gpio_pins3_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
Min Period        n/a     FDRE/C                n/a            0.550         5.000       4.450      SLICE_X142Y314       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         5.000       4.450      SLICE_X142Y314       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         5.000       4.450      SLICE_X142Y314       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         2.500       0.700      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         2.500       0.700      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X142Y314       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X140Y313       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X140Y313       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X140Y313       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X140Y312       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_out_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X141Y317       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_out_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X139Y302       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X139Y302       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync1_reg/C
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         2.500       0.700      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         2.500       0.700      GTHE3_CHANNEL_X1Y20  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    FDPE/C                n/a            0.275         2.500       2.225      SLICE_X128Y301       gpio_pins3_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[0]/C
High Pulse Width  Slow    FDPE/C                n/a            0.275         2.500       2.225      SLICE_X128Y301       gpio_pins3_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/C
High Pulse Width  Slow    FDPE/C                n/a            0.275         2.500       2.225      SLICE_X128Y301       gpio_pins3_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[2]/C
High Pulse Width  Slow    FDPE/C                n/a            0.275         2.500       2.225      SLICE_X128Y301       gpio_pins3_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X142Y314       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X142Y314       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X142Y314       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X142Y314       gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk0_dcm
  To Clock:  sys_clk0_dcm

Setup :            0  Failing Endpoints,  Worst Slack        3.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_trig_debug_timer_reset/reg_buffer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 0.307ns (4.844%)  route 6.031ns (95.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns = ( 14.672 - 10.000 ) 
    Source Clock Delay      (SCD):    4.718ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.879ns (routing 1.228ns, distribution 1.651ns)
  Clock Net Delay (Destination): 2.794ns (routing 1.124ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.879     4.718    snap2_v2_infrastructure_inst/sys_clk0
    SLR Crossing[1->0]   
    SLICE_X103Y238       FDRE                                         r  snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y238       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.834 r  snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/Q
                         net (fo=2, routed)           0.228     5.062    snap2_v2_infrastructure_inst/sys_rst_reg_z
    SLICE_X103Y238       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     5.253 r  snap2_v2_infrastructure_inst/gpio_pins3_one_gbe_pcs_pma_i_1/O
                         net (fo=607, routed)         5.803    11.056    gpio_pins3_trig_debug_timer_reset/sys_rst
    SLICE_X135Y83        FDRE                                         r  gpio_pins3_trig_debug_timer_reset/reg_buffer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227    10.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    10.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.803    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.794    14.672    gpio_pins3_trig_debug_timer_reset/out
    SLR Crossing[1->0]   
    SLICE_X135Y83        FDRE                                         r  gpio_pins3_trig_debug_timer_reset/reg_buffer_reg[0]/C
                         clock pessimism              0.065    14.737    
                         clock uncertainty           -0.071    14.666    
    SLICE_X135Y83        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084    14.582    gpio_pins3_trig_debug_timer_reset/reg_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_trig_debug_reset/reg_buffer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 0.307ns (4.844%)  route 6.031ns (95.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns = ( 14.672 - 10.000 ) 
    Source Clock Delay      (SCD):    4.718ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.879ns (routing 1.228ns, distribution 1.651ns)
  Clock Net Delay (Destination): 2.794ns (routing 1.124ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.879     4.718    snap2_v2_infrastructure_inst/sys_clk0
    SLR Crossing[1->0]   
    SLICE_X103Y238       FDRE                                         r  snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y238       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.834 r  snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/Q
                         net (fo=2, routed)           0.228     5.062    snap2_v2_infrastructure_inst/sys_rst_reg_z
    SLICE_X103Y238       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     5.253 r  snap2_v2_infrastructure_inst/gpio_pins3_one_gbe_pcs_pma_i_1/O
                         net (fo=607, routed)         5.803    11.056    gpio_pins3_trig_debug_reset/sys_rst
    SLICE_X135Y83        FDRE                                         r  gpio_pins3_trig_debug_reset/reg_buffer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227    10.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    10.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.803    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.794    14.672    gpio_pins3_trig_debug_reset/out
    SLR Crossing[1->0]   
    SLICE_X135Y83        FDRE                                         r  gpio_pins3_trig_debug_reset/reg_buffer_reg[0]/C
                         clock pessimism              0.065    14.737    
                         clock uncertainty           -0.071    14.666    
    SLICE_X135Y83        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082    14.584    gpio_pins3_trig_debug_reset/reg_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_reset_to_listen/reg_buffer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 0.307ns (4.974%)  route 5.865ns (95.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 14.654 - 10.000 ) 
    Source Clock Delay      (SCD):    4.718ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.879ns (routing 1.228ns, distribution 1.651ns)
  Clock Net Delay (Destination): 2.776ns (routing 1.124ns, distribution 1.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.879     4.718    snap2_v2_infrastructure_inst/sys_clk0
    SLR Crossing[1->0]   
    SLICE_X103Y238       FDRE                                         r  snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y238       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.834 r  snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/Q
                         net (fo=2, routed)           0.228     5.062    snap2_v2_infrastructure_inst/sys_rst_reg_z
    SLICE_X103Y238       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     5.253 r  snap2_v2_infrastructure_inst/gpio_pins3_one_gbe_pcs_pma_i_1/O
                         net (fo=607, routed)         5.637    10.890    gpio_pins3_reset_to_listen/sys_rst
    SLICE_X133Y80        FDRE                                         r  gpio_pins3_reset_to_listen/reg_buffer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227    10.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    10.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.803    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.776    14.654    gpio_pins3_reset_to_listen/out
    SLR Crossing[1->0]   
    SLICE_X133Y80        FDRE                                         r  gpio_pins3_reset_to_listen/reg_buffer_reg[1]/C
                         clock pessimism              0.065    14.719    
                         clock uncertainty           -0.071    14.648    
    SLICE_X133Y80        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083    14.565    gpio_pins3_reset_to_listen/reg_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_reset_to_listen/reg_buffer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 0.307ns (4.974%)  route 5.865ns (95.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 14.654 - 10.000 ) 
    Source Clock Delay      (SCD):    4.718ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.879ns (routing 1.228ns, distribution 1.651ns)
  Clock Net Delay (Destination): 2.776ns (routing 1.124ns, distribution 1.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.879     4.718    snap2_v2_infrastructure_inst/sys_clk0
    SLR Crossing[1->0]   
    SLICE_X103Y238       FDRE                                         r  snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y238       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.834 r  snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/Q
                         net (fo=2, routed)           0.228     5.062    snap2_v2_infrastructure_inst/sys_rst_reg_z
    SLICE_X103Y238       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     5.253 r  snap2_v2_infrastructure_inst/gpio_pins3_one_gbe_pcs_pma_i_1/O
                         net (fo=607, routed)         5.637    10.890    gpio_pins3_reset_to_listen/sys_rst
    SLICE_X133Y80        FDRE                                         r  gpio_pins3_reset_to_listen/reg_buffer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227    10.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    10.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.803    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.776    14.654    gpio_pins3_reset_to_listen/out
    SLR Crossing[1->0]   
    SLICE_X133Y80        FDRE                                         r  gpio_pins3_reset_to_listen/reg_buffer_reg[3]/C
                         clock pessimism              0.065    14.719    
                         clock uncertainty           -0.071    14.648    
    SLICE_X133Y80        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083    14.565    gpio_pins3_reset_to_listen/reg_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_reset_to_listen/reg_buffer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 0.307ns (4.974%)  route 5.865ns (95.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 14.654 - 10.000 ) 
    Source Clock Delay      (SCD):    4.718ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.879ns (routing 1.228ns, distribution 1.651ns)
  Clock Net Delay (Destination): 2.776ns (routing 1.124ns, distribution 1.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.879     4.718    snap2_v2_infrastructure_inst/sys_clk0
    SLR Crossing[1->0]   
    SLICE_X103Y238       FDRE                                         r  snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y238       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.834 r  snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/Q
                         net (fo=2, routed)           0.228     5.062    snap2_v2_infrastructure_inst/sys_rst_reg_z
    SLICE_X103Y238       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     5.253 r  snap2_v2_infrastructure_inst/gpio_pins3_one_gbe_pcs_pma_i_1/O
                         net (fo=607, routed)         5.637    10.890    gpio_pins3_reset_to_listen/sys_rst
    SLICE_X133Y80        FDRE                                         r  gpio_pins3_reset_to_listen/reg_buffer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227    10.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    10.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.803    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.776    14.654    gpio_pins3_reset_to_listen/out
    SLR Crossing[1->0]   
    SLICE_X133Y80        FDRE                                         r  gpio_pins3_reset_to_listen/reg_buffer_reg[7]/C
                         clock pessimism              0.065    14.719    
                         clock uncertainty           -0.071    14.648    
    SLICE_X133Y80        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083    14.565    gpio_pins3_reset_to_listen/reg_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_reset_to_listen/reg_buffer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 0.307ns (4.974%)  route 5.865ns (95.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 14.654 - 10.000 ) 
    Source Clock Delay      (SCD):    4.718ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.879ns (routing 1.228ns, distribution 1.651ns)
  Clock Net Delay (Destination): 2.776ns (routing 1.124ns, distribution 1.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.879     4.718    snap2_v2_infrastructure_inst/sys_clk0
    SLR Crossing[1->0]   
    SLICE_X103Y238       FDRE                                         r  snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y238       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.834 r  snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/Q
                         net (fo=2, routed)           0.228     5.062    snap2_v2_infrastructure_inst/sys_rst_reg_z
    SLICE_X103Y238       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     5.253 r  snap2_v2_infrastructure_inst/gpio_pins3_one_gbe_pcs_pma_i_1/O
                         net (fo=607, routed)         5.637    10.890    gpio_pins3_reset_to_listen/sys_rst
    SLICE_X133Y80        FDRE                                         r  gpio_pins3_reset_to_listen/reg_buffer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227    10.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    10.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.803    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.776    14.654    gpio_pins3_reset_to_listen/out
    SLR Crossing[1->0]   
    SLICE_X133Y80        FDRE                                         r  gpio_pins3_reset_to_listen/reg_buffer_reg[8]/C
                         clock pessimism              0.065    14.719    
                         clock uncertainty           -0.071    14.648    
    SLICE_X133Y80        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083    14.565    gpio_pins3_reset_to_listen/reg_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_reset_to_listen/reg_buffer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 0.307ns (4.974%)  route 5.865ns (95.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 14.654 - 10.000 ) 
    Source Clock Delay      (SCD):    4.718ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.879ns (routing 1.228ns, distribution 1.651ns)
  Clock Net Delay (Destination): 2.776ns (routing 1.124ns, distribution 1.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.879     4.718    snap2_v2_infrastructure_inst/sys_clk0
    SLR Crossing[1->0]   
    SLICE_X103Y238       FDRE                                         r  snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y238       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.834 r  snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/Q
                         net (fo=2, routed)           0.228     5.062    snap2_v2_infrastructure_inst/sys_rst_reg_z
    SLICE_X103Y238       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     5.253 r  snap2_v2_infrastructure_inst/gpio_pins3_one_gbe_pcs_pma_i_1/O
                         net (fo=607, routed)         5.637    10.890    gpio_pins3_reset_to_listen/sys_rst
    SLICE_X133Y80        FDRE                                         r  gpio_pins3_reset_to_listen/reg_buffer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227    10.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    10.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.803    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.776    14.654    gpio_pins3_reset_to_listen/out
    SLR Crossing[1->0]   
    SLICE_X133Y80        FDRE                                         r  gpio_pins3_reset_to_listen/reg_buffer_reg[9]/C
                         clock pessimism              0.065    14.719    
                         clock uncertainty           -0.071    14.648    
    SLICE_X133Y80        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083    14.565    gpio_pins3_reset_to_listen/reg_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/phy_control_reg_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 0.479ns (7.707%)  route 5.736ns (92.293%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 14.673 - 10.000 ) 
    Source Clock Delay      (SCD):    4.718ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.879ns (routing 1.228ns, distribution 1.651ns)
  Clock Net Delay (Destination): 2.795ns (routing 1.124ns, distribution 1.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.879     4.718    snap2_v2_infrastructure_inst/sys_clk0
    SLR Crossing[1->0]   
    SLICE_X103Y238       FDRE                                         r  snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y238       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.834 f  snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/Q
                         net (fo=2, routed)           0.228     5.062    snap2_v2_infrastructure_inst/sys_rst_reg_z
    SLICE_X103Y238       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     5.253 f  snap2_v2_infrastructure_inst/gpio_pins3_one_gbe_pcs_pma_i_1/O
                         net (fo=607, routed)         5.004    10.257    wbs_arbiter_inst/sys_rst
    SLICE_X134Y103       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172    10.429 r  wbs_arbiter_inst/phy_control_reg[47]_i_1/O
                         net (fo=8, routed)           0.504    10.933    gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/phy_control_reg_reg[56]_0[5]
    SLICE_X136Y102       FDRE                                         r  gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/phy_control_reg_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227    10.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    10.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.803    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.795    14.673    gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/out
    SLR Crossing[1->0]   
    SLICE_X136Y102       FDRE                                         r  gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/phy_control_reg_reg[43]/C
                         clock pessimism              0.065    14.738    
                         clock uncertainty           -0.071    14.667    
    SLICE_X136Y102       FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048    14.619    gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/phy_control_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  3.686    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/phy_control_reg_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 0.479ns (7.707%)  route 5.736ns (92.293%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 14.673 - 10.000 ) 
    Source Clock Delay      (SCD):    4.718ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.879ns (routing 1.228ns, distribution 1.651ns)
  Clock Net Delay (Destination): 2.795ns (routing 1.124ns, distribution 1.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.879     4.718    snap2_v2_infrastructure_inst/sys_clk0
    SLR Crossing[1->0]   
    SLICE_X103Y238       FDRE                                         r  snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y238       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.834 f  snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/Q
                         net (fo=2, routed)           0.228     5.062    snap2_v2_infrastructure_inst/sys_rst_reg_z
    SLICE_X103Y238       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     5.253 f  snap2_v2_infrastructure_inst/gpio_pins3_one_gbe_pcs_pma_i_1/O
                         net (fo=607, routed)         5.004    10.257    wbs_arbiter_inst/sys_rst
    SLICE_X134Y103       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172    10.429 r  wbs_arbiter_inst/phy_control_reg[47]_i_1/O
                         net (fo=8, routed)           0.504    10.933    gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/phy_control_reg_reg[56]_0[5]
    SLICE_X136Y102       FDRE                                         r  gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/phy_control_reg_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227    10.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    10.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.803    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.795    14.673    gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/out
    SLR Crossing[1->0]   
    SLICE_X136Y102       FDRE                                         r  gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/phy_control_reg_reg[44]/C
                         clock pessimism              0.065    14.738    
                         clock uncertainty           -0.071    14.667    
    SLICE_X136Y102       FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.048    14.619    gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/phy_control_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  3.686    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/phy_control_reg_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 0.479ns (7.707%)  route 5.736ns (92.293%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 14.673 - 10.000 ) 
    Source Clock Delay      (SCD):    4.718ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.879ns (routing 1.228ns, distribution 1.651ns)
  Clock Net Delay (Destination): 2.795ns (routing 1.124ns, distribution 1.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.879     4.718    snap2_v2_infrastructure_inst/sys_clk0
    SLR Crossing[1->0]   
    SLICE_X103Y238       FDRE                                         r  snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y238       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.834 f  snap2_v2_infrastructure_inst/sys_rst_reg_z_reg/Q
                         net (fo=2, routed)           0.228     5.062    snap2_v2_infrastructure_inst/sys_rst_reg_z
    SLICE_X103Y238       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     5.253 f  snap2_v2_infrastructure_inst/gpio_pins3_one_gbe_pcs_pma_i_1/O
                         net (fo=607, routed)         5.004    10.257    wbs_arbiter_inst/sys_rst
    SLICE_X134Y103       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172    10.429 r  wbs_arbiter_inst/phy_control_reg[47]_i_1/O
                         net (fo=8, routed)           0.504    10.933    gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/phy_control_reg_reg[56]_0[5]
    SLICE_X136Y102       FDRE                                         r  gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/phy_control_reg_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227    10.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    10.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.803    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.795    14.673    gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/out
    SLR Crossing[1->0]   
    SLICE_X136Y102       FDRE                                         r  gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/phy_control_reg_reg[46]/C
                         clock pessimism              0.065    14.738    
                         clock uncertainty           -0.071    14.667    
    SLICE_X136Y102       FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.048    14.619    gpio_pins3_one_gbe/enable_cpu.gbe_cpu_attach_inst/phy_control_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  3.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINBDIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.048ns (31.373%)  route 0.105ns (68.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.290ns (routing 0.530ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.587ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.290     2.368    cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X128Y130       FDRE                                         r  cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y130       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.416 r  cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[10]/Q
                         net (fo=1, routed)           0.105     2.521    cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[18]
    RAMB18_X16Y52        RAMB18E2                                     r  cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINBDIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.542     2.617    cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLR Crossing[1->0]   
    RAMB18_X16Y52        RAMB18E2                                     r  cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.159     2.458    
    RAMB18_X16Y52        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[2])
                                                      0.029     2.487    cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gpio_pins3_trig_debug_reset/reg_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_arbiter_inst/wbs_dat_i_r_reg[291]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.328ns (routing 0.530ns, distribution 0.798ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.587ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.328     2.406    gpio_pins3_trig_debug_reset/out
    SLR Crossing[1->0]   
    SLICE_X140Y84        FDRE                                         r  gpio_pins3_trig_debug_reset/reg_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y84        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.455 r  gpio_pins3_trig_debug_reset/reg_buffer_reg[3]/Q
                         net (fo=1, routed)           0.129     2.584    wbs_arbiter_inst/wbs_dat_i_r_reg[319]_1[3]
    SLICE_X139Y84        FDRE                                         r  wbs_arbiter_inst/wbs_dat_i_r_reg[291]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.541     2.616    wbs_arbiter_inst/out
    SLR Crossing[1->0]   
    SLICE_X139Y84        FDRE                                         r  wbs_arbiter_inst/wbs_dat_i_r_reg[291]/C
                         clock pessimism             -0.121     2.494    
    SLICE_X139Y84        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.549    wbs_arbiter_inst/wbs_dat_i_r_reg[291]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.093ns (50.820%)  route 0.090ns (49.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.327ns (routing 0.530ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.587ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.327     2.405    cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLR Crossing[1->0]   
    SLICE_X140Y138       FDSE                                         r  cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y138       FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     2.453 r  cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/Q
                         net (fo=7, routed)           0.074     2.527    cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/Q[0]
    SLICE_X139Y138       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.045     2.572 r  cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_1__3/O
                         net (fo=1, routed)           0.016     2.588    cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_1__3_n_0
    SLICE_X139Y138       FDRE                                         r  cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.545     2.620    cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLR Crossing[1->0]   
    SLICE_X139Y138       FDRE                                         r  cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
                         clock pessimism             -0.123     2.497    
    SLICE_X139Y138       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.553    cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.553    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/IP2Bus_Data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_hwicap_0/U0/ip2bus_data_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.049ns (34.752%)  route 0.092ns (65.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.329ns (routing 0.530ns, distribution 0.799ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.587ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.329     2.407    cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X134Y132       FDRE                                         r  cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/IP2Bus_Data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y132       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.456 r  cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/IP2Bus_Data_reg[25]/Q
                         net (fo=1, routed)           0.092     2.548    cont_microblaze_inst/axi_hwicap_0/U0/p_8_out[25]
    SLICE_X134Y131       FDRE                                         r  cont_microblaze_inst/axi_hwicap_0/U0/ip2bus_data_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.542     2.617    cont_microblaze_inst/axi_hwicap_0/U0/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X134Y131       FDRE                                         r  cont_microblaze_inst/axi_hwicap_0/U0/ip2bus_data_i_reg[25]/C
                         clock pessimism             -0.161     2.456    
    SLICE_X134Y131       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     2.512    cont_microblaze_inst/axi_hwicap_0/U0/ip2bus_data_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.087ns (47.541%)  route 0.096ns (52.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.330ns (routing 0.530ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.587ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.330     2.408    cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X140Y136       FDRE                                         r  cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y136       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.457 f  cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/Q
                         net (fo=8, routed)           0.082     2.539    cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]
    SLICE_X139Y136       LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.038     2.577 r  cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1/O
                         net (fo=1, routed)           0.014     2.591    cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1_n_0
    SLICE_X139Y136       FDRE                                         r  cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.547     2.622    cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X139Y136       FDRE                                         r  cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                         clock pessimism             -0.123     2.499    
    SLICE_X139Y136       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     2.555    cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.049ns (34.266%)  route 0.094ns (65.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.279ns (routing 0.530ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.587ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.279     2.357    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X121Y102       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y102       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.406 r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/Q
                         net (fo=2, routed)           0.094     2.500    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[13]_0[1]
    SLICE_X121Y103       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.486     2.561    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X121Y103       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.153     2.408    
    SLICE_X121Y103       FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     2.464    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[26].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.079ns (47.590%)  route 0.087ns (52.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.286ns (routing 0.530ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.587ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.286     2.364    cont_microblaze_inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X123Y110       FDRE                                         r  cont_microblaze_inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[26].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y110       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.413 r  cont_microblaze_inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[26].LOAD_REG_I/Q
                         net (fo=2, routed)           0.072     2.485    cont_microblaze_inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/loadReg_DBus_0[5]
    SLICE_X122Y110       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.030     2.515 r  cont_microblaze_inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[5]_i_1/O
                         net (fo=1, routed)           0.015     2.530    cont_microblaze_inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[5]_i_1_n_0
    SLICE_X122Y110       FDRE                                         r  cont_microblaze_inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.485     2.560    cont_microblaze_inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X122Y110       FDRE                                         r  cont_microblaze_inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[5]/C
                         clock pessimism             -0.122     2.437    
    SLICE_X122Y110       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.493    cont_microblaze_inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINADIN[11]
                            (rising edge-triggered cell RAMB18E2 clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.048ns (17.978%)  route 0.219ns (82.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      1.287ns (routing 0.530ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.587ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.287     2.365    cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLR Crossing[1->0]   
    SLICE_X127Y122       FDRE                                         r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y122       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.413 r  cont_microblaze_inst/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[20]/Q
                         net (fo=10, routed)          0.219     2.632    cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[11]
    RAMB18_X16Y46        RAMB18E2                                     r  cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINADIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.553     2.628    cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLR Crossing[1->0]   
    RAMB18_X16Y46        RAMB18E2                                     r  cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.063     2.565    
    RAMB18_X16Y46        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_DINADIN[11])
                                                      0.029     2.594    cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 gpio_pins3_sum_ab/register_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_arbiter_inst/wbs_dat_i_r_reg[279]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.322ns (routing 0.530ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.587ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.322     2.400    gpio_pins3_sum_ab/out
    SLR Crossing[1->0]   
    SLICE_X140Y86        FDRE                                         r  gpio_pins3_sum_ab/register_buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y86        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.449 r  gpio_pins3_sum_ab/register_buffer_reg[23]/Q
                         net (fo=1, routed)           0.132     2.581    wbs_arbiter_inst/wbs_dat_i_r_reg[287]_1[23]
    SLICE_X139Y88        FDRE                                         r  wbs_arbiter_inst/wbs_dat_i_r_reg[279]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.534     2.609    wbs_arbiter_inst/out
    SLR Crossing[1->0]   
    SLICE_X139Y88        FDRE                                         r  wbs_arbiter_inst/wbs_dat_i_r_reg[279]/C
                         clock pessimism             -0.122     2.487    
    SLICE_X139Y88        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     2.543    wbs_arbiter_inst/wbs_dat_i_r_reg[279]
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.064ns (41.558%)  route 0.090ns (58.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.336ns (routing 0.530ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.587ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.336     2.414    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLR Crossing[1->0]   
    SLICE_X136Y106       FDRE                                         r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y106       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.462 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/Q
                         net (fo=3, routed)           0.074     2.536    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][2]
    SLICE_X136Y107       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016     2.552 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[2]_INST_0/O
                         net (fo=1, routed)           0.016     2.568    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[3]_0[2]
    SLICE_X136Y107       FDRE                                         r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.558     2.633    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLR Crossing[1->0]   
    SLICE_X136Y107       FDRE                                         r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/C
                         clock pessimism             -0.159     2.474    
    SLICE_X136Y107       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     2.530    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk0_dcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     ICAPE3/CLK          n/a            4.875         10.000      5.125      CONFIG_SITE_X0Y0       cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
Min Period        n/a     FDRE/C              n/a            2.740         10.000      7.260      BITSLICE_RX_TX_X2Y99   gpio_pins3_in_pin/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     FDRE/C              n/a            2.740         10.000      7.260      BITSLICE_RX_TX_X2Y100  gpio_pins3_out_pin/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     FDRE/C              n/a            2.740         10.000      7.260      BITSLICE_RX_TX_X2Y83   gpio_pins3_led0/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X14Y26          cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X14Y26          cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X16Y33          cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X16Y33          cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X13Y24          cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X13Y24          cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Low Pulse Width   Slow    ICAPE3/CLK          n/a            2.275         5.000       2.725      CONFIG_SITE_X0Y0       cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
Low Pulse Width   Fast    ICAPE3/CLK          n/a            2.275         5.000       2.725      CONFIG_SITE_X0Y0       cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            1.233         5.000       3.767      BITSLICE_RX_TX_X2Y99   gpio_pins3_in_pin/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.233         5.000       3.767      BITSLICE_RX_TX_X2Y100  gpio_pins3_out_pin/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.233         5.000       3.767      BITSLICE_RX_TX_X2Y83   gpio_pins3_led0/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.233         5.000       3.767      BITSLICE_RX_TX_X2Y100  gpio_pins3_out_pin/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.233         5.000       3.767      BITSLICE_RX_TX_X2Y99   gpio_pins3_in_pin/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.233         5.000       3.767      BITSLICE_RX_TX_X2Y83   gpio_pins3_led0/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X17Y17          cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X16Y22          cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
High Pulse Width  Slow    ICAPE3/CLK          n/a            2.275         5.000       2.725      CONFIG_SITE_X0Y0       cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
High Pulse Width  Fast    ICAPE3/CLK          n/a            2.275         5.000       2.725      CONFIG_SITE_X0Y0       cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            1.233         5.000       3.767      BITSLICE_RX_TX_X2Y99   gpio_pins3_in_pin/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.233         5.000       3.767      BITSLICE_RX_TX_X2Y99   gpio_pins3_in_pin/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.233         5.000       3.767      BITSLICE_RX_TX_X2Y83   gpio_pins3_led0/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.233         5.000       3.767      BITSLICE_RX_TX_X2Y100  gpio_pins3_out_pin/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.233         5.000       3.767      BITSLICE_RX_TX_X2Y100  gpio_pins3_out_pin/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.233         5.000       3.767      BITSLICE_RX_TX_X2Y83   gpio_pins3_led0/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X16Y33          cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X13Y24          cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  gbe_userclk2_out

Setup :            0  Failing Endpoints,  Worst Slack       15.503ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.503ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.557ns  (logic 0.114ns (20.467%)  route 0.443ns (79.533%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y309                                    0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/C
    SLICE_X141Y309       FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/Q
                         net (fo=1, routed)           0.443     0.557    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/Q[0]
    SLICE_X141Y310       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X141Y310       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    16.060    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         16.060    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                 15.503    

Slack (MET) :             15.575ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.485ns  (logic 0.114ns (23.505%)  route 0.371ns (76.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y309                                    0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[5]/C
    SLICE_X140Y309       FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[5]/Q
                         net (fo=1, routed)           0.371     0.485    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg1_0[0]
    SLICE_X137Y310       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X137Y310       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    16.060    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         16.060    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 15.575    

Slack (MET) :             15.593ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.467ns  (logic 0.117ns (25.054%)  route 0.350ns (74.946%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y309                                    0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[4]/C
    SLICE_X140Y309       FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[4]/Q
                         net (fo=1, routed)           0.350     0.467    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg1_0[0]
    SLICE_X137Y308       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X137Y308       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    16.060    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         16.060    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                 15.593    

Slack (MET) :             15.594ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.466ns  (logic 0.114ns (24.464%)  route 0.352ns (75.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y309                                    0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[1]/C
    SLICE_X140Y309       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[1]/Q
                         net (fo=1, routed)           0.352     0.466    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1_0[0]
    SLICE_X139Y312       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X139Y312       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    16.060    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         16.060    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                 15.594    

Slack (MET) :             15.658ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.402ns  (logic 0.117ns (29.104%)  route 0.285ns (70.896%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y309                                    0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[2]/C
    SLICE_X140Y309       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[2]/Q
                         net (fo=1, routed)           0.285     0.402    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync_reg1_0[0]
    SLICE_X138Y310       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X138Y310       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    16.060    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         16.060    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                 15.658    

Slack (MET) :             15.720ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.340ns  (logic 0.117ns (34.412%)  route 0.223ns (65.588%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y307                                    0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[3]/C
    SLICE_X137Y307       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[3]/Q
                         net (fo=1, routed)           0.223     0.340    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1_0[0]
    SLICE_X137Y309       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X137Y309       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    16.060    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         16.060    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                 15.720    





---------------------------------------------------------------------------------------------------
From Clock:  userclk_out
  To Clock:  gbe_userclk2_out

Setup :            0  Failing Endpoints,  Worst Slack        6.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.114ns (4.121%)  route 2.652ns (95.879%))
  Logic Levels:           0  
  Clock Path Skew:        1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 10.806 - 8.000 ) 
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.941ns (routing 0.109ns, distribution 0.832ns)
  Clock Net Delay (Destination): 2.806ns (routing 1.090ns, distribution 1.716ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.941     1.338    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X140Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y303       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.452 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           2.652     4.104    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg[1]
    SLICE_X140Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.806    10.806    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X140Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.000    10.806    
                         clock uncertainty           -0.035    10.771    
    SLICE_X140Y303       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061    10.832    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                  6.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_userclk2_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.103ns (4.570%)  route 2.151ns (95.430%))
  Logic Levels:           0  
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.133ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.815ns (routing 0.093ns, distribution 0.722ns)
  Clock Net Delay (Destination): 3.133ns (routing 1.195ns, distribution 1.938ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.815     1.144    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X140Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y303       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     1.247 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           2.151     3.398    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg[1]
    SLICE_X140Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.133     3.133    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X140Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.000     3.133    
                         clock uncertainty            0.035     3.168    
    SLICE_X140Y303       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.107     3.275    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -3.275    
                         arrival time                           3.398    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
From Clock:  gbe_userclk2_out
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        7.543ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.517ns  (logic 0.114ns (22.050%)  route 0.403ns (77.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y310                                    0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/C
    SLICE_X139Y310       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/Q
                         net (fo=1, routed)           0.403     0.517    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1_0[0]
    SLICE_X139Y314       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X139Y314       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     8.060    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.400ns  (logic 0.117ns (29.250%)  route 0.283ns (70.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y310                                    0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[2]/C
    SLICE_X139Y310       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[2]/Q
                         net (fo=1, routed)           0.283     0.400    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1_0[0]
    SLICE_X139Y313       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X139Y313       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     8.060    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  7.660    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.399ns  (logic 0.118ns (29.574%)  route 0.281ns (70.426%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y310                                    0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[4]/C
    SLICE_X139Y310       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[4]/Q
                         net (fo=1, routed)           0.281     0.399    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg1_0[0]
    SLICE_X138Y312       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X138Y312       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     8.060    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  7.661    

Slack (MET) :             7.666ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.394ns  (logic 0.115ns (29.188%)  route 0.279ns (70.812%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y310                                    0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/C
    SLICE_X139Y310       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/Q
                         net (fo=1, routed)           0.279     0.394    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/Q[0]
    SLICE_X140Y311       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X140Y311       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     8.060    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  7.666    

Slack (MET) :             7.670ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[5].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.390ns  (logic 0.117ns (30.000%)  route 0.273ns (70.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y310                                    0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[5]/C
    SLICE_X139Y310       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[5]/Q
                         net (fo=1, routed)           0.273     0.390    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[5].sync_rd_addrgray/data_sync_reg1_0[0]
    SLICE_X138Y311       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[5].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X138Y311       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     8.060    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[5].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  7.670    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.320ns  (logic 0.113ns (35.312%)  route 0.207ns (64.688%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y310                                    0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[3]/C
    SLICE_X139Y310       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[3]/Q
                         net (fo=1, routed)           0.207     0.320    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1_0[0]
    SLICE_X139Y311       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X139Y311       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     8.060    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  7.740    





---------------------------------------------------------------------------------------------------
From Clock:  gbe_userclk2_out
  To Clock:  userclk_out

Setup :            0  Failing Endpoints,  Worst Slack        5.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.796ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - gbe_userclk2_out rise@8.000ns)
  Data Path Delay:        0.641ns  (logic 0.114ns (17.785%)  route 0.527ns (82.215%))
  Logic Levels:           0  
  Clock Path Skew:        -1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 17.144 - 16.000 ) 
    Source Clock Delay      (SCD):    3.122ns = ( 11.122 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.122ns (routing 1.195ns, distribution 1.927ns)
  Clock Net Delay (Destination): 0.815ns (routing 0.093ns, distribution 0.722ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.122    11.122    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y303       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    11.236 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           0.527    11.763    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X142Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.815    17.144    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X142Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism              0.000    17.144    
                         clock uncertainty           -0.035    17.109    
    SLICE_X142Y303       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059    17.168    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         17.168    
                         arrival time                         -11.763    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - gbe_userclk2_out rise@8.000ns)
  Data Path Delay:        0.595ns  (logic 0.114ns (19.160%)  route 0.481ns (80.840%))
  Logic Levels:           0  
  Clock Path Skew:        -1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 17.144 - 16.000 ) 
    Source Clock Delay      (SCD):    3.122ns = ( 11.122 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.122ns (routing 1.195ns, distribution 1.927ns)
  Clock Net Delay (Destination): 0.815ns (routing 0.093ns, distribution 0.722ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.122    11.122    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y303       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    11.236 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           0.481    11.717    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[13]
    SLICE_X142Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.815    17.144    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X142Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism              0.000    17.144    
                         clock uncertainty           -0.035    17.109    
    SLICE_X142Y303       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061    17.170    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         17.170    
                         arrival time                         -11.717    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - gbe_userclk2_out rise@8.000ns)
  Data Path Delay:        0.540ns  (logic 0.118ns (21.852%)  route 0.422ns (78.148%))
  Logic Levels:           0  
  Clock Path Skew:        -1.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 17.142 - 16.000 ) 
    Source Clock Delay      (SCD):    3.126ns = ( 11.126 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.126ns (routing 1.195ns, distribution 1.931ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.093ns, distribution 0.720ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.126    11.126    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y302       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118    11.244 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           0.422    11.666    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[3]
    SLICE_X142Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.813    17.142    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X142Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism              0.000    17.142    
                         clock uncertainty           -0.035    17.107    
    SLICE_X142Y302       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059    17.166    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         17.166    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - gbe_userclk2_out rise@8.000ns)
  Data Path Delay:        0.535ns  (logic 0.114ns (21.308%)  route 0.421ns (78.692%))
  Logic Levels:           0  
  Clock Path Skew:        -1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 17.144 - 16.000 ) 
    Source Clock Delay      (SCD):    3.122ns = ( 11.122 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.122ns (routing 1.195ns, distribution 1.927ns)
  Clock Net Delay (Destination): 0.815ns (routing 0.093ns, distribution 0.722ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.122    11.122    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y303       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    11.236 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           0.421    11.657    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[5]
    SLICE_X142Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.815    17.144    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X142Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism              0.000    17.144    
                         clock uncertainty           -0.035    17.109    
    SLICE_X142Y303       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062    17.171    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         17.171    
                         arrival time                         -11.657    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - gbe_userclk2_out rise@8.000ns)
  Data Path Delay:        0.522ns  (logic 0.118ns (22.605%)  route 0.404ns (77.395%))
  Logic Levels:           0  
  Clock Path Skew:        -1.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 17.142 - 16.000 ) 
    Source Clock Delay      (SCD):    3.126ns = ( 11.126 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.126ns (routing 1.195ns, distribution 1.931ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.093ns, distribution 0.720ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.126    11.126    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y301       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118    11.244 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           0.404    11.648    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X142Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.813    17.142    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X142Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism              0.000    17.142    
                         clock uncertainty           -0.035    17.107    
    SLICE_X142Y301       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059    17.166    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         17.166    
                         arrival time                         -11.648    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - gbe_userclk2_out rise@8.000ns)
  Data Path Delay:        0.507ns  (logic 0.114ns (22.485%)  route 0.393ns (77.515%))
  Logic Levels:           0  
  Clock Path Skew:        -1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 17.144 - 16.000 ) 
    Source Clock Delay      (SCD):    3.122ns = ( 11.122 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.122ns (routing 1.195ns, distribution 1.927ns)
  Clock Net Delay (Destination): 0.815ns (routing 0.093ns, distribution 0.722ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.122    11.122    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y303       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114    11.236 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           0.393    11.629    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X142Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.815    17.144    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X142Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.000    17.144    
                         clock uncertainty           -0.035    17.109    
    SLICE_X142Y303       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058    17.167    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         17.167    
                         arrival time                         -11.629    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - gbe_userclk2_out rise@8.000ns)
  Data Path Delay:        0.510ns  (logic 0.114ns (22.353%)  route 0.396ns (77.647%))
  Logic Levels:           0  
  Clock Path Skew:        -1.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 17.141 - 16.000 ) 
    Source Clock Delay      (SCD):    3.116ns = ( 11.116 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.116ns (routing 1.195ns, distribution 1.921ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.093ns, distribution 0.719ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.116    11.116    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X140Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y301       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    11.230 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           0.396    11.626    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X140Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.812    17.141    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X140Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism              0.000    17.141    
                         clock uncertainty           -0.035    17.106    
    SLICE_X140Y301       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061    17.167    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         17.167    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - gbe_userclk2_out rise@8.000ns)
  Data Path Delay:        0.480ns  (logic 0.118ns (24.583%)  route 0.362ns (75.417%))
  Logic Levels:           0  
  Clock Path Skew:        -1.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 17.144 - 16.000 ) 
    Source Clock Delay      (SCD):    3.140ns = ( 11.140 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.140ns (routing 1.195ns, distribution 1.945ns)
  Clock Net Delay (Destination): 0.815ns (routing 0.093ns, distribution 0.722ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.140    11.140    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X141Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y303       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118    11.258 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           0.362    11.620    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X141Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.815    17.144    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X141Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism              0.000    17.144    
                         clock uncertainty           -0.035    17.109    
    SLICE_X141Y303       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059    17.168    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         17.168    
                         arrival time                         -11.620    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - gbe_userclk2_out rise@8.000ns)
  Data Path Delay:        0.495ns  (logic 0.114ns (23.030%)  route 0.381ns (76.970%))
  Logic Levels:           0  
  Clock Path Skew:        -1.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 17.140 - 16.000 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 11.123 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.123ns (routing 1.195ns, distribution 1.928ns)
  Clock Net Delay (Destination): 0.811ns (routing 0.093ns, distribution 0.718ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.123    11.123    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X141Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y302       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    11.237 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           0.381    11.618    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X141Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.811    17.140    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X141Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism              0.000    17.140    
                         clock uncertainty           -0.035    17.105    
    SLICE_X141Y302       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    17.167    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         17.167    
                         arrival time                         -11.618    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - gbe_userclk2_out rise@8.000ns)
  Data Path Delay:        0.477ns  (logic 0.114ns (23.899%)  route 0.363ns (76.101%))
  Logic Levels:           0  
  Clock Path Skew:        -1.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 17.140 - 16.000 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 11.123 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.123ns (routing 1.195ns, distribution 1.928ns)
  Clock Net Delay (Destination): 0.811ns (routing 0.093ns, distribution 0.718ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.123    11.123    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X141Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y302       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    11.237 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           0.363    11.600    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double[0]
    SLICE_X141Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000    16.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.811    17.140    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X141Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism              0.000    17.140    
                         clock uncertainty           -0.035    17.105    
    SLICE_X141Y302       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    17.164    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         17.164    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                  5.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.049ns (31.210%)  route 0.108ns (68.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.664ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.394ns (routing 0.574ns, distribution 0.820ns)
  Clock Net Delay (Destination): 0.499ns (routing 0.075ns, distribution 0.424ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.394     1.394    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X141Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y303       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.443 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           0.108     1.551    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X141Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.499     0.664    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X141Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism              0.000     0.664    
                         clock uncertainty            0.035     0.699    
    SLICE_X141Y303       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.755    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.048ns (28.571%)  route 0.120ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.388ns (routing 0.574ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.075ns, distribution 0.419ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.388     1.388    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X141Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y302       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.436 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           0.120     1.556    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X141Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.494     0.659    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X141Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism              0.000     0.659    
                         clock uncertainty            0.035     0.694    
    SLICE_X141Y302       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     0.750    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.048ns (28.235%)  route 0.122ns (71.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.664ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.394ns (routing 0.574ns, distribution 0.820ns)
  Clock Net Delay (Destination): 0.499ns (routing 0.075ns, distribution 0.424ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.394     1.394    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X141Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y303       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.442 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           0.122     1.564    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X141Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.499     0.664    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X141Y303       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism              0.000     0.664    
                         clock uncertainty            0.035     0.699    
    SLICE_X141Y303       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     0.754    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.049ns (29.697%)  route 0.116ns (70.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.392ns (routing 0.574ns, distribution 0.818ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.075ns, distribution 0.416ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.392     1.392    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y302       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.441 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           0.116     1.557    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[11]
    SLICE_X142Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.491     0.656    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X142Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism              0.000     0.656    
                         clock uncertainty            0.035     0.691    
    SLICE_X142Y302       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.747    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.392ns (routing 0.574ns, distribution 0.818ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.075ns, distribution 0.416ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.392     1.392    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y301       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.441 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.120     1.561    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X142Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.491     0.656    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X142Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism              0.000     0.656    
                         clock uncertainty            0.035     0.691    
    SLICE_X142Y301       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.747    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.392ns (routing 0.574ns, distribution 0.818ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.075ns, distribution 0.416ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.392     1.392    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y302       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.441 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           0.120     1.561    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[8]
    SLICE_X142Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.491     0.656    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X142Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism              0.000     0.656    
                         clock uncertainty            0.035     0.691    
    SLICE_X142Y302       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     0.746    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.048ns (27.429%)  route 0.127ns (72.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.392ns (routing 0.574ns, distribution 0.818ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.075ns, distribution 0.416ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.392     1.392    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y301       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.440 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           0.127     1.567    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X142Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.491     0.656    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X142Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism              0.000     0.656    
                         clock uncertainty            0.035     0.691    
    SLICE_X142Y301       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     0.746    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.048ns (27.429%)  route 0.127ns (72.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.392ns (routing 0.574ns, distribution 0.818ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.075ns, distribution 0.416ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.392     1.392    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y302       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.440 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           0.127     1.567    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X142Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.491     0.656    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X142Y302       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism              0.000     0.656    
                         clock uncertainty            0.035     0.691    
    SLICE_X142Y302       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     0.746    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.392ns (routing 0.574ns, distribution 0.818ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.075ns, distribution 0.416ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.392     1.392    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y301       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.441 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           0.137     1.578    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[12]
    SLICE_X142Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.491     0.656    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X142Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism              0.000     0.656    
                         clock uncertainty            0.035     0.691    
    SLICE_X142Y301       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     0.746    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.048ns (25.000%)  route 0.144ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.388ns (routing 0.574ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.388     1.388    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X140Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y301       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.436 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           0.144     1.580    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X140Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y20  GTHE3_CHANNEL                0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/txoutclk
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=30, routed)          0.489     0.654    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]_0
    SLICE_X140Y301       FDRE                                         r  gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism              0.000     0.654    
                         clock uncertainty            0.035     0.689    
    SLICE_X140Y301       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.745    gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.835    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk0_dcm

Setup :            0  Failing Endpoints,  Worst Slack        0.761ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DI[1]
                            (internal pin)
  Destination:            cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/DATA_STARTUP_EN.DI_INT_IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.300ns  (MaxDelay Path 1.300ns)
  Data Path Delay:        0.600ns  (logic 0.000ns (0.000%)  route 0.600ns (100.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     STARTUPE3                    0.000     0.000 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DI[1]
                         net (fo=1, routed)           0.600     0.600    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_n_7
    SLICE_X128Y107       FDRE                                         r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/DATA_STARTUP_EN.DI_INT_IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.300     1.300    
    SLICE_X128Y107       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     1.361    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/DATA_STARTUP_EN.DI_INT_IO1_I_REG
  -------------------------------------------------------------------
                         required time                          1.361    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DI[0]
                            (internal pin)
  Destination:            cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/DATA_STARTUP_EN.DI_INT_IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.300ns  (MaxDelay Path 1.300ns)
  Data Path Delay:        0.541ns  (logic 0.000ns (0.000%)  route 0.541ns (100.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     STARTUPE3                    0.000     0.000 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DI[0]
                         net (fo=1, routed)           0.541     0.541    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_n_8
    SLICE_X128Y107       FDRE                                         r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/DATA_STARTUP_EN.DI_INT_IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.300     1.300    
    SLICE_X128Y107       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     1.359    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/DATA_STARTUP_EN.DI_INT_IO0_I_REG
  -------------------------------------------------------------------
                         required time                          1.359    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DI[3]
                            (internal pin)
  Destination:            cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/DATA_STARTUP_EN.DI_INT_IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.300ns  (MaxDelay Path 1.300ns)
  Data Path Delay:        0.448ns  (logic 0.000ns (0.000%)  route 0.448ns (100.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     STARTUPE3                    0.000     0.000 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DI[3]
                         net (fo=1, routed)           0.448     0.448    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/D_1
    SLICE_X128Y107       FDRE                                         r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/DATA_STARTUP_EN.DI_INT_IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.300     1.300    
    SLICE_X128Y107       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     1.362    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/DATA_STARTUP_EN.DI_INT_IO3_I_REG
  -------------------------------------------------------------------
                         required time                          1.362    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DI[2]
                            (internal pin)
  Destination:            cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/DATA_STARTUP_EN.DI_INT_IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk0_dcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.300ns  (MaxDelay Path 1.300ns)
  Data Path Delay:        0.384ns  (logic 0.000ns (0.000%)  route 0.384ns (100.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     STARTUPE3                    0.000     0.000 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DI[2]
                         net (fo=1, routed)           0.384     0.384    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_n_6
    SLICE_X128Y107       FDRE                                         r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/DATA_STARTUP_EN.DI_INT_IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.300     1.300    
    SLICE_X128Y107       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     1.358    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/DATA_STARTUP_EN.DI_INT_IO2_I_REG
  -------------------------------------------------------------------
                         required time                          1.358    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.974    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gbe_userclk2_out
  To Clock:  gbe_userclk2_out

Setup :            0  Failing Endpoints,  Worst Slack        6.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/CLR
                            (recovery check against rising-edge clock gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.114ns (8.742%)  route 1.190ns (91.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 10.711 - 8.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.015ns (routing 1.195ns, distribution 1.820ns)
  Clock Net Delay (Destination): 2.711ns (routing 1.090ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.015     3.015    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X129Y91        FDPE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y91        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.129 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=151, routed)         1.190     4.319    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X126Y105       FDCE                                         f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.711    10.711    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLR Crossing[1->0]   
    SLICE_X126Y105       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/C
                         clock pessimism              0.191    10.902    
                         clock uncertainty           -0.035    10.867    
    SLICE_X126Y105       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082    10.785    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[35]/CLR
                            (recovery check against rising-edge clock gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.114ns (8.742%)  route 1.190ns (91.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 10.711 - 8.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.015ns (routing 1.195ns, distribution 1.820ns)
  Clock Net Delay (Destination): 2.711ns (routing 1.090ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.015     3.015    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X129Y91        FDPE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y91        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.129 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=151, routed)         1.190     4.319    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X126Y105       FDCE                                         f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.711    10.711    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLR Crossing[1->0]   
    SLICE_X126Y105       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[35]/C
                         clock pessimism              0.191    10.902    
                         clock uncertainty           -0.035    10.867    
    SLICE_X126Y105       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082    10.785    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[35]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[42]/CLR
                            (recovery check against rising-edge clock gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.114ns (8.742%)  route 1.190ns (91.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 10.711 - 8.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.015ns (routing 1.195ns, distribution 1.820ns)
  Clock Net Delay (Destination): 2.711ns (routing 1.090ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.015     3.015    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X129Y91        FDPE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y91        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.129 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=151, routed)         1.190     4.319    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X126Y105       FDCE                                         f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.711    10.711    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLR Crossing[1->0]   
    SLICE_X126Y105       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[42]/C
                         clock pessimism              0.191    10.902    
                         clock uncertainty           -0.035    10.867    
    SLICE_X126Y105       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    10.785    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[42]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]/CLR
                            (recovery check against rising-edge clock gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.114ns (8.742%)  route 1.190ns (91.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 10.711 - 8.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.015ns (routing 1.195ns, distribution 1.820ns)
  Clock Net Delay (Destination): 2.711ns (routing 1.090ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.015     3.015    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X129Y91        FDPE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y91        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.129 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=151, routed)         1.190     4.319    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X126Y105       FDCE                                         f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.711    10.711    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLR Crossing[1->0]   
    SLICE_X126Y105       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]/C
                         clock pessimism              0.191    10.902    
                         clock uncertainty           -0.035    10.867    
    SLICE_X126Y105       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    10.785    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/CLR
                            (recovery check against rising-edge clock gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.114ns (8.742%)  route 1.190ns (91.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 10.711 - 8.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.015ns (routing 1.195ns, distribution 1.820ns)
  Clock Net Delay (Destination): 2.711ns (routing 1.090ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.015     3.015    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X129Y91        FDPE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y91        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.129 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=151, routed)         1.190     4.319    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X126Y105       FDCE                                         f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.711    10.711    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLR Crossing[1->0]   
    SLICE_X126Y105       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/C
                         clock pessimism              0.191    10.902    
                         clock uncertainty           -0.035    10.867    
    SLICE_X126Y105       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082    10.785    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]/CLR
                            (recovery check against rising-edge clock gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.114ns (8.742%)  route 1.190ns (91.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 10.711 - 8.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.015ns (routing 1.195ns, distribution 1.820ns)
  Clock Net Delay (Destination): 2.711ns (routing 1.090ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.015     3.015    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X129Y91        FDPE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y91        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.129 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=151, routed)         1.190     4.319    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X126Y105       FDCE                                         f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.711    10.711    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLR Crossing[1->0]   
    SLICE_X126Y105       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]/C
                         clock pessimism              0.191    10.902    
                         clock uncertainty           -0.035    10.867    
    SLICE_X126Y105       FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082    10.785    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[42]/CLR
                            (recovery check against rising-edge clock gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.114ns (8.742%)  route 1.190ns (91.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 10.711 - 8.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.015ns (routing 1.195ns, distribution 1.820ns)
  Clock Net Delay (Destination): 2.711ns (routing 1.090ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.015     3.015    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X129Y91        FDPE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y91        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.129 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=151, routed)         1.190     4.319    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X126Y105       FDCE                                         f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.711    10.711    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLR Crossing[1->0]   
    SLICE_X126Y105       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[42]/C
                         clock pessimism              0.191    10.902    
                         clock uncertainty           -0.035    10.867    
    SLICE_X126Y105       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082    10.785    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[42]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[43]/CLR
                            (recovery check against rising-edge clock gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.114ns (8.742%)  route 1.190ns (91.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 10.711 - 8.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.015ns (routing 1.195ns, distribution 1.820ns)
  Clock Net Delay (Destination): 2.711ns (routing 1.090ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.015     3.015    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X129Y91        FDPE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y91        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.129 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=151, routed)         1.190     4.319    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X126Y105       FDCE                                         f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.711    10.711    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLR Crossing[1->0]   
    SLICE_X126Y105       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[43]/C
                         clock pessimism              0.191    10.902    
                         clock uncertainty           -0.035    10.867    
    SLICE_X126Y105       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    10.785    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[43]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/CLR
                            (recovery check against rising-edge clock gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.114ns (8.762%)  route 1.187ns (91.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 10.711 - 8.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.015ns (routing 1.195ns, distribution 1.820ns)
  Clock Net Delay (Destination): 2.711ns (routing 1.090ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.015     3.015    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X129Y91        FDPE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y91        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.129 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=151, routed)         1.187     4.316    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X127Y105       FDCE                                         f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.711    10.711    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLR Crossing[1->0]   
    SLICE_X127Y105       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/C
                         clock pessimism              0.191    10.902    
                         clock uncertainty           -0.035    10.867    
    SLICE_X127Y105       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    10.785    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                          -4.316    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[39]/CLR
                            (recovery check against rising-edge clock gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_userclk2_out rise@8.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.114ns (8.762%)  route 1.187ns (91.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 10.711 - 8.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.015ns (routing 1.195ns, distribution 1.820ns)
  Clock Net Delay (Destination): 2.711ns (routing 1.090ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        3.015     3.015    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X129Y91        FDPE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y91        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.129 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=151, routed)         1.187     4.316    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X127Y105       FDCE                                         f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     8.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        2.711    10.711    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLR Crossing[1->0]   
    SLICE_X127Y105       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[39]/C
                         clock pessimism              0.191    10.902    
                         clock uncertainty           -0.035    10.867    
    SLICE_X127Y105       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    10.785    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[39]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                          -4.316    
  -------------------------------------------------------------------
                         slack                                  6.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.049ns (23.333%)  route 0.161ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.314ns (routing 0.574ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.641ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.314     1.314    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLR Crossing[1->0]   
    SLICE_X123Y119       FDPE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y119       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.363 f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.161     1.524    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X123Y120       FDCE                                         f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.514     1.514    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X123Y120       FDCE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.076     1.438    
    SLICE_X123Y120       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.443    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.049ns (19.600%)  route 0.201ns (80.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.314ns (routing 0.574ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.641ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.314     1.314    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLR Crossing[1->0]   
    SLICE_X123Y119       FDPE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y119       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.363 f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.201     1.564    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X123Y121       FDPE                                         f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.516     1.516    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X123Y121       FDPE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.076     1.440    
    SLICE_X123Y121       FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.445    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.049ns (19.600%)  route 0.201ns (80.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.314ns (routing 0.574ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.641ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.314     1.314    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLR Crossing[1->0]   
    SLICE_X123Y119       FDPE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y119       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.363 f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.201     1.564    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X123Y121       FDPE                                         f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.516     1.516    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X123Y121       FDPE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.076     1.440    
    SLICE_X123Y121       FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.445    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.049ns (19.600%)  route 0.201ns (80.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.314ns (routing 0.574ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.641ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.314     1.314    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLR Crossing[1->0]   
    SLICE_X123Y119       FDPE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y119       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.363 f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.201     1.564    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X123Y121       FDPE                                         f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.516     1.516    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X123Y121       FDPE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.076     1.440    
    SLICE_X123Y121       FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.445    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.314ns (routing 0.574ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.641ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.314     1.314    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLR Crossing[1->0]   
    SLICE_X123Y119       FDPE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y119       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.363 f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.211     1.574    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X122Y121       FDCE                                         f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.513     1.513    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X122Y121       FDCE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.076     1.437    
    SLICE_X122Y121       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.442    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.314ns (routing 0.574ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.641ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.314     1.314    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLR Crossing[1->0]   
    SLICE_X123Y119       FDPE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y119       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.363 f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.211     1.574    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X122Y121       FDCE                                         f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.513     1.513    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X122Y121       FDCE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.076     1.437    
    SLICE_X122Y121       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.442    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.314ns (routing 0.574ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.641ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.314     1.314    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLR Crossing[1->0]   
    SLICE_X123Y119       FDPE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y119       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.363 f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.211     1.574    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X122Y121       FDCE                                         f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.513     1.513    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X122Y121       FDCE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.076     1.437    
    SLICE_X122Y121       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.442    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.049ns (18.421%)  route 0.217ns (81.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.314ns (routing 0.574ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.641ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.314     1.314    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLR Crossing[1->0]   
    SLICE_X123Y119       FDPE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y119       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.363 f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.217     1.580    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X122Y121       FDPE                                         f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.516     1.516    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X122Y121       FDPE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.076     1.440    
    SLICE_X122Y121       FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.445    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.049ns (18.421%)  route 0.217ns (81.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.314ns (routing 0.574ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.641ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.314     1.314    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLR Crossing[1->0]   
    SLICE_X123Y119       FDPE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y119       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.363 f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.217     1.580    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X122Y121       FDPE                                         f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.516     1.516    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X122Y121       FDPE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.076     1.440    
    SLICE_X122Y121       FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.445    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock gbe_userclk2_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_userclk2_out rise@0.000ns - gbe_userclk2_out rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.314ns (routing 0.574ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.641ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.314     1.314    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X124Y97        FDPE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y97        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.363 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.137     1.500    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X123Y97        FDCE                                         f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_userclk2_out rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y121       BUFG_GT                      0.000     0.000 r  gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/usrclk2_bufg_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=1449, routed)        1.529     1.529    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X123Y97        FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.178     1.351    
    SLICE_X123Y97        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.356    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk0_dcm
  To Clock:  sys_clk0_dcm

Setup :            0  Failing Endpoints,  Worst Slack        6.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.117ns (3.419%)  route 3.305ns (96.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.634ns = ( 14.634 - 10.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.073ns (routing 1.228ns, distribution 1.845ns)
  Clock Net Delay (Destination): 2.756ns (routing 1.124ns, distribution 1.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        3.073     4.912    cont_microblaze_inst/rst_Clk_100M/U0/slowest_sync_clk
    SLR Crossing[1->0]   
    SLICE_X126Y141       FDRE                                         r  cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y141       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     5.029 r  cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=368, routed)         3.305     8.334    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/S_AXI_ARESETN
    SLICE_X129Y109       FDCE                                         f  cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227    10.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    10.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.803    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.756    14.634    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/S_AXI_ACLK
    SLR Crossing[1->0]   
    SLICE_X129Y109       FDCE                                         r  cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[2]/C
                         clock pessimism              0.081    14.715    
                         clock uncertainty           -0.071    14.644    
    SLICE_X129Y109       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    14.562    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[2]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.117ns (3.419%)  route 3.305ns (96.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.634ns = ( 14.634 - 10.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.073ns (routing 1.228ns, distribution 1.845ns)
  Clock Net Delay (Destination): 2.756ns (routing 1.124ns, distribution 1.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        3.073     4.912    cont_microblaze_inst/rst_Clk_100M/U0/slowest_sync_clk
    SLR Crossing[1->0]   
    SLICE_X126Y141       FDRE                                         r  cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y141       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     5.029 r  cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=368, routed)         3.305     8.334    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/S_AXI_ARESETN
    SLICE_X129Y109       FDCE                                         f  cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227    10.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    10.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.803    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.756    14.634    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/S_AXI_ACLK
    SLR Crossing[1->0]   
    SLICE_X129Y109       FDCE                                         r  cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[3]/C
                         clock pessimism              0.081    14.715    
                         clock uncertainty           -0.071    14.644    
    SLICE_X129Y109       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    14.562    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[3]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.117ns (3.419%)  route 3.305ns (96.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.634ns = ( 14.634 - 10.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.073ns (routing 1.228ns, distribution 1.845ns)
  Clock Net Delay (Destination): 2.756ns (routing 1.124ns, distribution 1.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        3.073     4.912    cont_microblaze_inst/rst_Clk_100M/U0/slowest_sync_clk
    SLR Crossing[1->0]   
    SLICE_X126Y141       FDRE                                         r  cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y141       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     5.029 r  cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=368, routed)         3.305     8.334    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/S_AXI_ARESETN
    SLICE_X129Y109       FDCE                                         f  cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227    10.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    10.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.803    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.756    14.634    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/S_AXI_ACLK
    SLR Crossing[1->0]   
    SLICE_X129Y109       FDCE                                         r  cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[7]/C
                         clock pessimism              0.081    14.715    
                         clock uncertainty           -0.071    14.644    
    SLICE_X129Y109       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    14.562    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[7]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.117ns (3.419%)  route 3.305ns (96.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.634ns = ( 14.634 - 10.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.073ns (routing 1.228ns, distribution 1.845ns)
  Clock Net Delay (Destination): 2.756ns (routing 1.124ns, distribution 1.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        3.073     4.912    cont_microblaze_inst/rst_Clk_100M/U0/slowest_sync_clk
    SLR Crossing[1->0]   
    SLICE_X126Y141       FDRE                                         r  cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y141       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     5.029 r  cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=368, routed)         3.305     8.334    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/S_AXI_ARESETN
    SLICE_X129Y109       FDCE                                         f  cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227    10.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    10.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.803    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.756    14.634    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/S_AXI_ACLK
    SLR Crossing[1->0]   
    SLICE_X129Y109       FDCE                                         r  cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[8]/C
                         clock pessimism              0.081    14.715    
                         clock uncertainty           -0.071    14.644    
    SLICE_X129Y109       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    14.562    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[8]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.117ns (3.475%)  route 3.250ns (96.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 14.635 - 10.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.073ns (routing 1.228ns, distribution 1.845ns)
  Clock Net Delay (Destination): 2.757ns (routing 1.124ns, distribution 1.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        3.073     4.912    cont_microblaze_inst/rst_Clk_100M/U0/slowest_sync_clk
    SLR Crossing[1->0]   
    SLICE_X126Y141       FDRE                                         r  cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y141       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     5.029 r  cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=368, routed)         3.250     8.279    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/S_AXI_ARESETN
    SLICE_X129Y110       FDCE                                         f  cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227    10.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    10.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.803    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.757    14.635    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/S_AXI_ACLK
    SLR Crossing[1->0]   
    SLICE_X129Y110       FDCE                                         r  cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[15]/C
                         clock pessimism              0.081    14.716    
                         clock uncertainty           -0.071    14.645    
    SLICE_X129Y110       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    14.563    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[15]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.117ns (3.475%)  route 3.250ns (96.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 14.635 - 10.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.073ns (routing 1.228ns, distribution 1.845ns)
  Clock Net Delay (Destination): 2.757ns (routing 1.124ns, distribution 1.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        3.073     4.912    cont_microblaze_inst/rst_Clk_100M/U0/slowest_sync_clk
    SLR Crossing[1->0]   
    SLICE_X126Y141       FDRE                                         r  cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y141       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     5.029 r  cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=368, routed)         3.250     8.279    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/S_AXI_ARESETN
    SLICE_X129Y110       FDCE                                         f  cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227    10.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    10.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.803    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.757    14.635    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/S_AXI_ACLK
    SLR Crossing[1->0]   
    SLICE_X129Y110       FDCE                                         r  cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[9]/C
                         clock pessimism              0.081    14.716    
                         clock uncertainty           -0.071    14.645    
    SLICE_X129Y110       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    14.563    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[9]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.117ns (3.485%)  route 3.240ns (96.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 14.633 - 10.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.073ns (routing 1.228ns, distribution 1.845ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.124ns, distribution 1.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        3.073     4.912    cont_microblaze_inst/rst_Clk_100M/U0/slowest_sync_clk
    SLR Crossing[1->0]   
    SLICE_X126Y141       FDRE                                         r  cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y141       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     5.029 r  cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=368, routed)         3.240     8.269    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/S_AXI_ARESETN
    SLICE_X129Y110       FDCE                                         f  cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227    10.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    10.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.803    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.755    14.633    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/S_AXI_ACLK
    SLR Crossing[1->0]   
    SLICE_X129Y110       FDCE                                         r  cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[10]/C
                         clock pessimism              0.081    14.714    
                         clock uncertainty           -0.071    14.643    
    SLICE_X129Y110       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    14.561    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[10]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  6.292    

Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.117ns (3.485%)  route 3.240ns (96.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 14.633 - 10.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.073ns (routing 1.228ns, distribution 1.845ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.124ns, distribution 1.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        3.073     4.912    cont_microblaze_inst/rst_Clk_100M/U0/slowest_sync_clk
    SLR Crossing[1->0]   
    SLICE_X126Y141       FDRE                                         r  cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y141       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     5.029 r  cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=368, routed)         3.240     8.269    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/S_AXI_ARESETN
    SLICE_X129Y110       FDCE                                         f  cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227    10.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    10.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.803    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.755    14.633    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/S_AXI_ACLK
    SLR Crossing[1->0]   
    SLICE_X129Y110       FDCE                                         r  cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[11]/C
                         clock pessimism              0.081    14.714    
                         clock uncertainty           -0.071    14.643    
    SLICE_X129Y110       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    14.561    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[11]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  6.292    

Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.117ns (3.485%)  route 3.240ns (96.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 14.633 - 10.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.073ns (routing 1.228ns, distribution 1.845ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.124ns, distribution 1.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        3.073     4.912    cont_microblaze_inst/rst_Clk_100M/U0/slowest_sync_clk
    SLR Crossing[1->0]   
    SLICE_X126Y141       FDRE                                         r  cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y141       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     5.029 r  cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=368, routed)         3.240     8.269    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/S_AXI_ARESETN
    SLICE_X129Y110       FDCE                                         f  cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227    10.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    10.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.803    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.755    14.633    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/S_AXI_ACLK
    SLR Crossing[1->0]   
    SLICE_X129Y110       FDCE                                         r  cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[14]/C
                         clock pessimism              0.081    14.714    
                         clock uncertainty           -0.071    14.643    
    SLICE_X129Y110       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    14.561    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/current_address_reg[14]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  6.292    

Slack (MET) :             6.468ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/burst_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk0_dcm rise@10.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.117ns (3.683%)  route 3.060ns (96.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 14.629 - 10.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.073ns (routing 1.228ns, distribution 1.845ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.124ns, distribution 1.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.548 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.642    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.685 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.550    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.319 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.756    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.839 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        3.073     4.912    cont_microblaze_inst/rst_Clk_100M/U0/slowest_sync_clk
    SLR Crossing[1->0]   
    SLICE_X126Y141       FDRE                                         r  cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y141       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     5.029 r  cont_microblaze_inst/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=368, routed)         3.060     8.089    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/S_AXI_ARESETN
    SLICE_X129Y111       FDCE                                         f  cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/burst_count_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227    10.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    10.286    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.318 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.096    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.431 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.803    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.878 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        2.751    14.629    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/S_AXI_ACLK
    SLR Crossing[1->0]   
    SLICE_X129Y111       FDCE                                         r  cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/burst_count_reg[1]/C
                         clock pessimism              0.081    14.710    
                         clock uncertainty           -0.071    14.639    
    SLICE_X129Y111       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    14.557    cont_microblaze_inst/axi_slave_wishbone_classic_master_0/U0/burst_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  6.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.352%)  route 0.218ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      1.275ns (routing 0.530ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.467ns (routing 0.587ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.275     2.353    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLR Crossing[1->0]   
    SLICE_X122Y119       FDPE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y119       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.402 f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.218     2.620    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X122Y120       FDCE                                         f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.467     2.542    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X122Y120       FDCE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.063     2.479    
    SLICE_X122Y120       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.484    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.352%)  route 0.218ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      1.275ns (routing 0.530ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.467ns (routing 0.587ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.275     2.353    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLR Crossing[1->0]   
    SLICE_X122Y119       FDPE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y119       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.402 f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.218     2.620    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X122Y120       FDCE                                         f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.467     2.542    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X122Y120       FDCE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.063     2.479    
    SLICE_X122Y120       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.484    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.049ns (17.949%)  route 0.224ns (82.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      1.275ns (routing 0.530ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.470ns (routing 0.587ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.275     2.353    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLR Crossing[1->0]   
    SLICE_X122Y119       FDPE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y119       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.402 f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.224     2.626    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X122Y120       FDPE                                         f  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.470     2.545    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X122Y120       FDPE                                         r  gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.063     2.482    
    SLICE_X122Y120       FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     2.487    gpio_pins3_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.048ns (21.145%)  route 0.179ns (78.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.270ns (routing 0.530ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.587ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.270     2.348    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X120Y100       FDPE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y100       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.396 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=46, routed)          0.179     2.575    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X121Y101       FDCE                                         f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.474     2.549    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X121Y101       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism             -0.123     2.426    
    SLICE_X121Y101       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.431    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.048ns (21.145%)  route 0.179ns (78.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.270ns (routing 0.530ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.587ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.270     2.348    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X120Y100       FDPE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y100       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.396 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=46, routed)          0.179     2.575    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X121Y101       FDCE                                         f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.474     2.549    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X121Y101       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism             -0.123     2.426    
    SLICE_X121Y101       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     2.431    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.048ns (21.145%)  route 0.179ns (78.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.270ns (routing 0.530ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.587ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.270     2.348    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X120Y100       FDPE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y100       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.396 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=46, routed)          0.179     2.575    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X121Y101       FDCE                                         f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.474     2.549    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X121Y101       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism             -0.123     2.426    
    SLICE_X121Y101       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     2.431    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.048ns (21.145%)  route 0.179ns (78.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.270ns (routing 0.530ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.587ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.270     2.348    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X120Y100       FDPE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y100       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.396 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=46, routed)          0.179     2.575    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X121Y101       FDCE                                         f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.474     2.549    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X121Y101       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism             -0.123     2.426    
    SLICE_X121Y101       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     2.431    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.048ns (20.690%)  route 0.184ns (79.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.270ns (routing 0.530ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.476ns (routing 0.587ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.270     2.348    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X120Y100       FDPE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y100       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.396 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=46, routed)          0.184     2.580    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X121Y101       FDPE                                         f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.476     2.551    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X121Y101       FDPE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.123     2.428    
    SLICE_X121Y101       FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     2.433    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.048ns (20.690%)  route 0.184ns (79.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.270ns (routing 0.530ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.476ns (routing 0.587ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.270     2.348    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X120Y100       FDPE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y100       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.396 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=46, routed)          0.184     2.580    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X121Y101       FDCE                                         f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.476     2.551    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X121Y101       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.123     2.428    
    SLICE_X121Y101       FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     2.433    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk0_dcm rise@0.000ns - sys_clk0_dcm rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.048ns (20.690%)  route 0.184ns (79.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.270ns (routing 0.530ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.476ns (routing 0.587ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.227     0.227 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.254    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.269 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.614    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.884 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.051    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.078 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.270     2.348    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X120Y100       FDPE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y100       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.396 f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=46, routed)          0.184     2.580    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X121Y101       FDCE                                         f  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk0_dcm rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    snap2_v2_infrastructure_inst/ibufgds_sys_clk/I
    HRIODIFFINBUF_X0Y85  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.560     0.560 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.603    snap2_v2_infrastructure_inst/ibufgds_sys_clk/OUT
    N13                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.625 r  snap2_v2_infrastructure_inst/ibufgds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.042    snap2_v2_infrastructure_inst/sys_clk_ds
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.835 r  snap2_v2_infrastructure_inst/MMCM_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.044    snap2_v2_infrastructure_inst/sys_clk0_dcm
    BUFGCE_X2Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.075 r  snap2_v2_infrastructure_inst/bufg_sysclk[6]/O
    X4Y3 (CLOCK_ROOT)    net (fo=6941, routed)        1.476     2.551    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X121Y101       FDCE                                         r  gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.123     2.428    
    SLICE_X121Y101       FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     2.433    gpio_pins3_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  sys_clk0_dcm
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.647ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/USRCCLKO
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.300ns  (MaxDelay Path 1.300ns)
  Data Path Delay:        0.653ns  (logic 0.114ns (17.458%)  route 0.539ns (82.542%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 1.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y108                                    0.000     0.000 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/C
    SLICE_X130Y108       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           0.539     0.653    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
    CONFIG_SITE_X0Y0     STARTUPE3                                    r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/USRCCLKO
  -------------------------------------------------------------------    -------------------

                         max delay                    1.300     1.300    
    CONFIG_SITE_X0Y0     STARTUPE3                    0.000     1.300    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst
                         output delay                -0.000     1.300    
  -------------------------------------------------------------------
                         required time                          1.300    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DO[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.300ns  (MaxDelay Path 1.300ns)
  Data Path Delay:        0.613ns  (logic 0.114ns (18.597%)  route 0.499ns (81.403%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 1.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y106                                    0.000     0.000 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg/C
    SLICE_X130Y106       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg/Q
                         net (fo=2, routed)           0.499     0.613    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/DO[3]
    CONFIG_SITE_X0Y0     STARTUPE3                                    r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DO[3]
  -------------------------------------------------------------------    -------------------

                         max delay                    1.300     1.300    
    CONFIG_SITE_X0Y0     STARTUPE3                    0.000     1.300    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst
                         output delay                -0.000     1.300    
  -------------------------------------------------------------------
                         required time                          1.300    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DO[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.300ns  (MaxDelay Path 1.300ns)
  Data Path Delay:        0.513ns  (logic 0.114ns (22.222%)  route 0.399ns (77.778%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 1.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y107                                    0.000     0.000 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_reg/C
    SLICE_X129Y107       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_reg/Q
                         net (fo=2, routed)           0.399     0.513    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/DO[0]
    CONFIG_SITE_X0Y0     STARTUPE3                                    r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DO[0]
  -------------------------------------------------------------------    -------------------

                         max delay                    1.300     1.300    
    CONFIG_SITE_X0Y0     STARTUPE3                    0.000     1.300    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst
                         output delay                -0.000     1.300    
  -------------------------------------------------------------------
                         required time                          1.300    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DTS[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.300ns  (MaxDelay Path 1.300ns)
  Data Path Delay:        0.501ns  (logic 0.114ns (22.754%)  route 0.387ns (77.246%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 1.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y107                                    0.000     0.000 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/C
    SLICE_X127Y107       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/Q
                         net (fo=1, routed)           0.387     0.501    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/DTS[1]
    CONFIG_SITE_X0Y0     STARTUPE3                                    r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DTS[1]
  -------------------------------------------------------------------    -------------------

                         max delay                    1.300     1.300    
    CONFIG_SITE_X0Y0     STARTUPE3                    0.000     1.300    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst
                         output delay                -0.000     1.300    
  -------------------------------------------------------------------
                         required time                          1.300    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DTS[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.300ns  (MaxDelay Path 1.300ns)
  Data Path Delay:        0.431ns  (logic 0.114ns (26.450%)  route 0.317ns (73.550%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 1.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y106                                    0.000     0.000 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/C
    SLICE_X129Y106       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/Q
                         net (fo=1, routed)           0.317     0.431    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/DTS[2]
    CONFIG_SITE_X0Y0     STARTUPE3                                    r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DTS[2]
  -------------------------------------------------------------------    -------------------

                         max delay                    1.300     1.300    
    CONFIG_SITE_X0Y0     STARTUPE3                    0.000     1.300    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst
                         output delay                -0.000     1.300    
  -------------------------------------------------------------------
                         required time                          1.300    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DTS[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.300ns  (MaxDelay Path 1.300ns)
  Data Path Delay:        0.387ns  (logic 0.114ns (29.457%)  route 0.273ns (70.543%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 1.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y107                                    0.000     0.000 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/C
    SLICE_X128Y107       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/Q
                         net (fo=1, routed)           0.273     0.387    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/DTS[0]
    CONFIG_SITE_X0Y0     STARTUPE3                                    r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DTS[0]
  -------------------------------------------------------------------    -------------------

                         max delay                    1.300     1.300    
    CONFIG_SITE_X0Y0     STARTUPE3                    0.000     1.300    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst
                         output delay                -0.000     1.300    
  -------------------------------------------------------------------
                         required time                          1.300    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DO[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.300ns  (MaxDelay Path 1.300ns)
  Data Path Delay:        0.378ns  (logic 0.117ns (30.952%)  route 0.261ns (69.048%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 1.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y107                                    0.000     0.000 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg/C
    SLICE_X129Y107       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg/Q
                         net (fo=2, routed)           0.261     0.378    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/DO[2]
    CONFIG_SITE_X0Y0     STARTUPE3                                    r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DO[2]
  -------------------------------------------------------------------    -------------------

                         max delay                    1.300     1.300    
    CONFIG_SITE_X0Y0     STARTUPE3                    0.000     1.300    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst
                         output delay                -0.000     1.300    
  -------------------------------------------------------------------
                         required time                          1.300    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DTS[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.300ns  (MaxDelay Path 1.300ns)
  Data Path Delay:        0.350ns  (logic 0.114ns (32.571%)  route 0.236ns (67.429%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 1.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y106                                    0.000     0.000 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/C
    SLICE_X129Y106       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/Q
                         net (fo=1, routed)           0.236     0.350    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/DTS[3]
    CONFIG_SITE_X0Y0     STARTUPE3                                    r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DTS[3]
  -------------------------------------------------------------------    -------------------

                         max delay                    1.300     1.300    
    CONFIG_SITE_X0Y0     STARTUPE3                    0.000     1.300    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst
                         output delay                -0.000     1.300    
  -------------------------------------------------------------------
                         required time                          1.300    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk0_dcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DO[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.300ns  (MaxDelay Path 1.300ns)
  Data Path Delay:        0.300ns  (logic 0.114ns (38.000%)  route 0.186ns (62.000%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 1.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y107                                    0.000     0.000 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_reg/C
    SLICE_X129Y107       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_reg/Q
                         net (fo=2, routed)           0.186     0.300    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/DO[1]
    CONFIG_SITE_X0Y0     STARTUPE3                                    r  cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DO[1]
  -------------------------------------------------------------------    -------------------

                         max delay                    1.300     1.300    
    CONFIG_SITE_X0Y0     STARTUPE3                    0.000     1.300    cont_microblaze_inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst
                         output delay                -0.000     1.300    
  -------------------------------------------------------------------
                         required time                          1.300    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  1.000    





