# Project 0002: RISC-V 32-bit IM Instruction Encoding ğŸ“‹

### Overview
Implementation of RISC-V 32-bit instruction encoder to convert Instruction enum variants into 32-bit instruction words. This complements the decoder by enabling bidirectional conversion between instruction representations and machine code.

## Tasks

### Instruction Infrastructure ğŸ“‹
- ğŸ“‹ Add encode() method to Instruction enum (single function like decode for maximum performance)
- ğŸ“‹ Implement field packing logic for R, I, S, B, U, and J formats within encode()
- ğŸ“‹ Add comprehensive test suite structure (encode tests)

### R-Type Instruction Encoding ğŸ“‹
- ğŸ“‹ ADD instruction
- ğŸ“‹ SUB instruction  
- ğŸ“‹ SLL instruction
- ğŸ“‹ SLT instruction
- ğŸ“‹ SLTU instruction
- ğŸ“‹ XOR instruction
- ğŸ“‹ SRL instruction
- ğŸ“‹ SRA instruction
- ğŸ“‹ OR instruction
- ğŸ“‹ AND instruction

### I-Type Instruction Encoding ğŸ“‹
- ğŸ“‹ ADDI instruction
- ğŸ“‹ SLTI instruction
- ğŸ“‹ SLTIU instruction
- ğŸ“‹ XORI instruction
- ğŸ“‹ ORI instruction
- ğŸ“‹ ANDI instruction
- ğŸ“‹ SLLI instruction
- ğŸ“‹ SRLI instruction
- ğŸ“‹ SRAI instruction

### Load Instruction Encoding ğŸ“‹
- ğŸ“‹ LB instruction
- ğŸ“‹ LH instruction
- ğŸ“‹ LW instruction
- ğŸ“‹ LBU instruction
- ğŸ“‹ LHU instruction

### Store Instruction Encoding ğŸ“‹
- ğŸ“‹ SB instruction
- ğŸ“‹ SH instruction
- ğŸ“‹ SW instruction

### Branch Instruction Encoding ğŸ“‹
- ğŸ“‹ BEQ instruction
- ğŸ“‹ BNE instruction
- ğŸ“‹ BLT instruction
- ğŸ“‹ BGE instruction
- ğŸ“‹ BLTU instruction
- ğŸ“‹ BGEU instruction

### Jump Instruction Encoding ğŸ“‹
- ğŸ“‹ JAL instruction
- ğŸ“‹ JALR instruction

### U-Type Instruction Encoding ğŸ“‹
- ğŸ“‹ LUI instruction
- ğŸ“‹ AUIPC instruction

### System Instruction Encoding ğŸ“‹
- ğŸ“‹ ECALL instruction
- ğŸ“‹ EBREAK instruction

### M Extension Encoding ğŸ“‹
- ğŸ“‹ MUL instruction
- ğŸ“‹ MULH instruction
- ğŸ“‹ MULHSU instruction
- ğŸ“‹ MULHU instruction
- ğŸ“‹ DIV instruction
- ğŸ“‹ DIVU instruction
- ğŸ“‹ REM instruction
- ğŸ“‹ REMU instruction

### Testing & Validation ğŸ“‹
- ğŸ“‹ Modify existing decode tests to be bidirectional (test both decode and encode)
- ğŸ“‹ Create helper function for bidirectional testing that all tests use
- ğŸ“‹ Round-trip tests (encode then decode should match original)
- ğŸ“‹ Verify encoding matches RISC-V specification test vectors
- ğŸ“‹ Edge case testing for immediate value ranges
- ğŸ“‹ 100% code coverage maintained

### Documentation ğŸ“‹
- ğŸ“‹ Add encoding examples to documentation

## Design Considerations

### Encoding Strategy
- Each instruction variant implements its own encoding logic
- Immediate values are validated to ensure they fit within bit width constraints

### Error Handling
- Return Result<u32, EncodeError> to handle invalid immediate values
- Provide clear error messages for out-of-range immediates
- Always use Result for error handling, never panic

### Testing Approach
- Modify existing decode tests to test bidirectionally using a shared helper function
- The helper should: decode the instruction word, verify it matches expected, encode it back, verify it matches original word
- Every encoded instruction should decode back to the original
- Test boundary values for all immediate fields
- Verify against known instruction encodings from RISC-V spec