Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jun 10 14:37:51 2025
| Host         : Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopFSM_timing_summary_routed.rpt -pb TopFSM_timing_summary_routed.pb -rpx TopFSM_timing_summary_routed.rpx -warn_on_violation
| Design       : TopFSM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM/current_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM/current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM/current_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM/current_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     83.821        0.000                      0                 1184        0.151        0.000                      0                 1184        2.633        0.000                       0                   602  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk1                  {0.000 5.000}        10.000          100.000         
  CLK_clk_wiz_0       {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk1                                                                                                                                                                    3.000        0.000                       0                     1  
  CLK_clk_wiz_0            83.821        0.000                      0                 1184        0.151        0.000                      0                 1184       49.500        0.000                       0                   598  
  clkfbout_clk_wiz_0                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk1
  To Clock:  clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_clk_wiz_0
  To Clock:  CLK_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       83.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.821ns  (required time - arrival time)
  Source:                 FSM/current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Banco1/mem_reg[26][7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_clk_wiz_0 rise@100.000ns - CLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.646ns  (logic 3.000ns (19.174%)  route 12.646ns (80.826%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 97.996 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         1.636    -2.383    FSM/CLK
    SLICE_X58Y42         FDSE                                         r  FSM/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDSE (Prop_fdse_C_Q)         0.456    -1.927 f  FSM/current_state_reg[0]/Q
                         net (fo=39, routed)          2.280     0.354    FSM/current_state[0]
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.478 r  FSM/seg0_OBUF[6]_inst_i_73/O
                         net (fo=1, routed)           0.846     1.323    FSM/seg0_OBUF[6]_inst_i_73_n_0
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.152     1.475 r  FSM/seg0_OBUF[6]_inst_i_68/O
                         net (fo=128, routed)         3.878     5.353    Banco1/mem[0][1]_i_5_1
    SLICE_X61Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.679 f  Banco1/mem[0][1]_i_11/O
                         net (fo=1, routed)           0.875     6.554    Banco1/mem[0][1]_i_11_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.678 r  Banco1/mem[0][1]_i_6/O
                         net (fo=1, routed)           0.000     6.678    Banco1/mem[0][1]_i_6_n_0
    SLICE_X60Y29         MUXF7 (Prop_muxf7_I1_O)      0.214     6.892 r  Banco1/mem_reg[0][1]_i_3/O
                         net (fo=2, routed)           1.161     8.053    Banco1/mem[0][1]_i_6_0
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.297     8.350 r  Banco1/p_2_out_carry_i_8/O
                         net (fo=1, routed)           0.000     8.350    ALU1/S[1]
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.883 r  ALU1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    ALU1/p_2_out_carry_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.198 r  ALU1/p_2_out_carry__0/O[3]
                         net (fo=1, routed)           0.639     9.837    Banco1/p_0_in[3]
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.307    10.144 r  Banco1/mem[0][7]_i_2/O
                         net (fo=1, routed)           0.665    10.809    LFSR1/mem_reg[0][7]
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.152    10.961 r  LFSR1/mem[0][7]_i_1/O
                         net (fo=32, routed)          2.302    13.263    Banco1/D[7]
    SLICE_X63Y31         FDCE                                         r  Banco1/mem_reg[26][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk1 (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.487 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         1.509    97.996    Banco1/CLK
    SLICE_X63Y31         FDCE                                         r  Banco1/mem_reg[26][7]/C
                         clock pessimism             -0.425    97.570    
                         clock uncertainty           -0.226    97.344    
    SLICE_X63Y31         FDCE (Setup_fdce_C_D)       -0.260    97.084    Banco1/mem_reg[26][7]
  -------------------------------------------------------------------
                         required time                         97.084    
                         arrival time                         -13.263    
  -------------------------------------------------------------------
                         slack                                 83.821    

Slack (MET) :             83.944ns  (required time - arrival time)
  Source:                 FSM/current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Banco1/mem_reg[3][7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_clk_wiz_0 rise@100.000ns - CLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.552ns  (logic 3.000ns (19.290%)  route 12.552ns (80.710%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 97.993 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         1.636    -2.383    FSM/CLK
    SLICE_X58Y42         FDSE                                         r  FSM/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDSE (Prop_fdse_C_Q)         0.456    -1.927 f  FSM/current_state_reg[0]/Q
                         net (fo=39, routed)          2.280     0.354    FSM/current_state[0]
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.478 r  FSM/seg0_OBUF[6]_inst_i_73/O
                         net (fo=1, routed)           0.846     1.323    FSM/seg0_OBUF[6]_inst_i_73_n_0
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.152     1.475 r  FSM/seg0_OBUF[6]_inst_i_68/O
                         net (fo=128, routed)         3.878     5.353    Banco1/mem[0][1]_i_5_1
    SLICE_X61Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.679 f  Banco1/mem[0][1]_i_11/O
                         net (fo=1, routed)           0.875     6.554    Banco1/mem[0][1]_i_11_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.678 r  Banco1/mem[0][1]_i_6/O
                         net (fo=1, routed)           0.000     6.678    Banco1/mem[0][1]_i_6_n_0
    SLICE_X60Y29         MUXF7 (Prop_muxf7_I1_O)      0.214     6.892 r  Banco1/mem_reg[0][1]_i_3/O
                         net (fo=2, routed)           1.161     8.053    Banco1/mem[0][1]_i_6_0
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.297     8.350 r  Banco1/p_2_out_carry_i_8/O
                         net (fo=1, routed)           0.000     8.350    ALU1/S[1]
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.883 r  ALU1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    ALU1/p_2_out_carry_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.198 r  ALU1/p_2_out_carry__0/O[3]
                         net (fo=1, routed)           0.639     9.837    Banco1/p_0_in[3]
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.307    10.144 r  Banco1/mem[0][7]_i_2/O
                         net (fo=1, routed)           0.665    10.809    LFSR1/mem_reg[0][7]
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.152    10.961 r  LFSR1/mem[0][7]_i_1/O
                         net (fo=32, routed)          2.208    13.170    Banco1/D[7]
    SLICE_X61Y28         FDCE                                         r  Banco1/mem_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk1 (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.487 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         1.506    97.993    Banco1/CLK
    SLICE_X61Y28         FDCE                                         r  Banco1/mem_reg[3][7]/C
                         clock pessimism             -0.411    97.581    
                         clock uncertainty           -0.226    97.355    
    SLICE_X61Y28         FDCE (Setup_fdce_C_D)       -0.242    97.113    Banco1/mem_reg[3][7]
  -------------------------------------------------------------------
                         required time                         97.113    
                         arrival time                         -13.170    
  -------------------------------------------------------------------
                         slack                                 83.944    

Slack (MET) :             84.075ns  (required time - arrival time)
  Source:                 FSM/current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Banco1/mem_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_clk_wiz_0 rise@100.000ns - CLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.387ns  (logic 3.000ns (19.496%)  route 12.387ns (80.504%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 97.992 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         1.636    -2.383    FSM/CLK
    SLICE_X58Y42         FDSE                                         r  FSM/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDSE (Prop_fdse_C_Q)         0.456    -1.927 f  FSM/current_state_reg[0]/Q
                         net (fo=39, routed)          2.280     0.354    FSM/current_state[0]
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.478 r  FSM/seg0_OBUF[6]_inst_i_73/O
                         net (fo=1, routed)           0.846     1.323    FSM/seg0_OBUF[6]_inst_i_73_n_0
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.152     1.475 r  FSM/seg0_OBUF[6]_inst_i_68/O
                         net (fo=128, routed)         3.878     5.353    Banco1/mem[0][1]_i_5_1
    SLICE_X61Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.679 f  Banco1/mem[0][1]_i_11/O
                         net (fo=1, routed)           0.875     6.554    Banco1/mem[0][1]_i_11_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.678 r  Banco1/mem[0][1]_i_6/O
                         net (fo=1, routed)           0.000     6.678    Banco1/mem[0][1]_i_6_n_0
    SLICE_X60Y29         MUXF7 (Prop_muxf7_I1_O)      0.214     6.892 r  Banco1/mem_reg[0][1]_i_3/O
                         net (fo=2, routed)           1.161     8.053    Banco1/mem[0][1]_i_6_0
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.297     8.350 r  Banco1/p_2_out_carry_i_8/O
                         net (fo=1, routed)           0.000     8.350    ALU1/S[1]
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.883 r  ALU1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    ALU1/p_2_out_carry_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.198 r  ALU1/p_2_out_carry__0/O[3]
                         net (fo=1, routed)           0.639     9.837    Banco1/p_0_in[3]
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.307    10.144 r  Banco1/mem[0][7]_i_2/O
                         net (fo=1, routed)           0.665    10.809    LFSR1/mem_reg[0][7]
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.152    10.961 r  LFSR1/mem[0][7]_i_1/O
                         net (fo=32, routed)          2.044    13.005    Banco1/D[7]
    SLICE_X63Y27         FDCE                                         r  Banco1/mem_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk1 (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.487 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         1.505    97.992    Banco1/CLK
    SLICE_X63Y27         FDCE                                         r  Banco1/mem_reg[0][7]/C
                         clock pessimism             -0.425    97.566    
                         clock uncertainty           -0.226    97.340    
    SLICE_X63Y27         FDCE (Setup_fdce_C_D)       -0.260    97.080    Banco1/mem_reg[0][7]
  -------------------------------------------------------------------
                         required time                         97.080    
                         arrival time                         -13.005    
  -------------------------------------------------------------------
                         slack                                 84.075    

Slack (MET) :             84.103ns  (required time - arrival time)
  Source:                 FSM/current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Banco1/mem_reg[2][15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_clk_wiz_0 rise@100.000ns - CLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.584ns  (logic 3.475ns (22.298%)  route 12.109ns (77.702%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 98.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         1.636    -2.383    FSM/CLK
    SLICE_X58Y42         FDSE                                         r  FSM/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDSE (Prop_fdse_C_Q)         0.456    -1.927 f  FSM/current_state_reg[0]/Q
                         net (fo=39, routed)          2.280     0.354    FSM/current_state[0]
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.478 r  FSM/seg0_OBUF[6]_inst_i_73/O
                         net (fo=1, routed)           0.846     1.323    FSM/seg0_OBUF[6]_inst_i_73_n_0
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.152     1.475 r  FSM/seg0_OBUF[6]_inst_i_68/O
                         net (fo=128, routed)         4.123     5.598    Banco1/mem[0][1]_i_5_1
    SLICE_X59Y26         LUT6 (Prop_lut6_I2_O)        0.326     5.924 r  Banco1/p_2_out_carry__0_i_94/O
                         net (fo=1, routed)           0.000     5.924    Banco1/p_2_out_carry__0_i_94_n_0
    SLICE_X59Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     6.169 r  Banco1/p_2_out_carry__0_i_69/O
                         net (fo=1, routed)           1.081     7.251    Banco1/p_2_out_carry__0_i_69_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I0_O)        0.298     7.549 r  Banco1/p_2_out_carry__0_i_27/O
                         net (fo=2, routed)           0.823     8.371    Banco1/p_2_out_carry__0_i_27_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.495 r  Banco1/p_2_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.495    ALU1/mem_reg[0][5][1]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.028 r  ALU1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.028    ALU1/p_2_out_carry__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.145 r  ALU1/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.145    ALU1/p_2_out_carry__1_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.460 r  ALU1/p_2_out_carry__2/O[3]
                         net (fo=1, routed)           0.659    10.120    FSM/p_0_in[4]
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.335    10.455 r  FSM/mem[0][15]_i_13/O
                         net (fo=1, routed)           0.389    10.844    Banco1/mem_reg[0][15]_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I1_O)        0.326    11.170 f  Banco1/mem[0][15]_i_9/O
                         net (fo=1, routed)           0.413    11.583    FSM/mem_reg[0][15]
    SLICE_X59Y31         LUT3 (Prop_lut3_I2_O)        0.124    11.707 r  FSM/mem[0][15]_i_2/O
                         net (fo=32, routed)          1.495    13.202    Banco1/D[15]
    SLICE_X58Y35         FDCE                                         r  Banco1/mem_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk1 (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.487 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         1.513    98.000    Banco1/CLK
    SLICE_X58Y35         FDCE                                         r  Banco1/mem_reg[2][15]/C
                         clock pessimism             -0.411    97.588    
                         clock uncertainty           -0.226    97.362    
    SLICE_X58Y35         FDCE (Setup_fdce_C_D)       -0.058    97.304    Banco1/mem_reg[2][15]
  -------------------------------------------------------------------
                         required time                         97.304    
                         arrival time                         -13.202    
  -------------------------------------------------------------------
                         slack                                 84.103    

Slack (MET) :             84.106ns  (required time - arrival time)
  Source:                 FSM/current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Banco1/mem_reg[13][15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_clk_wiz_0 rise@100.000ns - CLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.579ns  (logic 3.475ns (22.306%)  route 12.104ns (77.694%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 98.001 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         1.636    -2.383    FSM/CLK
    SLICE_X58Y42         FDSE                                         r  FSM/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDSE (Prop_fdse_C_Q)         0.456    -1.927 f  FSM/current_state_reg[0]/Q
                         net (fo=39, routed)          2.280     0.354    FSM/current_state[0]
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.478 r  FSM/seg0_OBUF[6]_inst_i_73/O
                         net (fo=1, routed)           0.846     1.323    FSM/seg0_OBUF[6]_inst_i_73_n_0
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.152     1.475 r  FSM/seg0_OBUF[6]_inst_i_68/O
                         net (fo=128, routed)         4.123     5.598    Banco1/mem[0][1]_i_5_1
    SLICE_X59Y26         LUT6 (Prop_lut6_I2_O)        0.326     5.924 r  Banco1/p_2_out_carry__0_i_94/O
                         net (fo=1, routed)           0.000     5.924    Banco1/p_2_out_carry__0_i_94_n_0
    SLICE_X59Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     6.169 r  Banco1/p_2_out_carry__0_i_69/O
                         net (fo=1, routed)           1.081     7.251    Banco1/p_2_out_carry__0_i_69_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I0_O)        0.298     7.549 r  Banco1/p_2_out_carry__0_i_27/O
                         net (fo=2, routed)           0.823     8.371    Banco1/p_2_out_carry__0_i_27_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.495 r  Banco1/p_2_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.495    ALU1/mem_reg[0][5][1]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.028 r  ALU1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.028    ALU1/p_2_out_carry__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.145 r  ALU1/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.145    ALU1/p_2_out_carry__1_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.460 r  ALU1/p_2_out_carry__2/O[3]
                         net (fo=1, routed)           0.659    10.120    FSM/p_0_in[4]
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.335    10.455 r  FSM/mem[0][15]_i_13/O
                         net (fo=1, routed)           0.389    10.844    Banco1/mem_reg[0][15]_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I1_O)        0.326    11.170 f  Banco1/mem[0][15]_i_9/O
                         net (fo=1, routed)           0.413    11.583    FSM/mem_reg[0][15]
    SLICE_X59Y31         LUT3 (Prop_lut3_I2_O)        0.124    11.707 r  FSM/mem[0][15]_i_2/O
                         net (fo=32, routed)          1.489    13.196    Banco1/D[15]
    SLICE_X58Y37         FDCE                                         r  Banco1/mem_reg[13][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk1 (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.487 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         1.514    98.001    Banco1/CLK
    SLICE_X58Y37         FDCE                                         r  Banco1/mem_reg[13][15]/C
                         clock pessimism             -0.411    97.589    
                         clock uncertainty           -0.226    97.363    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)       -0.061    97.302    Banco1/mem_reg[13][15]
  -------------------------------------------------------------------
                         required time                         97.302    
                         arrival time                         -13.196    
  -------------------------------------------------------------------
                         slack                                 84.106    

Slack (MET) :             84.145ns  (required time - arrival time)
  Source:                 FSM/current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Banco1/mem_reg[24][7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_clk_wiz_0 rise@100.000ns - CLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.363ns  (logic 3.000ns (19.527%)  route 12.363ns (80.473%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 97.993 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         1.636    -2.383    FSM/CLK
    SLICE_X58Y42         FDSE                                         r  FSM/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDSE (Prop_fdse_C_Q)         0.456    -1.927 f  FSM/current_state_reg[0]/Q
                         net (fo=39, routed)          2.280     0.354    FSM/current_state[0]
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.478 r  FSM/seg0_OBUF[6]_inst_i_73/O
                         net (fo=1, routed)           0.846     1.323    FSM/seg0_OBUF[6]_inst_i_73_n_0
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.152     1.475 r  FSM/seg0_OBUF[6]_inst_i_68/O
                         net (fo=128, routed)         3.878     5.353    Banco1/mem[0][1]_i_5_1
    SLICE_X61Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.679 f  Banco1/mem[0][1]_i_11/O
                         net (fo=1, routed)           0.875     6.554    Banco1/mem[0][1]_i_11_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.678 r  Banco1/mem[0][1]_i_6/O
                         net (fo=1, routed)           0.000     6.678    Banco1/mem[0][1]_i_6_n_0
    SLICE_X60Y29         MUXF7 (Prop_muxf7_I1_O)      0.214     6.892 r  Banco1/mem_reg[0][1]_i_3/O
                         net (fo=2, routed)           1.161     8.053    Banco1/mem[0][1]_i_6_0
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.297     8.350 r  Banco1/p_2_out_carry_i_8/O
                         net (fo=1, routed)           0.000     8.350    ALU1/S[1]
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.883 r  ALU1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    ALU1/p_2_out_carry_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.198 r  ALU1/p_2_out_carry__0/O[3]
                         net (fo=1, routed)           0.639     9.837    Banco1/p_0_in[3]
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.307    10.144 r  Banco1/mem[0][7]_i_2/O
                         net (fo=1, routed)           0.665    10.809    LFSR1/mem_reg[0][7]
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.152    10.961 r  LFSR1/mem[0][7]_i_1/O
                         net (fo=32, routed)          2.019    12.980    Banco1/D[7]
    SLICE_X60Y28         FDCE                                         r  Banco1/mem_reg[24][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk1 (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.487 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         1.506    97.993    Banco1/CLK
    SLICE_X60Y28         FDCE                                         r  Banco1/mem_reg[24][7]/C
                         clock pessimism             -0.411    97.581    
                         clock uncertainty           -0.226    97.355    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)       -0.230    97.125    Banco1/mem_reg[24][7]
  -------------------------------------------------------------------
                         required time                         97.125    
                         arrival time                         -12.980    
  -------------------------------------------------------------------
                         slack                                 84.145    

Slack (MET) :             84.167ns  (required time - arrival time)
  Source:                 FSM/current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Banco1/mem_reg[7][7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_clk_wiz_0 rise@100.000ns - CLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.342ns  (logic 3.000ns (19.554%)  route 12.342ns (80.446%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 97.994 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         1.636    -2.383    FSM/CLK
    SLICE_X58Y42         FDSE                                         r  FSM/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDSE (Prop_fdse_C_Q)         0.456    -1.927 f  FSM/current_state_reg[0]/Q
                         net (fo=39, routed)          2.280     0.354    FSM/current_state[0]
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.478 r  FSM/seg0_OBUF[6]_inst_i_73/O
                         net (fo=1, routed)           0.846     1.323    FSM/seg0_OBUF[6]_inst_i_73_n_0
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.152     1.475 r  FSM/seg0_OBUF[6]_inst_i_68/O
                         net (fo=128, routed)         3.878     5.353    Banco1/mem[0][1]_i_5_1
    SLICE_X61Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.679 f  Banco1/mem[0][1]_i_11/O
                         net (fo=1, routed)           0.875     6.554    Banco1/mem[0][1]_i_11_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.678 r  Banco1/mem[0][1]_i_6/O
                         net (fo=1, routed)           0.000     6.678    Banco1/mem[0][1]_i_6_n_0
    SLICE_X60Y29         MUXF7 (Prop_muxf7_I1_O)      0.214     6.892 r  Banco1/mem_reg[0][1]_i_3/O
                         net (fo=2, routed)           1.161     8.053    Banco1/mem[0][1]_i_6_0
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.297     8.350 r  Banco1/p_2_out_carry_i_8/O
                         net (fo=1, routed)           0.000     8.350    ALU1/S[1]
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.883 r  ALU1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    ALU1/p_2_out_carry_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.198 r  ALU1/p_2_out_carry__0/O[3]
                         net (fo=1, routed)           0.639     9.837    Banco1/p_0_in[3]
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.307    10.144 r  Banco1/mem[0][7]_i_2/O
                         net (fo=1, routed)           0.665    10.809    LFSR1/mem_reg[0][7]
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.152    10.961 r  LFSR1/mem[0][7]_i_1/O
                         net (fo=32, routed)          1.998    12.959    Banco1/D[7]
    SLICE_X60Y29         FDCE                                         r  Banco1/mem_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk1 (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.487 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         1.507    97.994    Banco1/CLK
    SLICE_X60Y29         FDCE                                         r  Banco1/mem_reg[7][7]/C
                         clock pessimism             -0.411    97.582    
                         clock uncertainty           -0.226    97.356    
    SLICE_X60Y29         FDCE (Setup_fdce_C_D)       -0.230    97.126    Banco1/mem_reg[7][7]
  -------------------------------------------------------------------
                         required time                         97.126    
                         arrival time                         -12.959    
  -------------------------------------------------------------------
                         slack                                 84.167    

Slack (MET) :             84.214ns  (required time - arrival time)
  Source:                 FSM/current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Banco1/mem_reg[7][15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_clk_wiz_0 rise@100.000ns - CLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.472ns  (logic 3.475ns (22.460%)  route 11.997ns (77.540%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 97.999 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         1.636    -2.383    FSM/CLK
    SLICE_X58Y42         FDSE                                         r  FSM/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDSE (Prop_fdse_C_Q)         0.456    -1.927 f  FSM/current_state_reg[0]/Q
                         net (fo=39, routed)          2.280     0.354    FSM/current_state[0]
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.478 r  FSM/seg0_OBUF[6]_inst_i_73/O
                         net (fo=1, routed)           0.846     1.323    FSM/seg0_OBUF[6]_inst_i_73_n_0
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.152     1.475 r  FSM/seg0_OBUF[6]_inst_i_68/O
                         net (fo=128, routed)         4.123     5.598    Banco1/mem[0][1]_i_5_1
    SLICE_X59Y26         LUT6 (Prop_lut6_I2_O)        0.326     5.924 r  Banco1/p_2_out_carry__0_i_94/O
                         net (fo=1, routed)           0.000     5.924    Banco1/p_2_out_carry__0_i_94_n_0
    SLICE_X59Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     6.169 r  Banco1/p_2_out_carry__0_i_69/O
                         net (fo=1, routed)           1.081     7.251    Banco1/p_2_out_carry__0_i_69_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I0_O)        0.298     7.549 r  Banco1/p_2_out_carry__0_i_27/O
                         net (fo=2, routed)           0.823     8.371    Banco1/p_2_out_carry__0_i_27_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.495 r  Banco1/p_2_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.495    ALU1/mem_reg[0][5][1]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.028 r  ALU1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.028    ALU1/p_2_out_carry__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.145 r  ALU1/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.145    ALU1/p_2_out_carry__1_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.460 r  ALU1/p_2_out_carry__2/O[3]
                         net (fo=1, routed)           0.659    10.120    FSM/p_0_in[4]
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.335    10.455 r  FSM/mem[0][15]_i_13/O
                         net (fo=1, routed)           0.389    10.844    Banco1/mem_reg[0][15]_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I1_O)        0.326    11.170 f  Banco1/mem[0][15]_i_9/O
                         net (fo=1, routed)           0.413    11.583    FSM/mem_reg[0][15]
    SLICE_X59Y31         LUT3 (Prop_lut3_I2_O)        0.124    11.707 r  FSM/mem[0][15]_i_2/O
                         net (fo=32, routed)          1.382    13.089    Banco1/D[15]
    SLICE_X61Y34         FDCE                                         r  Banco1/mem_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk1 (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.487 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         1.512    97.999    Banco1/CLK
    SLICE_X61Y34         FDCE                                         r  Banco1/mem_reg[7][15]/C
                         clock pessimism             -0.411    97.587    
                         clock uncertainty           -0.226    97.361    
    SLICE_X61Y34         FDCE (Setup_fdce_C_D)       -0.058    97.303    Banco1/mem_reg[7][15]
  -------------------------------------------------------------------
                         required time                         97.303    
                         arrival time                         -13.089    
  -------------------------------------------------------------------
                         slack                                 84.214    

Slack (MET) :             84.221ns  (required time - arrival time)
  Source:                 FSM/current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Banco1/mem_reg[10][7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_clk_wiz_0 rise@100.000ns - CLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.241ns  (logic 3.000ns (19.684%)  route 12.241ns (80.316%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns = ( 97.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         1.636    -2.383    FSM/CLK
    SLICE_X58Y42         FDSE                                         r  FSM/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDSE (Prop_fdse_C_Q)         0.456    -1.927 f  FSM/current_state_reg[0]/Q
                         net (fo=39, routed)          2.280     0.354    FSM/current_state[0]
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.478 r  FSM/seg0_OBUF[6]_inst_i_73/O
                         net (fo=1, routed)           0.846     1.323    FSM/seg0_OBUF[6]_inst_i_73_n_0
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.152     1.475 r  FSM/seg0_OBUF[6]_inst_i_68/O
                         net (fo=128, routed)         3.878     5.353    Banco1/mem[0][1]_i_5_1
    SLICE_X61Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.679 f  Banco1/mem[0][1]_i_11/O
                         net (fo=1, routed)           0.875     6.554    Banco1/mem[0][1]_i_11_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.678 r  Banco1/mem[0][1]_i_6/O
                         net (fo=1, routed)           0.000     6.678    Banco1/mem[0][1]_i_6_n_0
    SLICE_X60Y29         MUXF7 (Prop_muxf7_I1_O)      0.214     6.892 r  Banco1/mem_reg[0][1]_i_3/O
                         net (fo=2, routed)           1.161     8.053    Banco1/mem[0][1]_i_6_0
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.297     8.350 r  Banco1/p_2_out_carry_i_8/O
                         net (fo=1, routed)           0.000     8.350    ALU1/S[1]
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.883 r  ALU1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.883    ALU1/p_2_out_carry_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.198 r  ALU1/p_2_out_carry__0/O[3]
                         net (fo=1, routed)           0.639     9.837    Banco1/p_0_in[3]
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.307    10.144 r  Banco1/mem[0][7]_i_2/O
                         net (fo=1, routed)           0.665    10.809    LFSR1/mem_reg[0][7]
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.152    10.961 r  LFSR1/mem[0][7]_i_1/O
                         net (fo=32, routed)          1.897    12.858    Banco1/D[7]
    SLICE_X62Y26         FDCE                                         r  Banco1/mem_reg[10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk1 (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.487 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         1.504    97.991    Banco1/CLK
    SLICE_X62Y26         FDCE                                         r  Banco1/mem_reg[10][7]/C
                         clock pessimism             -0.425    97.565    
                         clock uncertainty           -0.226    97.339    
    SLICE_X62Y26         FDCE (Setup_fdce_C_D)       -0.260    97.079    Banco1/mem_reg[10][7]
  -------------------------------------------------------------------
                         required time                         97.079    
                         arrival time                         -12.858    
  -------------------------------------------------------------------
                         slack                                 84.221    

Slack (MET) :             84.240ns  (required time - arrival time)
  Source:                 FSM/current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Banco1/mem_reg[8][15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_clk_wiz_0 rise@100.000ns - CLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.423ns  (logic 3.475ns (22.531%)  route 11.948ns (77.469%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 98.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         1.636    -2.383    FSM/CLK
    SLICE_X58Y42         FDSE                                         r  FSM/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDSE (Prop_fdse_C_Q)         0.456    -1.927 f  FSM/current_state_reg[0]/Q
                         net (fo=39, routed)          2.280     0.354    FSM/current_state[0]
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.478 r  FSM/seg0_OBUF[6]_inst_i_73/O
                         net (fo=1, routed)           0.846     1.323    FSM/seg0_OBUF[6]_inst_i_73_n_0
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.152     1.475 r  FSM/seg0_OBUF[6]_inst_i_68/O
                         net (fo=128, routed)         4.123     5.598    Banco1/mem[0][1]_i_5_1
    SLICE_X59Y26         LUT6 (Prop_lut6_I2_O)        0.326     5.924 r  Banco1/p_2_out_carry__0_i_94/O
                         net (fo=1, routed)           0.000     5.924    Banco1/p_2_out_carry__0_i_94_n_0
    SLICE_X59Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     6.169 r  Banco1/p_2_out_carry__0_i_69/O
                         net (fo=1, routed)           1.081     7.251    Banco1/p_2_out_carry__0_i_69_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I0_O)        0.298     7.549 r  Banco1/p_2_out_carry__0_i_27/O
                         net (fo=2, routed)           0.823     8.371    Banco1/p_2_out_carry__0_i_27_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.495 r  Banco1/p_2_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.495    ALU1/mem_reg[0][5][1]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.028 r  ALU1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.028    ALU1/p_2_out_carry__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.145 r  ALU1/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.145    ALU1/p_2_out_carry__1_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.460 r  ALU1/p_2_out_carry__2/O[3]
                         net (fo=1, routed)           0.659    10.120    FSM/p_0_in[4]
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.335    10.455 r  FSM/mem[0][15]_i_13/O
                         net (fo=1, routed)           0.389    10.844    Banco1/mem_reg[0][15]_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I1_O)        0.326    11.170 f  Banco1/mem[0][15]_i_9/O
                         net (fo=1, routed)           0.413    11.583    FSM/mem_reg[0][15]
    SLICE_X59Y31         LUT3 (Prop_lut3_I2_O)        0.124    11.707 r  FSM/mem[0][15]_i_2/O
                         net (fo=32, routed)          1.334    13.041    Banco1/D[15]
    SLICE_X59Y36         FDCE                                         r  Banco1/mem_reg[8][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk1 (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    94.819 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    96.396    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.487 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         1.513    98.000    Banco1/CLK
    SLICE_X59Y36         FDCE                                         r  Banco1/mem_reg[8][15]/C
                         clock pessimism             -0.411    97.588    
                         clock uncertainty           -0.226    97.362    
    SLICE_X59Y36         FDCE (Setup_fdce_C_D)       -0.081    97.281    Banco1/mem_reg[8][15]
  -------------------------------------------------------------------
                         required time                         97.281    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                 84.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 FSM/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_0 rise@0.000ns - CLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.184%)  route 0.099ns (34.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         0.564    -0.565    FSM/CLK
    SLICE_X55Y39         FDCE                                         r  FSM/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  FSM/count_reg[0]/Q
                         net (fo=8, routed)           0.099    -0.325    FSM/count_reg_n_0_[0]
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.045    -0.280 r  FSM/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    FSM/count[4]
    SLICE_X54Y39         FDCE                                         r  FSM/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         0.835    -0.334    FSM/CLK
    SLICE_X54Y39         FDCE                                         r  FSM/count_reg[4]/C
                         clock pessimism             -0.219    -0.552    
    SLICE_X54Y39         FDCE (Hold_fdce_C_D)         0.121    -0.431    FSM/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 FSM/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_0 rise@0.000ns - CLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         0.564    -0.565    FSM/CLK
    SLICE_X55Y39         FDCE                                         r  FSM/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  FSM/count_reg[0]/Q
                         net (fo=8, routed)           0.101    -0.323    FSM/count_reg_n_0_[0]
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.045    -0.278 r  FSM/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    FSM/count[3]
    SLICE_X54Y39         FDCE                                         r  FSM/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         0.835    -0.334    FSM/CLK
    SLICE_X54Y39         FDCE                                         r  FSM/count_reg[3]/C
                         clock pessimism             -0.219    -0.552    
    SLICE_X54Y39         FDCE (Hold_fdce_C_D)         0.120    -0.432    FSM/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 FSM/op_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM/op_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_0 rise@0.000ns - CLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         0.565    -0.564    FSM/CLK
    SLICE_X57Y37         FDCE                                         r  FSM/op_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.423 f  FSM/op_counter_reg[2]/Q
                         net (fo=18, routed)          0.111    -0.312    FSM/op_counter[2]
    SLICE_X56Y37         LUT4 (Prop_lut4_I2_O)        0.045    -0.267 r  FSM/op_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    FSM/op_counter[1]_i_1_n_0
    SLICE_X56Y37         FDCE                                         r  FSM/op_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         0.833    -0.336    FSM/CLK
    SLICE_X56Y37         FDCE                                         r  FSM/op_counter_reg[1]/C
                         clock pessimism             -0.216    -0.551    
    SLICE_X56Y37         FDCE (Hold_fdce_C_D)         0.120    -0.431    FSM/op_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 FSM/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_0 rise@0.000ns - CLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.465%)  route 0.122ns (39.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         0.564    -0.565    FSM/CLK
    SLICE_X55Y39         FDCE                                         r  FSM/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  FSM/count_reg[2]/Q
                         net (fo=8, routed)           0.122    -0.303    FSM/count_reg_n_0_[2]
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  FSM/count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.258    FSM/count[5]
    SLICE_X54Y39         FDCE                                         r  FSM/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         0.835    -0.334    FSM/CLK
    SLICE_X54Y39         FDCE                                         r  FSM/count_reg[5]/C
                         clock pessimism             -0.219    -0.552    
    SLICE_X54Y39         FDCE (Hold_fdce_C_D)         0.121    -0.431    FSM/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 FSM/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_0 rise@0.000ns - CLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         0.564    -0.565    FSM/CLK
    SLICE_X54Y39         FDCE                                         r  FSM/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  FSM/count_reg[5]/Q
                         net (fo=7, routed)           0.072    -0.329    FSM/count_reg_n_0_[5]
    SLICE_X55Y39         LUT6 (Prop_lut6_I0_O)        0.045    -0.284 r  FSM/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    FSM/count[2]
    SLICE_X55Y39         FDCE                                         r  FSM/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         0.835    -0.334    FSM/CLK
    SLICE_X55Y39         FDCE                                         r  FSM/count_reg[2]/C
                         clock pessimism             -0.219    -0.552    
    SLICE_X55Y39         FDCE (Hold_fdce_C_D)         0.092    -0.460    FSM/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 FSM/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_0 rise@0.000ns - CLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         0.564    -0.565    FSM/CLK
    SLICE_X54Y39         FDCE                                         r  FSM/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  FSM/count_reg[5]/Q
                         net (fo=7, routed)           0.073    -0.328    FSM/count_reg_n_0_[5]
    SLICE_X55Y39         LUT6 (Prop_lut6_I0_O)        0.045    -0.283 r  FSM/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    FSM/count[1]
    SLICE_X55Y39         FDCE                                         r  FSM/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         0.835    -0.334    FSM/CLK
    SLICE_X55Y39         FDCE                                         r  FSM/count_reg[1]/C
                         clock pessimism             -0.219    -0.552    
    SLICE_X55Y39         FDCE (Hold_fdce_C_D)         0.091    -0.461    FSM/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 FSM/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_0 rise@0.000ns - CLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.081%)  route 0.128ns (37.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         0.564    -0.565    FSM/CLK
    SLICE_X54Y39         FDCE                                         r  FSM/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  FSM/count_reg[4]/Q
                         net (fo=8, routed)           0.128    -0.274    FSM/count_reg_n_0_[4]
    SLICE_X55Y39         LUT6 (Prop_lut6_I5_O)        0.045    -0.229 r  FSM/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    FSM/count[0]
    SLICE_X55Y39         FDCE                                         r  FSM/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         0.835    -0.334    FSM/CLK
    SLICE_X55Y39         FDCE                                         r  FSM/count_reg[0]/C
                         clock pessimism             -0.219    -0.552    
    SLICE_X55Y39         FDCE (Hold_fdce_C_D)         0.092    -0.460    FSM/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 LFSR1/aleatorio_sal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LFSR1/aleatorio_sal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_0 rise@0.000ns - CLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.441%)  route 0.184ns (56.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         0.590    -0.539    LFSR1/CLK
    SLICE_X58Y34         FDRE                                         r  LFSR1/aleatorio_sal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  LFSR1/aleatorio_sal_reg[2]/Q
                         net (fo=2, routed)           0.184    -0.215    LFSR1/Q[1]
    SLICE_X58Y34         FDRE                                         r  LFSR1/aleatorio_sal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         0.858    -0.311    LFSR1/CLK
    SLICE_X58Y34         FDRE                                         r  LFSR1/aleatorio_sal_reg[3]/C
                         clock pessimism             -0.229    -0.539    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.070    -0.469    LFSR1/aleatorio_sal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 LFSR1/aleatorio_sal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LFSR1/aleatorio_sal_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_0 rise@0.000ns - CLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.330%)  route 0.184ns (56.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         0.560    -0.569    LFSR1/CLK
    SLICE_X57Y30         FDRE                                         r  LFSR1/aleatorio_sal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  LFSR1/aleatorio_sal_reg[9]/Q
                         net (fo=2, routed)           0.184    -0.244    LFSR1/aleatorio_sal[9]
    SLICE_X57Y30         FDSE                                         r  LFSR1/aleatorio_sal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         0.827    -0.342    LFSR1/CLK
    SLICE_X57Y30         FDSE                                         r  LFSR1/aleatorio_sal_reg[10]/C
                         clock pessimism             -0.228    -0.569    
    SLICE_X57Y30         FDSE (Hold_fdse_C_D)         0.070    -0.499    LFSR1/aleatorio_sal_reg[10]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 FSM/timer1_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM/current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by CLK_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_0 rise@0.000ns - CLK_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.426%)  route 0.176ns (48.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         0.594    -0.535    FSM/CLK
    SLICE_X58Y43         FDCE                                         r  FSM/timer1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  FSM/timer1_reg/Q
                         net (fo=5, routed)           0.176    -0.219    FSM/timer1_reg_n_0
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.045    -0.174 r  FSM/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    FSM/next_state[0]
    SLICE_X58Y42         FDSE                                         r  FSM/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    instance_name/inst/CLK_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  instance_name/inst/clkout1_buf/O
                         net (fo=596, routed)         0.863    -0.306    FSM/CLK
    SLICE_X58Y42         FDSE                                         r  FSM/current_state_reg[0]/C
                         clock pessimism             -0.215    -0.520    
    SLICE_X58Y42         FDSE (Hold_fdse_C_D)         0.091    -0.429    FSM/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   instance_name/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  instance_name/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X63Y27    Banco1/mem_reg[0][1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X52Y27    Banco1/mem_reg[0][2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X63Y27    Banco1/mem_reg[0][3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X52Y27    Banco1/mem_reg[0][4]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X59Y26    Banco1/mem_reg[0][5]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X63Y27    Banco1/mem_reg[0][6]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X63Y27    Banco1/mem_reg[0][7]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X53Y33    Banco1/mem_reg[0][8]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X63Y27    Banco1/mem_reg[0][1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X52Y27    Banco1/mem_reg[0][2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X63Y27    Banco1/mem_reg[0][3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X52Y27    Banco1/mem_reg[0][4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X59Y26    Banco1/mem_reg[0][5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X59Y26    Banco1/mem_reg[0][5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X63Y27    Banco1/mem_reg[0][6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X63Y27    Banco1/mem_reg[0][7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X49Y30    Banco1/mem_reg[10][0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X57Y26    Banco1/mem_reg[13][4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X52Y27    Banco1/mem_reg[0][2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X52Y27    Banco1/mem_reg[0][4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X59Y26    Banco1/mem_reg[0][5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X53Y33    Banco1/mem_reg[0][8]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X53Y33    Banco1/mem_reg[0][8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X50Y32    Banco1/mem_reg[0][9]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X50Y32    Banco1/mem_reg[0][9]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X49Y30    Banco1/mem_reg[10][0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X57Y26    Banco1/mem_reg[13][4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X57Y26    Banco1/mem_reg[13][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   instance_name/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  instance_name/inst/plle2_adv_inst/CLKFBOUT



