	component ADS131A0X is
		port (
			clk_clk                         : in  std_logic                    := 'X'; -- clk
			gpio_external_connection_export : out std_logic_vector(1 downto 0);        -- export
			reset_reset_n                   : in  std_logic                    := 'X'; -- reset_n
			spi_external_MISO               : in  std_logic                    := 'X'; -- MISO
			spi_external_MOSI               : out std_logic;                           -- MOSI
			spi_external_SCLK               : out std_logic;                           -- SCLK
			spi_external_SS_n               : out std_logic                            -- SS_n
		);
	end component ADS131A0X;

