EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 8
Title "Sitina Ne"
Date ""
Rev "R0P2"
Comp "ZephRay"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 6000 5200 1000 500 
U 5F5596FF
F0 "vsub" 50
F1 "vsub.sch" 50
F2 "STROBE_AB" I L 6000 5400 50 
F3 "VSUB" O R 7000 5500 50 
F4 "SUBCK" I L 6000 5500 50 
$EndSheet
$Sheet
S 6000 2400 1000 1500
U 5FAA94D1
F0 "hdriver" 50
F1 "hdriver.sch" 50
F2 "RR_AFE" I L 6000 3700 50 
F3 "H1BINR_AFE" I L 6000 3600 50 
F4 "H2BR_AFE" I L 6000 3200 50 
F5 "H2_AFE" I L 6000 2800 50 
F6 "H1BINL_AFE" I L 6000 2700 50 
F7 "RL_AFE" I L 6000 2600 50 
F8 "H1_AFE" I L 6000 2900 50 
F9 "H1BR_AFE" I L 6000 3400 50 
F10 "RR" O R 7000 3700 50 
F11 "RL" O R 7000 2600 50 
F12 "H1BINR" O R 7000 3600 50 
F13 "H2BR" O R 7000 3200 50 
F14 "H1BR" O R 7000 3400 50 
F15 "H1SR" O R 7000 3300 50 
F16 "H2SR" O R 7000 3500 50 
F17 "H2SL" O R 7000 2800 50 
F18 "H1SL" O R 7000 2900 50 
F19 "H1BL" O R 7000 3000 50 
F20 "H2BL" O R 7000 3100 50 
F21 "H1BINL" O R 7000 2700 50 
$EndSheet
$Sheet
S 6000 4200 1000 700 
U 5F8E5255
F0 "vdriver" 50
F1 "vdriver.sch" 50
F2 "V2_3rd_AFE" I L 6000 4600 50 
F3 "V2" O R 7000 4500 50 
F4 "V1_AFE" I L 6000 4400 50 
F5 "V1" O R 7000 4400 50 
F6 "FDG_CD_AFE" I L 6000 4700 50 
F7 "FDG" O R 7000 4700 50 
F8 "V2_AFE" I L 6000 4500 50 
$EndSheet
$Sheet
S 7500 2400 1000 3500
U 5F4D8A66
F0 "ccd" 50
F1 "ccd.sch" 50
F2 "RL" I L 7500 2600 50 
F3 "H1BINL" I L 7500 2700 50 
F4 "H2SL" I L 7500 2800 50 
F5 "H1SL" I L 7500 2900 50 
F6 "H1BL" I L 7500 3000 50 
F7 "H2BL" I L 7500 3100 50 
F8 "H2BR" I L 7500 3200 50 
F9 "H1SR" I L 7500 3300 50 
F10 "H2SR" I L 7500 3500 50 
F11 "H1BINR" I L 7500 3600 50 
F12 "RR" I L 7500 3700 50 
F13 "H1BR" I L 7500 3400 50 
F14 "FDG" I L 7500 4700 50 
F15 "VSUB" I L 7500 5500 50 
F16 "V1" I L 7500 4400 50 
F17 "V2" I L 7500 4500 50 
F18 "VOUTL" O R 8500 3400 50 
F19 "VOUTR" O R 8500 3500 50 
$EndSheet
Wire Wire Line
	7000 2600 7500 2600
Wire Wire Line
	7000 2700 7500 2700
Wire Wire Line
	7000 2800 7500 2800
Wire Wire Line
	7000 2900 7500 2900
Wire Wire Line
	7000 3000 7500 3000
Wire Wire Line
	7000 3100 7500 3100
Wire Wire Line
	7000 3200 7500 3200
Wire Wire Line
	7000 3300 7500 3300
Wire Wire Line
	7000 3400 7500 3400
Wire Wire Line
	7000 3500 7500 3500
Wire Wire Line
	7000 3600 7500 3600
Wire Wire Line
	7000 3700 7500 3700
Wire Wire Line
	7000 4400 7500 4400
Wire Wire Line
	7000 4500 7500 4500
Wire Wire Line
	7000 4700 7500 4700
Wire Wire Line
	7000 5500 7500 5500
Wire Wire Line
	5500 2600 6000 2600
Wire Wire Line
	5500 2700 6000 2700
Wire Wire Line
	5500 2800 6000 2800
Wire Wire Line
	5500 2900 6000 2900
Wire Wire Line
	5500 3200 6000 3200
Wire Wire Line
	5500 3400 6000 3400
Wire Wire Line
	5500 3600 6000 3600
Wire Wire Line
	5500 3700 6000 3700
Wire Wire Line
	5500 4400 6000 4400
Wire Wire Line
	5500 4500 6000 4500
Wire Wire Line
	5500 4600 6000 4600
Wire Wire Line
	5500 4700 6000 4700
Wire Wire Line
	5500 4900 5800 4900
Wire Wire Line
	5800 4900 5800 5400
Wire Wire Line
	5800 5400 6000 5400
Wire Wire Line
	6000 5500 5700 5500
Wire Wire Line
	5700 5500 5700 5000
Wire Wire Line
	5700 5000 5500 5000
$Sheet
S 4500 2400 1000 2800
U 5D0B94DA
F0 "afe" 50
F1 "afe.sch" 50
F2 "CSI_PCLK" O L 4500 2900 50 
F3 "CSI_HSYNC" O L 4500 3100 50 
F4 "CSI_VSYNC" O L 4500 3200 50 
F5 "AFE_SYNC" I L 4500 3400 50 
F6 "AFE_RST" I L 4500 3500 50 
F7 "AFE_SCK" I L 4500 3600 50 
F8 "AFE_SDATA" I L 4500 3700 50 
F9 "AFE_SL" I L 4500 3800 50 
F10 "CCDIN_A" I L 4500 2600 50 
F11 "AFE_RG_A" O R 5500 2600 50 
F12 "AFE_H1_A" O R 5500 2900 50 
F13 "AFE_H2_A" O R 5500 2800 50 
F14 "AFE_HL_A" O R 5500 2700 50 
F15 "AFE_RG_B" O R 5500 3700 50 
F16 "AFE_H1_B" O R 5500 3400 50 
F17 "AFE_H2_B" O R 5500 3200 50 
F18 "AFE_HL_B" O R 5500 3600 50 
F19 "AFE_SUBCK" O R 5500 5000 50 
F20 "AFE_V1" O R 5500 4400 50 
F21 "AFE_V2" O R 5500 4500 50 
F22 "AFE_V2_3rd" O R 5500 4600 50 
F23 "CCDIN_B" I L 4500 2700 50 
F24 "AFE_FDG" O R 5500 4700 50 
F25 "GPO1_STROBE" O R 5500 4900 50 
F26 "CSI_D[13..0]" O L 4500 3000 50 
F27 "PWR_EN" O L 4500 5000 50 
$EndSheet
Wire Wire Line
	4000 2900 4500 2900
Wire Wire Line
	4500 3100 4000 3100
Wire Wire Line
	4000 3200 4500 3200
Wire Bus Line
	4500 3000 4000 3000
Wire Wire Line
	4000 3600 4500 3600
Wire Wire Line
	4000 3700 4500 3700
Wire Wire Line
	4000 3800 4500 3800
Wire Wire Line
	8500 3400 8700 3400
Wire Wire Line
	4300 2200 4300 2600
Wire Wire Line
	4300 2600 4500 2600
Wire Wire Line
	8500 3500 8800 3500
Wire Wire Line
	4200 2100 4200 2700
Wire Wire Line
	4200 2700 4500 2700
$Sheet
S 4500 5500 1000 400 
U 5F683BA6
F0 "power" 50
F1 "power.sch" 50
F2 "CCD_PWR_EN" I L 4500 5700 50 
$EndSheet
Wire Wire Line
	8700 3400 8700 2200
Wire Wire Line
	8700 2200 4300 2200
Wire Wire Line
	8800 3500 8800 2100
Wire Wire Line
	8800 2100 4200 2100
Text Notes 4550 5600 0    50   ~ 0
0
Text Notes 4550 2500 0    50   ~ 0
800
Text Notes 6050 2500 0    50   ~ 0
900
Text Notes 6050 4300 0    50   ~ 0
1000
Text Notes 6050 5300 0    50   ~ 0
1100
Text Notes 7550 2500 0    50   ~ 0
1200
Wire Wire Line
	4000 3400 4500 3400
Wire Wire Line
	4000 3500 4500 3500
Wire Wire Line
	4500 5000 4300 5000
Wire Wire Line
	4300 5000 4300 5700
Wire Wire Line
	4300 5700 4500 5700
$Sheet
S 3000 2700 1000 1300
U 5F7DB3F2
F0 "connector" 50
F1 "connector.sch" 50
F2 "CSI_HSYNC" I R 4000 3100 50 
F3 "CSI_VSYNC" I R 4000 3200 50 
F4 "AFE_SYNC" O R 4000 3400 50 
F5 "AFE_RST" O R 4000 3500 50 
F6 "AFE_SCK" O R 4000 3600 50 
F7 "AFE_SDATA" O R 4000 3700 50 
F8 "AFE_SL" O R 4000 3800 50 
F9 "CSI_D[13..0]" I R 4000 3000 50 
F10 "CSI_PCLK" I R 4000 2900 50 
$EndSheet
$EndSCHEMATC
