// Seed: 1960852629
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wor   id_9 = 1 != ~id_9;
  logic id_10;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd57,
    parameter id_9 = 32'd65
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9
);
  input wire _id_9;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_5,
      id_5,
      id_2,
      id_3,
      id_3
  );
  output wand id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire _id_1;
  assign id_8 = id_7 == id_1;
  wire [id_1 : -1] id_10, id_11;
  wire [id_9  <  1 : -1] id_12;
  assign id_4 = -1;
endmodule
