#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Sep 19 21:41:30 2024
# Process ID: 8220
# Current directory: C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.runs/impl_1
# Command line: vivado.exe -log test_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_top.tcl -notrace
# Log file: C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.runs/impl_1/test_top.vdi
# Journal file: C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.runs/impl_1\vivado.jou
# Running On: YanX, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16885 MB
#-----------------------------------------------------------
source test_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 493.773 ; gain = 182.977
Command: link_design -top test_top -part xc7a200tifbg484-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tifbg484-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 943.398 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst_n'. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pin'. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[0]'. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[1]'. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[2]'. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[3]'. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx'. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst_n'. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pin'. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[0]'. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[1]'. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[2]'. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[3]'. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx'. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1070.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 17 Warnings, 17 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1070.238 ; gain = 572.527
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.701 . Memory (MB): peak = 1075.262 ; gain = 5.023

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e93c4fe1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1565.852 ; gain = 490.590

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: e93c4fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1930.414 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: e93c4fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1930.414 ; gain = 0.000
Phase 1 Initialization | Checksum: e93c4fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1930.414 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: e93c4fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1930.414 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: e93c4fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1930.414 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: e93c4fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1930.414 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: e93c4fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1930.414 ; gain = 0.000
Retarget | Checksum: e93c4fe1
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: e93c4fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1930.414 ; gain = 0.000
Constant propagation | Checksum: e93c4fe1
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: e93c4fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1930.414 ; gain = 0.000
Sweep | Checksum: e93c4fe1
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: e93c4fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1930.414 ; gain = 0.000
BUFG optimization | Checksum: e93c4fe1
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: e93c4fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1930.414 ; gain = 0.000
Shift Register Optimization | Checksum: e93c4fe1
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: e93c4fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1930.414 ; gain = 0.000
Post Processing Netlist | Checksum: e93c4fe1
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: e93c4fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1930.414 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1930.414 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: e93c4fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1930.414 ; gain = 0.000
Phase 9 Finalization | Checksum: e93c4fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1930.414 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e93c4fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1930.414 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1930.414 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e93c4fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1930.414 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e93c4fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1930.414 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1930.414 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: e93c4fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1930.414 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 17 Warnings, 17 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1930.414 ; gain = 860.176
INFO: [runtcl-4] Executing : report_drc -file test_top_drc_opted.rpt -pb test_top_drc_opted.pb -rpx test_top_drc_opted.rpx
Command: report_drc -file test_top_drc_opted.rpt -pb test_top_drc_opted.pb -rpx test_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.runs/impl_1/test_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
ERROR: [Common 17-37] Directory in which file netlist_EMPTY_rda.json is to be written does not exist [C:/Users/39551/Desktop/College Files/[3] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.runs/impl_1/.Xil/Vivado-8220-YanX/dcp0]
WARNING: [Designutils 47-770]  
INFO: [Common 17-1381] The checkpoint 'C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.runs/impl_1/test_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200ti'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1934.832 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1934.832 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1934.832 ; gain = 0.000
ERROR: [Place 30-494] The design is empty
Resolution: Check if opt_design has removed all the leaf cells of your design.  Check whether you have instantiated and connected all of the top level ports.
Ending Placer Task | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1934.832 ; gain = 0.000
39 Infos, 18 Warnings, 17 Critical Warnings and 3 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Thu Sep 19 21:42:18 2024...
