UVM_INFO lib/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO lib/uvm-2017/src/base/uvm_root.svh(517) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO @ 0: reporter [RNTST] Running test serdesphy_init_test...
UVM_INFO tests/serdesphy_init_test.sv(32) @ 0: uvm_test_top [UVM_TEST_TOP] 
******************** sys_agent_config ********************
 clk_freq                : 250.00 MHz    
 clk_duty_cycle          : 50 percent 
 rst_assert              : 20 clks    
 post_rst                : 20 clks    
 pins                    : 00000000          
********************** sys_agent_config ********************

UVM_INFO lib/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "env" of the component "uvm_test_top.env" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sys_agt" of the component "uvm_test_top.env.sys_agt" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "ap" of the component "uvm_test_top.env.sys_agt.ap" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "cfg.seqr" of the component "uvm_test_top.env.sys_agt.cfg.seqr" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.env.sys_agt.cfg.seqr.req_fifo" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.env.sys_agt.cfg.seqr.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.env.sys_agt.cfg.seqr.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.env.sys_agt.cfg.seqr.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.env.sys_agt.cfg.seqr.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.env.sys_agt.cfg.seqr.rsp_export" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.env.sys_agt.cfg.seqr.seq_item_export" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.env.sys_agt.cfg.seqr.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.env.sys_agt.cfg.seqr.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.env.sys_agt.cfg.seqr.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.env.sys_agt.cfg.seqr.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.env.sys_agt.cfg.seqr.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.env.sys_agt.cfg.seqr.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "drv" of the component "uvm_test_top.env.sys_agt.drv" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.env.sys_agt.drv.rsp_port" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.env.sys_agt.drv.seq_item_port" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "mon" of the component "uvm_test_top.env.sys_agt.mon" violates the uvm component name constraints
UVM_WARNING lib/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "ap" of the component "uvm_test_top.env.sys_agt.mon.ap" violates the uvm component name constraints
UVM_INFO agents/sys/sys_driver.sv(19) @ 0: uvm_test_top.env.sys_agt.drv [sys_driver] Driver run_phase started
UVM_INFO tests/serdesphy_init_test.sv(40) @ 0: uvm_test_top [serdesphy_init_test] ------ :: STARTING TEST :: ------
UVM_WARNING @ 0: run_objection [OBJTN_CLEAR] Object 'uvm_top' cleared objection counts for run_objection
UVM_INFO seq/serdesphy_init_csr_seq.sv(26) @ 0: reporter@@init_seq [serdesphy_init_csr_seq] CSR SEQ BODY STARTED
UVM_INFO seq/serdesphy_base_seq.sv(16) @ 0: reporter@@init_seq [serdesphy_init_csr_seq] SERDESPHY_BASE_SEQ BODY STARTED
UVM_INFO seq/serdesphy_base_seq.sv(26) @ 0: reporter@@init_seq [serdesphy_init_csr_seq] Starting sys_init_seq
UVM_INFO agents/sys/seqs/sys_init_seq.sv(15) @ 0: uvm_test_top.env.sys_agt.cfg.seqr@@sys_init_sq [sys_init_seq] sys_init_seq body started
UVM_INFO agents/sys/sys_driver.sv(30) @ 0: uvm_test_top.env.sys_agt.drv [sys_driver] Driver got item: start_clk=1, assert_rst=0
UVM_INFO agents/sys/sys_driver.sv(33) @ 0: uvm_test_top.env.sys_agt.drv [sys_driver] Starting clock
UVM_INFO agents/sys/seqs/sys_init_seq.sv(17) @ 0: uvm_test_top.env.sys_agt.cfg.seqr@@sys_init_sq [sys_init_seq] start_clk completed, calling assert_reset
UVM_INFO tests/serdesphy_base_test.sv(76) @ 0: uvm_test_top [serdesphy_init_test] ---------------------------------------
UVM_INFO tests/serdesphy_base_test.sv(77) @ 0: uvm_test_top [serdesphy_init_test] ----           TEST PASS           ----
UVM_INFO tests/serdesphy_base_test.sv(78) @ 0: uvm_test_top [serdesphy_init_test] ---------------------------------------
UVM_INFO lib/uvm-2017/src/base/uvm_report_server.svh(864) @ 0: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   17
UVM_WARNING :   24
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[NO_DPI_TSTNAME]     1
[OBJTN_CLEAR]     1
[RNTST]     1
[UVM/COMP/NAME]    23
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[UVM_TEST_TOP]     1
[serdesphy_init_csr_seq]     3
[serdesphy_init_test]     4
[sys_driver]     3
[sys_init_seq]     2

- lib/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.045 devel
- Verilator: $finish at 2ns; walltime 0.008 s; speed 248.633 ns/s
- Verilator: cpu 0.008 s on 1 threads; alloced 11 MB
