.TH "CMSIS_CoreDebug" 3 "Version JSTDRVF4" "Joystick Driver" \" -*- nroff -*-
.ad l
.nh
.SH NAME
CMSIS_CoreDebug \- Core Debug Registers (CoreDebug)
.PP
 \- Type definitions for the Core Debug Registers\&.  

.SH SYNOPSIS
.br
.PP
.SS "Topics"

.in +1c
.ti -1c
.RI "\fBDebug Control Block\fP"
.br
.RI "Type definitions for the Debug Control Block Registers\&. "
.in -1c
.SS "Data Structures"

.in +1c
.ti -1c
.RI "struct \fBCoreDebug_Type\fP"
.br
.RI "Structure type to access the Core Debug Register (CoreDebug)\&. "
.in -1c
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBCoreDebug_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBCoreDebug\fP   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBCoreDebug\fP   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBCoreDebug\fP   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBCoreDebug\fP   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP)"
.br
.ti -1c
.RI "#define \fB__NVIC_SetPriorityGrouping\fP(X)"
.br
.ti -1c
.RI "#define \fB__NVIC_GetPriorityGrouping\fP()"
.br
.ti -1c
.RI "#define \fB__NVIC_SetPriorityGrouping\fP(X)"
.br
.ti -1c
.RI "#define \fB__NVIC_GetPriorityGrouping\fP()"
.br
.ti -1c
.RI "#define \fB__NVIC_SetPriorityGrouping\fP(X)"
.br
.ti -1c
.RI "#define \fB__NVIC_GetPriorityGrouping\fP()"
.br
.ti -1c
.RI "#define \fB__NVIC_SetPriorityGrouping\fP(X)"
.br
.ti -1c
.RI "#define \fB__NVIC_GetPriorityGrouping\fP()"
.br
.in -1c
.in +1c
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Msk\fP   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Msk\fP   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Msk\fP   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Msk\fP   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Msk\fP   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Msk\fP   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Msk\fP   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Msk\fP   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Msk\fP   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Msk\fP   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Msk\fP   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Msk\fP   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Msk\fP   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Msk\fP   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Msk\fP   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Msk\fP   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Msk\fP   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Msk\fP   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Msk\fP   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Msk\fP   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Msk\fP   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Msk\fP   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Msk\fP   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Msk\fP   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Msk\fP   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Msk\fP   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Msk\fP   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Msk\fP   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Msk\fP   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Msk\fP   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Msk\fP   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Msk\fP   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Msk\fP   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Msk\fP   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Msk\fP   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Msk\fP   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Msk\fP   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Msk\fP   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Msk\fP   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Msk\fP   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Msk\fP   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Msk\fP   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Msk\fP   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Msk\fP   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Msk\fP   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Msk\fP   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Msk\fP   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Msk\fP   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Msk\fP   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Msk\fP   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Msk\fP   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Msk\fP   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Msk\fP   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Msk\fP   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Msk\fP   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Msk\fP   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Msk\fP   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Msk\fP   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBCoreDebug\fP   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP   )"
.br
.ti -1c
.RI "#define \fBCoreDebug_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBCoreDebug\fP   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP   )"
.br
.ti -1c
.RI "#define \fBCoreDebug_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBCoreDebug\fP   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP   )"
.br
.ti -1c
.RI "#define \fBCoreDebug_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBCoreDebug\fP   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP   )"
.br
.ti -1c
.RI "#define \fBCoreDebug_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBCoreDebug\fP   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP   )"
.br
.ti -1c
.RI "#define \fBCoreDebug_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBCoreDebug\fP   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP   )"
.br
.ti -1c
.RI "#define \fBCoreDebug_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBCoreDebug\fP   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP   )"
.br
.ti -1c
.RI "#define \fBCoreDebug_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBCoreDebug\fP   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP   )"
.br
.in -1c
.in +1c
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_FPD_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_FPD_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_FPD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SUIDE_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SUIDE_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_NSUIDE_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_NSUIDE_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_NSUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SDE_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_PMOV_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_PMOV_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_PMOV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_REQ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_PEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDEN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_UIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDAPEN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDAPEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_UIDAPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_FSDMA_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_FSDMA_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_FSDMA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Msk\fP   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Msk\fP   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Msk\fP   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Msk\fP   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Msk\fP   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Msk\fP   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Msk\fP   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Msk\fP   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Msk\fP   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Msk\fP   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Msk\fP   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Msk\fP   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Msk\fP   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Msk\fP   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Msk\fP   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Msk\fP   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Msk\fP   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Msk\fP   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Msk\fP   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Msk\fP   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Msk\fP   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Msk\fP   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Msk\fP   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Msk\fP   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_FPD_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_FPD_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_FPD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SUIDE_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SUIDE_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_NSUIDE_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_NSUIDE_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_NSUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SDE_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_PMOV_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_PMOV_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_PMOV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_REQ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_PEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDEN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_UIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDAPEN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDAPEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_UIDAPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_FSDMA_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_FSDMA_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_FSDMA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Msk\fP   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Msk\fP   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Msk\fP   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Msk\fP   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_FPD_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_FPD_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_FPD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SUIDE_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SUIDE_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_NSUIDE_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_NSUIDE_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_NSUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SDE_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_PMOV_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_PMOV_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_PMOV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_REQ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_PEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDEN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_UIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDAPEN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDAPEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_UIDAPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_FSDMA_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_FSDMA_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_FSDMA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Msk\fP   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Msk\fP   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Msk\fP   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Msk\fP   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.in -1c
.in +1c
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_DWTENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_DWTENA_Msk\fP   (1UL << \fBCoreDebug_DEMCR_DWTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_DWTENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_DWTENA_Msk\fP   (1UL << \fBCoreDebug_DEMCR_DWTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fB__NVIC_SetPriorityGrouping\fP(X)"
.br
.ti -1c
.RI "#define \fB__NVIC_GetPriorityGrouping\fP()"
.br
.RI "Get Priority Grouping\&. "
.in -1c
.SH "Detailed Description"
.PP 
Type definitions for the Core Debug Registers\&. 

SC000 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor\&. Therefore they are not covered by the SC000 header file\&.

.PP
Cortex-M1 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor\&. Therefore they are not covered by the Cortex-M1 header file\&.

.PP
Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor\&. Therefore they are not covered by the Cortex-M0+ header file\&.

.PP
Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor\&. Therefore they are not covered by the Cortex-M0 header file\&.
.SH "Macro Definition Documentation"
.PP 
.SS "__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping( void)"
\fBValue:\fP
.nf
(0U)
.PP
.fi

.PP
Get Priority Grouping\&. Reads the priority grouping field from the NVIC Interrupt Controller\&. 
.PP
\fBReturns\fP
.RS 4
Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)\&. 
.RE
.PP

.PP
Definition at line \fB1441\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define __NVIC_GetPriorityGrouping( void)"
\fBValue:\fP
.nf
(0U)
.PP
.fi

.PP
Definition at line \fB615\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define __NVIC_GetPriorityGrouping( void)"
\fBValue:\fP
.nf
(0U)
.PP
.fi

.PP
Definition at line \fB733\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define __NVIC_GetPriorityGrouping( void)"
\fBValue:\fP
.nf
(0U)
.PP
.fi

.PP
Definition at line \fB642\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define __NVIC_GetPriorityGrouping( void)"
\fBValue:\fP
.nf
(0U)
.PP
.fi

.PP
Definition at line \fB1516\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define __NVIC_SetPriorityGrouping( X)"
\fBValue:\fP
.nf
(void)(X)
.PP
.fi

.PP
Definition at line \fB1440\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define __NVIC_SetPriorityGrouping( X)"
\fBValue:\fP
.nf
(void)(X)
.PP
.fi

.PP
Definition at line \fB614\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define __NVIC_SetPriorityGrouping( X)"
\fBValue:\fP
.nf
(void)(X)
.PP
.fi

.PP
Definition at line \fB732\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define __NVIC_SetPriorityGrouping( X)"
\fBValue:\fP
.nf
(void)(X)
.PP
.fi

.PP
Definition at line \fB641\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define __NVIC_SetPriorityGrouping( X)"
\fBValue:\fP
.nf
(void)(X)
.PP
.fi

.PP
Definition at line \fB1515\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP   )"

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Core Debug configuration struct

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Definition at line \fB3112\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP   )"

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Core Debug configuration struct

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Definition at line \fB1317\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP   )"

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Core Debug configuration struct

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Definition at line \fB2142\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP   )"

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Core Debug configuration struct

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Definition at line \fB1392\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP)"
Core Debug configuration struct

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Definition at line \fB1396\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP   )"

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Core Debug configuration struct

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Definition at line \fB2217\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP   )"

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Core Debug configuration struct

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Definition at line \fB2217\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP)"
Core Debug configuration struct

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Definition at line \fB1566\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP   )"

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Core Debug configuration struct

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Definition at line \fB3620\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP)"
Core Debug configuration struct

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Definition at line \fB1793\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP   )"

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Core Debug configuration struct 
.PP
Definition at line \fB3523\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP)"
Core Debug configuration struct 
.PP
Definition at line \fB1379\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_BASE   (0xE000EDF0UL)"

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Core Debug Base Address

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Definition at line \fB3098\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_BASE   (0xE000EDF0UL)"

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Core Debug Base Address

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Definition at line \fB1304\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_BASE   (0xE000EDF0UL)"

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Core Debug Base Address

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Definition at line \fB2128\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_BASE   (0xE000EDF0UL)"

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Core Debug Base Address

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Definition at line \fB1379\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_BASE   (0xE000EDF0UL)"
Core Debug Base Address

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Definition at line \fB1384\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_BASE   (0xE000EDF0UL)"

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Core Debug Base Address

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Definition at line \fB2203\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_BASE   (0xE000EDF0UL)"

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Core Debug Base Address

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Definition at line \fB2203\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_BASE   (0xE000EDF0UL)"
Core Debug Base Address

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Definition at line \fB1554\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_BASE   (0xE000EDF0UL)"

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Core Debug Base Address

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Definition at line \fB3600\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_BASE   (0xE000EDF0UL)"
Core Debug Base Address

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Definition at line \fB1781\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_BASE   (0xE000EDF0UL)"

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Core Debug Base Address 
.PP
Definition at line \fB3504\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_BASE   (0xE000EDF0UL)"
Core Debug Base Address 
.PP
Definition at line \fB1367\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_FSDMA_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_FSDMA_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Mask 
.RE
.PP

.PP
Definition at line \fB2757\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_FSDMA_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_FSDMA_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Mask 
.RE
.PP

.PP
Definition at line \fB3253\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_FSDMA_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_FSDMA_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Mask 
.RE
.PP

.PP
Definition at line \fB3158\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_FSDMA_Pos   8U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Position 
.RE
.PP

.PP
Definition at line \fB2756\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_FSDMA_Pos   8U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Position 
.RE
.PP

.PP
Definition at line \fB3252\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_FSDMA_Pos   8U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Position 
.RE
.PP

.PP
Definition at line \fB3157\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
Definition at line \fB2766\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
Definition at line \fB1064\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
Definition at line \fB1842\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
Definition at line \fB1139\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
Definition at line \fB1917\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
Definition at line \fB1917\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
Definition at line \fB3262\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
Definition at line \fB3167\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
Definition at line \fB2765\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
Definition at line \fB1063\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
Definition at line \fB1841\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
Definition at line \fB1138\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
Definition at line \fB1916\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
Definition at line \fB1916\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
Definition at line \fB3261\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
Definition at line \fB3166\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB2760\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB1058\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB1836\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB1133\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB1911\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB1911\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB3256\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB3161\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
Definition at line \fB2759\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
Definition at line \fB1057\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
Definition at line \fB1835\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
Definition at line \fB1132\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
Definition at line \fB1910\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
Definition at line \fB1910\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
Definition at line \fB3255\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
Definition at line \fB3160\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB2769\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1067\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1845\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1142\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1920\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1920\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB3265\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB3170\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB2768\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1066\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1844\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1141\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1919\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1919\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB3264\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB3169\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB2763\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1061\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1839\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1136\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1914\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1914\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB3259\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB3164\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB2762\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1060\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1838\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1135\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1913\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1913\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB3258\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB3163\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDAPEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_UIDAPEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Mask 
.RE
.PP

.PP
Definition at line \fB2754\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDAPEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_UIDAPEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Mask 
.RE
.PP

.PP
Definition at line \fB3250\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDAPEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_UIDAPEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Mask 
.RE
.PP

.PP
Definition at line \fB3155\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDAPEN_Pos   9U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Position 
.RE
.PP

.PP
Definition at line \fB2753\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDAPEN_Pos   9U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Position 
.RE
.PP

.PP
Definition at line \fB3249\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDAPEN_Pos   9U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Position 
.RE
.PP

.PP
Definition at line \fB3154\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_UIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB2751\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_UIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB3247\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_UIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB3152\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDEN_Pos   10U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Position 
.RE
.PP

.PP
Definition at line \fB2750\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDEN_Pos   10U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Position 
.RE
.PP

.PP
Definition at line \fB3246\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDEN_Pos   10U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Position 
.RE
.PP

.PP
Definition at line \fB3151\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
CoreDebug DCRSR: REGSEL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
Definition at line \fB2694\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
CoreDebug DCRSR: REGSEL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
Definition at line \fB1044\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
CoreDebug DCRSR: REGSEL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
Definition at line \fB1792\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
CoreDebug DCRSR: REGSEL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
Definition at line \fB1119\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
CoreDebug DCRSR: REGSEL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
Definition at line \fB1301\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
CoreDebug DCRSR: REGSEL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
Definition at line \fB1867\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
CoreDebug DCRSR: REGSEL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
Definition at line \fB1867\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
CoreDebug DCRSR: REGSEL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
Definition at line \fB1471\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
CoreDebug DCRSR: REGSEL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
Definition at line \fB3190\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
CoreDebug DCRSR: REGSEL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
Definition at line \fB1698\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
CoreDebug DCRSR: REGSEL Mask 
.PP
Definition at line \fB3095\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
CoreDebug DCRSR: REGSEL Mask 
.PP
Definition at line \fB1284\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
CoreDebug DCRSR: REGSEL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
Definition at line \fB2693\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
CoreDebug DCRSR: REGSEL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
Definition at line \fB1043\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
CoreDebug DCRSR: REGSEL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
Definition at line \fB1791\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
CoreDebug DCRSR: REGSEL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
Definition at line \fB1118\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Pos   0U"
CoreDebug DCRSR: REGSEL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
Definition at line \fB1300\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
CoreDebug DCRSR: REGSEL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
Definition at line \fB1866\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
CoreDebug DCRSR: REGSEL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
Definition at line \fB1866\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Pos   0U"
CoreDebug DCRSR: REGSEL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
Definition at line \fB1470\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
CoreDebug DCRSR: REGSEL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
Definition at line \fB3189\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Pos   0U"
CoreDebug DCRSR: REGSEL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
Definition at line \fB1697\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
CoreDebug DCRSR: REGSEL Position 
.PP
Definition at line \fB3094\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Pos   0U"
CoreDebug DCRSR: REGSEL Position 
.PP
Definition at line \fB1283\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Msk   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
CoreDebug DCRSR: REGWnR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
Definition at line \fB2691\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Msk   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
CoreDebug DCRSR: REGWnR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
Definition at line \fB1041\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Msk   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
CoreDebug DCRSR: REGWnR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
Definition at line \fB1789\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Msk   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
CoreDebug DCRSR: REGWnR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
Definition at line \fB1116\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Msk   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
CoreDebug DCRSR: REGWnR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
Definition at line \fB1298\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Msk   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
CoreDebug DCRSR: REGWnR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
Definition at line \fB1864\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Msk   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
CoreDebug DCRSR: REGWnR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
Definition at line \fB1864\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Msk   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
CoreDebug DCRSR: REGWnR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
Definition at line \fB1468\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Msk   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
CoreDebug DCRSR: REGWnR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
Definition at line \fB3187\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Msk   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
CoreDebug DCRSR: REGWnR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
Definition at line \fB1695\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Msk   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
CoreDebug DCRSR: REGWnR Mask 
.PP
Definition at line \fB3092\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Msk   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
CoreDebug DCRSR: REGWnR Mask 
.PP
Definition at line \fB1281\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
CoreDebug DCRSR: REGWnR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
Definition at line \fB2690\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
CoreDebug DCRSR: REGWnR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
Definition at line \fB1040\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
CoreDebug DCRSR: REGWnR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
Definition at line \fB1788\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
CoreDebug DCRSR: REGWnR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
Definition at line \fB1115\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Pos   16U"
CoreDebug DCRSR: REGWnR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
Definition at line \fB1297\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
CoreDebug DCRSR: REGWnR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
Definition at line \fB1863\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
CoreDebug DCRSR: REGWnR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
Definition at line \fB1863\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Pos   16U"
CoreDebug DCRSR: REGWnR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
Definition at line \fB1467\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
CoreDebug DCRSR: REGWnR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
Definition at line \fB3186\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Pos   16U"
CoreDebug DCRSR: REGWnR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
Definition at line \fB1694\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
CoreDebug DCRSR: REGWnR Position 
.PP
Definition at line \fB3091\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Pos   16U"
CoreDebug DCRSR: REGWnR Position 
.PP
Definition at line \fB1280\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_DWTENA_Msk   (1UL << \fBCoreDebug_DEMCR_DWTENA_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: DWTENA Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: DWTENA Mask 
.RE
.PP

.PP
Definition at line \fB1048\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_DWTENA_Msk   (1UL << \fBCoreDebug_DEMCR_DWTENA_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: DWTENA Mask 
.RE
.PP

.PP
Definition at line \fB1123\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_DWTENA_Pos   24U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: DWTENA Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: DWTENA Position 
.RE
.PP

.PP
Definition at line \fB1047\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_DWTENA_Pos   24U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: DWTENA Position 
.RE
.PP

.PP
Definition at line \fB1122\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Msk   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_EN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
Definition at line \fB2710\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Msk   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_EN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
Definition at line \fB1808\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Msk   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"
CoreDebug DEMCR: MON_EN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
Definition at line \fB1317\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Msk   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_EN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
Definition at line \fB1883\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Msk   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_EN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
Definition at line \fB1883\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Msk   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"
CoreDebug DEMCR: MON_EN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
Definition at line \fB1487\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Msk   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_EN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
Definition at line \fB3206\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Msk   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"
CoreDebug DEMCR: MON_EN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
Definition at line \fB1714\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Msk   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_EN Mask 
.PP
Definition at line \fB3111\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Msk   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"
CoreDebug DEMCR: MON_EN Mask 
.PP
Definition at line \fB1300\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_EN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
Definition at line \fB2709\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_EN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
Definition at line \fB1807\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Pos   16U"
CoreDebug DEMCR: MON_EN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
Definition at line \fB1316\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_EN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
Definition at line \fB1882\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_EN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
Definition at line \fB1882\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Pos   16U"
CoreDebug DEMCR: MON_EN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
Definition at line \fB1486\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_EN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
Definition at line \fB3205\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Pos   16U"
CoreDebug DEMCR: MON_EN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
Definition at line \fB1713\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_EN Position 
.PP
Definition at line \fB3110\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Pos   16U"
CoreDebug DEMCR: MON_EN Position 
.PP
Definition at line \fB1299\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_PEND Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
Definition at line \fB2707\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_PEND Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
Definition at line \fB1805\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"
CoreDebug DEMCR: MON_PEND Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
Definition at line \fB1314\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_PEND Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
Definition at line \fB1880\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_PEND Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
Definition at line \fB1880\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"
CoreDebug DEMCR: MON_PEND Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
Definition at line \fB1484\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_PEND Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
Definition at line \fB3203\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"
CoreDebug DEMCR: MON_PEND Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
Definition at line \fB1711\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_PEND Mask 
.PP
Definition at line \fB3108\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"
CoreDebug DEMCR: MON_PEND Mask 
.PP
Definition at line \fB1297\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Pos   17U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_PEND Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
Definition at line \fB2706\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Pos   17U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_PEND Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
Definition at line \fB1804\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Pos   17U"
CoreDebug DEMCR: MON_PEND Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
Definition at line \fB1313\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Pos   17U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_PEND Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
Definition at line \fB1879\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Pos   17U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_PEND Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
Definition at line \fB1879\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Pos   17U"
CoreDebug DEMCR: MON_PEND Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
Definition at line \fB1483\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Pos   17U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_PEND Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
Definition at line \fB3202\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Pos   17U"
CoreDebug DEMCR: MON_PEND Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
Definition at line \fB1710\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Pos   17U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_PEND Position 
.PP
Definition at line \fB3107\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Pos   17U"
CoreDebug DEMCR: MON_PEND Position 
.PP
Definition at line \fB1296\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_REQ Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
Definition at line \fB2701\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_REQ Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
Definition at line \fB1799\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"
CoreDebug DEMCR: MON_REQ Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
Definition at line \fB1308\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_REQ Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
Definition at line \fB1874\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_REQ Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
Definition at line \fB1874\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"
CoreDebug DEMCR: MON_REQ Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
Definition at line \fB1478\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_REQ Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
Definition at line \fB3197\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"
CoreDebug DEMCR: MON_REQ Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
Definition at line \fB1705\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_REQ Mask 
.PP
Definition at line \fB3102\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"
CoreDebug DEMCR: MON_REQ Mask 
.PP
Definition at line \fB1291\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Pos   19U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_REQ Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
Definition at line \fB2700\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Pos   19U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_REQ Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
Definition at line \fB1798\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Pos   19U"
CoreDebug DEMCR: MON_REQ Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
Definition at line \fB1307\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Pos   19U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_REQ Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
Definition at line \fB1873\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Pos   19U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_REQ Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
Definition at line \fB1873\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Pos   19U"
CoreDebug DEMCR: MON_REQ Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
Definition at line \fB1477\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Pos   19U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_REQ Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
Definition at line \fB3196\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Pos   19U"
CoreDebug DEMCR: MON_REQ Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
Definition at line \fB1704\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Pos   19U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_REQ Position 
.PP
Definition at line \fB3101\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Pos   19U"
CoreDebug DEMCR: MON_REQ Position 
.PP
Definition at line \fB1290\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
Definition at line \fB2704\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
Definition at line \fB1802\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"
CoreDebug DEMCR: MON_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
Definition at line \fB1311\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
Definition at line \fB1877\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
Definition at line \fB1877\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"
CoreDebug DEMCR: MON_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
Definition at line \fB1481\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
Definition at line \fB3200\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"
CoreDebug DEMCR: MON_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
Definition at line \fB1708\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
CoreDebug DEMCR: MON_STEP Mask 
.PP
Definition at line \fB3105\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"
CoreDebug DEMCR: MON_STEP Mask 
.PP
Definition at line \fB1294\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Pos   18U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
Definition at line \fB2703\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Pos   18U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
Definition at line \fB1801\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Pos   18U"
CoreDebug DEMCR: MON_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
Definition at line \fB1310\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Pos   18U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
Definition at line \fB1876\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Pos   18U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
Definition at line \fB1876\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Pos   18U"
CoreDebug DEMCR: MON_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
Definition at line \fB1480\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Pos   18U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
Definition at line \fB3199\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Pos   18U"
CoreDebug DEMCR: MON_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
Definition at line \fB1707\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Pos   18U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
CoreDebug DEMCR: MON_STEP Position 
.PP
Definition at line \fB3104\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Pos   18U"
CoreDebug DEMCR: MON_STEP Position 
.PP
Definition at line \fB1293\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Msk   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
CoreDebug DEMCR: TRCENA Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
Definition at line \fB2698\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Msk   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
CoreDebug DEMCR: TRCENA Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
Definition at line \fB1796\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Msk   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"
CoreDebug DEMCR: TRCENA Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
Definition at line \fB1305\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Msk   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
CoreDebug DEMCR: TRCENA Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
Definition at line \fB1871\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Msk   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
CoreDebug DEMCR: TRCENA Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
Definition at line \fB1871\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Msk   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"
CoreDebug DEMCR: TRCENA Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
Definition at line \fB1475\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Msk   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
CoreDebug DEMCR: TRCENA Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
Definition at line \fB3194\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Msk   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"
CoreDebug DEMCR: TRCENA Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
Definition at line \fB1702\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Msk   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
CoreDebug DEMCR: TRCENA Mask 
.PP
Definition at line \fB3099\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Msk   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"
CoreDebug DEMCR: TRCENA Mask 
.PP
Definition at line \fB1288\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Pos   24U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
CoreDebug DEMCR: TRCENA Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
Definition at line \fB2697\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Pos   24U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
CoreDebug DEMCR: TRCENA Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
Definition at line \fB1795\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Pos   24U"
CoreDebug DEMCR: TRCENA Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
Definition at line \fB1304\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Pos   24U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
CoreDebug DEMCR: TRCENA Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
Definition at line \fB1870\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Pos   24U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
CoreDebug DEMCR: TRCENA Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
Definition at line \fB1870\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Pos   24U"
CoreDebug DEMCR: TRCENA Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
Definition at line \fB1474\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Pos   24U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
CoreDebug DEMCR: TRCENA Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
Definition at line \fB3193\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Pos   24U"
CoreDebug DEMCR: TRCENA Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
Definition at line \fB1701\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Pos   24U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
CoreDebug DEMCR: TRCENA Position 
.PP
Definition at line \fB3098\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Pos   24U"
CoreDebug DEMCR: TRCENA Position 
.PP
Definition at line \fB1287\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_BUSERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
Definition at line \fB2719\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_BUSERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
Definition at line \fB1817\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"
CoreDebug DEMCR: VC_BUSERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
Definition at line \fB1326\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_BUSERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
Definition at line \fB1892\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_BUSERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
Definition at line \fB1892\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"
CoreDebug DEMCR: VC_BUSERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
Definition at line \fB1496\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_BUSERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
Definition at line \fB3215\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"
CoreDebug DEMCR: VC_BUSERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
Definition at line \fB1723\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_BUSERR Mask 
.PP
Definition at line \fB3120\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"
CoreDebug DEMCR: VC_BUSERR Mask 
.PP
Definition at line \fB1309\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_BUSERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
Definition at line \fB2718\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_BUSERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
Definition at line \fB1816\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U"
CoreDebug DEMCR: VC_BUSERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
Definition at line \fB1325\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_BUSERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
Definition at line \fB1891\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_BUSERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
Definition at line \fB1891\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U"
CoreDebug DEMCR: VC_BUSERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
Definition at line \fB1495\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_BUSERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
Definition at line \fB3214\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U"
CoreDebug DEMCR: VC_BUSERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
Definition at line \fB1722\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_BUSERR Position 
.PP
Definition at line \fB3119\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U"
CoreDebug DEMCR: VC_BUSERR Position 
.PP
Definition at line \fB1308\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CHKERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
Definition at line \fB2725\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CHKERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
Definition at line \fB1823\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"
CoreDebug DEMCR: VC_CHKERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
Definition at line \fB1332\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CHKERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
Definition at line \fB1898\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CHKERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
Definition at line \fB1898\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"
CoreDebug DEMCR: VC_CHKERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
Definition at line \fB1502\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CHKERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
Definition at line \fB3221\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"
CoreDebug DEMCR: VC_CHKERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
Definition at line \fB1729\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CHKERR Mask 
.PP
Definition at line \fB3126\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"
CoreDebug DEMCR: VC_CHKERR Mask 
.PP
Definition at line \fB1315\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CHKERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
Definition at line \fB2724\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CHKERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
Definition at line \fB1822\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U"
CoreDebug DEMCR: VC_CHKERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
Definition at line \fB1331\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CHKERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
Definition at line \fB1897\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CHKERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
Definition at line \fB1897\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U"
CoreDebug DEMCR: VC_CHKERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
Definition at line \fB1501\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CHKERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
Definition at line \fB3220\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U"
CoreDebug DEMCR: VC_CHKERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
Definition at line \fB1728\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CHKERR Position 
.PP
Definition at line \fB3125\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U"
CoreDebug DEMCR: VC_CHKERR Position 
.PP
Definition at line \fB1314\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CORERESET Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
Definition at line \fB2734\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CORERESET Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
Definition at line \fB1054\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CORERESET Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
Definition at line \fB1832\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CORERESET Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
Definition at line \fB1129\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
CoreDebug DEMCR: VC_CORERESET Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
Definition at line \fB1341\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CORERESET Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
Definition at line \fB1907\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CORERESET Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
Definition at line \fB1907\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
CoreDebug DEMCR: VC_CORERESET Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
Definition at line \fB1511\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CORERESET Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
Definition at line \fB3230\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
CoreDebug DEMCR: VC_CORERESET Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
Definition at line \fB1738\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CORERESET Mask 
.PP
Definition at line \fB3135\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
CoreDebug DEMCR: VC_CORERESET Mask 
.PP
Definition at line \fB1324\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CORERESET Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
Definition at line \fB2733\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CORERESET Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
Definition at line \fB1053\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CORERESET Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
Definition at line \fB1831\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CORERESET Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
Definition at line \fB1128\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U"
CoreDebug DEMCR: VC_CORERESET Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
Definition at line \fB1340\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CORERESET Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
Definition at line \fB1906\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CORERESET Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
Definition at line \fB1906\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U"
CoreDebug DEMCR: VC_CORERESET Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
Definition at line \fB1510\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CORERESET Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
Definition at line \fB3229\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U"
CoreDebug DEMCR: VC_CORERESET Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
Definition at line \fB1737\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_CORERESET Position 
.PP
Definition at line \fB3134\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U"
CoreDebug DEMCR: VC_CORERESET Position 
.PP
Definition at line \fB1323\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_HARDERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
Definition at line \fB2713\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_HARDERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
Definition at line \fB1051\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_HARDERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
Definition at line \fB1811\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_HARDERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
Definition at line \fB1126\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
CoreDebug DEMCR: VC_HARDERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
Definition at line \fB1320\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_HARDERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
Definition at line \fB1886\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_HARDERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
Definition at line \fB1886\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
CoreDebug DEMCR: VC_HARDERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
Definition at line \fB1490\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_HARDERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
Definition at line \fB3209\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
CoreDebug DEMCR: VC_HARDERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
Definition at line \fB1717\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_HARDERR Mask 
.PP
Definition at line \fB3114\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
CoreDebug DEMCR: VC_HARDERR Mask 
.PP
Definition at line \fB1303\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_HARDERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
Definition at line \fB2712\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_HARDERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
Definition at line \fB1050\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_HARDERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
Definition at line \fB1810\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_HARDERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
Definition at line \fB1125\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U"
CoreDebug DEMCR: VC_HARDERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
Definition at line \fB1319\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_HARDERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
Definition at line \fB1885\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_HARDERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
Definition at line \fB1885\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U"
CoreDebug DEMCR: VC_HARDERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
Definition at line \fB1489\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_HARDERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
Definition at line \fB3208\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U"
CoreDebug DEMCR: VC_HARDERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
Definition at line \fB1716\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_HARDERR Position 
.PP
Definition at line \fB3113\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U"
CoreDebug DEMCR: VC_HARDERR Position 
.PP
Definition at line \fB1302\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_INTERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
Definition at line \fB2716\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_INTERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
Definition at line \fB1814\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"
CoreDebug DEMCR: VC_INTERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
Definition at line \fB1323\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_INTERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
Definition at line \fB1889\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_INTERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
Definition at line \fB1889\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"
CoreDebug DEMCR: VC_INTERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
Definition at line \fB1493\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_INTERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
Definition at line \fB3212\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"
CoreDebug DEMCR: VC_INTERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
Definition at line \fB1720\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_INTERR Mask 
.PP
Definition at line \fB3117\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"
CoreDebug DEMCR: VC_INTERR Mask 
.PP
Definition at line \fB1306\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Pos   9U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_INTERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
Definition at line \fB2715\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Pos   9U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_INTERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
Definition at line \fB1813\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Pos   9U"
CoreDebug DEMCR: VC_INTERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
Definition at line \fB1322\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Pos   9U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_INTERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
Definition at line \fB1888\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Pos   9U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_INTERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
Definition at line \fB1888\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Pos   9U"
CoreDebug DEMCR: VC_INTERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
Definition at line \fB1492\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Pos   9U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_INTERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
Definition at line \fB3211\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Pos   9U"
CoreDebug DEMCR: VC_INTERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
Definition at line \fB1719\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Pos   9U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_INTERR Position 
.PP
Definition at line \fB3116\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Pos   9U"
CoreDebug DEMCR: VC_INTERR Position 
.PP
Definition at line \fB1305\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_MMERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
Definition at line \fB2731\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_MMERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
Definition at line \fB1829\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"
CoreDebug DEMCR: VC_MMERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
Definition at line \fB1338\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_MMERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
Definition at line \fB1904\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_MMERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
Definition at line \fB1904\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"
CoreDebug DEMCR: VC_MMERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
Definition at line \fB1508\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_MMERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
Definition at line \fB3227\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"
CoreDebug DEMCR: VC_MMERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
Definition at line \fB1735\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_MMERR Mask 
.PP
Definition at line \fB3132\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"
CoreDebug DEMCR: VC_MMERR Mask 
.PP
Definition at line \fB1321\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Pos   4U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_MMERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
Definition at line \fB2730\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Pos   4U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_MMERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
Definition at line \fB1828\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Pos   4U"
CoreDebug DEMCR: VC_MMERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
Definition at line \fB1337\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Pos   4U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_MMERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
Definition at line \fB1903\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Pos   4U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_MMERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
Definition at line \fB1903\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Pos   4U"
CoreDebug DEMCR: VC_MMERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
Definition at line \fB1507\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Pos   4U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_MMERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
Definition at line \fB3226\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Pos   4U"
CoreDebug DEMCR: VC_MMERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
Definition at line \fB1734\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Pos   4U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_MMERR Position 
.PP
Definition at line \fB3131\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Pos   4U"
CoreDebug DEMCR: VC_MMERR Position 
.PP
Definition at line \fB1320\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_NOCPERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
Definition at line \fB2728\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_NOCPERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
Definition at line \fB1826\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"
CoreDebug DEMCR: VC_NOCPERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
Definition at line \fB1335\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_NOCPERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
Definition at line \fB1901\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_NOCPERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
Definition at line \fB1901\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"
CoreDebug DEMCR: VC_NOCPERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
Definition at line \fB1505\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_NOCPERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
Definition at line \fB3224\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"
CoreDebug DEMCR: VC_NOCPERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
Definition at line \fB1732\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_NOCPERR Mask 
.PP
Definition at line \fB3129\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"
CoreDebug DEMCR: VC_NOCPERR Mask 
.PP
Definition at line \fB1318\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_NOCPERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
Definition at line \fB2727\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_NOCPERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
Definition at line \fB1825\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U"
CoreDebug DEMCR: VC_NOCPERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
Definition at line \fB1334\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_NOCPERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
Definition at line \fB1900\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_NOCPERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
Definition at line \fB1900\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U"
CoreDebug DEMCR: VC_NOCPERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
Definition at line \fB1504\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_NOCPERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
Definition at line \fB3223\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U"
CoreDebug DEMCR: VC_NOCPERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
Definition at line \fB1731\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_NOCPERR Position 
.PP
Definition at line \fB3128\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U"
CoreDebug DEMCR: VC_NOCPERR Position 
.PP
Definition at line \fB1317\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_STATERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
Definition at line \fB2722\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_STATERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
Definition at line \fB1820\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"
CoreDebug DEMCR: VC_STATERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
Definition at line \fB1329\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_STATERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
Definition at line \fB1895\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_STATERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
Definition at line \fB1895\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"
CoreDebug DEMCR: VC_STATERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
Definition at line \fB1499\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_STATERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
Definition at line \fB3218\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"
CoreDebug DEMCR: VC_STATERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
Definition at line \fB1726\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
CoreDebug DEMCR: VC_STATERR Mask 
.PP
Definition at line \fB3123\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"
CoreDebug DEMCR: VC_STATERR Mask 
.PP
Definition at line \fB1312\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Pos   7U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_STATERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
Definition at line \fB2721\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Pos   7U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_STATERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
Definition at line \fB1819\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Pos   7U"
CoreDebug DEMCR: VC_STATERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
Definition at line \fB1328\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Pos   7U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_STATERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
Definition at line \fB1894\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Pos   7U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_STATERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
Definition at line \fB1894\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Pos   7U"
CoreDebug DEMCR: VC_STATERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
Definition at line \fB1498\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Pos   7U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_STATERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
Definition at line \fB3217\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Pos   7U"
CoreDebug DEMCR: VC_STATERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
Definition at line \fB1725\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Pos   7U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
CoreDebug DEMCR: VC_STATERR Position 
.PP
Definition at line \fB3122\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Pos   7U"
CoreDebug DEMCR: VC_STATERR Position 
.PP
Definition at line \fB1311\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_DEBUGEN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
Definition at line \fB2687\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_DEBUGEN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
Definition at line \fB1037\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_DEBUGEN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
Definition at line \fB1785\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_DEBUGEN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
Definition at line \fB1112\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
CoreDebug DHCSR: C_DEBUGEN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
Definition at line \fB1294\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_DEBUGEN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
Definition at line \fB1860\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_DEBUGEN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
Definition at line \fB1860\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
CoreDebug DHCSR: C_DEBUGEN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
Definition at line \fB1464\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_DEBUGEN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
Definition at line \fB3183\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
CoreDebug DHCSR: C_DEBUGEN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
Definition at line \fB1691\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_DEBUGEN Mask 
.PP
Definition at line \fB3088\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
CoreDebug DHCSR: C_DEBUGEN Mask 
.PP
Definition at line \fB1277\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_DEBUGEN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
Definition at line \fB2686\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_DEBUGEN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
Definition at line \fB1036\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_DEBUGEN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
Definition at line \fB1784\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_DEBUGEN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
Definition at line \fB1111\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U"
CoreDebug DHCSR: C_DEBUGEN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
Definition at line \fB1293\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_DEBUGEN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
Definition at line \fB1859\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_DEBUGEN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
Definition at line \fB1859\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U"
CoreDebug DHCSR: C_DEBUGEN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
Definition at line \fB1463\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_DEBUGEN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
Definition at line \fB3182\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U"
CoreDebug DHCSR: C_DEBUGEN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
Definition at line \fB1690\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_DEBUGEN Position 
.PP
Definition at line \fB3087\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U"
CoreDebug DHCSR: C_DEBUGEN Position 
.PP
Definition at line \fB1276\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
Definition at line \fB2684\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1034\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1782\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1109\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
CoreDebug DHCSR: C_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1291\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1857\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1857\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
CoreDebug DHCSR: C_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1461\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
Definition at line \fB3180\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
CoreDebug DHCSR: C_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1688\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_HALT Mask 
.PP
Definition at line \fB3085\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
CoreDebug DHCSR: C_HALT Mask 
.PP
Definition at line \fB1274\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
Definition at line \fB2683\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
Definition at line \fB1033\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
Definition at line \fB1781\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
Definition at line \fB1108\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Pos   1U"
CoreDebug DHCSR: C_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
Definition at line \fB1290\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
Definition at line \fB1856\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
Definition at line \fB1856\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Pos   1U"
CoreDebug DHCSR: C_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
Definition at line \fB1460\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
Definition at line \fB3179\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Pos   1U"
CoreDebug DHCSR: C_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
Definition at line \fB1687\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_HALT Position 
.PP
Definition at line \fB3084\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Pos   1U"
CoreDebug DHCSR: C_HALT Position 
.PP
Definition at line \fB1273\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_MASKINTS Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
Definition at line \fB2678\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_MASKINTS Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
Definition at line \fB1028\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_MASKINTS Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
Definition at line \fB1776\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_MASKINTS Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
Definition at line \fB1103\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
CoreDebug DHCSR: C_MASKINTS Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
Definition at line \fB1285\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_MASKINTS Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
Definition at line \fB1851\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_MASKINTS Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
Definition at line \fB1851\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
CoreDebug DHCSR: C_MASKINTS Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
Definition at line \fB1455\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_MASKINTS Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
Definition at line \fB3174\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
CoreDebug DHCSR: C_MASKINTS Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
Definition at line \fB1682\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_MASKINTS Mask 
.PP
Definition at line \fB3079\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
CoreDebug DHCSR: C_MASKINTS Mask 
.PP
Definition at line \fB1268\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_MASKINTS Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
Definition at line \fB2677\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_MASKINTS Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
Definition at line \fB1027\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_MASKINTS Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
Definition at line \fB1775\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_MASKINTS Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
Definition at line \fB1102\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U"
CoreDebug DHCSR: C_MASKINTS Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
Definition at line \fB1284\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_MASKINTS Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
Definition at line \fB1850\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_MASKINTS Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
Definition at line \fB1850\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U"
CoreDebug DHCSR: C_MASKINTS Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
Definition at line \fB1454\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_MASKINTS Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
Definition at line \fB3173\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U"
CoreDebug DHCSR: C_MASKINTS Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
Definition at line \fB1681\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_MASKINTS Position 
.PP
Definition at line \fB3078\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U"
CoreDebug DHCSR: C_MASKINTS Position 
.PP
Definition at line \fB1267\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_PMOV_Msk   (1UL << \fBCoreDebug_DHCSR_C_PMOV_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Mask 
.RE
.PP

.PP
Definition at line \fB2672\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_PMOV_Msk   (1UL << \fBCoreDebug_DHCSR_C_PMOV_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Mask 
.RE
.PP

.PP
Definition at line \fB3168\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_PMOV_Msk   (1UL << \fBCoreDebug_DHCSR_C_PMOV_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Mask 
.RE
.PP

.PP
Definition at line \fB3073\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_PMOV_Pos   6U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Position 
.RE
.PP

.PP
Definition at line \fB2671\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_PMOV_Pos   6U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Position 
.RE
.PP

.PP
Definition at line \fB3167\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_PMOV_Pos   6U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Position 
.RE
.PP

.PP
Definition at line \fB3072\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_SNAPSTALL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
Definition at line \fB2675\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_SNAPSTALL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
Definition at line \fB1773\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"
CoreDebug DHCSR: C_SNAPSTALL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
Definition at line \fB1282\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_SNAPSTALL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
Definition at line \fB1848\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_SNAPSTALL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
Definition at line \fB1848\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"
CoreDebug DHCSR: C_SNAPSTALL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
Definition at line \fB1452\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_SNAPSTALL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
Definition at line \fB3171\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"
CoreDebug DHCSR: C_SNAPSTALL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
Definition at line \fB1679\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_SNAPSTALL Mask 
.PP
Definition at line \fB3076\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"
CoreDebug DHCSR: C_SNAPSTALL Mask 
.PP
Definition at line \fB1265\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_SNAPSTALL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
Definition at line \fB2674\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_SNAPSTALL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
Definition at line \fB1772\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U"
CoreDebug DHCSR: C_SNAPSTALL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
Definition at line \fB1281\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_SNAPSTALL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
Definition at line \fB1847\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_SNAPSTALL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
Definition at line \fB1847\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U"
CoreDebug DHCSR: C_SNAPSTALL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
Definition at line \fB1451\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_SNAPSTALL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
Definition at line \fB3170\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U"
CoreDebug DHCSR: C_SNAPSTALL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
Definition at line \fB1678\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_SNAPSTALL Position 
.PP
Definition at line \fB3075\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U"
CoreDebug DHCSR: C_SNAPSTALL Position 
.PP
Definition at line \fB1264\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Msk   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
Definition at line \fB2681\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Msk   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
Definition at line \fB1031\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Msk   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
Definition at line \fB1779\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Msk   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
Definition at line \fB1106\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Msk   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
CoreDebug DHCSR: C_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
Definition at line \fB1288\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Msk   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
Definition at line \fB1854\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Msk   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
Definition at line \fB1854\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Msk   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
CoreDebug DHCSR: C_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
Definition at line \fB1458\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Msk   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
Definition at line \fB3177\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Msk   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
CoreDebug DHCSR: C_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
Definition at line \fB1685\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Msk   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: C_STEP Mask 
.PP
Definition at line \fB3082\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Msk   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
CoreDebug DHCSR: C_STEP Mask 
.PP
Definition at line \fB1271\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
Definition at line \fB2680\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
Definition at line \fB1030\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
Definition at line \fB1778\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
Definition at line \fB1105\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Pos   2U"
CoreDebug DHCSR: C_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
Definition at line \fB1287\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
Definition at line \fB1853\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
Definition at line \fB1853\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Pos   2U"
CoreDebug DHCSR: C_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
Definition at line \fB1457\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
Definition at line \fB3176\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Pos   2U"
CoreDebug DHCSR: C_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
Definition at line \fB1684\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
CoreDebug DHCSR: C_STEP Position 
.PP
Definition at line \fB3081\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Pos   2U"
CoreDebug DHCSR: C_STEP Position 
.PP
Definition at line \fB1270\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
CoreDebug DHCSR: DBGKEY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
Definition at line \fB2636\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
CoreDebug DHCSR: DBGKEY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
Definition at line \fB1004\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
CoreDebug DHCSR: DBGKEY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
Definition at line \fB1749\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
CoreDebug DHCSR: DBGKEY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
Definition at line \fB1079\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
CoreDebug DHCSR: DBGKEY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
Definition at line \fB1261\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
CoreDebug DHCSR: DBGKEY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
Definition at line \fB1824\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
CoreDebug DHCSR: DBGKEY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
Definition at line \fB1824\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
CoreDebug DHCSR: DBGKEY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
Definition at line \fB1431\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
CoreDebug DHCSR: DBGKEY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
Definition at line \fB3132\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
CoreDebug DHCSR: DBGKEY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
Definition at line \fB1658\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
CoreDebug DHCSR: DBGKEY Mask 
.PP
Definition at line \fB3037\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
CoreDebug DHCSR: DBGKEY Mask 
.PP
Definition at line \fB1244\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
CoreDebug DHCSR: DBGKEY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
Definition at line \fB2635\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
CoreDebug DHCSR: DBGKEY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
Definition at line \fB1003\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
CoreDebug DHCSR: DBGKEY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
Definition at line \fB1748\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
CoreDebug DHCSR: DBGKEY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
Definition at line \fB1078\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Pos   16U"
CoreDebug DHCSR: DBGKEY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
Definition at line \fB1260\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
CoreDebug DHCSR: DBGKEY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
Definition at line \fB1823\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
CoreDebug DHCSR: DBGKEY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
Definition at line \fB1823\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Pos   16U"
CoreDebug DHCSR: DBGKEY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
Definition at line \fB1430\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
CoreDebug DHCSR: DBGKEY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
Definition at line \fB3131\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Pos   16U"
CoreDebug DHCSR: DBGKEY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
Definition at line \fB1657\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
CoreDebug DHCSR: DBGKEY Position 
.PP
Definition at line \fB3036\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Pos   16U"
CoreDebug DHCSR: DBGKEY Position 
.PP
Definition at line \fB1243\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_FPD_Msk   (1UL << \fBCoreDebug_DHCSR_S_FPD_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Mask 
.RE
.PP

.PP
Definition at line \fB2648\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_FPD_Msk   (1UL << \fBCoreDebug_DHCSR_S_FPD_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Mask 
.RE
.PP

.PP
Definition at line \fB3144\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_FPD_Msk   (1UL << \fBCoreDebug_DHCSR_S_FPD_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Mask 
.RE
.PP

.PP
Definition at line \fB3049\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_FPD_Pos   23U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Position 
.RE
.PP

.PP
Definition at line \fB2647\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_FPD_Pos   23U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Position 
.RE
.PP

.PP
Definition at line \fB3143\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_FPD_Pos   23U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Position 
.RE
.PP

.PP
Definition at line \fB3048\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
Definition at line \fB2666\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1022\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1767\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1097\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
CoreDebug DHCSR: S_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1276\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1842\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1842\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
CoreDebug DHCSR: S_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1446\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
Definition at line \fB3162\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
CoreDebug DHCSR: S_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1673\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_HALT Mask 
.PP
Definition at line \fB3067\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
CoreDebug DHCSR: S_HALT Mask 
.PP
Definition at line \fB1259\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Pos   17U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
Definition at line \fB2665\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Pos   17U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
Definition at line \fB1021\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Pos   17U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
Definition at line \fB1766\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Pos   17U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
Definition at line \fB1096\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Pos   17U"
CoreDebug DHCSR: S_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
Definition at line \fB1275\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Pos   17U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
Definition at line \fB1841\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Pos   17U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
Definition at line \fB1841\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Pos   17U"
CoreDebug DHCSR: S_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
Definition at line \fB1445\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Pos   17U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
Definition at line \fB3161\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Pos   17U"
CoreDebug DHCSR: S_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
Definition at line \fB1672\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Pos   17U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_HALT Position 
.PP
Definition at line \fB3066\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Pos   17U"
CoreDebug DHCSR: S_HALT Position 
.PP
Definition at line \fB1258\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_LOCKUP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
Definition at line \fB2660\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_LOCKUP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
Definition at line \fB1016\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_LOCKUP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
Definition at line \fB1761\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_LOCKUP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
Definition at line \fB1091\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
CoreDebug DHCSR: S_LOCKUP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
Definition at line \fB1270\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_LOCKUP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
Definition at line \fB1836\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_LOCKUP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
Definition at line \fB1836\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
CoreDebug DHCSR: S_LOCKUP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
Definition at line \fB1440\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_LOCKUP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
Definition at line \fB3156\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
CoreDebug DHCSR: S_LOCKUP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
Definition at line \fB1667\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_LOCKUP Mask 
.PP
Definition at line \fB3061\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
CoreDebug DHCSR: S_LOCKUP Mask 
.PP
Definition at line \fB1253\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_LOCKUP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
Definition at line \fB2659\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_LOCKUP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
Definition at line \fB1015\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_LOCKUP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
Definition at line \fB1760\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_LOCKUP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
Definition at line \fB1090\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U"
CoreDebug DHCSR: S_LOCKUP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
Definition at line \fB1269\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_LOCKUP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
Definition at line \fB1835\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_LOCKUP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
Definition at line \fB1835\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U"
CoreDebug DHCSR: S_LOCKUP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
Definition at line \fB1439\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_LOCKUP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
Definition at line \fB3155\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U"
CoreDebug DHCSR: S_LOCKUP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
Definition at line \fB1666\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_LOCKUP Position 
.PP
Definition at line \fB3060\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U"
CoreDebug DHCSR: S_LOCKUP Position 
.PP
Definition at line \fB1252\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_NSUIDE_Msk   (1UL << \fBCoreDebug_DHCSR_S_NSUIDE_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Mask 
.RE
.PP

.PP
Definition at line \fB2654\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_NSUIDE_Msk   (1UL << \fBCoreDebug_DHCSR_S_NSUIDE_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Mask 
.RE
.PP

.PP
Definition at line \fB3150\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_NSUIDE_Msk   (1UL << \fBCoreDebug_DHCSR_S_NSUIDE_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Mask 
.RE
.PP

.PP
Definition at line \fB3055\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_NSUIDE_Pos   21U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Position 
.RE
.PP

.PP
Definition at line \fB2653\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_NSUIDE_Pos   21U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Position 
.RE
.PP

.PP
Definition at line \fB3149\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_NSUIDE_Pos   21U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Position 
.RE
.PP

.PP
Definition at line \fB3054\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_REGRDY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
Definition at line \fB2669\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_REGRDY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
Definition at line \fB1025\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_REGRDY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
Definition at line \fB1770\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_REGRDY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
Definition at line \fB1100\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
CoreDebug DHCSR: S_REGRDY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
Definition at line \fB1279\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_REGRDY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
Definition at line \fB1845\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_REGRDY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
Definition at line \fB1845\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
CoreDebug DHCSR: S_REGRDY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
Definition at line \fB1449\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_REGRDY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
Definition at line \fB3165\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
CoreDebug DHCSR: S_REGRDY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
Definition at line \fB1676\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_REGRDY Mask 
.PP
Definition at line \fB3070\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
CoreDebug DHCSR: S_REGRDY Mask 
.PP
Definition at line \fB1262\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_REGRDY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
Definition at line \fB2668\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_REGRDY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
Definition at line \fB1024\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_REGRDY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
Definition at line \fB1769\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_REGRDY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
Definition at line \fB1099\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Pos   16U"
CoreDebug DHCSR: S_REGRDY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
Definition at line \fB1278\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_REGRDY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
Definition at line \fB1844\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_REGRDY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
Definition at line \fB1844\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Pos   16U"
CoreDebug DHCSR: S_REGRDY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
Definition at line \fB1448\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_REGRDY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
Definition at line \fB3164\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Pos   16U"
CoreDebug DHCSR: S_REGRDY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
Definition at line \fB1675\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_REGRDY Position 
.PP
Definition at line \fB3069\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Pos   16U"
CoreDebug DHCSR: S_REGRDY Position 
.PP
Definition at line \fB1261\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_RESET_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
Definition at line \fB2642\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_RESET_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
Definition at line \fB1010\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_RESET_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
Definition at line \fB1755\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_RESET_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
Definition at line \fB1085\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
CoreDebug DHCSR: S_RESET_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
Definition at line \fB1264\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_RESET_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
Definition at line \fB1830\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_RESET_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
Definition at line \fB1830\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
CoreDebug DHCSR: S_RESET_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
Definition at line \fB1434\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_RESET_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
Definition at line \fB3138\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
CoreDebug DHCSR: S_RESET_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
Definition at line \fB1661\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_RESET_ST Mask 
.PP
Definition at line \fB3043\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
CoreDebug DHCSR: S_RESET_ST Mask 
.PP
Definition at line \fB1247\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_RESET_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
Definition at line \fB2641\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_RESET_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
Definition at line \fB1009\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_RESET_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
Definition at line \fB1754\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_RESET_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
Definition at line \fB1084\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U"
CoreDebug DHCSR: S_RESET_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
Definition at line \fB1263\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_RESET_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
Definition at line \fB1829\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_RESET_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
Definition at line \fB1829\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U"
CoreDebug DHCSR: S_RESET_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
Definition at line \fB1433\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_RESET_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
Definition at line \fB3137\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U"
CoreDebug DHCSR: S_RESET_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
Definition at line \fB1660\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_RESET_ST Position 
.PP
Definition at line \fB3042\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U"
CoreDebug DHCSR: S_RESET_ST Position 
.PP
Definition at line \fB1246\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
Definition at line \fB2639\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
Definition at line \fB1007\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
Definition at line \fB1752\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
Definition at line \fB1082\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
Definition at line \fB1827\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
Definition at line \fB1827\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
Definition at line \fB3135\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
Definition at line \fB3040\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
Definition at line \fB2638\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
Definition at line \fB1006\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
Definition at line \fB1751\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
Definition at line \fB1081\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
Definition at line \fB1826\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
Definition at line \fB1826\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
Definition at line \fB3134\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
Definition at line \fB3039\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_RETIRE_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
Definition at line \fB2645\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_RETIRE_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
Definition at line \fB1013\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_RETIRE_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
Definition at line \fB1758\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_RETIRE_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
Definition at line \fB1088\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
CoreDebug DHCSR: S_RETIRE_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
Definition at line \fB1267\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_RETIRE_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
Definition at line \fB1833\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_RETIRE_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
Definition at line \fB1833\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
CoreDebug DHCSR: S_RETIRE_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
Definition at line \fB1437\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_RETIRE_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
Definition at line \fB3141\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
CoreDebug DHCSR: S_RETIRE_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
Definition at line \fB1664\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_RETIRE_ST Mask 
.PP
Definition at line \fB3046\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
CoreDebug DHCSR: S_RETIRE_ST Mask 
.PP
Definition at line \fB1250\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_RETIRE_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
Definition at line \fB2644\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_RETIRE_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
Definition at line \fB1012\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_RETIRE_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
Definition at line \fB1757\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_RETIRE_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
Definition at line \fB1087\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U"
CoreDebug DHCSR: S_RETIRE_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
Definition at line \fB1266\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_RETIRE_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
Definition at line \fB1832\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_RETIRE_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
Definition at line \fB1832\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U"
CoreDebug DHCSR: S_RETIRE_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
Definition at line \fB1436\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_RETIRE_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
Definition at line \fB3140\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U"
CoreDebug DHCSR: S_RETIRE_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
Definition at line \fB1663\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_RETIRE_ST Position 
.PP
Definition at line \fB3045\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U"
CoreDebug DHCSR: S_RETIRE_ST Position 
.PP
Definition at line \fB1249\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SDE_Msk   (1UL << \fBCoreDebug_DHCSR_S_SDE_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Mask 
.RE
.PP

.PP
Definition at line \fB2657\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SDE_Msk   (1UL << \fBCoreDebug_DHCSR_S_SDE_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Mask 
.RE
.PP

.PP
Definition at line \fB3153\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SDE_Msk   (1UL << \fBCoreDebug_DHCSR_S_SDE_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Mask 
.RE
.PP

.PP
Definition at line \fB3058\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SDE_Pos   20U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Position 
.RE
.PP

.PP
Definition at line \fB2656\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SDE_Pos   20U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Position 
.RE
.PP

.PP
Definition at line \fB3152\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SDE_Pos   20U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Position 
.RE
.PP

.PP
Definition at line \fB3057\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_SLEEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
Definition at line \fB2663\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_SLEEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
Definition at line \fB1019\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_SLEEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
Definition at line \fB1764\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_SLEEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
Definition at line \fB1094\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
CoreDebug DHCSR: S_SLEEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
Definition at line \fB1273\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_SLEEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
Definition at line \fB1839\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_SLEEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
Definition at line \fB1839\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
CoreDebug DHCSR: S_SLEEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
Definition at line \fB1443\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_SLEEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
Definition at line \fB3159\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
CoreDebug DHCSR: S_SLEEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
Definition at line \fB1670\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
CoreDebug DHCSR: S_SLEEP Mask 
.PP
Definition at line \fB3064\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
CoreDebug DHCSR: S_SLEEP Mask 
.PP
Definition at line \fB1256\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Pos   18U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_SLEEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
Definition at line \fB2662\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Pos   18U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_SLEEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
Definition at line \fB1018\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Pos   18U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_SLEEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
Definition at line \fB1763\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Pos   18U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_SLEEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
Definition at line \fB1093\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Pos   18U"
CoreDebug DHCSR: S_SLEEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
Definition at line \fB1272\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Pos   18U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_SLEEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
Definition at line \fB1838\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Pos   18U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_SLEEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
Definition at line \fB1838\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Pos   18U"
CoreDebug DHCSR: S_SLEEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
Definition at line \fB1442\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Pos   18U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_SLEEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
Definition at line \fB3158\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Pos   18U"
CoreDebug DHCSR: S_SLEEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
Definition at line \fB1669\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Pos   18U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
CoreDebug DHCSR: S_SLEEP Position 
.PP
Definition at line \fB3063\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Pos   18U"
CoreDebug DHCSR: S_SLEEP Position 
.PP
Definition at line \fB1255\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SUIDE_Msk   (1UL << \fBCoreDebug_DHCSR_S_SUIDE_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Mask 
.RE
.PP

.PP
Definition at line \fB2651\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SUIDE_Msk   (1UL << \fBCoreDebug_DHCSR_S_SUIDE_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Mask 
.RE
.PP

.PP
Definition at line \fB3147\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SUIDE_Msk   (1UL << \fBCoreDebug_DHCSR_S_SUIDE_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Mask 
.RE
.PP

.PP
Definition at line \fB3052\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SUIDE_Pos   22U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Position 
.RE
.PP

.PP
Definition at line \fB2650\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SUIDE_Pos   22U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Position 
.RE
.PP

.PP
Definition at line \fB3146\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SUIDE_Pos   22U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Position 
.RE
.PP

.PP
Definition at line \fB3051\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Mask 
.RE
.PP

.PP
Definition at line \fB2741\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Mask 
.RE
.PP

.PP
Definition at line \fB3237\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Mask 
.RE
.PP

.PP
Definition at line \fB3142\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos   17U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Position 
.RE
.PP

.PP
Definition at line \fB2740\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos   17U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Position 
.RE
.PP

.PP
Definition at line \fB3236\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos   17U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Position 
.RE
.PP

.PP
Definition at line \fB3141\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Mask 
.RE
.PP

.PP
Definition at line \fB2738\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Mask 
.RE
.PP

.PP
Definition at line \fB3234\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Mask 
.RE
.PP

.PP
Definition at line \fB3139\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos   19U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Position 
.RE
.PP

.PP
Definition at line \fB2737\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos   19U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Position 
.RE
.PP

.PP
Definition at line \fB3233\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos   19U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Position 
.RE
.PP

.PP
Definition at line \fB3138\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_PEND_Msk   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_PEND_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Mask 
.RE
.PP

.PP
Definition at line \fB2747\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_PEND_Msk   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_PEND_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Mask 
.RE
.PP

.PP
Definition at line \fB3243\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_PEND_Msk   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_PEND_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Mask 
.RE
.PP

.PP
Definition at line \fB3148\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_PEND_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Position 
.RE
.PP

.PP
Definition at line \fB2746\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_PEND_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Position 
.RE
.PP

.PP
Definition at line \fB3242\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_PEND_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Position 
.RE
.PP

.PP
Definition at line \fB3147\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_REQ_Msk   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_REQ_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Mask 
.RE
.PP

.PP
Definition at line \fB2744\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_REQ_Msk   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_REQ_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Mask 
.RE
.PP

.PP
Definition at line \fB3240\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_REQ_Msk   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_REQ_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Mask 
.RE
.PP

.PP
Definition at line \fB3145\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_REQ_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Position 
.RE
.PP

.PP
Definition at line \fB2743\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_REQ_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Position 
.RE
.PP

.PP
Definition at line \fB3239\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_REQ_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Position 
.RE
.PP

.PP
Definition at line \fB3144\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Msk   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
Definition at line \fB2773\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Msk   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
Definition at line \fB1071\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Msk   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
Definition at line \fB1849\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Msk   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
Definition at line \fB1146\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Msk   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
Definition at line \fB1924\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Msk   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
Definition at line \fB1924\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Msk   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
Definition at line \fB3269\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Msk   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
Definition at line \fB3174\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
Definition at line \fB2772\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
Definition at line \fB1070\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
Definition at line \fB1848\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
Definition at line \fB1145\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
Definition at line \fB1923\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
Definition at line \fB1923\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
Definition at line \fB3268\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
Definition at line \fB3173\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
Definition at line \fB2776\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
Definition at line \fB1074\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
Definition at line \fB1852\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
Definition at line \fB1149\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
Definition at line \fB1927\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
Definition at line \fB1927\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
Definition at line \fB3272\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
Definition at line \fB3177\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
Definition at line \fB2775\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
Definition at line \fB1073\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
Definition at line \fB1851\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
Definition at line \fB1148\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
Definition at line \fB1926\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
Definition at line \fB1926\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
Definition at line \fB3271\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
Definition at line \fB3176\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
Definition at line \fB2779\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
Definition at line \fB1077\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
Definition at line \fB1855\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
Definition at line \fB1152\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
Definition at line \fB1930\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
Definition at line \fB1930\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
Definition at line \fB3275\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
Definition at line \fB3180\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
Definition at line \fB2778\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
Definition at line \fB1076\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
Definition at line \fB1854\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
Definition at line \fB1151\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
Definition at line \fB1929\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
Definition at line \fB1929\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
Definition at line \fB3274\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
Definition at line \fB3179\fP of file \fBcore_cm85\&.h\fP\&.
.SH "Author"
.PP 
Generated automatically by Doxygen for Joystick Driver from the source code\&.
