

================================================================
== Vitis HLS Report for 'wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_22_8_5_3_0_182'
================================================================
* Date:           Thu Jan 27 12:43:04 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.760 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       32|       33|  0.128 us|  0.132 us|   32|   32|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- wideToNarrowConverter_LOOP  |       32|       32|         2|          1|          1|    32|       yes|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_7 = alloca i32 1"   --->   Operation 4 'alloca' 'wideSample_superSample_M_imag_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_6 = alloca i32 1"   --->   Operation 5 'alloca' 'wideSample_superSample_M_imag_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_5 = alloca i32 1"   --->   Operation 6 'alloca' 'wideSample_superSample_M_imag_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_4 = alloca i32 1"   --->   Operation 7 'alloca' 'wideSample_superSample_M_imag_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_3 = alloca i32 1"   --->   Operation 8 'alloca' 'wideSample_superSample_M_imag_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_2 = alloca i32 1"   --->   Operation 9 'alloca' 'wideSample_superSample_M_imag_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_1 = alloca i32 1"   --->   Operation 10 'alloca' 'wideSample_superSample_M_imag_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_0 = alloca i32 1"   --->   Operation 11 'alloca' 'wideSample_superSample_M_imag_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_7 = alloca i32 1"   --->   Operation 12 'alloca' 'wideSample_superSample_M_real_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_6 = alloca i32 1"   --->   Operation 13 'alloca' 'wideSample_superSample_M_real_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_5 = alloca i32 1"   --->   Operation 14 'alloca' 'wideSample_superSample_M_real_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_4 = alloca i32 1"   --->   Operation 15 'alloca' 'wideSample_superSample_M_real_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_3 = alloca i32 1"   --->   Operation 16 'alloca' 'wideSample_superSample_M_real_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_2 = alloca i32 1"   --->   Operation 17 'alloca' 'wideSample_superSample_M_real_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_1 = alloca i32 1"   --->   Operation 18 'alloca' 'wideSample_superSample_M_real_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_0 = alloca i32 1"   --->   Operation 19 'alloca' 'wideSample_superSample_M_real_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_0_0_0_018, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_0_0_0_019, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_0_0_0_0110, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_0_0_0_0111, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_0_0_0_0112, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_0_0_0_0113, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_0_0_0_0114, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_0_0_0_0115, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_1_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_1_0_0_0223, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_1_0_0_0224, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_1_0_0_0225, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_1_0_0_0226, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_1_0_0_0227, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_1_0_0_0228, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_1_0_0_0229, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelIn, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln69 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:69]   --->   Operation 37 'br' 'br_ln69' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.32>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi22ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i1 0, void %.split2._crit_edge_ifconv, i1 1, void"   --->   Operation 38 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%wideReadIndex18 = phi i3 0, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi22ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i3 %wideReadIndex, void %.split2._crit_edge_ifconv, i3 0, void"   --->   Operation 39 'phi' 'wideReadIndex18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i17 = phi i5 0, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi22ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i5 %i, void %.split2._crit_edge_ifconv, i5 0, void"   --->   Operation 40 'phi' 'i17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split2, void %rewind_init"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i22 %p_wideStreamIn_0_0_0_0_0_018, i22 %p_wideStreamIn_0_0_0_0_0_019, i22 %p_wideStreamIn_0_0_0_0_0_0110, i22 %p_wideStreamIn_0_0_0_0_0_0111, i22 %p_wideStreamIn_0_0_0_0_0_0112, i22 %p_wideStreamIn_0_0_0_0_0_0113, i22 %p_wideStreamIn_0_0_0_0_0_0114, i22 %p_wideStreamIn_0_0_0_0_0_0115, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i22 %p_wideStreamIn_0_0_1_0_0_02, i22 %p_wideStreamIn_0_0_1_0_0_0223, i22 %p_wideStreamIn_0_0_1_0_0_0224, i22 %p_wideStreamIn_0_0_1_0_0_0225, i22 %p_wideStreamIn_0_0_1_0_0_0226, i22 %p_wideStreamIn_0_0_1_0_0_0227, i22 %p_wideStreamIn_0_0_1_0_0_0228, i22 %p_wideStreamIn_0_0_1_0_0_0229, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelIn, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln69 = br void %.split2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:69]   --->   Operation 45 'br' 'br_ln69' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i5 %i17" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:69]   --->   Operation 47 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:67]   --->   Operation 48 'specpipeline' 'specpipeline_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:67]   --->   Operation 49 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.70ns)   --->   "%i = add i5 %i17, i5 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:69]   --->   Operation 50 'add' 'i' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %trunc_ln69, void %_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi22ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit, void %.split2._crit_edge_ifconv" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 51 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.32ns)   --->   "%empty_96 = read i352 @_ssdm_op_Read.ap_fifo.volatile.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A, i22 %p_wideStreamIn_0_0_0_0_0_018, i22 %p_wideStreamIn_0_0_0_0_0_019, i22 %p_wideStreamIn_0_0_0_0_0_0110, i22 %p_wideStreamIn_0_0_0_0_0_0111, i22 %p_wideStreamIn_0_0_0_0_0_0112, i22 %p_wideStreamIn_0_0_0_0_0_0113, i22 %p_wideStreamIn_0_0_0_0_0_0114, i22 %p_wideStreamIn_0_0_0_0_0_0115, i22 %p_wideStreamIn_0_0_1_0_0_02, i22 %p_wideStreamIn_0_0_1_0_0_0223, i22 %p_wideStreamIn_0_0_1_0_0_0224, i22 %p_wideStreamIn_0_0_1_0_0_0225, i22 %p_wideStreamIn_0_0_1_0_0_0226, i22 %p_wideStreamIn_0_0_1_0_0_0227, i22 %p_wideStreamIn_0_0_1_0_0_0228, i22 %p_wideStreamIn_0_0_1_0_0_0229" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'read' 'empty_96' <Predicate = (!trunc_ln69)> <Delay = 1.32> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_0_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'extractvalue' 'wideSample_superSample_M_real_V_0_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_1_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'extractvalue' 'wideSample_superSample_M_real_V_1_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_2_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'extractvalue' 'wideSample_superSample_M_real_V_2_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_3_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'extractvalue' 'wideSample_superSample_M_real_V_3_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_4_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'extractvalue' 'wideSample_superSample_M_real_V_4_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_5_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'extractvalue' 'wideSample_superSample_M_real_V_5_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_6_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'extractvalue' 'wideSample_superSample_M_real_V_6_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_7_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'extractvalue' 'wideSample_superSample_M_real_V_7_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_0_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'extractvalue' 'wideSample_superSample_M_imag_V_0_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_1_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'extractvalue' 'wideSample_superSample_M_imag_V_1_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_2_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'extractvalue' 'wideSample_superSample_M_imag_V_2_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_3_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'extractvalue' 'wideSample_superSample_M_imag_V_3_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_4_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'extractvalue' 'wideSample_superSample_M_imag_V_4_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_5_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'extractvalue' 'wideSample_superSample_M_imag_V_5_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_6_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 67 'extractvalue' 'wideSample_superSample_M_imag_V_6_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_7_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'extractvalue' 'wideSample_superSample_M_imag_V_7_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_real_V_0_3, i22 %wideSample_superSample_M_real_V_0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 69 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_real_V_1_3, i22 %wideSample_superSample_M_real_V_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 70 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_real_V_2_3, i22 %wideSample_superSample_M_real_V_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 71 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_real_V_3_3, i22 %wideSample_superSample_M_real_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 72 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_real_V_4_3, i22 %wideSample_superSample_M_real_V_4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 73 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_real_V_5_3, i22 %wideSample_superSample_M_real_V_5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 74 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_real_V_6_3, i22 %wideSample_superSample_M_real_V_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 75 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_real_V_7_3, i22 %wideSample_superSample_M_real_V_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 76 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_imag_V_0_3, i22 %wideSample_superSample_M_imag_V_0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 77 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_imag_V_1_3, i22 %wideSample_superSample_M_imag_V_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 78 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_imag_V_2_3, i22 %wideSample_superSample_M_imag_V_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 79 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_imag_V_3_3, i22 %wideSample_superSample_M_imag_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 80 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_imag_V_4_3, i22 %wideSample_superSample_M_imag_V_4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 81 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_imag_V_5_3, i22 %wideSample_superSample_M_imag_V_5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 82 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_imag_V_6_3, i22 %wideSample_superSample_M_imag_V_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 83 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_imag_V_7_3, i22 %wideSample_superSample_M_imag_V_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 84 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln71 = br void %.split2._crit_edge_ifconv" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 85 'br' 'br_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.49ns)   --->   "%icmp_ln78_11 = icmp_eq  i3 %wideReadIndex18, i3 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 86 'icmp' 'icmp_ln78_11' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.49ns)   --->   "%icmp_ln78_12 = icmp_eq  i3 %wideReadIndex18, i3 2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 87 'icmp' 'icmp_ln78_12' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.49ns)   --->   "%icmp_ln78_13 = icmp_eq  i3 %wideReadIndex18, i3 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 88 'icmp' 'icmp_ln78_13' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.12ns)   --->   "%wideReadIndex = xor i3 %wideReadIndex18, i3 4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:81]   --->   Operation 89 'xor' 'wideReadIndex' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.63ns)   --->   "%icmp_ln69 = icmp_eq  i5 %i17, i5 31" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:69]   --->   Operation 90 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %rewind_header, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:69]   --->   Operation 91 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln83 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:83]   --->   Operation 92 'br' 'br_ln83' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.75>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_7_load = load i22 %wideSample_superSample_M_imag_V_7"   --->   Operation 93 'load' 'wideSample_superSample_M_imag_V_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_6_load = load i22 %wideSample_superSample_M_imag_V_6"   --->   Operation 94 'load' 'wideSample_superSample_M_imag_V_6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_5_load = load i22 %wideSample_superSample_M_imag_V_5"   --->   Operation 95 'load' 'wideSample_superSample_M_imag_V_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_4_load = load i22 %wideSample_superSample_M_imag_V_4"   --->   Operation 96 'load' 'wideSample_superSample_M_imag_V_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_3_load = load i22 %wideSample_superSample_M_imag_V_3"   --->   Operation 97 'load' 'wideSample_superSample_M_imag_V_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_2_load = load i22 %wideSample_superSample_M_imag_V_2"   --->   Operation 98 'load' 'wideSample_superSample_M_imag_V_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_1_load = load i22 %wideSample_superSample_M_imag_V_1"   --->   Operation 99 'load' 'wideSample_superSample_M_imag_V_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_0_load = load i22 %wideSample_superSample_M_imag_V_0"   --->   Operation 100 'load' 'wideSample_superSample_M_imag_V_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_7_load = load i22 %wideSample_superSample_M_real_V_7"   --->   Operation 101 'load' 'wideSample_superSample_M_real_V_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_6_load = load i22 %wideSample_superSample_M_real_V_6"   --->   Operation 102 'load' 'wideSample_superSample_M_real_V_6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_5_load = load i22 %wideSample_superSample_M_real_V_5"   --->   Operation 103 'load' 'wideSample_superSample_M_real_V_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_4_load = load i22 %wideSample_superSample_M_real_V_4"   --->   Operation 104 'load' 'wideSample_superSample_M_real_V_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_3_load = load i22 %wideSample_superSample_M_real_V_3"   --->   Operation 105 'load' 'wideSample_superSample_M_real_V_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_2_load = load i22 %wideSample_superSample_M_real_V_2"   --->   Operation 106 'load' 'wideSample_superSample_M_real_V_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_1_load = load i22 %wideSample_superSample_M_real_V_1"   --->   Operation 107 'load' 'wideSample_superSample_M_real_V_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_0_load = load i22 %wideSample_superSample_M_real_V_0"   --->   Operation 108 'load' 'wideSample_superSample_M_real_V_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.58ns)   --->   "%tmp = mux i22 @_ssdm_op_Mux.ap_auto.8i22.i3, i22 %wideSample_superSample_M_real_V_0_load, i22 %wideSample_superSample_M_real_V_1_load, i22 %wideSample_superSample_M_real_V_2_load, i22 %wideSample_superSample_M_real_V_3_load, i22 %wideSample_superSample_M_real_V_4_load, i22 %wideSample_superSample_M_real_V_5_load, i22 %wideSample_superSample_M_real_V_6_load, i22 %wideSample_superSample_M_real_V_7_load, i3 %wideReadIndex18" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 109 'mux' 'tmp' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.58ns)   --->   "%tmp_7 = mux i22 @_ssdm_op_Mux.ap_auto.8i22.i3, i22 %wideSample_superSample_M_imag_V_0_load, i22 %wideSample_superSample_M_imag_V_1_load, i22 %wideSample_superSample_M_imag_V_2_load, i22 %wideSample_superSample_M_imag_V_3_load, i22 %wideSample_superSample_M_imag_V_4_load, i22 %wideSample_superSample_M_imag_V_5_load, i22 %wideSample_superSample_M_imag_V_6_load, i22 %wideSample_superSample_M_imag_V_7_load, i3 %wideReadIndex18" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 110 'mux' 'tmp_7' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.49ns)   --->   "%icmp_ln78 = icmp_eq  i3 %wideReadIndex18, i3 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 111 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.49ns)   --->   "%icmp_ln78_14 = icmp_eq  i3 %wideReadIndex18, i3 4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 112 'icmp' 'icmp_ln78_14' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.49ns)   --->   "%icmp_ln78_15 = icmp_eq  i3 %wideReadIndex18, i3 5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 113 'icmp' 'icmp_ln78_15' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_61)   --->   "%select_ln78 = select i1 %icmp_ln78_15, i22 %wideSample_superSample_M_real_V_6_load, i22 %wideSample_superSample_M_real_V_5_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 114 'select' 'select_ln78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.12ns)   --->   "%or_ln78 = or i1 %icmp_ln78_15, i1 %icmp_ln78_14" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 115 'or' 'or_ln78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_59 = select i1 %icmp_ln78_13, i22 %wideSample_superSample_M_real_V_4_load, i22 %wideSample_superSample_M_real_V_3_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 116 'select' 'select_ln78_59' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.12ns)   --->   "%or_ln78_15 = or i1 %icmp_ln78_13, i1 %icmp_ln78_12" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 117 'or' 'or_ln78_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_62)   --->   "%select_ln78_60 = select i1 %icmp_ln78_11, i22 %wideSample_superSample_M_real_V_2_load, i22 %wideSample_superSample_M_real_V_1_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 118 'select' 'select_ln78_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.12ns)   --->   "%or_ln78_16 = or i1 %icmp_ln78_11, i1 %icmp_ln78" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 119 'or' 'or_ln78_16' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_61 = select i1 %or_ln78, i22 %select_ln78, i22 %select_ln78_59" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 120 'select' 'select_ln78_61' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.12ns)   --->   "%or_ln78_17 = or i1 %or_ln78, i1 %or_ln78_15" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 121 'or' 'or_ln78_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_62 = select i1 %or_ln78_16, i22 %select_ln78_60, i22 %wideSample_superSample_M_real_V_7_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 122 'select' 'select_ln78_62' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_63 = select i1 %or_ln78_17, i22 %select_ln78_61, i22 %select_ln78_62" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 123 'select' 'select_ln78_63' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_67)   --->   "%select_ln78_64 = select i1 %icmp_ln78_15, i22 %wideSample_superSample_M_imag_V_6_load, i22 %wideSample_superSample_M_imag_V_5_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 124 'select' 'select_ln78_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_65 = select i1 %icmp_ln78_13, i22 %wideSample_superSample_M_imag_V_4_load, i22 %wideSample_superSample_M_imag_V_3_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 125 'select' 'select_ln78_65' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_68)   --->   "%select_ln78_66 = select i1 %icmp_ln78_11, i22 %wideSample_superSample_M_imag_V_2_load, i22 %wideSample_superSample_M_imag_V_1_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 126 'select' 'select_ln78_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_67 = select i1 %or_ln78, i22 %select_ln78_64, i22 %select_ln78_65" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 127 'select' 'select_ln78_67' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_68 = select i1 %or_ln78_16, i22 %select_ln78_66, i22 %wideSample_superSample_M_imag_V_7_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 128 'select' 'select_ln78_68' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_69 = select i1 %or_ln78_17, i22 %select_ln78_67, i22 %select_ln78_68" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 129 'select' 'select_ln78_69' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_73)   --->   "%select_ln78_70 = select i1 %icmp_ln78_14, i22 %wideSample_superSample_M_real_V_6_load, i22 %wideSample_superSample_M_real_V_5_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 130 'select' 'select_ln78_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.12ns)   --->   "%or_ln78_18 = or i1 %icmp_ln78_14, i1 %icmp_ln78_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 131 'or' 'or_ln78_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_71 = select i1 %icmp_ln78_12, i22 %wideSample_superSample_M_real_V_4_load, i22 %wideSample_superSample_M_real_V_3_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 132 'select' 'select_ln78_71' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln78_20)   --->   "%or_ln78_19 = or i1 %icmp_ln78_12, i1 %icmp_ln78_11" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 133 'or' 'or_ln78_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_74)   --->   "%select_ln78_72 = select i1 %icmp_ln78, i22 %wideSample_superSample_M_real_V_2_load, i22 %wideSample_superSample_M_real_V_7_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 134 'select' 'select_ln78_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_73 = select i1 %or_ln78_18, i22 %select_ln78_70, i22 %select_ln78_71" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 135 'select' 'select_ln78_73' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln78_20 = or i1 %or_ln78_18, i1 %or_ln78_19" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 136 'or' 'or_ln78_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_74 = select i1 %or_ln78_20, i22 %select_ln78_73, i22 %select_ln78_72" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 137 'select' 'select_ln78_74' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_78)   --->   "%select_ln78_75 = select i1 %icmp_ln78_14, i22 %wideSample_superSample_M_imag_V_6_load, i22 %wideSample_superSample_M_imag_V_5_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 138 'select' 'select_ln78_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_76 = select i1 %icmp_ln78_12, i22 %wideSample_superSample_M_imag_V_4_load, i22 %wideSample_superSample_M_imag_V_3_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 139 'select' 'select_ln78_76' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_79)   --->   "%select_ln78_77 = select i1 %icmp_ln78, i22 %wideSample_superSample_M_imag_V_2_load, i22 %wideSample_superSample_M_imag_V_7_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 140 'select' 'select_ln78_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_78 = select i1 %or_ln78_18, i22 %select_ln78_75, i22 %select_ln78_76" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 141 'select' 'select_ln78_78' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_79 = select i1 %or_ln78_20, i22 %select_ln78_78, i22 %select_ln78_77" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 142 'select' 'select_ln78_79' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_82)   --->   "%select_ln78_80 = select i1 %icmp_ln78_13, i22 %wideSample_superSample_M_real_V_6_load, i22 %wideSample_superSample_M_real_V_5_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 143 'select' 'select_ln78_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_81 = select i1 %icmp_ln78_11, i22 %wideSample_superSample_M_real_V_4_load, i22 %wideSample_superSample_M_real_V_3_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 144 'select' 'select_ln78_81' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_82 = select i1 %or_ln78_15, i22 %select_ln78_80, i22 %select_ln78_81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 145 'select' 'select_ln78_82' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.12ns)   --->   "%or_ln78_21 = or i1 %or_ln78_15, i1 %or_ln78_16" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 146 'or' 'or_ln78_21' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_83 = select i1 %or_ln78_21, i22 %select_ln78_82, i22 %wideSample_superSample_M_real_V_7_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 147 'select' 'select_ln78_83' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_86)   --->   "%select_ln78_84 = select i1 %icmp_ln78_13, i22 %wideSample_superSample_M_imag_V_6_load, i22 %wideSample_superSample_M_imag_V_5_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 148 'select' 'select_ln78_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_85 = select i1 %icmp_ln78_11, i22 %wideSample_superSample_M_imag_V_4_load, i22 %wideSample_superSample_M_imag_V_3_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 149 'select' 'select_ln78_85' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_86 = select i1 %or_ln78_15, i22 %select_ln78_84, i22 %select_ln78_85" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 150 'select' 'select_ln78_86' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_87 = select i1 %or_ln78_21, i22 %select_ln78_86, i22 %wideSample_superSample_M_imag_V_7_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 151 'select' 'select_ln78_87' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i246 @_ssdm_op_BitConcatenate.i246.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22, i22 %select_ln78_87, i10 0, i22 %select_ln78_83, i10 0, i22 %select_ln78_79, i10 0, i22 %select_ln78_74, i10 0, i22 %select_ln78_69, i10 0, i22 %select_ln78_63, i10 0, i22 %tmp_7, i10 0, i22 %tmp" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 152 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i246 %tmp_6" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 153 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.43ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ssrWideStream4kernelIn, i256 %zext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 154 'write' 'write_ln174' <Predicate = true> <Delay = 1.43> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%return_ln83 = return void @_ssdm_op_Return" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:83]   --->   Operation 155 'return' 'return_ln83' <Predicate = (icmp_ln69)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [53]  (0.387 ns)

 <State 2>: 1.32ns
The critical path consists of the following:
	fifo read operation ('empty_96', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'p_wideStreamIn_0_0_0_0_0_018' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [70]  (1.32 ns)

 <State 3>: 2.76ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln78', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78) [123]  (0.5 ns)
	'or' operation ('or_ln78_16', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78) [134]  (0.122 ns)
	'select' operation ('select_ln78_62', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78) [137]  (0.353 ns)
	'select' operation ('select_ln78_63', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78) [138]  (0.353 ns)
	fifo write operation ('write_ln174', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'ssrWideStream4kernelIn' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [169]  (1.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
