

================================================================
== Vitis HLS Report for 'makeSuperPoint_alignedToLine7'
================================================================
* Date:           Tue Jul 30 23:06:09 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.855 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                            Loop Name                                            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- makeSuperPoint_alignedToLine_rowListSet_loop                                                   |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        |- makeSuperPoint_alignedToLine_initSP_perPoint_makeSuperPoint_alignedToLine_initSP_perParameter  |       32|       32|         2|          1|          1|     32|       yes|
        +-------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 12 11 
11 --> 10 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 13 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%row_list_V = alloca i64 1" [patchMaker.cpp:1522]   --->   Operation 14 'alloca' 'row_list_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%idxprom = zext i3 %i_read"   --->   Operation 15 'zext' 'idxprom' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 %idxprom"   --->   Operation 16 'getelementptr' 'GDn_points_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr"   --->   Operation 17 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%original_ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %original_ppl"   --->   Operation 18 'read' 'original_ppl_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top"   --->   Operation 19 'read' 'z_top_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_read, i3 0" [patchMaker.cpp:1531]   --->   Operation 21 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_read, i1 0" [patchMaker.cpp:1531]   --->   Operation 22 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1531_1 = zext i4 %tmp_5" [patchMaker.cpp:1531]   --->   Operation 23 'zext' 'zext_ln1531_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1531 = sub i6 %tmp, i6 %zext_ln1531_1" [patchMaker.cpp:1531]   --->   Operation 24 'sub' 'sub_ln1531' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 25 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln1531 = add i6 %sub_ln1531, i6 4" [patchMaker.cpp:1531]   --->   Operation 25 'add' 'add_ln1531' <Predicate = true> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1531_2 = zext i6 %add_ln1531" [patchMaker.cpp:1531]   --->   Operation 26 'zext' 'zext_ln1531_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%radiiDivisionList_addr = getelementptr i35 %radiiDivisionList, i64 0, i64 %zext_ln1531_2" [patchMaker.cpp:1531]   --->   Operation 27 'getelementptr' 'radiiDivisionList_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %i_read, i4 0" [patchMaker.cpp:1682]   --->   Operation 28 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1528 = zext i7 %tmp_6" [patchMaker.cpp:1528]   --->   Operation 29 'zext' 'zext_ln1528' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %i_read, i8 0" [patchMaker.cpp:1528]   --->   Operation 30 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr"   --->   Operation 31 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 32 [1/1] (0.85ns)   --->   "%icmp_ln1526 = icmp_sgt  i32 %GDn_points_load, i32 0" [patchMaker.cpp:1526]   --->   Operation 32 'icmp' 'icmp_ln1526' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln1526 = br i1 %icmp_ln1526, void %._crit_edge, void %.lr.ph" [patchMaker.cpp:1526]   --->   Operation 33 'br' 'br_ln1526' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln1526 = trunc i32 %GDn_points_load" [patchMaker.cpp:1526]   --->   Operation 34 'trunc' 'trunc_ln1526' <Predicate = (icmp_ln1526)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln1526 = br void" [patchMaker.cpp:1526]   --->   Operation 35 'br' 'br_ln1526' <Predicate = (icmp_ln1526)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.38>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%row_list_size = phi i31 %add_ln1528, void %.split5, i31 0, void %.lr.ph" [patchMaker.cpp:1528]   --->   Operation 36 'phi' 'row_list_size' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.87ns)   --->   "%add_ln1528 = add i31 %row_list_size, i31 1" [patchMaker.cpp:1528]   --->   Operation 37 'add' 'add_ln1528' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.84ns)   --->   "%icmp_ln1526_1 = icmp_eq  i31 %row_list_size, i31 %trunc_ln1526" [patchMaker.cpp:1526]   --->   Operation 39 'icmp' 'icmp_ln1526_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln1526 = br i1 %icmp_ln1526_1, void %.split5, void %._crit_edge.loopexit" [patchMaker.cpp:1526]   --->   Operation 41 'br' 'br_ln1526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln1528 = trunc i31 %row_list_size" [patchMaker.cpp:1528]   --->   Operation 42 'trunc' 'trunc_ln1528' <Predicate = (!icmp_ln1526_1)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.73ns)   --->   "%add_ln1528_1 = add i11 %tmp_7, i11 %trunc_ln1528" [patchMaker.cpp:1528]   --->   Operation 43 'add' 'add_ln1528_1' <Predicate = (!icmp_ln1526_1)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %add_ln1528_1, i1 0" [patchMaker.cpp:1528]   --->   Operation 44 'bitconcatenate' 'tmp_9_cast' <Predicate = (!icmp_ln1526_1)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln1528 = or i12 %tmp_9_cast, i12 1" [patchMaker.cpp:1528]   --->   Operation 45 'or' 'or_ln1528' <Predicate = (!icmp_ln1526_1)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1528_1 = zext i12 %or_ln1528" [patchMaker.cpp:1528]   --->   Operation 46 'zext' 'zext_ln1528_1' <Predicate = (!icmp_ln1526_1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%GDarrayDecoded_addr = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1528_1" [patchMaker.cpp:1528]   --->   Operation 47 'getelementptr' 'GDarrayDecoded_addr' <Predicate = (!icmp_ln1526_1)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.64ns)   --->   "%GDarrayDecoded_load = load i12 %GDarrayDecoded_addr" [patchMaker.cpp:1528]   --->   Operation 48 'load' 'GDarrayDecoded_load' <Predicate = (!icmp_ln1526_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>

State 4 <SV = 3> <Delay = 2.84>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%row_list_size_cast = zext i31 %row_list_size" [patchMaker.cpp:1528]   --->   Operation 49 'zext' 'row_list_size_cast' <Predicate = (!icmp_ln1526_1)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln1523 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [patchMaker.cpp:1523]   --->   Operation 50 'specloopname' 'specloopname_ln1523' <Predicate = (!icmp_ln1526_1)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%row_list_V_addr = getelementptr i32 %row_list_V, i64 0, i64 %row_list_size_cast" [patchMaker.cpp:1528]   --->   Operation 51 'getelementptr' 'row_list_V_addr' <Predicate = (!icmp_ln1526_1)> <Delay = 0.00>
ST_4 : Operation 52 [1/2] (1.64ns)   --->   "%GDarrayDecoded_load = load i12 %GDarrayDecoded_addr" [patchMaker.cpp:1528]   --->   Operation 52 'load' 'GDarrayDecoded_load' <Predicate = (!icmp_ln1526_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_4 : Operation 53 [1/1] (1.19ns)   --->   "%store_ln1528 = store i32 %GDarrayDecoded_load, i8 %row_list_V_addr" [patchMaker.cpp:1528]   --->   Operation 53 'store' 'store_ln1528' <Predicate = (!icmp_ln1526_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!icmp_ln1526_1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.71>
ST_5 : Operation 55 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 55 'br' 'br_ln0' <Predicate = (icmp_ln1526)> <Delay = 0.38>
ST_5 : Operation 56 [2/2] (0.71ns)   --->   "%radiiDivisionList_load = load i6 %radiiDivisionList_addr" [patchMaker.cpp:1531]   --->   Operation 56 'load' 'radiiDivisionList_load' <Predicate = true> <Delay = 0.71> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 35> <Depth = 36> <ROM>

State 6 <SV = 4> <Delay = 4.85>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%row_list_size_0_lcssa = phi i32 0, void, i32 %GDn_points_load, void %._crit_edge.loopexit"   --->   Operation 57 'phi' 'row_list_size_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %z_top_read"   --->   Operation 58 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.88ns)   --->   "%ret = add i33 %sext_ln215, i33 8567934492"   --->   Operation 59 'add' 'ret' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln534 = sext i33 %ret"   --->   Operation 60 'sext' 'sext_ln534' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (0.71ns)   --->   "%radiiDivisionList_load = load i6 %radiiDivisionList_addr" [patchMaker.cpp:1531]   --->   Operation 61 'load' 'radiiDivisionList_load' <Predicate = true> <Delay = 0.71> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 35> <Depth = 36> <ROM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1531 = zext i35 %radiiDivisionList_load" [patchMaker.cpp:1531]   --->   Operation 62 'zext' 'zext_ln1531' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (3.09ns)   --->   "%mul_ln1531 = mul i64 %zext_ln1531, i64 %sext_ln534" [patchMaker.cpp:1531]   --->   Operation 63 'mul' 'mul_ln1531' <Predicate = true> <Delay = 3.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%i_op_assign = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %mul_ln1531, i32 32, i32 63" [patchMaker.cpp:1531]   --->   Operation 64 'partselect' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1465 = sext i32 %i_op_assign"   --->   Operation 65 'sext' 'sext_ln1465' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.88ns)   --->   "%projectionToRow = add i33 %sext_ln1465, i33 22000100"   --->   Operation 66 'add' 'projectionToRow' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [2/2] (0.00ns)   --->   "%call_ret5 = call i96 @mSP_findStartIndex, i32 %row_list_V, i32 %row_list_size_0_lcssa, i33 %projectionToRow" [patchMaker.cpp:1534]   --->   Operation 67 'call' 'call_ret5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 2.61>
ST_7 : Operation 68 [1/2] (0.00ns)   --->   "%call_ret5 = call i96 @mSP_findStartIndex, i32 %row_list_V, i32 %row_list_size_0_lcssa, i33 %projectionToRow" [patchMaker.cpp:1534]   --->   Operation 68 'call' 'call_ret5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%start_index = extractvalue i96 %call_ret5" [patchMaker.cpp:1534]   --->   Operation 69 'extractvalue' 'start_index' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1615)   --->   "%start_value = extractvalue i96 %call_ret5" [patchMaker.cpp:1534]   --->   Operation 70 'extractvalue' 'start_value' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.88ns)   --->   "%add_ln1610 = add i32 %row_list_size_0_lcssa, i32 4294967295" [patchMaker.cpp:1610]   --->   Operation 71 'add' 'add_ln1610' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.85ns)   --->   "%icmp_ln1610 = icmp_ne  i32 %start_index, i32 %add_ln1610" [patchMaker.cpp:1610]   --->   Operation 72 'icmp' 'icmp_ln1610' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln1615 = icmp_slt  i64 %start_value, i64 18446744073709551606" [patchMaker.cpp:1615]   --->   Operation 73 'icmp' 'icmp_ln1615' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1625)   --->   "%and_ln1610 = and i1 %icmp_ln1610, i1 %icmp_ln1615" [patchMaker.cpp:1610]   --->   Operation 74 'and' 'and_ln1610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.88ns)   --->   "%start_index_1 = add i32 %start_index, i32 1" [patchMaker.cpp:1617]   --->   Operation 75 'add' 'start_index_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1625)   --->   "%start_index_2 = select i1 %and_ln1610, i32 %start_index_1, i32 %start_index" [patchMaker.cpp:1610]   --->   Operation 76 'select' 'start_index_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.88ns) (out node of the LUT)   --->   "%sub_ln1625 = sub i32 %start_index_2, i32 %original_ppl_read" [patchMaker.cpp:1625]   --->   Operation 77 'sub' 'sub_ln1625' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln1625 = trunc i32 %sub_ln1625" [patchMaker.cpp:1625]   --->   Operation 78 'trunc' 'trunc_ln1625' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.69>
ST_8 : Operation 79 [2/2] (0.69ns)   --->   "%left_bound = call i32 @mSP_findLRBounds, i3 %i_read, i32 %row_list_V, i32 %row_list_size_0_lcssa, i26 %trapezoid_edges_V" [patchMaker.cpp:1538]   --->   Operation 79 'call' 'left_bound' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 2.04>
ST_9 : Operation 80 [1/2] (0.00ns)   --->   "%left_bound = call i32 @mSP_findLRBounds, i3 %i_read, i32 %row_list_V, i32 %row_list_size_0_lcssa, i26 %trapezoid_edges_V" [patchMaker.cpp:1538]   --->   Operation 80 'call' 'left_bound' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 81 [1/1] (0.88ns)   --->   "%add_ln1625 = add i32 %sub_ln1625, i32 1" [patchMaker.cpp:1625]   --->   Operation 81 'add' 'add_ln1625' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.85ns)   --->   "%icmp_ln1625 = icmp_slt  i32 %add_ln1625, i32 %left_bound" [patchMaker.cpp:1625]   --->   Operation 82 'icmp' 'icmp_ln1625' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln1646 = trunc i32 %left_bound" [patchMaker.cpp:1646]   --->   Operation 83 'trunc' 'trunc_ln1646' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.73ns)   --->   "%add_ln1646 = add i11 %trunc_ln1625, i11 1" [patchMaker.cpp:1646]   --->   Operation 84 'add' 'add_ln1646' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.30ns)   --->   "%temp_start = select i1 %icmp_ln1625, i11 %trunc_ln1646, i11 %add_ln1646" [patchMaker.cpp:1646]   --->   Operation 85 'select' 'temp_start' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.38ns)   --->   "%br_ln1671 = br void" [patchMaker.cpp:1671]   --->   Operation 86 'br' 'br_ln1671' <Predicate = true> <Delay = 0.38>

State 10 <SV = 8> <Delay = 4.15>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 0, void %._crit_edge, i6 %add_ln1671_2, void %.split3" [patchMaker.cpp:1671]   --->   Operation 87 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%j_1 = phi i5 0, void %._crit_edge, i5 %select_ln1671_1, void %.split3" [patchMaker.cpp:1671]   --->   Operation 88 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%z = phi i2 0, void %._crit_edge, i2 %add_ln1677, void %.split3" [patchMaker.cpp:1677]   --->   Operation 89 'phi' 'z' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.70ns)   --->   "%add_ln1671_2 = add i6 %indvar_flatten, i6 1" [patchMaker.cpp:1671]   --->   Operation 90 'add' 'add_ln1671_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 91 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.61ns)   --->   "%icmp_ln1671 = icmp_eq  i6 %indvar_flatten, i6 32" [patchMaker.cpp:1671]   --->   Operation 92 'icmp' 'icmp_ln1671' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln1671 = br i1 %icmp_ln1671, void %.split3, void" [patchMaker.cpp:1671]   --->   Operation 93 'br' 'br_ln1671' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.70ns)   --->   "%add_ln1671 = add i5 %j_1, i5 1" [patchMaker.cpp:1671]   --->   Operation 94 'add' 'add_ln1671' <Predicate = (!icmp_ln1671)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.34ns)   --->   "%icmp_ln1677 = icmp_eq  i2 %z, i2 2" [patchMaker.cpp:1677]   --->   Operation 95 'icmp' 'icmp_ln1677' <Predicate = (!icmp_ln1671)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.27ns)   --->   "%select_ln1671 = select i1 %icmp_ln1677, i2 0, i2 %z" [patchMaker.cpp:1671]   --->   Operation 96 'select' 'select_ln1671' <Predicate = (!icmp_ln1671)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.27ns)   --->   "%select_ln1671_1 = select i1 %icmp_ln1677, i5 %add_ln1671, i5 %j_1" [patchMaker.cpp:1671]   --->   Operation 97 'select' 'select_ln1671_1' <Predicate = (!icmp_ln1671)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1671 = zext i5 %select_ln1671_1" [patchMaker.cpp:1671]   --->   Operation 98 'zext' 'zext_ln1671' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1671_1 = add i11 %zext_ln1671, i11 %temp_start" [patchMaker.cpp:1671]   --->   Operation 99 'add' 'add_ln1671_1' <Predicate = (!icmp_ln1671)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 100 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1682_1 = add i11 %tmp_7, i11 %add_ln1671_1" [patchMaker.cpp:1682]   --->   Operation 100 'add' 'add_ln1682_1' <Predicate = (!icmp_ln1671)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_13_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %add_ln1682_1, i1 0" [patchMaker.cpp:1682]   --->   Operation 101 'bitconcatenate' 'tmp_13_cast' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1682_1 = zext i2 %select_ln1671" [patchMaker.cpp:1682]   --->   Operation 102 'zext' 'zext_ln1682_1' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.74ns)   --->   "%add_ln1682_3 = add i12 %tmp_13_cast, i12 %zext_ln1682_1" [patchMaker.cpp:1682]   --->   Operation 103 'add' 'add_ln1682_3' <Predicate = (!icmp_ln1671)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1682_4 = zext i12 %add_ln1682_3" [patchMaker.cpp:1682]   --->   Operation 104 'zext' 'zext_ln1682_4' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%GDarrayDecoded_addr_1 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1682_4" [patchMaker.cpp:1682]   --->   Operation 105 'getelementptr' 'GDarrayDecoded_addr_1' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_10 : Operation 106 [2/2] (1.64ns)   --->   "%GDarrayDecoded_load_1 = load i12 %GDarrayDecoded_addr_1" [patchMaker.cpp:1682]   --->   Operation 106 'load' 'GDarrayDecoded_load_1' <Predicate = (!icmp_ln1671)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_10 : Operation 107 [1/1] (0.43ns)   --->   "%add_ln1677 = add i2 %select_ln1671, i2 1" [patchMaker.cpp:1677]   --->   Operation 107 'add' 'add_ln1677' <Predicate = (!icmp_ln1671)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 2.84>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makeSuperPoint_alignedToLine_initSP_perPoint_makeSuperPoint_alignedToLine_initSP_perParameter_str"   --->   Operation 108 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 109 'speclooptripcount' 'empty_33' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1682 = zext i5 %select_ln1671_1" [patchMaker.cpp:1682]   --->   Operation 110 'zext' 'zext_ln1682' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.70ns)   --->   "%add_ln1682 = add i8 %zext_ln1528, i8 %zext_ln1682" [patchMaker.cpp:1682]   --->   Operation 111 'add' 'add_ln1682' <Predicate = (!icmp_ln1671)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln1682_2)   --->   "%shl_ln1671 = shl i8 %add_ln1682, i8 1" [patchMaker.cpp:1671]   --->   Operation 112 'shl' 'shl_ln1671' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 113 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln1682_2)   --->   "%zext_ln1682_2 = zext i2 %select_ln1671" [patchMaker.cpp:1682]   --->   Operation 114 'zext' 'zext_ln1682_2' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1682_2 = add i8 %shl_ln1671, i8 %zext_ln1682_2" [patchMaker.cpp:1682]   --->   Operation 115 'add' 'add_ln1682_2' <Predicate = (!icmp_ln1671)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1682_3 = zext i8 %add_ln1682_2" [patchMaker.cpp:1682]   --->   Operation 116 'zext' 'zext_ln1682_3' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%init_patch_addr = getelementptr i32 %init_patch, i64 0, i64 %zext_ln1682_3" [patchMaker.cpp:1682]   --->   Operation 117 'getelementptr' 'init_patch_addr' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln1677 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [patchMaker.cpp:1677]   --->   Operation 118 'specloopname' 'specloopname_ln1677' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_11 : Operation 119 [1/2] (1.64ns)   --->   "%GDarrayDecoded_load_1 = load i12 %GDarrayDecoded_addr_1" [patchMaker.cpp:1682]   --->   Operation 119 'load' 'GDarrayDecoded_load_1' <Predicate = (!icmp_ln1671)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_11 : Operation 120 [1/1] (1.19ns)   --->   "%store_ln1682 = store i32 %GDarrayDecoded_load_1, i8 %init_patch_addr" [patchMaker.cpp:1682]   --->   Operation 120 'store' 'store_ln1682' <Predicate = (!icmp_ln1671)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 121 'br' 'br_ln0' <Predicate = (!icmp_ln1671)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 122 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	wire read on port 'i' [13]  (0 ns)
	'getelementptr' operation ('GDn_points_addr') [27]  (0 ns)
	'load' operation ('GDn_points_load') on array 'GDn_points' [28]  (0.699 ns)

 <State 2>: 1.94ns
The critical path consists of the following:
	'load' operation ('GDn_points_load') on array 'GDn_points' [28]  (0.699 ns)
	'icmp' operation ('icmp_ln1526', patchMaker.cpp:1526) [29]  (0.859 ns)
	multiplexor before 'phi' operation ('row_list_size_0_lcssa') with incoming values : ('GDn_points_load') [57]  (0.387 ns)

 <State 3>: 2.38ns
The critical path consists of the following:
	'phi' operation ('row_list_size', patchMaker.cpp:1528) with incoming values : ('add_ln1528', patchMaker.cpp:1528) [35]  (0 ns)
	'add' operation ('add_ln1528_1', patchMaker.cpp:1528) [44]  (0.735 ns)
	'or' operation ('or_ln1528', patchMaker.cpp:1528) [46]  (0 ns)
	'getelementptr' operation ('GDarrayDecoded_addr', patchMaker.cpp:1528) [48]  (0 ns)
	'load' operation ('GDarrayDecoded_load', patchMaker.cpp:1528) on array 'GDarrayDecoded' [51]  (1.65 ns)

 <State 4>: 2.84ns
The critical path consists of the following:
	'load' operation ('GDarrayDecoded_load', patchMaker.cpp:1528) on array 'GDarrayDecoded' [51]  (1.65 ns)
	'store' operation ('store_ln1528', patchMaker.cpp:1528) of variable 'GDarrayDecoded_load', patchMaker.cpp:1528 on array 'row_list.V', patchMaker.cpp:1522 [52]  (1.2 ns)

 <State 5>: 0.714ns
The critical path consists of the following:
	'load' operation ('radiiDivisionList_load', patchMaker.cpp:1531) on array 'radiiDivisionList' [61]  (0.714 ns)

 <State 6>: 4.85ns
The critical path consists of the following:
	'add' operation ('ret') [59]  (0.88 ns)
	'mul' operation ('mul_ln1531', patchMaker.cpp:1531) [63]  (3.09 ns)
	'add' operation ('projectionToRow') [66]  (0.88 ns)

 <State 7>: 2.62ns
The critical path consists of the following:
	'add' operation ('add_ln1610', patchMaker.cpp:1610) [71]  (0.88 ns)
	'icmp' operation ('icmp_ln1610', patchMaker.cpp:1610) [72]  (0.859 ns)
	'and' operation ('and_ln1610', patchMaker.cpp:1610) [74]  (0 ns)
	'select' operation ('start_index', patchMaker.cpp:1610) [76]  (0 ns)
	'sub' operation ('sub_ln1625', patchMaker.cpp:1625) [77]  (0.88 ns)

 <State 8>: 0.699ns
The critical path consists of the following:
	'call' operation ('left_bound', patchMaker.cpp:1538) to 'mSP_findLRBounds' [70]  (0.699 ns)

 <State 9>: 2.04ns
The critical path consists of the following:
	'add' operation ('add_ln1625', patchMaker.cpp:1625) [79]  (0.88 ns)
	'icmp' operation ('icmp_ln1625', patchMaker.cpp:1625) [80]  (0.859 ns)
	'select' operation ('temp_start', patchMaker.cpp:1646) [83]  (0.301 ns)

 <State 10>: 4.15ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1671) with incoming values : ('select_ln1671_1', patchMaker.cpp:1671) [87]  (0 ns)
	'add' operation ('add_ln1671', patchMaker.cpp:1671) [94]  (0.707 ns)
	'select' operation ('select_ln1671_1', patchMaker.cpp:1671) [99]  (0.278 ns)
	'add' operation ('add_ln1671_1', patchMaker.cpp:1671) [104]  (0 ns)
	'add' operation ('add_ln1682_1', patchMaker.cpp:1682) [105]  (0.777 ns)
	'add' operation ('add_ln1682_3', patchMaker.cpp:1682) [113]  (0.745 ns)
	'getelementptr' operation ('GDarrayDecoded_addr_1', patchMaker.cpp:1682) [115]  (0 ns)
	'load' operation ('GDarrayDecoded_load_1', patchMaker.cpp:1682) on array 'GDarrayDecoded' [117]  (1.65 ns)

 <State 11>: 2.84ns
The critical path consists of the following:
	'load' operation ('GDarrayDecoded_load_1', patchMaker.cpp:1682) on array 'GDarrayDecoded' [117]  (1.65 ns)
	'store' operation ('store_ln1682', patchMaker.cpp:1682) of variable 'GDarrayDecoded_load_1', patchMaker.cpp:1682 on array 'init_patch' [118]  (1.2 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
