

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2'
================================================================
* Date:           Thu Feb  1 06:40:22 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      612|      612|  6.120 us|  6.120 us|  612|  612|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1_VITIS_LOOP_46_2  |      610|      610|        13|          2|          1|   300|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    384|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    114|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    181|    -|
|Register         |        -|    -|     581|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     581|    807|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_2ns_9ns_10_1_1_U1   |mul_2ns_9ns_10_1_1   |        0|   0|  0|  51|    0|
    |mul_8ns_10ns_17_1_1_U2  |mul_8ns_10ns_17_1_1  |        0|   0|  0|  63|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   0|  0| 114|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln45_1_fu_203_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln45_fu_212_p2         |         +|   0|  0|  10|           2|           1|
    |add_ln46_fu_300_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln47_1_fu_282_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln47_2_fu_382_p2       |         +|   0|  0|  14|           9|           9|
    |add_ln47_fu_277_p2         |         +|   0|  0|  64|          64|          64|
    |add_ln48_1_fu_350_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln48_3_fu_399_p2       |         +|   0|  0|  14|           9|           9|
    |add_ln48_fu_345_p2         |         +|   0|  0|  64|          64|          64|
    |ap_block_state3_io         |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io         |       and|   0|  0|   2|           1|           1|
    |ap_condition_256           |       and|   0|  0|   2|           1|           1|
    |ap_condition_512           |       and|   0|  0|   2|           1|           1|
    |icmp_ln45_fu_197_p2        |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln46_fu_218_p2        |      icmp|   0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln45_1_fu_224_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln45_2_fu_323_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln45_fu_260_p3      |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 384|         320|         313|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2                  |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load               |   9|          2|    8|         16|
    |i_fu_92                               |   9|          2|    2|          4|
    |indvar_flatten_fu_96                  |   9|          2|    9|         18|
    |j_fu_88                               |   9|          2|    8|         16|
    |m_axi_mem_ARADDR                      |  14|          3|   64|        192|
    |mem_blk_n_AR                          |   9|          2|    1|          2|
    |mem_blk_n_R                           |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 181|         40|  114|        293|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln48_3_reg_514                |   9|   0|    9|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |empty_27_reg_481                  |   1|   0|    1|          0|
    |empty_reg_446                     |   1|   0|    1|          0|
    |i_fu_92                           |   2|   0|    2|          0|
    |icmp_ln45_reg_451                 |   1|   0|    1|          0|
    |icmp_ln46_reg_460                 |   1|   0|    1|          0|
    |indvar_flatten_fu_96              |   9|   0|    9|          0|
    |j_fu_88                           |   8|   0|    8|          0|
    |j_load_reg_455                    |   8|   0|    8|          0|
    |mem_addr_1_read_reg_519           |  16|   0|   16|          0|
    |mem_addr_1_reg_503                |  64|   0|   64|          0|
    |mem_addr_read_reg_509             |  16|   0|   16|          0|
    |mem_addr_reg_492                  |  64|   0|   64|          0|
    |mul_ln47_reg_471                  |  10|   0|   10|          0|
    |mul_ln48_reg_498                  |  17|   0|   17|          0|
    |select_ln45_1_reg_466             |   2|   0|    2|          0|
    |select_ln45_reg_486               |   8|   0|    8|          0|
    |sext_ln45_cast_reg_441            |  64|   0|   64|          0|
    |trunc_ln45_reg_476                |   9|   0|    9|          0|
    |icmp_ln45_reg_451                 |  64|  32|    1|          0|
    |select_ln45_1_reg_466             |  64|  32|    2|          0|
    |select_ln45_reg_486               |  64|  32|    8|          0|
    |trunc_ln45_reg_476                |  64|  32|    9|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 581| 128|  345|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2|  return value|
|m_axi_mem_AWVALID   |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWREADY   |   in|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWADDR    |  out|   64|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWID      |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWLEN     |  out|   32|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWSIZE    |  out|    3|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWBURST   |  out|    2|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWLOCK    |  out|    2|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWCACHE   |  out|    4|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWPROT    |  out|    3|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWQOS     |  out|    4|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWREGION  |  out|    4|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWUSER    |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_WVALID    |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_WREADY    |   in|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_WDATA     |  out|   16|       m_axi|                                                   mem|       pointer|
|m_axi_mem_WSTRB     |  out|    2|       m_axi|                                                   mem|       pointer|
|m_axi_mem_WLAST     |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_WID       |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_WUSER     |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARVALID   |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARREADY   |   in|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARADDR    |  out|   64|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARID      |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARLEN     |  out|   32|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARSIZE    |  out|    3|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARBURST   |  out|    2|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARLOCK    |  out|    2|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARCACHE   |  out|    4|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARPROT    |  out|    3|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARQOS     |  out|    4|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARREGION  |  out|    4|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARUSER    |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_RVALID    |   in|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_RREADY    |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_RDATA     |   in|   16|       m_axi|                                                   mem|       pointer|
|m_axi_mem_RLAST     |   in|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_RID       |   in|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_RFIFONUM  |   in|   10|       m_axi|                                                   mem|       pointer|
|m_axi_mem_RUSER     |   in|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_RRESP     |   in|    2|       m_axi|                                                   mem|       pointer|
|m_axi_mem_BVALID    |   in|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_BREADY    |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_BRESP     |   in|    2|       m_axi|                                                   mem|       pointer|
|m_axi_mem_BID       |   in|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_BUSER     |   in|    1|       m_axi|                                                   mem|       pointer|
|rem_i_urem_cast     |   in|    7|     ap_none|                                       rem_i_urem_cast|        scalar|
|MatA_BRAM_address0  |  out|    9|   ap_memory|                                             MatA_BRAM|         array|
|MatA_BRAM_ce0       |  out|    1|   ap_memory|                                             MatA_BRAM|         array|
|MatA_BRAM_we0       |  out|    1|   ap_memory|                                             MatA_BRAM|         array|
|MatA_BRAM_d0        |  out|   16|   ap_memory|                                             MatA_BRAM|         array|
|MatB_BRAM_address0  |  out|    9|   ap_memory|                                             MatB_BRAM|         array|
|MatB_BRAM_ce0       |  out|    1|   ap_memory|                                             MatB_BRAM|         array|
|MatB_BRAM_we0       |  out|    1|   ap_memory|                                             MatB_BRAM|         array|
|MatB_BRAM_d0        |  out|   16|   ap_memory|                                             MatB_BRAM|         array|
|sext_ln45           |   in|   63|     ap_none|                                             sext_ln45|        scalar|
|MatB_DRAM           |   in|   64|     ap_none|                                             MatB_DRAM|        scalar|
+--------------------+-----+-----+------------+------------------------------------------------------+--------------+

