

================================================================
== Vivado HLS Report for 'average_pool'
================================================================
* Date:           Sun Jun  6 15:14:55 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_3
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.745|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8414|  8414|  8414|  8414|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    64|    64|         1|          1|          1|    64|    yes   |
        |- Loop 2  |  6272|  6272|         2|          2|          1|  3136|    yes   |
        |- Loop 3  |  2072|  2072|        26|          1|          1|  2048|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 2, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 2, D = 2, States = { 4 5 }
  Pipeline-2 : II = 1, D = 26, States = { 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 33 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 7 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([16 x i1024]* %output_V, [1 x i8]* @p_str, [12 x i8]* @p_str44, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3136 x i288]* %input_V, [1 x i8]* @p_str, [12 x i8]* @p_str33, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buf_V = alloca [64 x i768], align 8" [resnet50_3.cpp:229]   --->   Operation 36 'alloca' 'buf_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 768> <Depth = 64> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i768]* %buf_V, [1 x i8]* @p_str, [12 x i8]* @p_str19, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.65ns)   --->   "br label %1" [resnet50_3.cpp:233]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%co_0 = phi i7 [ 0, %0 ], [ %co, %hls_label_17 ]"   --->   Operation 39 'phi' 'co_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.81ns)   --->   "%icmp_ln233 = icmp eq i7 %co_0, -64" [resnet50_3.cpp:233]   --->   Operation 40 'icmp' 'icmp_ln233' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 41 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.77ns)   --->   "%co = add i7 %co_0, 1" [resnet50_3.cpp:233]   --->   Operation 42 'add' 'co' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln233, label %.preheader27.preheader, label %hls_label_17" [resnet50_3.cpp:233]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_357 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [resnet50_3.cpp:233]   --->   Operation 44 'specregionbegin' 'tmp_357' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [resnet50_3.cpp:234]   --->   Operation 45 'specpipeline' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i7 %co_0 to i64" [resnet50_3.cpp:237]   --->   Operation 46 'zext' 'zext_ln237' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%buf_V_addr = getelementptr [64 x i768]* %buf_V, i64 0, i64 %zext_ln237" [resnet50_3.cpp:237]   --->   Operation 47 'getelementptr' 'buf_V_addr' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.23ns)   --->   "store i768 0, i768* %buf_V_addr, align 8" [resnet50_3.cpp:237]   --->   Operation 48 'store' <Predicate = (!icmp_ln233)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 768> <Depth = 64> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_357)" [resnet50_3.cpp:239]   --->   Operation 49 'specregionend' 'empty' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %1" [resnet50_3.cpp:233]   --->   Operation 50 'br' <Predicate = (!icmp_ln233)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.65>
ST_3 : Operation 51 [1/1] (0.65ns)   --->   "br label %.preheader27" [resnet50_3.cpp:247]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.65>

State 4 <SV = 3> <Delay = 5.29>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i12 [ %add_ln241, %hls_label_19 ], [ 0, %.preheader27.preheader ]" [resnet50_3.cpp:241]   --->   Operation 52 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%row_0 = phi i3 [ %select_ln241_3, %hls_label_19 ], [ 0, %.preheader27.preheader ]" [resnet50_3.cpp:241]   --->   Operation 53 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ %select_ln242_1, %hls_label_19 ], [ 0, %.preheader27.preheader ]" [resnet50_3.cpp:242]   --->   Operation 54 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%col_0 = phi i3 [ %select_ln242, %hls_label_19 ], [ 0, %.preheader27.preheader ]" [resnet50_3.cpp:242]   --->   Operation 55 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%to_0 = phi i7 [ %to, %hls_label_19 ], [ 0, %.preheader27.preheader ]"   --->   Operation 56 'phi' 'to_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i3.i14(i3 %row_0, i14 0)" [resnet50_3.cpp:247]   --->   Operation 57 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i17 %shl_ln to i18" [resnet50_3.cpp:247]   --->   Operation 58 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln247_1 = call i14 @_ssdm_op_BitConcatenate.i14.i3.i11(i3 %row_0, i11 0)" [resnet50_3.cpp:247]   --->   Operation 59 'bitconcatenate' 'shl_ln247_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln247_3 = zext i14 %shl_ln247_1 to i18" [resnet50_3.cpp:247]   --->   Operation 60 'zext' 'zext_ln247_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.86ns)   --->   "%sub_ln247 = sub i18 %zext_ln247, %zext_ln247_3" [resnet50_3.cpp:247]   --->   Operation 61 'sub' 'sub_ln247' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_552 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %sub_ln247, i32 17)" [resnet50_3.cpp:247]   --->   Operation 62 'bitselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.87ns)   --->   "%sub_ln247_1 = sub i18 0, %sub_ln247" [resnet50_3.cpp:247]   --->   Operation 63 'sub' 'sub_ln247_1' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_1381 = call i13 @_ssdm_op_PartSelect.i13.i18.i32.i32(i18 %sub_ln247_1, i32 5, i32 17)" [resnet50_3.cpp:247]   --->   Operation 64 'partselect' 'tmp_1381' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln247_4 = zext i13 %tmp_1381 to i14" [resnet50_3.cpp:247]   --->   Operation 65 'zext' 'zext_ln247_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.82ns)   --->   "%sub_ln247_2 = sub i14 0, %zext_ln247_4" [resnet50_3.cpp:247]   --->   Operation 66 'sub' 'sub_ln247_2' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1382 = call i13 @_ssdm_op_PartSelect.i13.i18.i32.i32(i18 %sub_ln247, i32 5, i32 17)" [resnet50_3.cpp:247]   --->   Operation 67 'partselect' 'tmp_1382' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln247_6 = zext i13 %tmp_1382 to i14" [resnet50_3.cpp:247]   --->   Operation 68 'zext' 'zext_ln247_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.23ns)   --->   "%select_ln247 = select i1 %tmp_552, i14 %sub_ln247_2, i14 %zext_ln247_6" [resnet50_3.cpp:247]   --->   Operation 69 'select' 'select_ln247' <Predicate = true> <Delay = 0.23> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln247_2 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %col_0, i6 0)" [resnet50_3.cpp:247]   --->   Operation 70 'bitconcatenate' 'shl_ln247_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.97ns)   --->   "%icmp_ln241 = icmp eq i12 %indvar_flatten17, -960" [resnet50_3.cpp:241]   --->   Operation 71 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.80ns)   --->   "%add_ln241 = add i12 %indvar_flatten17, 1" [resnet50_3.cpp:241]   --->   Operation 72 'add' 'add_ln241' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln241, label %.preheader.preheader, label %hls_label_19" [resnet50_3.cpp:241]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.91ns)   --->   "%icmp_ln242 = icmp eq i10 %indvar_flatten, 448" [resnet50_3.cpp:242]   --->   Operation 74 'icmp' 'icmp_ln242' <Predicate = (!icmp_ln241)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.20ns)   --->   "%select_ln241 = select i1 %icmp_ln242, i3 0, i3 %col_0" [resnet50_3.cpp:241]   --->   Operation 75 'select' 'select_ln241' <Predicate = (!icmp_ln241)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.67ns)   --->   "%add_ln241_1 = add i3 1, %row_0" [resnet50_3.cpp:241]   --->   Operation 76 'add' 'add_ln241_1' <Predicate = (!icmp_ln241)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln247_mid1 = call i17 @_ssdm_op_BitConcatenate.i17.i3.i14(i3 %add_ln241_1, i14 0)" [resnet50_3.cpp:247]   --->   Operation 77 'bitconcatenate' 'shl_ln247_mid1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln247_7 = zext i17 %shl_ln247_mid1 to i18" [resnet50_3.cpp:247]   --->   Operation 78 'zext' 'zext_ln247_7' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln247_1_mid1 = call i14 @_ssdm_op_BitConcatenate.i14.i3.i11(i3 %add_ln241_1, i11 0)" [resnet50_3.cpp:247]   --->   Operation 79 'bitconcatenate' 'shl_ln247_1_mid1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln247_8 = zext i14 %shl_ln247_1_mid1 to i18" [resnet50_3.cpp:247]   --->   Operation 80 'zext' 'zext_ln247_8' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.86ns)   --->   "%sub_ln247_3 = sub i18 %zext_ln247_7, %zext_ln247_8" [resnet50_3.cpp:247]   --->   Operation 81 'sub' 'sub_ln247_3' <Predicate = (!icmp_ln241)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln247_1)   --->   "%tmp_553 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %sub_ln247_3, i32 17)" [resnet50_3.cpp:247]   --->   Operation 82 'bitselect' 'tmp_553' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.87ns)   --->   "%sub_ln247_4 = sub i18 0, %sub_ln247_3" [resnet50_3.cpp:247]   --->   Operation 83 'sub' 'sub_ln247_4' <Predicate = (!icmp_ln241)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_1383 = call i13 @_ssdm_op_PartSelect.i13.i18.i32.i32(i18 %sub_ln247_4, i32 5, i32 17)" [resnet50_3.cpp:247]   --->   Operation 84 'partselect' 'tmp_1383' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln247_9 = zext i13 %tmp_1383 to i14" [resnet50_3.cpp:247]   --->   Operation 85 'zext' 'zext_ln247_9' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.82ns)   --->   "%sub_ln247_5 = sub i14 0, %zext_ln247_9" [resnet50_3.cpp:247]   --->   Operation 86 'sub' 'sub_ln247_5' <Predicate = (!icmp_ln241)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln247_1)   --->   "%tmp_1384 = call i13 @_ssdm_op_PartSelect.i13.i18.i32.i32(i18 %sub_ln247_3, i32 5, i32 17)" [resnet50_3.cpp:247]   --->   Operation 87 'partselect' 'tmp_1384' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln247_1)   --->   "%zext_ln247_10 = zext i13 %tmp_1384 to i14" [resnet50_3.cpp:247]   --->   Operation 88 'zext' 'zext_ln247_10' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln247_1)   --->   "%select_ln247_1 = select i1 %tmp_553, i14 %sub_ln247_5, i14 %zext_ln247_10" [resnet50_3.cpp:247]   --->   Operation 89 'select' 'select_ln247_1' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln247_1)   --->   "%select_ln241_1 = select i1 %icmp_ln242, i14 %select_ln247_1, i14 %select_ln247" [resnet50_3.cpp:241]   --->   Operation 90 'select' 'select_ln241_1' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln247_1)   --->   "%sext_ln241 = sext i14 %select_ln241_1 to i15" [resnet50_3.cpp:241]   --->   Operation 91 'sext' 'sext_ln241' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln247)   --->   "%select_ln241_2 = select i1 %icmp_ln242, i9 0, i9 %shl_ln247_2" [resnet50_3.cpp:241]   --->   Operation 92 'select' 'select_ln241_2' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln241)   --->   "%xor_ln241 = xor i1 %icmp_ln242, true" [resnet50_3.cpp:241]   --->   Operation 93 'xor' 'xor_ln241' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.81ns)   --->   "%icmp_ln243 = icmp eq i7 %to_0, -64" [resnet50_3.cpp:243]   --->   Operation 94 'icmp' 'icmp_ln243' <Predicate = (!icmp_ln241)> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln241 = and i1 %icmp_ln243, %xor_ln241" [resnet50_3.cpp:241]   --->   Operation 95 'and' 'and_ln241' <Predicate = (!icmp_ln241)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.20ns)   --->   "%select_ln241_3 = select i1 %icmp_ln242, i3 %add_ln241_1, i3 %row_0" [resnet50_3.cpp:241]   --->   Operation 96 'select' 'select_ln241_3' <Predicate = (!icmp_ln241)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.67ns)   --->   "%col = add i3 1, %select_ln241" [resnet50_3.cpp:242]   --->   Operation 97 'add' 'col' <Predicate = (!icmp_ln241)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln247_2)   --->   "%or_ln247 = or i1 %and_ln241, %icmp_ln242" [resnet50_3.cpp:247]   --->   Operation 98 'or' 'or_ln247' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln247_2 = select i1 %or_ln247, i7 0, i7 %to_0" [resnet50_3.cpp:247]   --->   Operation 99 'select' 'select_ln247_2' <Predicate = (!icmp_ln241)> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln247)   --->   "%shl_ln247_2_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %col, i6 0)" [resnet50_3.cpp:247]   --->   Operation 100 'bitconcatenate' 'shl_ln247_2_mid1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln247)   --->   "%select_ln247_3 = select i1 %and_ln241, i9 %shl_ln247_2_mid1, i9 %select_ln241_2" [resnet50_3.cpp:247]   --->   Operation 101 'select' 'select_ln247_3' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln247)   --->   "%zext_ln247_11 = zext i9 %select_ln247_3 to i10" [resnet50_3.cpp:247]   --->   Operation 102 'zext' 'zext_ln247_11' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.20ns)   --->   "%select_ln242 = select i1 %and_ln241, i3 %col, i3 %select_ln241" [resnet50_3.cpp:242]   --->   Operation 103 'select' 'select_ln242' <Predicate = (!icmp_ln241)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln247)   --->   "%zext_ln243 = zext i7 %select_ln247_2 to i10" [resnet50_3.cpp:243]   --->   Operation 104 'zext' 'zext_ln243' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i7 %select_ln247_2 to i64" [resnet50_3.cpp:247]   --->   Operation 105 'zext' 'zext_ln247_1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln247 = add i10 %zext_ln247_11, %zext_ln243" [resnet50_3.cpp:247]   --->   Operation 106 'add' 'add_ln247' <Predicate = (!icmp_ln241)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln247_1)   --->   "%zext_ln247_5 = zext i10 %add_ln247 to i15" [resnet50_3.cpp:247]   --->   Operation 107 'zext' 'zext_ln247_5' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.83ns) (out node of the LUT)   --->   "%add_ln247_1 = add i15 %zext_ln247_5, %sext_ln241" [resnet50_3.cpp:247]   --->   Operation 108 'add' 'add_ln247_1' <Predicate = (!icmp_ln241)> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln247 = sext i15 %add_ln247_1 to i32" [resnet50_3.cpp:247]   --->   Operation 109 'sext' 'sext_ln247' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln247_2 = zext i32 %sext_ln247 to i64" [resnet50_3.cpp:247]   --->   Operation 110 'zext' 'zext_ln247_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [3136 x i288]* %input_V, i64 0, i64 %zext_ln247_2" [resnet50_3.cpp:247]   --->   Operation 111 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 112 [2/2] (1.23ns)   --->   "%input_V_load = load i288* %input_V_addr, align 8" [resnet50_3.cpp:247]   --->   Operation 112 'load' 'input_V_load' <Predicate = (!icmp_ln241)> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3136> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%buf_V_addr_1 = getelementptr [64 x i768]* %buf_V, i64 0, i64 %zext_ln247_1" [resnet50_3.cpp:247]   --->   Operation 113 'getelementptr' 'buf_V_addr_1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 114 [2/2] (1.23ns)   --->   "%buf_V_load = load i768* %buf_V_addr_1, align 8" [resnet50_3.cpp:247]   --->   Operation 114 'load' 'buf_V_load' <Predicate = (!icmp_ln241)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 768> <Depth = 64> <RAM>
ST_4 : Operation 115 [1/1] (0.78ns)   --->   "%add_ln242_1 = add i10 1, %indvar_flatten" [resnet50_3.cpp:242]   --->   Operation 115 'add' 'add_ln242_1' <Predicate = (!icmp_ln241)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.40ns)   --->   "%select_ln242_1 = select i1 %icmp_ln242, i10 1, i10 %add_ln242_1" [resnet50_3.cpp:242]   --->   Operation 116 'select' 'select_ln242_1' <Predicate = (!icmp_ln241)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.40>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 3136, i64 3136)"   --->   Operation 117 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_360 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)" [resnet50_3.cpp:243]   --->   Operation 118 'specregionbegin' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [resnet50_3.cpp:244]   --->   Operation 119 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/2] (1.23ns)   --->   "%input_V_load = load i288* %input_V_addr, align 8" [resnet50_3.cpp:247]   --->   Operation 120 'load' 'input_V_load' <Predicate = true> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3136> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i288 %input_V_load to i8" [resnet50_3.cpp:247]   --->   Operation 121 'trunc' 'trunc_ln214' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i8 %trunc_ln214 to i24" [resnet50_3.cpp:247]   --->   Operation 122 'zext' 'zext_ln700' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/2] (1.23ns)   --->   "%buf_V_load = load i768* %buf_V_addr_1, align 8" [resnet50_3.cpp:247]   --->   Operation 123 'load' 'buf_V_load' <Predicate = true> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 768> <Depth = 64> <RAM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln700 = trunc i768 %buf_V_load to i24" [resnet50_3.cpp:247]   --->   Operation 124 'trunc' 'trunc_ln700' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.93ns)   --->   "%add_ln700 = add i24 %trunc_ln700, %zext_ln700" [resnet50_3.cpp:247]   --->   Operation 125 'add' 'add_ln700' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln214_1 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 9, i32 16)" [resnet50_3.cpp:247]   --->   Operation 126 'partselect' 'trunc_ln214_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln700_1 = zext i8 %trunc_ln214_1 to i24" [resnet50_3.cpp:247]   --->   Operation 127 'zext' 'zext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_362 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 24, i32 47)" [resnet50_3.cpp:247]   --->   Operation 128 'partselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.93ns)   --->   "%add_ln700_1 = add i24 %tmp_362, %zext_ln700_1" [resnet50_3.cpp:247]   --->   Operation 129 'add' 'add_ln700_1' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln214_2 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 18, i32 25)" [resnet50_3.cpp:247]   --->   Operation 130 'partselect' 'trunc_ln214_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln700_2 = zext i8 %trunc_ln214_2 to i24" [resnet50_3.cpp:247]   --->   Operation 131 'zext' 'zext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_363 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 48, i32 71)" [resnet50_3.cpp:247]   --->   Operation 132 'partselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.93ns)   --->   "%add_ln700_2 = add i24 %tmp_363, %zext_ln700_2" [resnet50_3.cpp:247]   --->   Operation 133 'add' 'add_ln700_2' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln214_3 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 27, i32 34)" [resnet50_3.cpp:247]   --->   Operation 134 'partselect' 'trunc_ln214_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln700_3 = zext i8 %trunc_ln214_3 to i24" [resnet50_3.cpp:247]   --->   Operation 135 'zext' 'zext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_364 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 72, i32 95)" [resnet50_3.cpp:247]   --->   Operation 136 'partselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.93ns)   --->   "%add_ln700_3 = add i24 %tmp_364, %zext_ln700_3" [resnet50_3.cpp:247]   --->   Operation 137 'add' 'add_ln700_3' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln214_4 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 36, i32 43)" [resnet50_3.cpp:247]   --->   Operation 138 'partselect' 'trunc_ln214_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln700_4 = zext i8 %trunc_ln214_4 to i24" [resnet50_3.cpp:247]   --->   Operation 139 'zext' 'zext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_365 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 96, i32 119)" [resnet50_3.cpp:247]   --->   Operation 140 'partselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.93ns)   --->   "%add_ln700_4 = add i24 %tmp_365, %zext_ln700_4" [resnet50_3.cpp:247]   --->   Operation 141 'add' 'add_ln700_4' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln214_5 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 45, i32 52)" [resnet50_3.cpp:247]   --->   Operation 142 'partselect' 'trunc_ln214_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln700_5 = zext i8 %trunc_ln214_5 to i24" [resnet50_3.cpp:247]   --->   Operation 143 'zext' 'zext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_366 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 120, i32 143)" [resnet50_3.cpp:247]   --->   Operation 144 'partselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.93ns)   --->   "%add_ln700_5 = add i24 %tmp_366, %zext_ln700_5" [resnet50_3.cpp:247]   --->   Operation 145 'add' 'add_ln700_5' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln214_6 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 54, i32 61)" [resnet50_3.cpp:247]   --->   Operation 146 'partselect' 'trunc_ln214_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln700_6 = zext i8 %trunc_ln214_6 to i24" [resnet50_3.cpp:247]   --->   Operation 147 'zext' 'zext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_367 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 144, i32 167)" [resnet50_3.cpp:247]   --->   Operation 148 'partselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.93ns)   --->   "%add_ln700_6 = add i24 %tmp_367, %zext_ln700_6" [resnet50_3.cpp:247]   --->   Operation 149 'add' 'add_ln700_6' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln214_7 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 63, i32 70)" [resnet50_3.cpp:247]   --->   Operation 150 'partselect' 'trunc_ln214_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln700_7 = zext i8 %trunc_ln214_7 to i24" [resnet50_3.cpp:247]   --->   Operation 151 'zext' 'zext_ln700_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_368 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 168, i32 191)" [resnet50_3.cpp:247]   --->   Operation 152 'partselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.93ns)   --->   "%add_ln700_7 = add i24 %tmp_368, %zext_ln700_7" [resnet50_3.cpp:247]   --->   Operation 153 'add' 'add_ln700_7' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln214_8 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 72, i32 79)" [resnet50_3.cpp:247]   --->   Operation 154 'partselect' 'trunc_ln214_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln700_8 = zext i8 %trunc_ln214_8 to i24" [resnet50_3.cpp:247]   --->   Operation 155 'zext' 'zext_ln700_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_369 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 192, i32 215)" [resnet50_3.cpp:247]   --->   Operation 156 'partselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.93ns)   --->   "%add_ln700_8 = add i24 %tmp_369, %zext_ln700_8" [resnet50_3.cpp:247]   --->   Operation 157 'add' 'add_ln700_8' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln214_9 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 81, i32 88)" [resnet50_3.cpp:247]   --->   Operation 158 'partselect' 'trunc_ln214_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln700_9 = zext i8 %trunc_ln214_9 to i24" [resnet50_3.cpp:247]   --->   Operation 159 'zext' 'zext_ln700_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_370 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 216, i32 239)" [resnet50_3.cpp:247]   --->   Operation 160 'partselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.93ns)   --->   "%add_ln700_9 = add i24 %tmp_370, %zext_ln700_9" [resnet50_3.cpp:247]   --->   Operation 161 'add' 'add_ln700_9' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln214_s = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 90, i32 97)" [resnet50_3.cpp:247]   --->   Operation 162 'partselect' 'trunc_ln214_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln700_10 = zext i8 %trunc_ln214_s to i24" [resnet50_3.cpp:247]   --->   Operation 163 'zext' 'zext_ln700_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_371 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 240, i32 263)" [resnet50_3.cpp:247]   --->   Operation 164 'partselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.93ns)   --->   "%add_ln700_10 = add i24 %tmp_371, %zext_ln700_10" [resnet50_3.cpp:247]   --->   Operation 165 'add' 'add_ln700_10' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln214_10 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 99, i32 106)" [resnet50_3.cpp:247]   --->   Operation 166 'partselect' 'trunc_ln214_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln700_11 = zext i8 %trunc_ln214_10 to i24" [resnet50_3.cpp:247]   --->   Operation 167 'zext' 'zext_ln700_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_372 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 264, i32 287)" [resnet50_3.cpp:247]   --->   Operation 168 'partselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.93ns)   --->   "%add_ln700_11 = add i24 %tmp_372, %zext_ln700_11" [resnet50_3.cpp:247]   --->   Operation 169 'add' 'add_ln700_11' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln214_11 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 108, i32 115)" [resnet50_3.cpp:247]   --->   Operation 170 'partselect' 'trunc_ln214_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln700_12 = zext i8 %trunc_ln214_11 to i24" [resnet50_3.cpp:247]   --->   Operation 171 'zext' 'zext_ln700_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_373 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 288, i32 311)" [resnet50_3.cpp:247]   --->   Operation 172 'partselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.93ns)   --->   "%add_ln700_12 = add i24 %tmp_373, %zext_ln700_12" [resnet50_3.cpp:247]   --->   Operation 173 'add' 'add_ln700_12' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln214_12 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 117, i32 124)" [resnet50_3.cpp:247]   --->   Operation 174 'partselect' 'trunc_ln214_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln700_13 = zext i8 %trunc_ln214_12 to i24" [resnet50_3.cpp:247]   --->   Operation 175 'zext' 'zext_ln700_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_374 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 312, i32 335)" [resnet50_3.cpp:247]   --->   Operation 176 'partselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.93ns)   --->   "%add_ln700_13 = add i24 %tmp_374, %zext_ln700_13" [resnet50_3.cpp:247]   --->   Operation 177 'add' 'add_ln700_13' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln214_13 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 126, i32 133)" [resnet50_3.cpp:247]   --->   Operation 178 'partselect' 'trunc_ln214_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln700_14 = zext i8 %trunc_ln214_13 to i24" [resnet50_3.cpp:247]   --->   Operation 179 'zext' 'zext_ln700_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_375 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 336, i32 359)" [resnet50_3.cpp:247]   --->   Operation 180 'partselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.93ns)   --->   "%add_ln700_14 = add i24 %tmp_375, %zext_ln700_14" [resnet50_3.cpp:247]   --->   Operation 181 'add' 'add_ln700_14' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln214_14 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 135, i32 142)" [resnet50_3.cpp:247]   --->   Operation 182 'partselect' 'trunc_ln214_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln700_15 = zext i8 %trunc_ln214_14 to i24" [resnet50_3.cpp:247]   --->   Operation 183 'zext' 'zext_ln700_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_376 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 360, i32 383)" [resnet50_3.cpp:247]   --->   Operation 184 'partselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.93ns)   --->   "%add_ln700_15 = add i24 %tmp_376, %zext_ln700_15" [resnet50_3.cpp:247]   --->   Operation 185 'add' 'add_ln700_15' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln214_15 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 144, i32 151)" [resnet50_3.cpp:247]   --->   Operation 186 'partselect' 'trunc_ln214_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln700_16 = zext i8 %trunc_ln214_15 to i24" [resnet50_3.cpp:247]   --->   Operation 187 'zext' 'zext_ln700_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_377 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 384, i32 407)" [resnet50_3.cpp:247]   --->   Operation 188 'partselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.93ns)   --->   "%add_ln700_16 = add i24 %tmp_377, %zext_ln700_16" [resnet50_3.cpp:247]   --->   Operation 189 'add' 'add_ln700_16' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln214_16 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 153, i32 160)" [resnet50_3.cpp:247]   --->   Operation 190 'partselect' 'trunc_ln214_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln700_17 = zext i8 %trunc_ln214_16 to i24" [resnet50_3.cpp:247]   --->   Operation 191 'zext' 'zext_ln700_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_378 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 408, i32 431)" [resnet50_3.cpp:247]   --->   Operation 192 'partselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.93ns)   --->   "%add_ln700_17 = add i24 %tmp_378, %zext_ln700_17" [resnet50_3.cpp:247]   --->   Operation 193 'add' 'add_ln700_17' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln214_17 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 162, i32 169)" [resnet50_3.cpp:247]   --->   Operation 194 'partselect' 'trunc_ln214_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln700_18 = zext i8 %trunc_ln214_17 to i24" [resnet50_3.cpp:247]   --->   Operation 195 'zext' 'zext_ln700_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_379 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 432, i32 455)" [resnet50_3.cpp:247]   --->   Operation 196 'partselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.93ns)   --->   "%add_ln700_18 = add i24 %tmp_379, %zext_ln700_18" [resnet50_3.cpp:247]   --->   Operation 197 'add' 'add_ln700_18' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln214_18 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 171, i32 178)" [resnet50_3.cpp:247]   --->   Operation 198 'partselect' 'trunc_ln214_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln700_19 = zext i8 %trunc_ln214_18 to i24" [resnet50_3.cpp:247]   --->   Operation 199 'zext' 'zext_ln700_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_380 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 456, i32 479)" [resnet50_3.cpp:247]   --->   Operation 200 'partselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.93ns)   --->   "%add_ln700_19 = add i24 %tmp_380, %zext_ln700_19" [resnet50_3.cpp:247]   --->   Operation 201 'add' 'add_ln700_19' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln214_19 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 180, i32 187)" [resnet50_3.cpp:247]   --->   Operation 202 'partselect' 'trunc_ln214_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln700_20 = zext i8 %trunc_ln214_19 to i24" [resnet50_3.cpp:247]   --->   Operation 203 'zext' 'zext_ln700_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_381 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 480, i32 503)" [resnet50_3.cpp:247]   --->   Operation 204 'partselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.93ns)   --->   "%add_ln700_20 = add i24 %tmp_381, %zext_ln700_20" [resnet50_3.cpp:247]   --->   Operation 205 'add' 'add_ln700_20' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln214_20 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 189, i32 196)" [resnet50_3.cpp:247]   --->   Operation 206 'partselect' 'trunc_ln214_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln700_21 = zext i8 %trunc_ln214_20 to i24" [resnet50_3.cpp:247]   --->   Operation 207 'zext' 'zext_ln700_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_382 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 504, i32 527)" [resnet50_3.cpp:247]   --->   Operation 208 'partselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.93ns)   --->   "%add_ln700_21 = add i24 %tmp_382, %zext_ln700_21" [resnet50_3.cpp:247]   --->   Operation 209 'add' 'add_ln700_21' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln214_21 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 198, i32 205)" [resnet50_3.cpp:247]   --->   Operation 210 'partselect' 'trunc_ln214_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln700_22 = zext i8 %trunc_ln214_21 to i24" [resnet50_3.cpp:247]   --->   Operation 211 'zext' 'zext_ln700_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_383 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 528, i32 551)" [resnet50_3.cpp:247]   --->   Operation 212 'partselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.93ns)   --->   "%add_ln700_22 = add i24 %tmp_383, %zext_ln700_22" [resnet50_3.cpp:247]   --->   Operation 213 'add' 'add_ln700_22' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln214_22 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 207, i32 214)" [resnet50_3.cpp:247]   --->   Operation 214 'partselect' 'trunc_ln214_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln700_23 = zext i8 %trunc_ln214_22 to i24" [resnet50_3.cpp:247]   --->   Operation 215 'zext' 'zext_ln700_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_384 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 552, i32 575)" [resnet50_3.cpp:247]   --->   Operation 216 'partselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.93ns)   --->   "%add_ln700_23 = add i24 %tmp_384, %zext_ln700_23" [resnet50_3.cpp:247]   --->   Operation 217 'add' 'add_ln700_23' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln214_23 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 216, i32 223)" [resnet50_3.cpp:247]   --->   Operation 218 'partselect' 'trunc_ln214_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln700_24 = zext i8 %trunc_ln214_23 to i24" [resnet50_3.cpp:247]   --->   Operation 219 'zext' 'zext_ln700_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_385 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 576, i32 599)" [resnet50_3.cpp:247]   --->   Operation 220 'partselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.93ns)   --->   "%add_ln700_24 = add i24 %tmp_385, %zext_ln700_24" [resnet50_3.cpp:247]   --->   Operation 221 'add' 'add_ln700_24' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln214_24 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 225, i32 232)" [resnet50_3.cpp:247]   --->   Operation 222 'partselect' 'trunc_ln214_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln700_25 = zext i8 %trunc_ln214_24 to i24" [resnet50_3.cpp:247]   --->   Operation 223 'zext' 'zext_ln700_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_386 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 600, i32 623)" [resnet50_3.cpp:247]   --->   Operation 224 'partselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.93ns)   --->   "%add_ln700_25 = add i24 %tmp_386, %zext_ln700_25" [resnet50_3.cpp:247]   --->   Operation 225 'add' 'add_ln700_25' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln214_25 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 234, i32 241)" [resnet50_3.cpp:247]   --->   Operation 226 'partselect' 'trunc_ln214_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln700_26 = zext i8 %trunc_ln214_25 to i24" [resnet50_3.cpp:247]   --->   Operation 227 'zext' 'zext_ln700_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_387 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 624, i32 647)" [resnet50_3.cpp:247]   --->   Operation 228 'partselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.93ns)   --->   "%add_ln700_26 = add i24 %tmp_387, %zext_ln700_26" [resnet50_3.cpp:247]   --->   Operation 229 'add' 'add_ln700_26' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln214_26 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 243, i32 250)" [resnet50_3.cpp:247]   --->   Operation 230 'partselect' 'trunc_ln214_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln700_27 = zext i8 %trunc_ln214_26 to i24" [resnet50_3.cpp:247]   --->   Operation 231 'zext' 'zext_ln700_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_388 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 648, i32 671)" [resnet50_3.cpp:247]   --->   Operation 232 'partselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.93ns)   --->   "%add_ln700_27 = add i24 %tmp_388, %zext_ln700_27" [resnet50_3.cpp:247]   --->   Operation 233 'add' 'add_ln700_27' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln214_27 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 252, i32 259)" [resnet50_3.cpp:247]   --->   Operation 234 'partselect' 'trunc_ln214_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln700_28 = zext i8 %trunc_ln214_27 to i24" [resnet50_3.cpp:247]   --->   Operation 235 'zext' 'zext_ln700_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_389 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 672, i32 695)" [resnet50_3.cpp:247]   --->   Operation 236 'partselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.93ns)   --->   "%add_ln700_28 = add i24 %tmp_389, %zext_ln700_28" [resnet50_3.cpp:247]   --->   Operation 237 'add' 'add_ln700_28' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln214_28 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 261, i32 268)" [resnet50_3.cpp:247]   --->   Operation 238 'partselect' 'trunc_ln214_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln700_29 = zext i8 %trunc_ln214_28 to i24" [resnet50_3.cpp:247]   --->   Operation 239 'zext' 'zext_ln700_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_390 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 696, i32 719)" [resnet50_3.cpp:247]   --->   Operation 240 'partselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.93ns)   --->   "%add_ln700_29 = add i24 %tmp_390, %zext_ln700_29" [resnet50_3.cpp:247]   --->   Operation 241 'add' 'add_ln700_29' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln214_29 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 270, i32 277)" [resnet50_3.cpp:247]   --->   Operation 242 'partselect' 'trunc_ln214_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln700_30 = zext i8 %trunc_ln214_29 to i24" [resnet50_3.cpp:247]   --->   Operation 243 'zext' 'zext_ln700_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_391 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 720, i32 743)" [resnet50_3.cpp:247]   --->   Operation 244 'partselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.93ns)   --->   "%add_ln700_30 = add i24 %tmp_391, %zext_ln700_30" [resnet50_3.cpp:247]   --->   Operation 245 'add' 'add_ln700_30' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln214_30 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 279, i32 286)" [resnet50_3.cpp:247]   --->   Operation 246 'partselect' 'trunc_ln214_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln700_31 = zext i8 %trunc_ln214_30 to i24" [resnet50_3.cpp:247]   --->   Operation 247 'zext' 'zext_ln700_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_392 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 744, i32 767)" [resnet50_3.cpp:247]   --->   Operation 248 'partselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.93ns)   --->   "%add_ln700_31 = add i24 %tmp_392, %zext_ln700_31" [resnet50_3.cpp:247]   --->   Operation 249 'add' 'add_ln700_31' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_393 = call i768 @_ssdm_op_BitConcatenate.i768.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24(i24 %add_ln700_31, i24 %add_ln700_30, i24 %add_ln700_29, i24 %add_ln700_28, i24 %add_ln700_27, i24 %add_ln700_26, i24 %add_ln700_25, i24 %add_ln700_24, i24 %add_ln700_23, i24 %add_ln700_22, i24 %add_ln700_21, i24 %add_ln700_20, i24 %add_ln700_19, i24 %add_ln700_18, i24 %add_ln700_17, i24 %add_ln700_16, i24 %add_ln700_15, i24 %add_ln700_14, i24 %add_ln700_13, i24 %add_ln700_12, i24 %add_ln700_11, i24 %add_ln700_10, i24 %add_ln700_9, i24 %add_ln700_8, i24 %add_ln700_7, i24 %add_ln700_6, i24 %add_ln700_5, i24 %add_ln700_4, i24 %add_ln700_3, i24 %add_ln700_2, i24 %add_ln700_1, i24 %add_ln700)" [resnet50_3.cpp:247]   --->   Operation 250 'bitconcatenate' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (1.23ns)   --->   "store i768 %tmp_393, i768* %buf_V_addr_1, align 8" [resnet50_3.cpp:247]   --->   Operation 251 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 768> <Depth = 64> <RAM>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_360)" [resnet50_3.cpp:249]   --->   Operation 252 'specregionend' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.77ns)   --->   "%to = add i7 1, %select_ln247_2" [resnet50_3.cpp:243]   --->   Operation 253 'add' 'to' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "br label %.preheader27" [resnet50_3.cpp:243]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.65>
ST_6 : Operation 255 [1/1] (0.65ns)   --->   "br label %.preheader" [resnet50_3.cpp:253]   --->   Operation 255 'br' <Predicate = true> <Delay = 0.65>

State 7 <SV = 5> <Delay = 2.38>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%indvar_flatten25 = phi i12 [ %add_ln253, %hls_label_21 ], [ 0, %.preheader.preheader ]" [resnet50_3.cpp:253]   --->   Operation 256 'phi' 'indvar_flatten25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%so_0 = phi i7 [ %select_ln253_1, %hls_label_21 ], [ 0, %.preheader.preheader ]" [resnet50_3.cpp:253]   --->   Operation 257 'phi' 'so_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%soo_0 = phi i6 [ %soo, %hls_label_21 ], [ 0, %.preheader.preheader ]"   --->   Operation 258 'phi' 'soo_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.97ns)   --->   "%icmp_ln253 = icmp eq i12 %indvar_flatten25, -2048" [resnet50_3.cpp:253]   --->   Operation 259 'icmp' 'icmp_ln253' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 260 [1/1] (0.80ns)   --->   "%add_ln253 = add i12 %indvar_flatten25, 1" [resnet50_3.cpp:253]   --->   Operation 260 'add' 'add_ln253' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %icmp_ln253, label %2, label %hls_label_21" [resnet50_3.cpp:253]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.78ns)   --->   "%icmp_ln254 = icmp eq i6 %soo_0, -32" [resnet50_3.cpp:254]   --->   Operation 262 'icmp' 'icmp_ln254' <Predicate = (!icmp_ln253)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 263 [1/1] (0.38ns)   --->   "%select_ln253 = select i1 %icmp_ln254, i6 0, i6 %soo_0" [resnet50_3.cpp:253]   --->   Operation 263 'select' 'select_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 264 [1/1] (0.77ns)   --->   "%add_ln253_1 = add i7 1, %so_0" [resnet50_3.cpp:253]   --->   Operation 264 'add' 'add_ln253_1' <Predicate = (!icmp_ln253)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (0.36ns)   --->   "%select_ln253_1 = select i1 %icmp_ln254, i7 %add_ln253_1, i7 %so_0" [resnet50_3.cpp:253]   --->   Operation 265 'select' 'select_ln253_1' <Predicate = (!icmp_ln253)> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i7 %select_ln253_1 to i6" [resnet50_3.cpp:253]   --->   Operation 266 'trunc' 'trunc_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%shl_ln256_mid2 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln253, i5 0)" [resnet50_3.cpp:253]   --->   Operation 267 'bitconcatenate' 'shl_ln256_mid2' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i7 %select_ln253_1 to i64" [resnet50_3.cpp:253]   --->   Operation 268 'zext' 'zext_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%buf_V_addr_2 = getelementptr [64 x i768]* %buf_V, i64 0, i64 %zext_ln253" [resnet50_3.cpp:256]   --->   Operation 269 'getelementptr' 'buf_V_addr_2' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_7 : Operation 270 [2/2] (1.23ns)   --->   "%buf_V_load_1 = load i768* %buf_V_addr_2, align 8" [resnet50_3.cpp:253]   --->   Operation 270 'load' 'buf_V_load_1' <Predicate = (!icmp_ln253)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 768> <Depth = 64> <RAM>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i6 %select_ln253 to i11" [resnet50_3.cpp:256]   --->   Operation 271 'zext' 'zext_ln544' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%empty_86 = trunc i6 %select_ln253 to i5" [resnet50_3.cpp:253]   --->   Operation 272 'trunc' 'empty_86' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.79ns)   --->   "%add_ln321 = add i11 %shl_ln256_mid2, %zext_ln544" [resnet50_3.cpp:256]   --->   Operation 273 'add' 'add_ln321' <Predicate = (!icmp_ln253)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i11.i32.i32(i11 %add_ln321, i32 7, i32 10)" [resnet50_3.cpp:256]   --->   Operation 274 'partselect' 'lshr_ln' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.78ns)   --->   "%soo = add i6 1, %select_ln253" [resnet50_3.cpp:254]   --->   Operation 275 'add' 'soo' <Predicate = (!icmp_ln253)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 8.74>
ST_8 : Operation 276 [1/2] (1.23ns)   --->   "%buf_V_load_1 = load i768* %buf_V_addr_2, align 8" [resnet50_3.cpp:253]   --->   Operation 276 'load' 'buf_V_load_1' <Predicate = (!icmp_ln253)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 768> <Depth = 64> <RAM>
ST_8 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln321_1)   --->   "%shl_ln253 = shl i7 %select_ln253_1, 5" [resnet50_3.cpp:253]   --->   Operation 277 'shl' 'shl_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %empty_86, i5 0)" [resnet50_3.cpp:253]   --->   Operation 278 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%p_shl2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %empty_86, i3 0)" [resnet50_3.cpp:253]   --->   Operation 279 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i8 %p_shl2 to i10" [resnet50_3.cpp:256]   --->   Operation 280 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.78ns)   --->   "%sub_ln544 = sub i10 %p_shl, %zext_ln544_1" [resnet50_3.cpp:256]   --->   Operation 281 'sub' 'sub_ln544' <Predicate = (!icmp_ln253)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i10 %sub_ln544 to i768" [resnet50_3.cpp:256]   --->   Operation 282 'zext' 'zext_ln544_2' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (1.88ns)   --->   "%lshr_ln544 = lshr i768 %buf_V_load_1, %zext_ln544_2" [resnet50_3.cpp:256]   --->   Operation 283 'lshr' 'lshr_ln544' <Predicate = (!icmp_ln253)> <Delay = 1.88> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln544 = trunc i768 %lshr_ln544 to i24" [resnet50_3.cpp:256]   --->   Operation 284 'trunc' 'trunc_ln544' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln1429 = sext i24 %trunc_ln544 to i32" [resnet50_3.cpp:256]   --->   Operation 285 'sext' 'sext_ln1429' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_8 : Operation 286 [4/4] (5.62ns)   --->   "%tmp = sitofp i32 %sext_ln1429 to double" [resnet50_3.cpp:256]   --->   Operation 286 'sitodp' 'tmp' <Predicate = (!icmp_ln253)> <Delay = 5.62> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln321_1)   --->   "%zext_ln321_2 = zext i6 %select_ln253 to i7" [resnet50_3.cpp:256]   --->   Operation 287 'zext' 'zext_ln321_2' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln321_1 = add i7 %shl_ln253, %zext_ln321_2" [resnet50_3.cpp:256]   --->   Operation 288 'add' 'add_ln321_1' <Predicate = (!icmp_ln253)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 5.62>
ST_9 : Operation 289 [3/4] (5.62ns)   --->   "%tmp = sitofp i32 %sext_ln1429 to double" [resnet50_3.cpp:256]   --->   Operation 289 'sitodp' 'tmp' <Predicate = (!icmp_ln253)> <Delay = 5.62> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 8> <Delay = 5.62>
ST_10 : Operation 290 [2/4] (5.62ns)   --->   "%tmp = sitofp i32 %sext_ln1429 to double" [resnet50_3.cpp:256]   --->   Operation 290 'sitodp' 'tmp' <Predicate = (!icmp_ln253)> <Delay = 5.62> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 9> <Delay = 5.62>
ST_11 : Operation 291 [1/4] (5.62ns)   --->   "%tmp = sitofp i32 %sext_ln1429 to double" [resnet50_3.cpp:256]   --->   Operation 291 'sitodp' 'tmp' <Predicate = (!icmp_ln253)> <Delay = 5.62> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 10> <Delay = 7.99>
ST_12 : Operation 292 [17/17] (7.99ns)   --->   "%tmp_s = fdiv double %tmp, 4.900000e+01" [resnet50_3.cpp:256]   --->   Operation 292 'ddiv' 'tmp_s' <Predicate = (!icmp_ln253)> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 7.99>
ST_13 : Operation 293 [16/17] (7.99ns)   --->   "%tmp_s = fdiv double %tmp, 4.900000e+01" [resnet50_3.cpp:256]   --->   Operation 293 'ddiv' 'tmp_s' <Predicate = (!icmp_ln253)> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.99>
ST_14 : Operation 294 [15/17] (7.99ns)   --->   "%tmp_s = fdiv double %tmp, 4.900000e+01" [resnet50_3.cpp:256]   --->   Operation 294 'ddiv' 'tmp_s' <Predicate = (!icmp_ln253)> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.99>
ST_15 : Operation 295 [14/17] (7.99ns)   --->   "%tmp_s = fdiv double %tmp, 4.900000e+01" [resnet50_3.cpp:256]   --->   Operation 295 'ddiv' 'tmp_s' <Predicate = (!icmp_ln253)> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.99>
ST_16 : Operation 296 [13/17] (7.99ns)   --->   "%tmp_s = fdiv double %tmp, 4.900000e+01" [resnet50_3.cpp:256]   --->   Operation 296 'ddiv' 'tmp_s' <Predicate = (!icmp_ln253)> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.99>
ST_17 : Operation 297 [12/17] (7.99ns)   --->   "%tmp_s = fdiv double %tmp, 4.900000e+01" [resnet50_3.cpp:256]   --->   Operation 297 'ddiv' 'tmp_s' <Predicate = (!icmp_ln253)> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.99>
ST_18 : Operation 298 [11/17] (7.99ns)   --->   "%tmp_s = fdiv double %tmp, 4.900000e+01" [resnet50_3.cpp:256]   --->   Operation 298 'ddiv' 'tmp_s' <Predicate = (!icmp_ln253)> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.99>
ST_19 : Operation 299 [10/17] (7.99ns)   --->   "%tmp_s = fdiv double %tmp, 4.900000e+01" [resnet50_3.cpp:256]   --->   Operation 299 'ddiv' 'tmp_s' <Predicate = (!icmp_ln253)> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.99>
ST_20 : Operation 300 [9/17] (7.99ns)   --->   "%tmp_s = fdiv double %tmp, 4.900000e+01" [resnet50_3.cpp:256]   --->   Operation 300 'ddiv' 'tmp_s' <Predicate = (!icmp_ln253)> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 7.99>
ST_21 : Operation 301 [8/17] (7.99ns)   --->   "%tmp_s = fdiv double %tmp, 4.900000e+01" [resnet50_3.cpp:256]   --->   Operation 301 'ddiv' 'tmp_s' <Predicate = (!icmp_ln253)> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 7.99>
ST_22 : Operation 302 [7/17] (7.99ns)   --->   "%tmp_s = fdiv double %tmp, 4.900000e+01" [resnet50_3.cpp:256]   --->   Operation 302 'ddiv' 'tmp_s' <Predicate = (!icmp_ln253)> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 7.99>
ST_23 : Operation 303 [6/17] (7.99ns)   --->   "%tmp_s = fdiv double %tmp, 4.900000e+01" [resnet50_3.cpp:256]   --->   Operation 303 'ddiv' 'tmp_s' <Predicate = (!icmp_ln253)> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 7.99>
ST_24 : Operation 304 [5/17] (7.99ns)   --->   "%tmp_s = fdiv double %tmp, 4.900000e+01" [resnet50_3.cpp:256]   --->   Operation 304 'ddiv' 'tmp_s' <Predicate = (!icmp_ln253)> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 7.99>
ST_25 : Operation 305 [4/17] (7.99ns)   --->   "%tmp_s = fdiv double %tmp, 4.900000e+01" [resnet50_3.cpp:256]   --->   Operation 305 'ddiv' 'tmp_s' <Predicate = (!icmp_ln253)> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 7.99>
ST_26 : Operation 306 [3/17] (7.99ns)   --->   "%tmp_s = fdiv double %tmp, 4.900000e+01" [resnet50_3.cpp:256]   --->   Operation 306 'ddiv' 'tmp_s' <Predicate = (!icmp_ln253)> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 7.99>
ST_27 : Operation 307 [2/17] (7.99ns)   --->   "%tmp_s = fdiv double %tmp, 4.900000e+01" [resnet50_3.cpp:256]   --->   Operation 307 'ddiv' 'tmp_s' <Predicate = (!icmp_ln253)> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 7.99>
ST_28 : Operation 308 [1/17] (7.99ns)   --->   "%tmp_s = fdiv double %tmp, 4.900000e+01" [resnet50_3.cpp:256]   --->   Operation 308 'ddiv' 'tmp_s' <Predicate = (!icmp_ln253)> <Delay = 7.99> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 16> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 2.89>
ST_29 : Operation 309 [2/2] (2.89ns)   --->   "%x_assign = fptrunc double %tmp_s to float" [resnet50_3.cpp:256]   --->   Operation 309 'fptrunc' 'x_assign' <Predicate = (!icmp_ln253)> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 28> <Delay = 4.12>
ST_30 : Operation 310 [1/2] (2.89ns)   --->   "%x_assign = fptrunc double %tmp_s to float" [resnet50_3.cpp:256]   --->   Operation 310 'fptrunc' 'x_assign' <Predicate = (!icmp_ln253)> <Delay = 2.89> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 311 [1/1] (0.00ns)   --->   "%t_V_3 = bitcast float %x_assign to i32" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:194->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 311 'bitcast' 't_V_3' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_30 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_3, i32 23, i32 30) nounwind" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:194->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 312 'partselect' 'tmp_V' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_30 : Operation 313 [1/1] (0.84ns)   --->   "%icmp_ln849 = icmp ult i8 %tmp_V, 126" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:196->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 313 'icmp' 'icmp_ln849' <Predicate = (!icmp_ln253)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 314 [1/1] (0.84ns)   --->   "%icmp_ln849_2 = icmp ugt i8 %tmp_V, -106" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:199->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 314 'icmp' 'icmp_ln849_2' <Predicate = (!icmp_ln253)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 315 [1/1] (0.00ns)   --->   "%index_V = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_3, i32 23, i32 27) nounwind" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:207->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 315 'partselect' 'index_V' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_30 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i5 %index_V to i64" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:208->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 316 'zext' 'zext_ln498' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_30 : Operation 317 [1/1] (0.00ns)   --->   "%mask_table1_addr = getelementptr [32 x i23]* @mask_table1, i64 0, i64 %zext_ln498" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:208->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 317 'getelementptr' 'mask_table1_addr' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_30 : Operation 318 [2/2] (1.23ns)   --->   "%mask = load i23* %mask_table1_addr, align 4" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:208->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 318 'load' 'mask' <Predicate = (!icmp_ln253)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_30 : Operation 319 [1/1] (0.00ns)   --->   "%one_half_table2_addr = getelementptr [32 x i24]* @one_half_table2, i64 0, i64 %zext_ln498" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:209->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 319 'getelementptr' 'one_half_table2_addr' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_30 : Operation 320 [2/2] (1.23ns)   --->   "%one_half = load i24* %one_half_table2_addr, align 4" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:209->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 320 'load' 'one_half' <Predicate = (!icmp_ln253)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>

State 31 <SV = 29> <Delay = 3.15>
ST_31 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln849)   --->   "%p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_3, i32 31)" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:194->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 321 'bitselect' 'p_Result_27' <Predicate = (!icmp_ln253 & icmp_ln849)> <Delay = 0.00>
ST_31 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln849)   --->   "%p_Result_28 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_27, i31 0)" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 322 'bitconcatenate' 'p_Result_28' <Predicate = (!icmp_ln253 & icmp_ln849)> <Delay = 0.00>
ST_31 : Operation 323 [1/2] (1.23ns)   --->   "%mask = load i23* %mask_table1_addr, align 4" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:208->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 323 'load' 'mask' <Predicate = (!icmp_ln253)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_31 : Operation 324 [1/2] (1.23ns)   --->   "%one_half = load i24* %one_half_table2_addr, align 4" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:209->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 324 'load' 'one_half' <Predicate = (!icmp_ln253)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_31 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i24 %one_half to i32" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:209->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 325 'zext' 'zext_ln209' <Predicate = (!icmp_ln253 & !icmp_ln849)> <Delay = 0.00>
ST_31 : Operation 326 [1/1] (1.01ns)   --->   "%p_Val2_s = add i32 %t_V_3, %zext_ln209" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 326 'add' 'p_Val2_s' <Predicate = (!icmp_ln253 & !icmp_ln849)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln849)   --->   "%tmp_V_2 = trunc i32 %p_Val2_s to i23" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:323->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:324->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 327 'trunc' 'tmp_V_2' <Predicate = (!icmp_ln253 & !icmp_ln849)> <Delay = 0.00>
ST_31 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln849)   --->   "%xor_ln1309 = xor i23 %mask, -1" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 328 'xor' 'xor_ln1309' <Predicate = (!icmp_ln253 & !icmp_ln849)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln849)   --->   "%xs_sig_V = and i23 %tmp_V_2, %xor_ln1309" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 329 'and' 'xs_sig_V' <Predicate = (!icmp_ln253 & !icmp_ln849)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln849)   --->   "%tmp_1385 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 31)" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 330 'partselect' 'tmp_1385' <Predicate = (!icmp_ln253 & !icmp_ln849)> <Delay = 0.00>
ST_31 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln849)   --->   "%p_Result_29 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_1385, i23 %xs_sig_V)" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 331 'bitconcatenate' 'p_Result_29' <Predicate = (!icmp_ln253 & !icmp_ln849)> <Delay = 0.00>
ST_31 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln849)   --->   "%select_ln849 = select i1 %icmp_ln849, i32 %p_Result_28, i32 %p_Result_29" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:196->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 332 'select' 'select_ln849' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 333 [1/1] (0.44ns) (out node of the LUT)   --->   "%bitcast_ln849 = bitcast i32 %select_ln849 to float" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:196->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 333 'bitcast' 'bitcast_ln849' <Predicate = (!icmp_ln253)> <Delay = 0.44>
ST_31 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln849_2)   --->   "%xor_ln849 = xor i1 %icmp_ln849, true" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:196->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 334 'xor' 'xor_ln849' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln849_2)   --->   "%and_ln849 = and i1 %icmp_ln849_2, %xor_ln849" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:199->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 335 'and' 'and_ln849' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 336 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln849_2 = select i1 %and_ln849, float %x_assign, float %bitcast_ln849" [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:199->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256]   --->   Operation 336 'select' 'select_ln849_2' <Predicate = (!icmp_ln253)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 30> <Delay = 7.62>
ST_32 : Operation 337 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)"   --->   Operation 337 'speclooptripcount' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_358 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28)" [resnet50_3.cpp:254]   --->   Operation 338 'specregionbegin' 'tmp_358' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 339 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [resnet50_3.cpp:255]   --->   Operation 339 'specpipeline' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 340 [1/1] (0.00ns)   --->   "%reg_V = bitcast float %select_ln849_2 to i32" [resnet50_3.cpp:256]   --->   Operation 340 'bitcast' 'reg_V' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i32 %reg_V to i31" [resnet50_3.cpp:256]   --->   Operation 341 'trunc' 'trunc_ln262' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node shl_ln321)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [resnet50_3.cpp:256]   --->   Operation 342 'bitselect' 'p_Result_30' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 343 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)" [resnet50_3.cpp:256]   --->   Operation 343 'partselect' 'p_Result_s' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 344 [1/1] (0.00ns)   --->   "%exp_V = zext i8 %p_Result_s to i9" [resnet50_3.cpp:256]   --->   Operation 344 'zext' 'exp_V' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%trunc_ln270 = trunc i32 %reg_V to i23" [resnet50_3.cpp:256]   --->   Operation 345 'trunc' 'trunc_ln270' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln283 = trunc i32 %reg_V to i8" [resnet50_3.cpp:256]   --->   Operation 346 'trunc' 'trunc_ln283' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%tmp_394 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)" [resnet50_3.cpp:256]   --->   Operation 347 'bitconcatenate' 'tmp_394' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 348 [1/1] (0.99ns)   --->   "%icmp_ln278 = icmp eq i31 %trunc_ln262, 0" [resnet50_3.cpp:256]   --->   Operation 348 'icmp' 'icmp_ln278' <Predicate = (!icmp_ln253)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 349 [1/1] (0.77ns)   --->   "%sh_amt = sub i9 150, %exp_V" [resnet50_3.cpp:256]   --->   Operation 349 'sub' 'sh_amt' <Predicate = (!icmp_ln253)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%sext_ln281 = sext i9 %sh_amt to i24" [resnet50_3.cpp:256]   --->   Operation 350 'sext' 'sext_ln281' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 351 [1/1] (0.84ns)   --->   "%icmp_ln282 = icmp eq i8 %p_Result_s, -106" [resnet50_3.cpp:256]   --->   Operation 351 'icmp' 'icmp_ln282' <Predicate = (!icmp_ln253)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 352 [1/1] (0.88ns)   --->   "%icmp_ln284 = icmp sgt i9 %sh_amt, 0" [resnet50_3.cpp:256]   --->   Operation 352 'icmp' 'icmp_ln284' <Predicate = (!icmp_ln253)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 353 [1/1] (0.88ns)   --->   "%icmp_ln285 = icmp slt i9 %sh_amt, 25" [resnet50_3.cpp:256]   --->   Operation 353 'icmp' 'icmp_ln285' <Predicate = (!icmp_ln253)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln294 = trunc i9 %sh_amt to i8" [resnet50_3.cpp:256]   --->   Operation 354 'trunc' 'trunc_ln294' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 355 [1/1] (0.76ns)   --->   "%sub_ln294 = sub i8 0, %trunc_ln294" [resnet50_3.cpp:256]   --->   Operation 355 'sub' 'sub_ln294' <Predicate = (!icmp_ln253)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_556 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sub_ln294, i32 3, i32 7)" [resnet50_3.cpp:256]   --->   Operation 356 'partselect' 'tmp_556' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 357 [1/1] (0.75ns)   --->   "%icmp_ln295 = icmp slt i5 %tmp_556, 1" [resnet50_3.cpp:256]   --->   Operation 357 'icmp' 'icmp_ln295' <Predicate = (!icmp_ln253)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%shl_ln297 = shl i8 %trunc_ln283, %sub_ln294" [resnet50_3.cpp:256]   --->   Operation 358 'shl' 'shl_ln297' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%select_ln295 = select i1 %icmp_ln295, i8 %shl_ln297, i8 0" [resnet50_3.cpp:256]   --->   Operation 359 'select' 'select_ln295' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%lshr_ln286 = lshr i24 %tmp_394, %sext_ln281" [resnet50_3.cpp:256]   --->   Operation 360 'lshr' 'lshr_ln286' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%trunc_ln286 = trunc i24 %lshr_ln286 to i8" [resnet50_3.cpp:256]   --->   Operation 361 'trunc' 'trunc_ln286' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%tmp_557 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [resnet50_3.cpp:256]   --->   Operation 362 'bitselect' 'tmp_557' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%select_ln288 = select i1 %tmp_557, i8 -1, i8 0" [resnet50_3.cpp:256]   --->   Operation 363 'select' 'select_ln288' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 364 [1/1] (0.28ns)   --->   "%or_ln282 = or i1 %icmp_ln278, %icmp_ln282" [resnet50_3.cpp:256]   --->   Operation 364 'or' 'or_ln282' <Predicate = (!icmp_ln253)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%xor_ln282 = xor i1 %or_ln282, true" [resnet50_3.cpp:256]   --->   Operation 365 'xor' 'xor_ln282' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%and_ln285 = and i1 %icmp_ln285, %xor_ln282" [resnet50_3.cpp:256]   --->   Operation 366 'and' 'and_ln285' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%and_ln285_128 = and i1 %and_ln285, %icmp_ln284" [resnet50_3.cpp:256]   --->   Operation 367 'and' 'and_ln285_128' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 368 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285 = select i1 %and_ln285_128, i8 %trunc_ln286, i8 %select_ln288" [resnet50_3.cpp:256]   --->   Operation 368 'select' 'select_ln285' <Predicate = (!icmp_ln253)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%select_ln278 = select i1 %icmp_ln278, i8 0, i8 %select_ln285" [resnet50_3.cpp:256]   --->   Operation 369 'select' 'select_ln278' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%xor_ln278 = xor i1 %icmp_ln278, true" [resnet50_3.cpp:256]   --->   Operation 370 'xor' 'xor_ln278' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%and_ln282 = and i1 %icmp_ln282, %xor_ln278" [resnet50_3.cpp:256]   --->   Operation 371 'and' 'and_ln282' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 372 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282 = select i1 %and_ln282, i8 %trunc_ln283, i8 %select_ln278" [resnet50_3.cpp:256]   --->   Operation 372 'select' 'select_ln282' <Predicate = (!icmp_ln253)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%or_ln284 = or i1 %or_ln282, %icmp_ln284" [resnet50_3.cpp:256]   --->   Operation 373 'or' 'or_ln284' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 374 [1/1] (0.74ns) (out node of the LUT)   --->   "%select_ln284 = select i1 %or_ln284, i8 %select_ln282, i8 %select_ln295" [resnet50_3.cpp:256]   --->   Operation 374 'select' 'select_ln284' <Predicate = (!icmp_ln253)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 375 [1/1] (0.76ns)   --->   "%sub_ln461 = sub i8 0, %select_ln284" [resnet50_3.cpp:256]   --->   Operation 375 'sub' 'sub_ln461' <Predicate = (!icmp_ln253)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node shl_ln321)   --->   "%select_ln303 = select i1 %p_Result_30, i8 %sub_ln461, i8 %select_ln284" [resnet50_3.cpp:256]   --->   Operation 376 'select' 'select_ln303' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i4 %lshr_ln to i64" [resnet50_3.cpp:256]   --->   Operation 377 'zext' 'zext_ln321' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 378 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [16 x i1024]* %output_V, i64 0, i64 %zext_ln321" [resnet50_3.cpp:256]   --->   Operation 378 'getelementptr' 'output_V_addr' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 379 [1/1] (0.00ns)   --->   "%shl_ln5 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %add_ln321_1, i3 0)" [resnet50_3.cpp:256]   --->   Operation 379 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 380 [1/1] (0.00ns)   --->   "%empty_87 = or i10 %shl_ln5, 7" [resnet50_3.cpp:256]   --->   Operation 380 'or' 'empty_87' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 381 [1/1] (0.91ns)   --->   "%icmp_ln321 = icmp ugt i10 %shl_ln5, %empty_87" [resnet50_3.cpp:256]   --->   Operation 381 'icmp' 'icmp_ln321' <Predicate = (!icmp_ln253)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln321_3 = zext i10 %shl_ln5 to i11" [resnet50_3.cpp:256]   --->   Operation 382 'zext' 'zext_ln321_3' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln321_4 = zext i10 %empty_87 to i11" [resnet50_3.cpp:256]   --->   Operation 383 'zext' 'zext_ln321_4' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node shl_ln321)   --->   "%zext_ln321_5 = zext i8 %select_ln303 to i1024" [resnet50_3.cpp:256]   --->   Operation 384 'zext' 'zext_ln321_5' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node shl_ln321)   --->   "%xor_ln321 = xor i11 %zext_ln321_3, 1023" [resnet50_3.cpp:256]   --->   Operation 385 'xor' 'xor_ln321' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln321)   --->   "%select_ln321 = select i1 %icmp_ln321, i11 %zext_ln321_3, i11 %zext_ln321_4" [resnet50_3.cpp:256]   --->   Operation 386 'select' 'select_ln321' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln321)   --->   "%select_ln321_1 = select i1 %icmp_ln321, i11 %zext_ln321_4, i11 %zext_ln321_3" [resnet50_3.cpp:256]   --->   Operation 387 'select' 'select_ln321_1' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node shl_ln321)   --->   "%select_ln321_2 = select i1 %icmp_ln321, i11 %xor_ln321, i11 %zext_ln321_3" [resnet50_3.cpp:256]   --->   Operation 388 'select' 'select_ln321_2' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node and_ln321)   --->   "%xor_ln321_1 = xor i11 %select_ln321, 1023" [resnet50_3.cpp:256]   --->   Operation 389 'xor' 'xor_ln321_1' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node shl_ln321)   --->   "%zext_ln321_6 = zext i11 %select_ln321_2 to i1024" [resnet50_3.cpp:256]   --->   Operation 390 'zext' 'zext_ln321_6' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln321)   --->   "%zext_ln321_7 = zext i11 %select_ln321_1 to i1024" [resnet50_3.cpp:256]   --->   Operation 391 'zext' 'zext_ln321_7' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln321)   --->   "%zext_ln321_8 = zext i11 %xor_ln321_1 to i1024" [resnet50_3.cpp:256]   --->   Operation 392 'zext' 'zext_ln321_8' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 393 [1/1] (0.92ns) (out node of the LUT)   --->   "%shl_ln321 = shl i1024 %zext_ln321_5, %zext_ln321_6" [resnet50_3.cpp:256]   --->   Operation 393 'shl' 'shl_ln321' <Predicate = (!icmp_ln253)> <Delay = 0.92> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln321_1)   --->   "%tmp_558 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln321, i32 1023, i32 0)" [resnet50_3.cpp:256]   --->   Operation 394 'partselect' 'tmp_558' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln321_1)   --->   "%select_ln321_3 = select i1 %icmp_ln321, i1024 %tmp_558, i1024 %shl_ln321" [resnet50_3.cpp:256]   --->   Operation 395 'select' 'select_ln321_3' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln321)   --->   "%shl_ln321_1 = shl i1024 -1, %zext_ln321_7" [resnet50_3.cpp:256]   --->   Operation 396 'shl' 'shl_ln321_1' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln321)   --->   "%lshr_ln321 = lshr i1024 -1, %zext_ln321_8" [resnet50_3.cpp:256]   --->   Operation 397 'lshr' 'lshr_ln321' <Predicate = (!icmp_ln253)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 398 [1/1] (0.92ns) (out node of the LUT)   --->   "%and_ln321 = and i1024 %shl_ln321_1, %lshr_ln321" [resnet50_3.cpp:256]   --->   Operation 398 'and' 'and_ln321' <Predicate = (!icmp_ln253)> <Delay = 0.92> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 399 [1/1] (0.75ns) (out node of the LUT)   --->   "%and_ln321_1 = and i1024 %select_ln321_3, %and_ln321" [resnet50_3.cpp:256]   --->   Operation 399 'and' 'and_ln321_1' <Predicate = (!icmp_ln253)> <Delay = 0.75> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 400 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([16 x i1024]* %output_V)" [resnet50_3.cpp:256]   --->   Operation 400 'specbramwithbyteenable' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln321_9 = zext i7 %add_ln321_1 to i128" [resnet50_3.cpp:256]   --->   Operation 401 'zext' 'zext_ln321_9' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 402 [1/1] (0.73ns)   --->   "%shl_ln321_2 = shl i128 1, %zext_ln321_9" [resnet50_3.cpp:256]   --->   Operation 402 'shl' 'shl_ln321_2' <Predicate = (!icmp_ln253)> <Delay = 0.73> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 403 [1/1] (1.23ns)   --->   "call void @_ssdm_op_Write.bram.i1024(i1024* %output_V_addr, i1024 %and_ln321_1, i128 %shl_ln321_2)" [resnet50_3.cpp:256]   --->   Operation 403 'store' <Predicate = (!icmp_ln253)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1024> <Depth = 16> <RAM>
ST_32 : Operation 404 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp_358)" [resnet50_3.cpp:257]   --->   Operation 404 'specregionend' 'empty_88' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_32 : Operation 405 [1/1] (0.00ns)   --->   "br label %.preheader" [resnet50_3.cpp:254]   --->   Operation 405 'br' <Predicate = (!icmp_ln253)> <Delay = 0.00>

State 33 <SV = 6> <Delay = 0.00>
ST_33 : Operation 406 [1/1] (0.00ns)   --->   "ret void" [resnet50_3.cpp:260]   --->   Operation 406 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', resnet50_3.cpp:233) [11]  (0.656 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', resnet50_3.cpp:233) [11]  (0 ns)
	'getelementptr' operation ('buf_V_addr', resnet50_3.cpp:237) [20]  (0 ns)
	'store' operation ('store_ln237', resnet50_3.cpp:237) of constant 0 on array 'buf.V', resnet50_3.cpp:229 [21]  (1.24 ns)

 <State 3>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten17', resnet50_3.cpp:241) with incoming values : ('add_ln241', resnet50_3.cpp:241) [27]  (0.656 ns)

 <State 4>: 5.3ns
The critical path consists of the following:
	'phi' operation ('row_0', resnet50_3.cpp:241) with incoming values : ('select_ln241_3', resnet50_3.cpp:241) [28]  (0 ns)
	'add' operation ('add_ln241_1', resnet50_3.cpp:241) [53]  (0.673 ns)
	'sub' operation ('sub_ln247_3', resnet50_3.cpp:247) [58]  (0.863 ns)
	'sub' operation ('sub_ln247_4', resnet50_3.cpp:247) [60]  (0.873 ns)
	'sub' operation ('sub_ln247_5', resnet50_3.cpp:247) [63]  (0.82 ns)
	'select' operation ('select_ln247_1', resnet50_3.cpp:247) [66]  (0 ns)
	'select' operation ('select_ln241_1', resnet50_3.cpp:241) [67]  (0 ns)
	'add' operation ('add_ln247_1', resnet50_3.cpp:247) [87]  (0.831 ns)
	'getelementptr' operation ('input_V_addr', resnet50_3.cpp:247) [90]  (0 ns)
	'load' operation ('input_V_load', resnet50_3.cpp:247) on array 'input_V' [91]  (1.24 ns)

 <State 5>: 3.41ns
The critical path consists of the following:
	'load' operation ('input_V_load', resnet50_3.cpp:247) on array 'input_V' [91]  (1.24 ns)
	'add' operation ('add_ln700_7', resnet50_3.cpp:247) [125]  (0.934 ns)
	'store' operation ('store_ln247', resnet50_3.cpp:247) of variable 'tmp_393', resnet50_3.cpp:247 on array 'buf.V', resnet50_3.cpp:229 [223]  (1.24 ns)

 <State 6>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten25', resnet50_3.cpp:253) with incoming values : ('add_ln253', resnet50_3.cpp:253) [232]  (0.656 ns)

 <State 7>: 2.38ns
The critical path consists of the following:
	'phi' operation ('soo') with incoming values : ('soo', resnet50_3.cpp:254) [234]  (0 ns)
	'icmp' operation ('icmp_ln254', resnet50_3.cpp:254) [240]  (0.785 ns)
	'select' operation ('select_ln253_1', resnet50_3.cpp:253) [243]  (0.36 ns)
	'getelementptr' operation ('buf_V_addr_2', resnet50_3.cpp:256) [247]  (0 ns)
	'load' operation ('buf_V_load_1', resnet50_3.cpp:253) on array 'buf.V', resnet50_3.cpp:229 [248]  (1.24 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	'load' operation ('buf_V_load_1', resnet50_3.cpp:253) on array 'buf.V', resnet50_3.cpp:229 [248]  (1.24 ns)
	'lshr' operation ('lshr_ln544', resnet50_3.cpp:256) [259]  (1.89 ns)
	'sitodp' operation ('tmp', resnet50_3.cpp:256) [262]  (5.62 ns)

 <State 9>: 5.62ns
The critical path consists of the following:
	'sitodp' operation ('tmp', resnet50_3.cpp:256) [262]  (5.62 ns)

 <State 10>: 5.62ns
The critical path consists of the following:
	'sitodp' operation ('tmp', resnet50_3.cpp:256) [262]  (5.62 ns)

 <State 11>: 5.62ns
The critical path consists of the following:
	'sitodp' operation ('tmp', resnet50_3.cpp:256) [262]  (5.62 ns)

 <State 12>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', resnet50_3.cpp:256) [263]  (8 ns)

 <State 13>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', resnet50_3.cpp:256) [263]  (8 ns)

 <State 14>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', resnet50_3.cpp:256) [263]  (8 ns)

 <State 15>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', resnet50_3.cpp:256) [263]  (8 ns)

 <State 16>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', resnet50_3.cpp:256) [263]  (8 ns)

 <State 17>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', resnet50_3.cpp:256) [263]  (8 ns)

 <State 18>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', resnet50_3.cpp:256) [263]  (8 ns)

 <State 19>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', resnet50_3.cpp:256) [263]  (8 ns)

 <State 20>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', resnet50_3.cpp:256) [263]  (8 ns)

 <State 21>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', resnet50_3.cpp:256) [263]  (8 ns)

 <State 22>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', resnet50_3.cpp:256) [263]  (8 ns)

 <State 23>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', resnet50_3.cpp:256) [263]  (8 ns)

 <State 24>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', resnet50_3.cpp:256) [263]  (8 ns)

 <State 25>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', resnet50_3.cpp:256) [263]  (8 ns)

 <State 26>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', resnet50_3.cpp:256) [263]  (8 ns)

 <State 27>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', resnet50_3.cpp:256) [263]  (8 ns)

 <State 28>: 8ns
The critical path consists of the following:
	'ddiv' operation ('tmp_s', resnet50_3.cpp:256) [263]  (8 ns)

 <State 29>: 2.89ns
The critical path consists of the following:
	'fptrunc' operation ('x', resnet50_3.cpp:256) [264]  (2.89 ns)

 <State 30>: 4.13ns
The critical path consists of the following:
	'fptrunc' operation ('x', resnet50_3.cpp:256) [264]  (2.89 ns)
	'getelementptr' operation ('mask_table1_addr', /wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:208->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256) [273]  (0 ns)
	'load' operation ('mask', /wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:208->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256) on array 'mask_table1' [274]  (1.24 ns)

 <State 31>: 3.15ns
The critical path consists of the following:
	'load' operation ('one_half', /wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:209->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256) on array 'one_half_table2' [276]  (1.24 ns)
	'add' operation ('__Val2__', /wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256) [278]  (1.02 ns)
	'and' operation ('xs.sig.V', /wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:213->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256) [281]  (0 ns)
	'select' operation ('select_ln849', /wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:196->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256) [284]  (0 ns)
	'select' operation ('val', /wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:199->/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7->resnet50_3.cpp:256) [288]  (0.449 ns)
	blocking operation 0.449 ns on control path)

 <State 32>: 7.63ns
The critical path consists of the following:
	'sub' operation ('sh_amt', resnet50_3.cpp:256) [298]  (0.776 ns)
	'icmp' operation ('icmp_ln284', resnet50_3.cpp:256) [301]  (0.881 ns)
	'and' operation ('and_ln285_128', resnet50_3.cpp:256) [316]  (0 ns)
	'select' operation ('select_ln285', resnet50_3.cpp:256) [317]  (1.15 ns)
	'select' operation ('select_ln278', resnet50_3.cpp:256) [318]  (0 ns)
	'select' operation ('select_ln282', resnet50_3.cpp:256) [321]  (0.393 ns)
	'select' operation ('select_ln284', resnet50_3.cpp:256) [323]  (0.741 ns)
	'sub' operation ('sub_ln461', resnet50_3.cpp:256) [324]  (0.765 ns)
	'select' operation ('select_ln303', resnet50_3.cpp:256) [325]  (0 ns)
	'shl' operation ('shl_ln321', resnet50_3.cpp:256) [346]  (0.922 ns)
	'select' operation ('select_ln321_3', resnet50_3.cpp:256) [348]  (0 ns)
	'and' operation ('and_ln321_1', resnet50_3.cpp:256) [352]  (0.758 ns)
	'store' operation ('store_ln256', resnet50_3.cpp:256) of constant <constant:_ssdm_op_Write.bram.i1024> on array 'output_V' [356]  (1.24 ns)

 <State 33>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
