library ieee;
	use ieee.std_logic_1164.all;

entity memory_erraser is
	port(
		clk : in std_logic;
		addr : out std_logic_vector(19 downto 0)
	);
end entity;

architecture arch of memory_erraser is 
	signal count : integer range 0 to (2**20 -1);
begin
	process(clk)
	begin
		if rising_edge(clk) then
			count<=count+1;
		end if;
	end process;
	addr<=std_logic_vector(to_unsigned(count,20));
end architecture;