; ModuleID = '/llk/IR/drivers/clk/qcom/mmcc-apq8084.c_pt.bc'
source_filename = "../drivers/clk/qcom/mmcc-apq8084.c"
target datalayout = "e-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armv7-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.platform_driver = type { ptr, ptr, ptr, ptr, ptr, %struct.device_driver, ptr, i8 }
%struct.device_driver = type { ptr, ptr, ptr, ptr, i8, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.of_device_id = type { [32 x i8], [32 x i8], [128 x i8], ptr }
%struct.qcom_cc_desc = type { ptr, ptr, i32, ptr, i32, ptr, i32, ptr, i32 }
%struct.clk_pll = type { i32, i32, i32, i32, i32, i32, i8, i8, i8, ptr, %struct.clk_regmap }
%struct.clk_regmap = type { %struct.clk_hw, ptr, i32, i32, i8 }
%struct.clk_hw = type { ptr, ptr, ptr }
%struct.pll_config = type { i16, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.regmap_config = type { ptr, i32, i32, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, i8, ptr, ptr, ptr, ptr, ptr, ptr, i8, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, ptr, i32, i32, i32, i8, i8, i8, i8, i8, i32, i32, ptr, i32, i8, i8, i32, i32, i8 }
%struct.qcom_reset_map = type { i32, i8 }
%struct.clk_rcg2 = type { i32, i8, i8, i8, ptr, ptr, %struct.clk_regmap, i8 }
%struct.clk_branch = type { i32, i32, i8, i8, i8, %struct.clk_regmap }
%struct.parent_map = type { i8, i8 }
%struct.clk_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.clk_init_data = type { ptr, ptr, ptr, ptr, ptr, i8, i32 }
%struct.freq_tbl = type { i32, i8, i8, i16, i16 }
%struct.gdsc = type { %struct.generic_pm_domain, ptr, ptr, i32, i32, i32, ptr, i32, i32, i32, i32, i8, i16, ptr, ptr, i32, ptr, ptr, ptr }
%struct.generic_pm_domain = type { %struct.device, %struct.dev_pm_domain, %struct.list_head, %struct.list_head, %struct.list_head, %struct.list_head, ptr, %struct.work_struct, ptr, i8, ptr, %struct.atomic_t, i32, i32, i32, i32, i32, [1 x %struct.cpumask], ptr, ptr, %struct.raw_notifier_head, ptr, ptr, ptr, %struct.gpd_dev_ops, i64, i64, i8, i8, i8, ptr, ptr, i32, ptr, ptr, i32, i32, i64, i64, ptr, %union.anon.5 }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, i8 }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head }
%struct.raw_spinlock = type { %struct.arch_spinlock_t }
%struct.arch_spinlock_t = type { %union.anon.0 }
%union.anon.0 = type { i32 }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.spinlock = type { %union.anon }
%union.anon = type { %struct.raw_spinlock }
%struct.dev_pm_domain = type { %struct.dev_pm_ops, ptr, ptr, ptr, ptr, ptr }
%struct.dev_pm_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.list_head = type { ptr, ptr }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr }
%struct.atomic_t = type { i32 }
%struct.cpumask = type { [1 x i32] }
%struct.raw_notifier_head = type { ptr }
%struct.gpd_dev_ops = type { ptr, ptr }
%union.anon.5 = type { %struct.mutex }
%struct.platform_device = type { ptr, i32, i8, %struct.device, i64, %struct.device_dma_parameters, i32, ptr, ptr, ptr, ptr, %struct.pdev_archdata }
%struct.device_dma_parameters = type { i32, i32, i32 }
%struct.pdev_archdata = type { ptr }

@__initcall__kmod_mmcc_apq8084__162_3403_mmcc_apq8084_driver_init6 = internal global ptr @mmcc_apq8084_driver_init, section ".initcall6.init", align 4
@mmcc_apq8084_driver = internal global %struct.platform_driver { ptr @mmcc_apq8084_probe, ptr null, ptr null, ptr null, ptr null, %struct.device_driver { ptr @.str, ptr null, ptr null, ptr null, i8 0, i32 0, ptr @mmcc_apq8084_match_table, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, ptr null, i8 0 }, align 4
@__exitcall_mmcc_apq8084_driver_exit = internal global ptr @mmcc_apq8084_driver_exit, section ".exitcall.exit", align 4
@__UNIQUE_ID_description163 = internal constant [50 x i8] c"mmcc_apq8084.description=QCOM MMCC APQ8084 Driver\00", section ".modinfo", align 1
@__UNIQUE_ID_file164 = internal constant [48 x i8] c"mmcc_apq8084.file=drivers/clk/qcom/mmcc-apq8084\00", section ".modinfo", align 1
@__UNIQUE_ID_license165 = internal constant [28 x i8] c"mmcc_apq8084.license=GPL v2\00", section ".modinfo", align 1
@__UNIQUE_ID_alias166 = internal constant [41 x i8] c"mmcc_apq8084.alias=platform:mmcc-apq8084\00", section ".modinfo", align 1
@.str = private unnamed_addr constant [13 x i8] c"mmcc-apq8084\00", align 1
@mmcc_apq8084_match_table = internal constant [2 x %struct.of_device_id] [%struct.of_device_id { [32 x i8] zeroinitializer, [32 x i8] zeroinitializer, [128 x i8] c"qcom,mmcc-apq8084\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null }, %struct.of_device_id zeroinitializer], align 4
@mmcc_apq8084_desc = internal constant %struct.qcom_cc_desc { ptr @mmcc_apq8084_regmap_config, ptr @mmcc_apq8084_clocks, i32 165, ptr @mmcc_apq8084_resets, i32 46, ptr @mmcc_apq8084_gdscs, i32 8, ptr null, i32 0 }, align 4
@mmpll1 = internal global %struct.clk_pll { i32 68, i32 72, i32 76, i32 80, i32 64, i32 92, i8 17, i8 0, i8 0, ptr null, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.485 }, ptr null, i32 0, i32 0, i8 0 } }, align 4
@mmpll1_config = internal constant %struct.pll_config { i16 60, i32 25, i32 32, i32 0, i32 3145728, i32 0, i32 28672, i32 0, i32 768, i32 16777216, i32 1, i32 0 }, align 4
@mmpll3 = internal global %struct.clk_pll { i32 132, i32 136, i32 140, i32 144, i32 128, i32 156, i8 17, i8 0, i8 0, ptr null, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.487 }, ptr null, i32 0, i32 0, i8 0 } }, align 4
@mmpll3_config = internal constant %struct.pll_config { i16 48, i32 7, i32 16, i32 0, i32 3145728, i32 0, i32 28672, i32 0, i32 768, i32 16777216, i32 1, i32 2 }, align 4
@mmcc_apq8084_regmap_config = internal constant %struct.regmap_config { ptr null, i32 32, i32 4, i32 0, i32 32, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, i8 0, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, i8 1, i32 20740, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, i32 0, i32 0, ptr null, i32 0, i32 0, i32 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0, i32 0, ptr null, i32 0, i8 0, i8 0, i32 0, i32 0, i8 0 }, align 4
@mmcc_apq8084_clocks = internal global [165 x ptr] [ptr getelementptr (i8, ptr @mmss_ahb_clk_src, i64 16), ptr getelementptr (i8, ptr @mmss_axi_clk_src, i64 16), ptr getelementptr (i8, ptr @mmpll0, i64 32), ptr @mmpll0_vote, ptr getelementptr (i8, ptr @mmpll1, i64 32), ptr @mmpll1_vote, ptr getelementptr (i8, ptr @mmpll2, i64 32), ptr getelementptr (i8, ptr @mmpll3, i64 32), ptr getelementptr (i8, ptr @mmpll4, i64 32), ptr getelementptr (i8, ptr @csi0_clk_src, i64 16), ptr getelementptr (i8, ptr @csi1_clk_src, i64 16), ptr getelementptr (i8, ptr @csi2_clk_src, i64 16), ptr getelementptr (i8, ptr @csi3_clk_src, i64 16), ptr getelementptr (i8, ptr @vcodec0_clk_src, i64 16), ptr getelementptr (i8, ptr @vfe0_clk_src, i64 16), ptr getelementptr (i8, ptr @vfe1_clk_src, i64 16), ptr getelementptr (i8, ptr @mdp_clk_src, i64 16), ptr getelementptr (i8, ptr @pclk0_clk_src, i64 16), ptr getelementptr (i8, ptr @pclk1_clk_src, i64 16), ptr getelementptr (i8, ptr @ocmemnoc_clk_src, i64 16), ptr getelementptr (i8, ptr @gfx3d_clk_src, i64 16), ptr getelementptr (i8, ptr @jpeg0_clk_src, i64 16), ptr getelementptr (i8, ptr @jpeg1_clk_src, i64 16), ptr getelementptr (i8, ptr @jpeg2_clk_src, i64 16), ptr getelementptr (i8, ptr @edppixel_clk_src, i64 16), ptr getelementptr (i8, ptr @extpclk_clk_src, i64 16), ptr getelementptr (i8, ptr @vp_clk_src, i64 16), ptr getelementptr (i8, ptr @cci_clk_src, i64 16), ptr getelementptr (i8, ptr @camss_gp0_clk_src, i64 16), ptr getelementptr (i8, ptr @camss_gp1_clk_src, i64 16), ptr getelementptr (i8, ptr @mclk0_clk_src, i64 16), ptr getelementptr (i8, ptr @mclk1_clk_src, i64 16), ptr getelementptr (i8, ptr @mclk2_clk_src, i64 16), ptr getelementptr (i8, ptr @mclk3_clk_src, i64 16), ptr getelementptr (i8, ptr @csi0phytimer_clk_src, i64 16), ptr getelementptr (i8, ptr @csi1phytimer_clk_src, i64 16), ptr getelementptr (i8, ptr @csi2phytimer_clk_src, i64 16), ptr getelementptr (i8, ptr @cpp_clk_src, i64 16), ptr getelementptr (i8, ptr @byte0_clk_src, i64 16), ptr getelementptr (i8, ptr @byte1_clk_src, i64 16), ptr getelementptr (i8, ptr @edpaux_clk_src, i64 16), ptr getelementptr (i8, ptr @edplink_clk_src, i64 16), ptr getelementptr (i8, ptr @esc0_clk_src, i64 16), ptr getelementptr (i8, ptr @esc1_clk_src, i64 16), ptr getelementptr (i8, ptr @hdmi_clk_src, i64 16), ptr getelementptr (i8, ptr @vsync_clk_src, i64 16), ptr getelementptr (i8, ptr @rbcpr_clk_src, i64 16), ptr getelementptr (i8, ptr @rbbmtimer_clk_src, i64 16), ptr getelementptr (i8, ptr @maple_clk_src, i64 16), ptr getelementptr (i8, ptr @vdp_clk_src, i64 16), ptr getelementptr (i8, ptr @vpu_bus_clk_src, i64 16), ptr getelementptr (i8, ptr @mmss_cxo_clk, i64 12), ptr getelementptr (i8, ptr @mmss_sleepclk_clk, i64 12), ptr getelementptr (i8, ptr @avsync_ahb_clk, i64 12), ptr getelementptr (i8, ptr @avsync_edppixel_clk, i64 12), ptr getelementptr (i8, ptr @avsync_extpclk_clk, i64 12), ptr getelementptr (i8, ptr @avsync_pclk0_clk, i64 12), ptr getelementptr (i8, ptr @avsync_pclk1_clk, i64 12), ptr getelementptr (i8, ptr @avsync_vp_clk, i64 12), ptr getelementptr (i8, ptr @camss_ahb_clk, i64 12), ptr getelementptr (i8, ptr @camss_cci_cci_ahb_clk, i64 12), ptr getelementptr (i8, ptr @camss_cci_cci_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi0_ahb_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi0_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi0phy_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi0pix_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi0rdi_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi1_ahb_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi1_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi1phy_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi1pix_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi1rdi_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi2_ahb_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi2_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi2phy_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi2pix_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi2rdi_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi3_ahb_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi3_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi3phy_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi3pix_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi3rdi_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi_vfe0_clk, i64 12), ptr getelementptr (i8, ptr @camss_csi_vfe1_clk, i64 12), ptr getelementptr (i8, ptr @camss_gp0_clk, i64 12), ptr getelementptr (i8, ptr @camss_gp1_clk, i64 12), ptr getelementptr (i8, ptr @camss_ispif_ahb_clk, i64 12), ptr getelementptr (i8, ptr @camss_jpeg_jpeg0_clk, i64 12), ptr getelementptr (i8, ptr @camss_jpeg_jpeg1_clk, i64 12), ptr getelementptr (i8, ptr @camss_jpeg_jpeg2_clk, i64 12), ptr getelementptr (i8, ptr @camss_jpeg_jpeg_ahb_clk, i64 12), ptr getelementptr (i8, ptr @camss_jpeg_jpeg_axi_clk, i64 12), ptr getelementptr (i8, ptr @camss_mclk0_clk, i64 12), ptr getelementptr (i8, ptr @camss_mclk1_clk, i64 12), ptr getelementptr (i8, ptr @camss_mclk2_clk, i64 12), ptr getelementptr (i8, ptr @camss_mclk3_clk, i64 12), ptr getelementptr (i8, ptr @camss_micro_ahb_clk, i64 12), ptr getelementptr (i8, ptr @camss_phy0_csi0phytimer_clk, i64 12), ptr getelementptr (i8, ptr @camss_phy1_csi1phytimer_clk, i64 12), ptr getelementptr (i8, ptr @camss_phy2_csi2phytimer_clk, i64 12), ptr getelementptr (i8, ptr @camss_top_ahb_clk, i64 12), ptr getelementptr (i8, ptr @camss_vfe_cpp_ahb_clk, i64 12), ptr getelementptr (i8, ptr @camss_vfe_cpp_clk, i64 12), ptr getelementptr (i8, ptr @camss_vfe_vfe0_clk, i64 12), ptr getelementptr (i8, ptr @camss_vfe_vfe1_clk, i64 12), ptr getelementptr (i8, ptr @camss_vfe_vfe_ahb_clk, i64 12), ptr getelementptr (i8, ptr @camss_vfe_vfe_axi_clk, i64 12), ptr getelementptr (i8, ptr @mdss_ahb_clk, i64 12), ptr getelementptr (i8, ptr @mdss_axi_clk, i64 12), ptr getelementptr (i8, ptr @mdss_byte0_clk, i64 12), ptr getelementptr (i8, ptr @mdss_byte1_clk, i64 12), ptr getelementptr (i8, ptr @mdss_edpaux_clk, i64 12), ptr getelementptr (i8, ptr @mdss_edplink_clk, i64 12), ptr getelementptr (i8, ptr @mdss_edppixel_clk, i64 12), ptr getelementptr (i8, ptr @mdss_esc0_clk, i64 12), ptr getelementptr (i8, ptr @mdss_esc1_clk, i64 12), ptr getelementptr (i8, ptr @mdss_extpclk_clk, i64 12), ptr getelementptr (i8, ptr @mdss_hdmi_ahb_clk, i64 12), ptr getelementptr (i8, ptr @mdss_hdmi_clk, i64 12), ptr getelementptr (i8, ptr @mdss_mdp_clk, i64 12), ptr getelementptr (i8, ptr @mdss_mdp_lut_clk, i64 12), ptr getelementptr (i8, ptr @mdss_pclk0_clk, i64 12), ptr getelementptr (i8, ptr @mdss_pclk1_clk, i64 12), ptr getelementptr (i8, ptr @mdss_vsync_clk, i64 12), ptr getelementptr (i8, ptr @mmss_rbcpr_ahb_clk, i64 12), ptr getelementptr (i8, ptr @mmss_rbcpr_clk, i64 12), ptr getelementptr (i8, ptr @mmss_spdm_ahb_clk, i64 12), ptr getelementptr (i8, ptr @mmss_spdm_axi_clk, i64 12), ptr getelementptr (i8, ptr @mmss_spdm_csi0_clk, i64 12), ptr getelementptr (i8, ptr @mmss_spdm_gfx3d_clk, i64 12), ptr getelementptr (i8, ptr @mmss_spdm_jpeg0_clk, i64 12), ptr getelementptr (i8, ptr @mmss_spdm_jpeg1_clk, i64 12), ptr getelementptr (i8, ptr @mmss_spdm_jpeg2_clk, i64 12), ptr getelementptr (i8, ptr @mmss_spdm_mdp_clk, i64 12), ptr getelementptr (i8, ptr @mmss_spdm_pclk0_clk, i64 12), ptr getelementptr (i8, ptr @mmss_spdm_pclk1_clk, i64 12), ptr getelementptr (i8, ptr @mmss_spdm_vcodec0_clk, i64 12), ptr getelementptr (i8, ptr @mmss_spdm_vfe0_clk, i64 12), ptr getelementptr (i8, ptr @mmss_spdm_vfe1_clk, i64 12), ptr getelementptr (i8, ptr @mmss_spdm_rm_axi_clk, i64 12), ptr getelementptr (i8, ptr @mmss_spdm_rm_ocmemnoc_clk, i64 12), ptr getelementptr (i8, ptr @mmss_misc_ahb_clk, i64 12), ptr getelementptr (i8, ptr @mmss_mmssnoc_ahb_clk, i64 12), ptr getelementptr (i8, ptr @mmss_mmssnoc_bto_ahb_clk, i64 12), ptr getelementptr (i8, ptr @mmss_mmssnoc_axi_clk, i64 12), ptr getelementptr (i8, ptr @mmss_s0_axi_clk, i64 12), ptr getelementptr (i8, ptr @ocmemcx_ahb_clk, i64 12), ptr getelementptr (i8, ptr @ocmemcx_ocmemnoc_clk, i64 12), ptr getelementptr (i8, ptr @oxili_ocmemgx_clk, i64 12), ptr getelementptr (i8, ptr @oxili_gfx3d_clk, i64 12), ptr getelementptr (i8, ptr @oxili_rbbmtimer_clk, i64 12), ptr getelementptr (i8, ptr @oxilicx_ahb_clk, i64 12), ptr getelementptr (i8, ptr @venus0_ahb_clk, i64 12), ptr getelementptr (i8, ptr @venus0_axi_clk, i64 12), ptr getelementptr (i8, ptr @venus0_core0_vcodec_clk, i64 12), ptr getelementptr (i8, ptr @venus0_core1_vcodec_clk, i64 12), ptr getelementptr (i8, ptr @venus0_ocmemnoc_clk, i64 12), ptr getelementptr (i8, ptr @venus0_vcodec0_clk, i64 12), ptr getelementptr (i8, ptr @vpu_ahb_clk, i64 12), ptr getelementptr (i8, ptr @vpu_axi_clk, i64 12), ptr getelementptr (i8, ptr @vpu_bus_clk, i64 12), ptr getelementptr (i8, ptr @vpu_cxo_clk, i64 12), ptr getelementptr (i8, ptr @vpu_maple_clk, i64 12), ptr getelementptr (i8, ptr @vpu_sleep_clk, i64 12), ptr getelementptr (i8, ptr @vpu_vdp_clk, i64 12)], align 4
@mmcc_apq8084_resets = internal constant [46 x %struct.qcom_reset_map] [%struct.qcom_reset_map { i32 512, i8 0 }, %struct.qcom_reset_map { i32 768, i8 0 }, %struct.qcom_reset_map { i32 4128, i8 0 }, %struct.qcom_reset_map { i32 5120, i8 0 }, %struct.qcom_reset_map { i32 8960, i8 0 }, %struct.qcom_reset_map { i32 9216, i8 0 }, %struct.qcom_reset_map { i32 12320, i8 0 }, %struct.qcom_reset_map { i32 12368, i8 0 }, %struct.qcom_reset_map { i32 12416, i8 0 }, %struct.qcom_reset_map { i32 12464, i8 0 }, %struct.qcom_reset_map { i32 12480, i8 0 }, %struct.qcom_reset_map { i32 12496, i8 0 }, %struct.qcom_reset_map { i32 12512, i8 0 }, %struct.qcom_reset_map { i32 12576, i8 0 }, %struct.qcom_reset_map { i32 12592, i8 0 }, %struct.qcom_reset_map { i32 12608, i8 0 }, %struct.qcom_reset_map { i32 12624, i8 0 }, %struct.qcom_reset_map { i32 12672, i8 0 }, %struct.qcom_reset_map { i32 12688, i8 0 }, %struct.qcom_reset_map { i32 12704, i8 0 }, %struct.qcom_reset_map { i32 12720, i8 0 }, %struct.qcom_reset_map { i32 12768, i8 0 }, %struct.qcom_reset_map { i32 12784, i8 0 }, %struct.qcom_reset_map { i32 12800, i8 0 }, %struct.qcom_reset_map { i32 12816, i8 0 }, %struct.qcom_reset_map { i32 12832, i8 0 }, %struct.qcom_reset_map { i32 13120, i8 0 }, %struct.qcom_reset_map { i32 13184, i8 0 }, %struct.qcom_reset_map { i32 13232, i8 0 }, %struct.qcom_reset_map { i32 13280, i8 0 }, %struct.qcom_reset_map { i32 13328, i8 0 }, %struct.qcom_reset_map { i32 13376, i8 0 }, %struct.qcom_reset_map { i32 13424, i8 0 }, %struct.qcom_reset_map { i32 13440, i8 0 }, %struct.qcom_reset_map { i32 13448, i8 0 }, %struct.qcom_reset_map { i32 13456, i8 0 }, %struct.qcom_reset_map { i32 13728, i8 0 }, %struct.qcom_reset_map { i32 13984, i8 0 }, %struct.qcom_reset_map { i32 14080, i8 0 }, %struct.qcom_reset_map { i32 14096, i8 0 }, %struct.qcom_reset_map { i32 16416, i8 0 }, %struct.qcom_reset_map { i32 16432, i8 0 }, %struct.qcom_reset_map { i32 16464, i8 0 }, %struct.qcom_reset_map { i32 16512, i8 0 }, %struct.qcom_reset_map { i32 20512, i8 0 }, %struct.qcom_reset_map { i32 20576, i8 0 }], align 4
@mmcc_apq8084_gdscs = internal global [8 x ptr] [ptr @venus0_gdsc, ptr @venus0_core0_gdsc, ptr @venus0_core1_gdsc, ptr @mdss_gdsc, ptr @camss_jpeg_gdsc, ptr @camss_vfe_gdsc, ptr @oxili_gdsc, ptr @oxilicx_gdsc], align 4
@mmss_ahb_clk_src = internal global %struct.clk_rcg2 { i32 20480, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_mmpll1_gpll0_map, ptr null, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@mmss_axi_clk_src = internal global %struct.clk_rcg2 { i32 20544, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_mmpll1_gpll0_map, ptr @ftbl_mmss_axi_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.7 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@mmpll0 = internal global %struct.clk_pll { i32 4, i32 8, i32 12, i32 20, i32 0, i32 28, i8 17, i8 0, i8 0, ptr null, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.10 }, ptr null, i32 0, i32 0, i8 0 } }, align 4
@mmpll0_vote = internal global %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.12 }, ptr null, i32 256, i32 1, i8 0 }, align 4
@mmpll1_vote = internal global %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.15 }, ptr null, i32 256, i32 2, i8 0 }, align 4
@mmpll2 = internal global %struct.clk_pll { i32 16644, i32 16648, i32 16652, i32 16656, i32 16640, i32 16668, i8 0, i8 0, i8 0, ptr null, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.18 }, ptr null, i32 0, i32 0, i8 0 } }, align 4
@mmpll4 = internal global %struct.clk_pll { i32 164, i32 168, i32 172, i32 176, i32 128, i32 188, i8 0, i8 0, i8 0, ptr null, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.21 }, ptr null, i32 0, i32 0, i8 0 } }, align 4
@csi0_clk_src = internal global %struct.clk_rcg2 { i32 12432, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_4_gpll0_map, ptr @ftbl_camss_csi0_3_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.23 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@csi1_clk_src = internal global %struct.clk_rcg2 { i32 12544, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_4_gpll0_map, ptr @ftbl_camss_csi0_3_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.26 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@csi2_clk_src = internal global %struct.clk_rcg2 { i32 12640, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_4_gpll0_map, ptr @ftbl_camss_csi0_3_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.28 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@csi3_clk_src = internal global %struct.clk_rcg2 { i32 12736, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_4_gpll0_map, ptr @ftbl_camss_csi0_3_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.30 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@vcodec0_clk_src = internal global %struct.clk_rcg2 { i32 4096, i8 8, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_3_gpll0_map, ptr @ftbl_venus0_vcodec0_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.32 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@vfe0_clk_src = internal global %struct.clk_rcg2 { i32 13824, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_4_gpll0_map, ptr @ftbl_camss_vfe_vfe0_1_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.35 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@vfe1_clk_src = internal global %struct.clk_rcg2 { i32 13856, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_4_gpll0_map, ptr @ftbl_camss_vfe_vfe0_1_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.37 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@mdp_clk_src = internal global %struct.clk_rcg2 { i32 8256, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_dsi_hdmi_gpll0_map, ptr @ftbl_mdss_mdp_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.39 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@pclk0_clk_src = internal global %struct.clk_rcg2 { i32 8192, i8 8, i8 5, i8 0, ptr @mmcc_xo_dsi_hdmi_edp_gpll0_map, ptr null, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.44 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@pclk1_clk_src = internal global %struct.clk_rcg2 { i32 8224, i8 8, i8 5, i8 0, ptr @mmcc_xo_dsi_hdmi_edp_gpll0_map, ptr null, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.48 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@ocmemnoc_clk_src = internal global %struct.clk_rcg2 { i32 20624, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_mmpll1_gpll0_map, ptr @ftbl_ocmemnoc_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.50 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@gfx3d_clk_src = internal global %struct.clk_rcg2 { i32 16384, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_2_gpll0_map, ptr null, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.52 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@jpeg0_clk_src = internal global %struct.clk_rcg2 { i32 13568, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_4_gpll0_map, ptr @ftbl_camss_jpeg_jpeg0_2_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.54 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@jpeg1_clk_src = internal global %struct.clk_rcg2 { i32 13600, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_4_gpll0_map, ptr @ftbl_camss_jpeg_jpeg0_2_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.56 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@jpeg2_clk_src = internal global %struct.clk_rcg2 { i32 13632, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_4_gpll0_map, ptr @ftbl_camss_jpeg_jpeg0_2_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.58 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@edppixel_clk_src = internal global %struct.clk_rcg2 { i32 8352, i8 8, i8 5, i8 0, ptr @mmcc_xo_dsi_hdmi_edp_map, ptr @edp_pixel_freq_tbl, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.60 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@extpclk_clk_src = internal global %struct.clk_rcg2 { i32 8288, i8 0, i8 5, i8 0, ptr @mmcc_xo_dsi_hdmi_edp_gpll0_map, ptr @extpclk_freq_tbl, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.63 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@vp_clk_src = internal global %struct.clk_rcg2 { i32 9264, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_mmpll1_gpll0_map, ptr @ftbl_avsync_vp_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.65 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@cci_clk_src = internal global %struct.clk_rcg2 { i32 13056, i8 8, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_4_gpll1_0_map, ptr @ftbl_camss_cci_cci_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.67 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@camss_gp0_clk_src = internal global %struct.clk_rcg2 { i32 13344, i8 8, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_4_gpll1_0_sleep_map, ptr @ftbl_camss_gp0_1_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.70 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@camss_gp1_clk_src = internal global %struct.clk_rcg2 { i32 13392, i8 8, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_4_gpll1_0_sleep_map, ptr @ftbl_camss_gp0_1_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.73 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@mclk0_clk_src = internal global %struct.clk_rcg2 { i32 13152, i8 8, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_4_gpll1_0_map, ptr @ftbl_camss_mclk0_3_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.75 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@mclk1_clk_src = internal global %struct.clk_rcg2 { i32 13200, i8 8, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_4_gpll1_0_map, ptr @ftbl_camss_mclk0_3_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.77 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@mclk2_clk_src = internal global %struct.clk_rcg2 { i32 13248, i8 8, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_4_gpll1_0_map, ptr @ftbl_camss_mclk0_3_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.79 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@mclk3_clk_src = internal global %struct.clk_rcg2 { i32 13296, i8 8, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_4_gpll1_0_map, ptr @ftbl_camss_mclk0_3_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.81 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@csi0phytimer_clk_src = internal global %struct.clk_rcg2 { i32 12288, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_4_gpll0_map, ptr @ftbl_camss_phy0_2_csi0_2phytimer_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.83 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@csi1phytimer_clk_src = internal global %struct.clk_rcg2 { i32 12336, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_4_gpll0_map, ptr @ftbl_camss_phy0_2_csi0_2phytimer_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.85 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@csi2phytimer_clk_src = internal global %struct.clk_rcg2 { i32 12384, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_4_gpll0_map, ptr @ftbl_camss_phy0_2_csi0_2phytimer_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.87 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@cpp_clk_src = internal global %struct.clk_rcg2 { i32 13888, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_1_4_gpll0_map, ptr @ftbl_camss_vfe_cpp_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.89 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@byte0_clk_src = internal global %struct.clk_rcg2 { i32 8480, i8 0, i8 5, i8 0, ptr @mmcc_xo_dsibyte_hdmi_edp_gpll0_map, ptr null, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.91 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@byte1_clk_src = internal global %struct.clk_rcg2 { i32 8512, i8 0, i8 5, i8 0, ptr @mmcc_xo_dsibyte_hdmi_edp_gpll0_map, ptr null, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.95 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@edpaux_clk_src = internal global %struct.clk_rcg2 { i32 8416, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_mmpll1_gpll0_map, ptr @ftbl_mdss_edpaux_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.97 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@edplink_clk_src = internal global %struct.clk_rcg2 { i32 8384, i8 0, i8 5, i8 0, ptr @mmcc_xo_dsi_hdmi_edp_gpll0_map, ptr @ftbl_mdss_edplink_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.99 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@esc0_clk_src = internal global %struct.clk_rcg2 { i32 8544, i8 0, i8 5, i8 0, ptr @mmcc_xo_dsibyte_hdmi_edp_gpll0_map, ptr @ftbl_mdss_esc0_1_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.101 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@esc1_clk_src = internal global %struct.clk_rcg2 { i32 8576, i8 0, i8 5, i8 0, ptr @mmcc_xo_dsibyte_hdmi_edp_gpll0_map, ptr @ftbl_mdss_esc0_1_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.103 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@hdmi_clk_src = internal global %struct.clk_rcg2 { i32 8448, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_mmpll1_gpll0_map, ptr @ftbl_mdss_hdmi_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.105 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@vsync_clk_src = internal global %struct.clk_rcg2 { i32 8320, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_mmpll1_gpll0_map, ptr @ftbl_mdss_vsync_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.107 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@rbcpr_clk_src = internal global %struct.clk_rcg2 { i32 16480, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_mmpll1_gpll0_map, ptr @ftbl_mmss_rbcpr_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.109 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@rbbmtimer_clk_src = internal global %struct.clk_rcg2 { i32 16528, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_mmpll1_gpll0_map, ptr @ftbl_oxili_rbbmtimer_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.111 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@maple_clk_src = internal global %struct.clk_rcg2 { i32 4896, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_mmpll1_gpll0_map, ptr @ftbl_vpu_maple_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.113 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@vdp_clk_src = internal global %struct.clk_rcg2 { i32 4864, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_mmpll1_gpll0_map, ptr @ftbl_vpu_vdp_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.115 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@vpu_bus_clk_src = internal global %struct.clk_rcg2 { i32 4928, i8 0, i8 5, i8 0, ptr @mmcc_xo_mmpll0_mmpll1_gpll0_map, ptr @ftbl_vpu_bus_clk, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.117 }, ptr null, i32 0, i32 0, i8 0 }, i8 0 }, align 4
@mmss_cxo_clk = internal global %struct.clk_branch { i32 0, i32 20740, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.120 }, ptr null, i32 20740, i32 1, i8 0 } }, align 4
@mmss_sleepclk_clk = internal global %struct.clk_branch { i32 0, i32 20736, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.123 }, ptr null, i32 20736, i32 1, i8 0 } }, align 4
@avsync_ahb_clk = internal global %struct.clk_branch { i32 0, i32 9236, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.126 }, ptr null, i32 9236, i32 1, i8 0 } }, align 4
@avsync_edppixel_clk = internal global %struct.clk_branch { i32 0, i32 9240, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.129 }, ptr null, i32 9240, i32 1, i8 0 } }, align 4
@avsync_extpclk_clk = internal global %struct.clk_branch { i32 0, i32 9232, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.132 }, ptr null, i32 9232, i32 1, i8 0 } }, align 4
@avsync_pclk0_clk = internal global %struct.clk_branch { i32 0, i32 9244, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.135 }, ptr null, i32 9244, i32 1, i8 0 } }, align 4
@avsync_pclk1_clk = internal global %struct.clk_branch { i32 0, i32 9248, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.138 }, ptr null, i32 9248, i32 1, i8 0 } }, align 4
@avsync_vp_clk = internal global %struct.clk_branch { i32 0, i32 9220, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.141 }, ptr null, i32 9220, i32 1, i8 0 } }, align 4
@camss_ahb_clk = internal global %struct.clk_branch { i32 0, i32 13452, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.144 }, ptr null, i32 13452, i32 1, i8 0 } }, align 4
@camss_cci_cci_ahb_clk = internal global %struct.clk_branch { i32 0, i32 13128, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.147 }, ptr null, i32 13128, i32 1, i8 0 } }, align 4
@camss_cci_cci_clk = internal global %struct.clk_branch { i32 0, i32 13124, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.150 }, ptr null, i32 13124, i32 1, i8 0 } }, align 4
@camss_csi0_ahb_clk = internal global %struct.clk_branch { i32 0, i32 12476, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.153 }, ptr null, i32 12476, i32 1, i8 0 } }, align 4
@camss_csi0_clk = internal global %struct.clk_branch { i32 0, i32 12468, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.156 }, ptr null, i32 12468, i32 1, i8 0 } }, align 4
@camss_csi0phy_clk = internal global %struct.clk_branch { i32 0, i32 12484, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.159 }, ptr null, i32 12484, i32 1, i8 0 } }, align 4
@camss_csi0pix_clk = internal global %struct.clk_branch { i32 0, i32 12516, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.162 }, ptr null, i32 12516, i32 1, i8 0 } }, align 4
@camss_csi0rdi_clk = internal global %struct.clk_branch { i32 0, i32 12500, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.165 }, ptr null, i32 12500, i32 1, i8 0 } }, align 4
@camss_csi1_ahb_clk = internal global %struct.clk_branch { i32 0, i32 12584, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.168 }, ptr null, i32 12584, i32 1, i8 0 } }, align 4
@camss_csi1_clk = internal global %struct.clk_branch { i32 0, i32 12580, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.171 }, ptr null, i32 12580, i32 1, i8 0 } }, align 4
@camss_csi1phy_clk = internal global %struct.clk_branch { i32 0, i32 12596, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.174 }, ptr null, i32 12596, i32 1, i8 0 } }, align 4
@camss_csi1pix_clk = internal global %struct.clk_branch { i32 0, i32 12628, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.177 }, ptr null, i32 12628, i32 1, i8 0 } }, align 4
@camss_csi1rdi_clk = internal global %struct.clk_branch { i32 0, i32 12612, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.180 }, ptr null, i32 12612, i32 1, i8 0 } }, align 4
@camss_csi2_ahb_clk = internal global %struct.clk_branch { i32 0, i32 12680, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.183 }, ptr null, i32 12680, i32 1, i8 0 } }, align 4
@camss_csi2_clk = internal global %struct.clk_branch { i32 0, i32 12676, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.186 }, ptr null, i32 12676, i32 1, i8 0 } }, align 4
@camss_csi2phy_clk = internal global %struct.clk_branch { i32 0, i32 12692, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.189 }, ptr null, i32 12692, i32 1, i8 0 } }, align 4
@camss_csi2pix_clk = internal global %struct.clk_branch { i32 0, i32 12724, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.192 }, ptr null, i32 12724, i32 1, i8 0 } }, align 4
@camss_csi2rdi_clk = internal global %struct.clk_branch { i32 0, i32 12708, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.195 }, ptr null, i32 12708, i32 1, i8 0 } }, align 4
@camss_csi3_ahb_clk = internal global %struct.clk_branch { i32 0, i32 12776, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.198 }, ptr null, i32 12776, i32 1, i8 0 } }, align 4
@camss_csi3_clk = internal global %struct.clk_branch { i32 0, i32 12772, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.201 }, ptr null, i32 12772, i32 1, i8 0 } }, align 4
@camss_csi3phy_clk = internal global %struct.clk_branch { i32 0, i32 12788, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.204 }, ptr null, i32 12788, i32 1, i8 0 } }, align 4
@camss_csi3pix_clk = internal global %struct.clk_branch { i32 0, i32 12820, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.207 }, ptr null, i32 12820, i32 1, i8 0 } }, align 4
@camss_csi3rdi_clk = internal global %struct.clk_branch { i32 0, i32 12804, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.210 }, ptr null, i32 12804, i32 1, i8 0 } }, align 4
@camss_csi_vfe0_clk = internal global %struct.clk_branch { i32 0, i32 14084, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.213 }, ptr null, i32 14084, i32 1, i8 0 } }, align 4
@camss_csi_vfe1_clk = internal global %struct.clk_branch { i32 0, i32 14100, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.216 }, ptr null, i32 14100, i32 1, i8 0 } }, align 4
@camss_gp0_clk = internal global %struct.clk_branch { i32 0, i32 13380, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.219 }, ptr null, i32 13380, i32 1, i8 0 } }, align 4
@camss_gp1_clk = internal global %struct.clk_branch { i32 0, i32 13428, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.222 }, ptr null, i32 13428, i32 1, i8 0 } }, align 4
@camss_ispif_ahb_clk = internal global %struct.clk_branch { i32 0, i32 12836, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.225 }, ptr null, i32 12836, i32 1, i8 0 } }, align 4
@camss_jpeg_jpeg0_clk = internal global %struct.clk_branch { i32 0, i32 13736, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.228 }, ptr null, i32 13736, i32 1, i8 0 } }, align 4
@camss_jpeg_jpeg1_clk = internal global %struct.clk_branch { i32 0, i32 13740, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.231 }, ptr null, i32 13740, i32 1, i8 0 } }, align 4
@camss_jpeg_jpeg2_clk = internal global %struct.clk_branch { i32 0, i32 13744, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.234 }, ptr null, i32 13744, i32 1, i8 0 } }, align 4
@camss_jpeg_jpeg_ahb_clk = internal global %struct.clk_branch { i32 0, i32 13748, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.237 }, ptr null, i32 13748, i32 1, i8 0 } }, align 4
@camss_jpeg_jpeg_axi_clk = internal global %struct.clk_branch { i32 0, i32 13752, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.240 }, ptr null, i32 13752, i32 1, i8 0 } }, align 4
@camss_mclk0_clk = internal global %struct.clk_branch { i32 0, i32 13188, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.243 }, ptr null, i32 13188, i32 1, i8 0 } }, align 4
@camss_mclk1_clk = internal global %struct.clk_branch { i32 0, i32 13236, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.246 }, ptr null, i32 13236, i32 1, i8 0 } }, align 4
@camss_mclk2_clk = internal global %struct.clk_branch { i32 0, i32 13284, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.249 }, ptr null, i32 13284, i32 1, i8 0 } }, align 4
@camss_mclk3_clk = internal global %struct.clk_branch { i32 0, i32 13332, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.252 }, ptr null, i32 13332, i32 1, i8 0 } }, align 4
@camss_micro_ahb_clk = internal global %struct.clk_branch { i32 0, i32 13460, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.255 }, ptr null, i32 13460, i32 1, i8 0 } }, align 4
@camss_phy0_csi0phytimer_clk = internal global %struct.clk_branch { i32 0, i32 12324, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.258 }, ptr null, i32 12324, i32 1, i8 0 } }, align 4
@camss_phy1_csi1phytimer_clk = internal global %struct.clk_branch { i32 0, i32 12372, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.261 }, ptr null, i32 12372, i32 1, i8 0 } }, align 4
@camss_phy2_csi2phytimer_clk = internal global %struct.clk_branch { i32 0, i32 12420, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.264 }, ptr null, i32 12420, i32 1, i8 0 } }, align 4
@camss_top_ahb_clk = internal global %struct.clk_branch { i32 0, i32 13444, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.267 }, ptr null, i32 13444, i32 1, i8 0 } }, align 4
@camss_vfe_cpp_ahb_clk = internal global %struct.clk_branch { i32 0, i32 14004, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.270 }, ptr null, i32 14004, i32 1, i8 0 } }, align 4
@camss_vfe_cpp_clk = internal global %struct.clk_branch { i32 0, i32 14000, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.273 }, ptr null, i32 14000, i32 1, i8 0 } }, align 4
@camss_vfe_vfe0_clk = internal global %struct.clk_branch { i32 0, i32 13992, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.276 }, ptr null, i32 13992, i32 1, i8 0 } }, align 4
@camss_vfe_vfe1_clk = internal global %struct.clk_branch { i32 0, i32 13996, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.279 }, ptr null, i32 13996, i32 1, i8 0 } }, align 4
@camss_vfe_vfe_ahb_clk = internal global %struct.clk_branch { i32 0, i32 14008, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.282 }, ptr null, i32 14008, i32 1, i8 0 } }, align 4
@camss_vfe_vfe_axi_clk = internal global %struct.clk_branch { i32 0, i32 14012, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.285 }, ptr null, i32 14012, i32 1, i8 0 } }, align 4
@mdss_ahb_clk = internal global %struct.clk_branch { i32 0, i32 8968, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.288 }, ptr null, i32 8968, i32 1, i8 0 } }, align 4
@mdss_axi_clk = internal global %struct.clk_branch { i32 0, i32 8976, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.291 }, ptr null, i32 8976, i32 1, i8 0 } }, align 4
@mdss_byte0_clk = internal global %struct.clk_branch { i32 0, i32 9020, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.294 }, ptr null, i32 9020, i32 1, i8 0 } }, align 4
@mdss_byte1_clk = internal global %struct.clk_branch { i32 0, i32 9024, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.297 }, ptr null, i32 9024, i32 1, i8 0 } }, align 4
@mdss_edpaux_clk = internal global %struct.clk_branch { i32 0, i32 9012, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.300 }, ptr null, i32 9012, i32 1, i8 0 } }, align 4
@mdss_edplink_clk = internal global %struct.clk_branch { i32 0, i32 9008, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.303 }, ptr null, i32 9008, i32 1, i8 0 } }, align 4
@mdss_edppixel_clk = internal global %struct.clk_branch { i32 0, i32 9004, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.306 }, ptr null, i32 9004, i32 1, i8 0 } }, align 4
@mdss_esc0_clk = internal global %struct.clk_branch { i32 0, i32 9028, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.309 }, ptr null, i32 9028, i32 1, i8 0 } }, align 4
@mdss_esc1_clk = internal global %struct.clk_branch { i32 0, i32 9032, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.312 }, ptr null, i32 9032, i32 1, i8 0 } }, align 4
@mdss_extpclk_clk = internal global %struct.clk_branch { i32 0, i32 8996, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.315 }, ptr null, i32 8996, i32 1, i8 0 } }, align 4
@mdss_hdmi_ahb_clk = internal global %struct.clk_branch { i32 0, i32 8972, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.318 }, ptr null, i32 8972, i32 1, i8 0 } }, align 4
@mdss_hdmi_clk = internal global %struct.clk_branch { i32 0, i32 9016, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.321 }, ptr null, i32 9016, i32 1, i8 0 } }, align 4
@mdss_mdp_clk = internal global %struct.clk_branch { i32 0, i32 8988, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.324 }, ptr null, i32 8988, i32 1, i8 0 } }, align 4
@mdss_mdp_lut_clk = internal global %struct.clk_branch { i32 0, i32 8992, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.327 }, ptr null, i32 8992, i32 1, i8 0 } }, align 4
@mdss_pclk0_clk = internal global %struct.clk_branch { i32 0, i32 8980, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.330 }, ptr null, i32 8980, i32 1, i8 0 } }, align 4
@mdss_pclk1_clk = internal global %struct.clk_branch { i32 0, i32 8984, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.333 }, ptr null, i32 8984, i32 1, i8 0 } }, align 4
@mdss_vsync_clk = internal global %struct.clk_branch { i32 0, i32 9000, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.336 }, ptr null, i32 9000, i32 1, i8 0 } }, align 4
@mmss_rbcpr_ahb_clk = internal global %struct.clk_branch { i32 0, i32 16520, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.339 }, ptr null, i32 16520, i32 1, i8 0 } }, align 4
@mmss_rbcpr_clk = internal global %struct.clk_branch { i32 0, i32 16516, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.342 }, ptr null, i32 16516, i32 1, i8 0 } }, align 4
@mmss_spdm_ahb_clk = internal global %struct.clk_branch { i32 0, i32 560, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.346 }, ptr null, i32 560, i32 1, i8 0 } }, align 4
@mmss_spdm_axi_clk = internal global %struct.clk_branch { i32 0, i32 528, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.350 }, ptr null, i32 528, i32 1, i8 0 } }, align 4
@mmss_spdm_csi0_clk = internal global %struct.clk_branch { i32 0, i32 572, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.354 }, ptr null, i32 572, i32 1, i8 0 } }, align 4
@mmss_spdm_gfx3d_clk = internal global %struct.clk_branch { i32 0, i32 556, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.358 }, ptr null, i32 556, i32 1, i8 0 } }, align 4
@mmss_spdm_jpeg0_clk = internal global %struct.clk_branch { i32 0, i32 516, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.362 }, ptr null, i32 516, i32 1, i8 0 } }, align 4
@mmss_spdm_jpeg1_clk = internal global %struct.clk_branch { i32 0, i32 520, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.366 }, ptr null, i32 520, i32 1, i8 0 } }, align 4
@mmss_spdm_jpeg2_clk = internal global %struct.clk_branch { i32 0, i32 548, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.370 }, ptr null, i32 548, i32 1, i8 0 } }, align 4
@mmss_spdm_mdp_clk = internal global %struct.clk_branch { i32 0, i32 524, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.374 }, ptr null, i32 524, i32 1, i8 0 } }, align 4
@mmss_spdm_pclk0_clk = internal global %struct.clk_branch { i32 0, i32 564, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.378 }, ptr null, i32 564, i32 1, i8 0 } }, align 4
@mmss_spdm_pclk1_clk = internal global %struct.clk_branch { i32 0, i32 552, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.382 }, ptr null, i32 552, i32 1, i8 0 } }, align 4
@mmss_spdm_vcodec0_clk = internal global %struct.clk_branch { i32 0, i32 532, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.386 }, ptr null, i32 532, i32 1, i8 0 } }, align 4
@mmss_spdm_vfe0_clk = internal global %struct.clk_branch { i32 0, i32 536, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.390 }, ptr null, i32 536, i32 1, i8 0 } }, align 4
@mmss_spdm_vfe1_clk = internal global %struct.clk_branch { i32 0, i32 540, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.394 }, ptr null, i32 540, i32 1, i8 0 } }, align 4
@mmss_spdm_rm_axi_clk = internal global %struct.clk_branch { i32 0, i32 772, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.397 }, ptr null, i32 772, i32 1, i8 0 } }, align 4
@mmss_spdm_rm_ocmemnoc_clk = internal global %struct.clk_branch { i32 0, i32 776, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.400 }, ptr null, i32 776, i32 1, i8 0 } }, align 4
@mmss_misc_ahb_clk = internal global %struct.clk_branch { i32 0, i32 20524, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.403 }, ptr null, i32 20524, i32 1, i8 0 } }, align 4
@mmss_mmssnoc_ahb_clk = internal global %struct.clk_branch { i32 0, i32 20516, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.406 }, ptr null, i32 20516, i32 1, i8 0 } }, align 4
@mmss_mmssnoc_bto_ahb_clk = internal global %struct.clk_branch { i32 0, i32 20520, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.409 }, ptr null, i32 20520, i32 1, i8 0 } }, align 4
@mmss_mmssnoc_axi_clk = internal global %struct.clk_branch { i32 0, i32 20588, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.412 }, ptr null, i32 20588, i32 1, i8 0 } }, align 4
@mmss_s0_axi_clk = internal global %struct.clk_branch { i32 0, i32 20580, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.415 }, ptr null, i32 20580, i32 1, i8 0 } }, align 4
@ocmemcx_ahb_clk = internal global %struct.clk_branch { i32 0, i32 16476, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.418 }, ptr null, i32 16476, i32 1, i8 0 } }, align 4
@ocmemcx_ocmemnoc_clk = internal global %struct.clk_branch { i32 0, i32 16472, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.421 }, ptr null, i32 16472, i32 1, i8 0 } }, align 4
@oxili_ocmemgx_clk = internal global %struct.clk_branch { i32 0, i32 16428, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.424 }, ptr null, i32 16428, i32 1, i8 0 } }, align 4
@oxili_gfx3d_clk = internal global %struct.clk_branch { i32 0, i32 16424, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.427 }, ptr null, i32 16424, i32 1, i8 0 } }, align 4
@oxili_rbbmtimer_clk = internal global %struct.clk_branch { i32 0, i32 16560, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.430 }, ptr null, i32 16560, i32 1, i8 0 } }, align 4
@oxilicx_ahb_clk = internal global %struct.clk_branch { i32 0, i32 16444, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.433 }, ptr null, i32 16444, i32 1, i8 0 } }, align 4
@venus0_ahb_clk = internal global %struct.clk_branch { i32 0, i32 4144, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.436 }, ptr null, i32 4144, i32 1, i8 0 } }, align 4
@venus0_axi_clk = internal global %struct.clk_branch { i32 0, i32 4148, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.439 }, ptr null, i32 4148, i32 1, i8 0 } }, align 4
@venus0_core0_vcodec_clk = internal global %struct.clk_branch { i32 0, i32 4168, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.442 }, ptr null, i32 4168, i32 1, i8 0 } }, align 4
@venus0_core1_vcodec_clk = internal global %struct.clk_branch { i32 0, i32 4172, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.445 }, ptr null, i32 4172, i32 1, i8 0 } }, align 4
@venus0_ocmemnoc_clk = internal global %struct.clk_branch { i32 0, i32 4152, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.448 }, ptr null, i32 4152, i32 1, i8 0 } }, align 4
@venus0_vcodec0_clk = internal global %struct.clk_branch { i32 0, i32 4136, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.451 }, ptr null, i32 4136, i32 1, i8 0 } }, align 4
@vpu_ahb_clk = internal global %struct.clk_branch { i32 0, i32 5168, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.454 }, ptr null, i32 5168, i32 1, i8 0 } }, align 4
@vpu_axi_clk = internal global %struct.clk_branch { i32 0, i32 5180, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.457 }, ptr null, i32 5180, i32 1, i8 0 } }, align 4
@vpu_bus_clk = internal global %struct.clk_branch { i32 0, i32 5184, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.460 }, ptr null, i32 5184, i32 1, i8 0 } }, align 4
@vpu_cxo_clk = internal global %struct.clk_branch { i32 0, i32 5172, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.463 }, ptr null, i32 5172, i32 1, i8 0 } }, align 4
@vpu_maple_clk = internal global %struct.clk_branch { i32 0, i32 5164, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.466 }, ptr null, i32 5164, i32 1, i8 0 } }, align 4
@vpu_sleep_clk = internal global %struct.clk_branch { i32 0, i32 5176, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.469 }, ptr null, i32 5176, i32 1, i8 0 } }, align 4
@vpu_vdp_clk = internal global %struct.clk_branch { i32 0, i32 5160, i8 0, i8 0, i8 0, %struct.clk_regmap { %struct.clk_hw { ptr null, ptr null, ptr @.compoundliteral.472 }, ptr null, i32 5160, i32 1, i8 0 } }, align 4
@mmcc_xo_mmpll0_mmpll1_gpll0_map = internal constant [4 x %struct.parent_map] [%struct.parent_map zeroinitializer, %struct.parent_map { i8 1, i8 1 }, %struct.parent_map { i8 3, i8 2 }, %struct.parent_map { i8 5, i8 5 }], align 1
@.str.1 = private unnamed_addr constant [17 x i8] c"mmss_ahb_clk_src\00", align 1
@clk_rcg2_ops = external dso_local constant %struct.clk_ops, align 4
@mmcc_xo_mmpll0_mmpll1_gpll0 = internal constant [4 x ptr] [ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @.str.5], align 4
@.compoundliteral = internal global %struct.clk_init_data { ptr @.str.1, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_mmpll1_gpll0, ptr null, ptr null, i8 4, i32 0 }, align 4
@.str.2 = private unnamed_addr constant [3 x i8] c"xo\00", align 1
@.str.3 = private unnamed_addr constant [12 x i8] c"mmpll0_vote\00", align 1
@.str.4 = private unnamed_addr constant [12 x i8] c"mmpll1_vote\00", align 1
@.str.5 = private unnamed_addr constant [16 x i8] c"mmss_gpll0_vote\00", align 1
@ftbl_mmss_axi_clk = internal global [9 x %struct.freq_tbl] [%struct.freq_tbl { i32 19200000, i8 0, i8 1, i16 0, i16 0 }, %struct.freq_tbl { i32 37500000, i8 5, i8 31, i16 0, i16 0 }, %struct.freq_tbl { i32 50000000, i8 5, i8 23, i16 0, i16 0 }, %struct.freq_tbl { i32 75000000, i8 5, i8 15, i16 0, i16 0 }, %struct.freq_tbl { i32 100000000, i8 5, i8 11, i16 0, i16 0 }, %struct.freq_tbl { i32 150000000, i8 5, i8 7, i16 0, i16 0 }, %struct.freq_tbl { i32 333430000, i8 3, i8 6, i16 0, i16 0 }, %struct.freq_tbl { i32 400000000, i8 1, i8 3, i16 0, i16 0 }, %struct.freq_tbl { i32 466800000, i8 3, i8 4, i16 0, i16 0 }], align 4
@.str.6 = private unnamed_addr constant [17 x i8] c"mmss_axi_clk_src\00", align 1
@.compoundliteral.7 = internal global %struct.clk_init_data { ptr @.str.6, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_mmpll1_gpll0, ptr null, ptr null, i8 4, i32 0 }, align 4
@.str.8 = private unnamed_addr constant [7 x i8] c"mmpll0\00", align 1
@clk_pll_ops = external dso_local constant %struct.clk_ops, align 4
@.compoundliteral.9 = internal global [1 x ptr] [ptr @.str.2], align 4
@.compoundliteral.10 = internal global %struct.clk_init_data { ptr @.str.8, ptr @clk_pll_ops, ptr @.compoundliteral.9, ptr null, ptr null, i8 1, i32 0 }, align 4
@clk_pll_vote_ops = external dso_local constant %struct.clk_ops, align 4
@.compoundliteral.11 = internal global [1 x ptr] [ptr @.str.8], align 4
@.compoundliteral.12 = internal global %struct.clk_init_data { ptr @.str.3, ptr @clk_pll_vote_ops, ptr @.compoundliteral.11, ptr null, ptr null, i8 1, i32 0 }, align 4
@.str.13 = private unnamed_addr constant [7 x i8] c"mmpll1\00", align 1
@.compoundliteral.14 = internal global [1 x ptr] [ptr @.str.13], align 4
@.compoundliteral.15 = internal global %struct.clk_init_data { ptr @.str.4, ptr @clk_pll_vote_ops, ptr @.compoundliteral.14, ptr null, ptr null, i8 1, i32 0 }, align 4
@.str.16 = private unnamed_addr constant [7 x i8] c"mmpll2\00", align 1
@.compoundliteral.17 = internal global [1 x ptr] [ptr @.str.2], align 4
@.compoundliteral.18 = internal global %struct.clk_init_data { ptr @.str.16, ptr @clk_pll_ops, ptr @.compoundliteral.17, ptr null, ptr null, i8 1, i32 0 }, align 4
@.str.19 = private unnamed_addr constant [7 x i8] c"mmpll4\00", align 1
@.compoundliteral.20 = internal global [1 x ptr] [ptr @.str.2], align 4
@.compoundliteral.21 = internal global %struct.clk_init_data { ptr @.str.19, ptr @clk_pll_ops, ptr @.compoundliteral.20, ptr null, ptr null, i8 1, i32 0 }, align 4
@mmcc_xo_mmpll0_1_4_gpll0_map = internal constant [5 x %struct.parent_map] [%struct.parent_map zeroinitializer, %struct.parent_map { i8 1, i8 1 }, %struct.parent_map { i8 3, i8 2 }, %struct.parent_map { i8 5, i8 5 }, %struct.parent_map { i8 7, i8 3 }], align 1
@ftbl_camss_csi0_3_clk = internal global [3 x %struct.freq_tbl] [%struct.freq_tbl { i32 100000000, i8 5, i8 11, i16 0, i16 0 }, %struct.freq_tbl { i32 200000000, i8 1, i8 7, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.22 = private unnamed_addr constant [13 x i8] c"csi0_clk_src\00", align 1
@mmcc_xo_mmpll0_1_4_gpll0 = internal constant [5 x ptr] [ptr @.str.2, ptr @.str.8, ptr @.str.13, ptr @.str.19, ptr @.str.24], align 4
@.compoundliteral.23 = internal global %struct.clk_init_data { ptr @.str.22, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_4_gpll0, ptr null, ptr null, i8 5, i32 0 }, align 4
@.str.24 = private unnamed_addr constant [6 x i8] c"gpll0\00", align 1
@.str.25 = private unnamed_addr constant [13 x i8] c"csi1_clk_src\00", align 1
@.compoundliteral.26 = internal global %struct.clk_init_data { ptr @.str.25, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_4_gpll0, ptr null, ptr null, i8 5, i32 0 }, align 4
@.str.27 = private unnamed_addr constant [13 x i8] c"csi2_clk_src\00", align 1
@.compoundliteral.28 = internal global %struct.clk_init_data { ptr @.str.27, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_4_gpll0, ptr null, ptr null, i8 5, i32 0 }, align 4
@.str.29 = private unnamed_addr constant [13 x i8] c"csi3_clk_src\00", align 1
@.compoundliteral.30 = internal global %struct.clk_init_data { ptr @.str.29, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_4_gpll0, ptr null, ptr null, i8 5, i32 0 }, align 4
@mmcc_xo_mmpll0_1_3_gpll0_map = internal constant [5 x %struct.parent_map] [%struct.parent_map zeroinitializer, %struct.parent_map { i8 1, i8 1 }, %struct.parent_map { i8 3, i8 2 }, %struct.parent_map { i8 5, i8 5 }, %struct.parent_map { i8 11, i8 3 }], align 1
@ftbl_venus0_vcodec0_clk = internal global [7 x %struct.freq_tbl] [%struct.freq_tbl { i32 50000000, i8 5, i8 23, i16 0, i16 0 }, %struct.freq_tbl { i32 100000000, i8 5, i8 11, i16 0, i16 0 }, %struct.freq_tbl { i32 133330000, i8 5, i8 8, i16 0, i16 0 }, %struct.freq_tbl { i32 200000000, i8 1, i8 7, i16 0, i16 0 }, %struct.freq_tbl { i32 266670000, i8 1, i8 5, i16 0, i16 0 }, %struct.freq_tbl { i32 465000000, i8 11, i8 3, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.31 = private unnamed_addr constant [16 x i8] c"vcodec0_clk_src\00", align 1
@mmcc_xo_mmpll0_1_3_gpll0 = internal constant [5 x ptr] [ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @.str.5, ptr @.str.33], align 4
@.compoundliteral.32 = internal global %struct.clk_init_data { ptr @.str.31, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_3_gpll0, ptr null, ptr null, i8 5, i32 0 }, align 4
@.str.33 = private unnamed_addr constant [7 x i8] c"mmpll3\00", align 1
@ftbl_camss_vfe_vfe0_1_clk = internal global [14 x %struct.freq_tbl] [%struct.freq_tbl { i32 37500000, i8 5, i8 31, i16 0, i16 0 }, %struct.freq_tbl { i32 50000000, i8 5, i8 23, i16 0, i16 0 }, %struct.freq_tbl { i32 60000000, i8 5, i8 19, i16 0, i16 0 }, %struct.freq_tbl { i32 80000000, i8 5, i8 14, i16 0, i16 0 }, %struct.freq_tbl { i32 100000000, i8 5, i8 11, i16 0, i16 0 }, %struct.freq_tbl { i32 109090000, i8 5, i8 10, i16 0, i16 0 }, %struct.freq_tbl { i32 133330000, i8 5, i8 8, i16 0, i16 0 }, %struct.freq_tbl { i32 200000000, i8 5, i8 5, i16 0, i16 0 }, %struct.freq_tbl { i32 228570000, i8 1, i8 6, i16 0, i16 0 }, %struct.freq_tbl { i32 266670000, i8 1, i8 5, i16 0, i16 0 }, %struct.freq_tbl { i32 320000000, i8 1, i8 4, i16 0, i16 0 }, %struct.freq_tbl { i32 465000000, i8 7, i8 3, i16 0, i16 0 }, %struct.freq_tbl { i32 600000000, i8 5, i8 1, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.34 = private unnamed_addr constant [13 x i8] c"vfe0_clk_src\00", align 1
@.compoundliteral.35 = internal global %struct.clk_init_data { ptr @.str.34, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_4_gpll0, ptr null, ptr null, i8 5, i32 0 }, align 4
@.str.36 = private unnamed_addr constant [13 x i8] c"vfe1_clk_src\00", align 1
@.compoundliteral.37 = internal global %struct.clk_init_data { ptr @.str.36, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_4_gpll0, ptr null, ptr null, i8 5, i32 0 }, align 4
@mmcc_xo_mmpll0_dsi_hdmi_gpll0_map = internal constant [6 x %struct.parent_map] [%struct.parent_map zeroinitializer, %struct.parent_map { i8 1, i8 1 }, %struct.parent_map { i8 4, i8 4 }, %struct.parent_map { i8 5, i8 5 }, %struct.parent_map { i8 8, i8 2 }, %struct.parent_map { i8 13, i8 3 }], align 1
@ftbl_mdss_mdp_clk = internal global [12 x %struct.freq_tbl] [%struct.freq_tbl { i32 37500000, i8 5, i8 31, i16 0, i16 0 }, %struct.freq_tbl { i32 60000000, i8 5, i8 19, i16 0, i16 0 }, %struct.freq_tbl { i32 75000000, i8 5, i8 15, i16 0, i16 0 }, %struct.freq_tbl { i32 85710000, i8 5, i8 13, i16 0, i16 0 }, %struct.freq_tbl { i32 100000000, i8 5, i8 11, i16 0, i16 0 }, %struct.freq_tbl { i32 150000000, i8 5, i8 7, i16 0, i16 0 }, %struct.freq_tbl { i32 160000000, i8 1, i8 9, i16 0, i16 0 }, %struct.freq_tbl { i32 200000000, i8 1, i8 7, i16 0, i16 0 }, %struct.freq_tbl { i32 228570000, i8 1, i8 6, i16 0, i16 0 }, %struct.freq_tbl { i32 300000000, i8 5, i8 3, i16 0, i16 0 }, %struct.freq_tbl { i32 320000000, i8 1, i8 4, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.38 = private unnamed_addr constant [12 x i8] c"mdp_clk_src\00", align 1
@mmcc_xo_mmpll0_dsi_hdmi_gpll0 = internal constant [6 x ptr] [ptr @.str.2, ptr @.str.3, ptr @.str.40, ptr @.str.5, ptr @.str.41, ptr @.str.42], align 4
@.compoundliteral.39 = internal global %struct.clk_init_data { ptr @.str.38, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_dsi_hdmi_gpll0, ptr null, ptr null, i8 6, i32 0 }, align 4
@.str.40 = private unnamed_addr constant [8 x i8] c"hdmipll\00", align 1
@.str.41 = private unnamed_addr constant [8 x i8] c"dsi0pll\00", align 1
@.str.42 = private unnamed_addr constant [8 x i8] c"dsi1pll\00", align 1
@mmcc_xo_dsi_hdmi_edp_gpll0_map = internal constant [6 x %struct.parent_map] [%struct.parent_map zeroinitializer, %struct.parent_map { i8 2, i8 4 }, %struct.parent_map { i8 4, i8 3 }, %struct.parent_map { i8 5, i8 5 }, %struct.parent_map { i8 8, i8 1 }, %struct.parent_map { i8 13, i8 2 }], align 1
@.str.43 = private unnamed_addr constant [14 x i8] c"pclk0_clk_src\00", align 1
@clk_pixel_ops = external dso_local constant %struct.clk_ops, align 4
@mmcc_xo_dsi_hdmi_edp_gpll0 = internal constant [6 x ptr] [ptr @.str.2, ptr @.str.45, ptr @.str.40, ptr @.str.46, ptr @.str.41, ptr @.str.42], align 4
@.compoundliteral.44 = internal global %struct.clk_init_data { ptr @.str.43, ptr @clk_pixel_ops, ptr @mmcc_xo_dsi_hdmi_edp_gpll0, ptr null, ptr null, i8 6, i32 4 }, align 4
@.str.45 = private unnamed_addr constant [13 x i8] c"edp_link_clk\00", align 1
@.str.46 = private unnamed_addr constant [11 x i8] c"gpll0_vote\00", align 1
@.str.47 = private unnamed_addr constant [14 x i8] c"pclk1_clk_src\00", align 1
@.compoundliteral.48 = internal global %struct.clk_init_data { ptr @.str.47, ptr @clk_pixel_ops, ptr @mmcc_xo_dsi_hdmi_edp_gpll0, ptr null, ptr null, i8 6, i32 4 }, align 4
@ftbl_ocmemnoc_clk = internal global [8 x %struct.freq_tbl] [%struct.freq_tbl { i32 19200000, i8 0, i8 1, i16 0, i16 0 }, %struct.freq_tbl { i32 37500000, i8 5, i8 31, i16 0, i16 0 }, %struct.freq_tbl { i32 50000000, i8 5, i8 23, i16 0, i16 0 }, %struct.freq_tbl { i32 75000000, i8 5, i8 15, i16 0, i16 0 }, %struct.freq_tbl { i32 109090000, i8 5, i8 10, i16 0, i16 0 }, %struct.freq_tbl { i32 150000000, i8 5, i8 7, i16 0, i16 0 }, %struct.freq_tbl { i32 228570000, i8 1, i8 6, i16 0, i16 0 }, %struct.freq_tbl { i32 320000000, i8 1, i8 4, i16 0, i16 0 }], align 4
@.str.49 = private unnamed_addr constant [17 x i8] c"ocmemnoc_clk_src\00", align 1
@.compoundliteral.50 = internal global %struct.clk_init_data { ptr @.str.49, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_mmpll1_gpll0, ptr null, ptr null, i8 4, i32 0 }, align 4
@mmcc_xo_mmpll0_1_2_gpll0_map = internal constant [5 x %struct.parent_map] [%struct.parent_map zeroinitializer, %struct.parent_map { i8 1, i8 1 }, %struct.parent_map { i8 3, i8 2 }, %struct.parent_map { i8 5, i8 5 }, %struct.parent_map { i8 10, i8 3 }], align 1
@.str.51 = private unnamed_addr constant [14 x i8] c"gfx3d_clk_src\00", align 1
@mmcc_xo_mmpll0_1_2_gpll0 = internal constant [5 x ptr] [ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @.str.5, ptr @.str.16], align 4
@.compoundliteral.52 = internal global %struct.clk_init_data { ptr @.str.51, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_2_gpll0, ptr null, ptr null, i8 5, i32 0 }, align 4
@ftbl_camss_jpeg_jpeg0_2_clk = internal global [7 x %struct.freq_tbl] [%struct.freq_tbl { i32 75000000, i8 5, i8 15, i16 0, i16 0 }, %struct.freq_tbl { i32 133330000, i8 5, i8 8, i16 0, i16 0 }, %struct.freq_tbl { i32 200000000, i8 5, i8 5, i16 0, i16 0 }, %struct.freq_tbl { i32 228570000, i8 1, i8 6, i16 0, i16 0 }, %struct.freq_tbl { i32 266670000, i8 1, i8 5, i16 0, i16 0 }, %struct.freq_tbl { i32 320000000, i8 1, i8 4, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.53 = private unnamed_addr constant [14 x i8] c"jpeg0_clk_src\00", align 1
@.compoundliteral.54 = internal global %struct.clk_init_data { ptr @.str.53, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_4_gpll0, ptr null, ptr null, i8 5, i32 0 }, align 4
@.str.55 = private unnamed_addr constant [14 x i8] c"jpeg1_clk_src\00", align 1
@.compoundliteral.56 = internal global %struct.clk_init_data { ptr @.str.55, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_4_gpll0, ptr null, ptr null, i8 5, i32 0 }, align 4
@.str.57 = private unnamed_addr constant [14 x i8] c"jpeg2_clk_src\00", align 1
@.compoundliteral.58 = internal global %struct.clk_init_data { ptr @.str.57, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_4_gpll0, ptr null, ptr null, i8 5, i32 0 }, align 4
@mmcc_xo_dsi_hdmi_edp_map = internal constant [6 x %struct.parent_map] [%struct.parent_map zeroinitializer, %struct.parent_map { i8 2, i8 4 }, %struct.parent_map { i8 4, i8 3 }, %struct.parent_map { i8 6, i8 5 }, %struct.parent_map { i8 8, i8 1 }, %struct.parent_map { i8 13, i8 2 }], align 1
@edp_pixel_freq_tbl = internal global [2 x %struct.freq_tbl] [%struct.freq_tbl { i32 0, i8 6, i8 0, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.59 = private unnamed_addr constant [17 x i8] c"edppixel_clk_src\00", align 1
@clk_edp_pixel_ops = external dso_local constant %struct.clk_ops, align 4
@mmcc_xo_dsi_hdmi_edp = internal constant [6 x ptr] [ptr @.str.2, ptr @.str.45, ptr @.str.40, ptr @.str.61, ptr @.str.41, ptr @.str.42], align 4
@.compoundliteral.60 = internal global %struct.clk_init_data { ptr @.str.59, ptr @clk_edp_pixel_ops, ptr @mmcc_xo_dsi_hdmi_edp, ptr null, ptr null, i8 6, i32 0 }, align 4
@.str.61 = private unnamed_addr constant [12 x i8] c"edp_vco_div\00", align 1
@extpclk_freq_tbl = internal global [2 x %struct.freq_tbl] [%struct.freq_tbl { i32 0, i8 4, i8 0, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.62 = private unnamed_addr constant [16 x i8] c"extpclk_clk_src\00", align 1
@clk_byte_ops = external dso_local constant %struct.clk_ops, align 4
@.compoundliteral.63 = internal global %struct.clk_init_data { ptr @.str.62, ptr @clk_byte_ops, ptr @mmcc_xo_dsi_hdmi_edp_gpll0, ptr null, ptr null, i8 6, i32 4 }, align 4
@ftbl_avsync_vp_clk = internal global [3 x %struct.freq_tbl] [%struct.freq_tbl { i32 150000000, i8 5, i8 7, i16 0, i16 0 }, %struct.freq_tbl { i32 320000000, i8 1, i8 4, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.64 = private unnamed_addr constant [11 x i8] c"vp_clk_src\00", align 1
@.compoundliteral.65 = internal global %struct.clk_init_data { ptr @.str.64, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_mmpll1_gpll0, ptr null, ptr null, i8 4, i32 0 }, align 4
@mmcc_xo_mmpll0_1_4_gpll1_0_map = internal constant [6 x %struct.parent_map] [%struct.parent_map zeroinitializer, %struct.parent_map { i8 1, i8 1 }, %struct.parent_map { i8 3, i8 2 }, %struct.parent_map { i8 7, i8 3 }, %struct.parent_map { i8 5, i8 5 }, %struct.parent_map { i8 12, i8 4 }], align 1
@ftbl_camss_cci_cci_clk = internal global [2 x %struct.freq_tbl] [%struct.freq_tbl { i32 19200000, i8 0, i8 1, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.66 = private unnamed_addr constant [12 x i8] c"cci_clk_src\00", align 1
@mmcc_xo_mmpll0_1_4_gpll1_0 = internal constant [6 x ptr] [ptr @.str.2, ptr @.str.8, ptr @.str.13, ptr @.str.19, ptr @.str.68, ptr @.str.24], align 4
@.compoundliteral.67 = internal global %struct.clk_init_data { ptr @.str.66, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_4_gpll1_0, ptr null, ptr null, i8 6, i32 0 }, align 4
@.str.68 = private unnamed_addr constant [6 x i8] c"gpll1\00", align 1
@mmcc_xo_mmpll0_1_4_gpll1_0_sleep_map = internal constant [7 x %struct.parent_map] [%struct.parent_map zeroinitializer, %struct.parent_map { i8 1, i8 1 }, %struct.parent_map { i8 3, i8 2 }, %struct.parent_map { i8 7, i8 3 }, %struct.parent_map { i8 5, i8 5 }, %struct.parent_map { i8 12, i8 4 }, %struct.parent_map { i8 15, i8 6 }], align 1
@ftbl_camss_gp0_1_clk = internal global [7 x %struct.freq_tbl] [%struct.freq_tbl { i32 10000, i8 0, i8 31, i16 1, i16 120 }, %struct.freq_tbl { i32 24000, i8 0, i8 31, i16 1, i16 50 }, %struct.freq_tbl { i32 6000000, i8 5, i8 19, i16 1, i16 10 }, %struct.freq_tbl { i32 12000000, i8 5, i8 19, i16 1, i16 5 }, %struct.freq_tbl { i32 13000000, i8 5, i8 7, i16 13, i16 150 }, %struct.freq_tbl { i32 24000000, i8 5, i8 9, i16 1, i16 5 }, %struct.freq_tbl zeroinitializer], align 4
@.str.69 = private unnamed_addr constant [18 x i8] c"camss_gp0_clk_src\00", align 1
@mmcc_xo_mmpll0_1_4_gpll1_0_sleep = internal constant [7 x ptr] [ptr @.str.2, ptr @.str.8, ptr @.str.13, ptr @.str.19, ptr @.str.68, ptr @.str.24, ptr @.str.71], align 4
@.compoundliteral.70 = internal global %struct.clk_init_data { ptr @.str.69, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_4_gpll1_0_sleep, ptr null, ptr null, i8 7, i32 0 }, align 4
@.str.71 = private unnamed_addr constant [14 x i8] c"sleep_clk_src\00", align 1
@.str.72 = private unnamed_addr constant [18 x i8] c"camss_gp1_clk_src\00", align 1
@.compoundliteral.73 = internal global %struct.clk_init_data { ptr @.str.72, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_4_gpll1_0_sleep, ptr null, ptr null, i8 7, i32 0 }, align 4
@ftbl_camss_mclk0_3_clk = internal global [11 x %struct.freq_tbl] [%struct.freq_tbl { i32 4800000, i8 0, i8 7, i16 0, i16 0 }, %struct.freq_tbl { i32 6000000, i8 5, i8 19, i16 1, i16 10 }, %struct.freq_tbl { i32 8000000, i8 5, i8 29, i16 1, i16 5 }, %struct.freq_tbl { i32 9600000, i8 0, i8 3, i16 0, i16 0 }, %struct.freq_tbl { i32 16000000, i8 1, i8 19, i16 1, i16 5 }, %struct.freq_tbl { i32 19200000, i8 0, i8 1, i16 0, i16 0 }, %struct.freq_tbl { i32 24000000, i8 5, i8 9, i16 1, i16 5 }, %struct.freq_tbl { i32 32000000, i8 1, i8 9, i16 1, i16 5 }, %struct.freq_tbl { i32 48000000, i8 5, i8 24, i16 0, i16 0 }, %struct.freq_tbl { i32 64000000, i8 1, i8 24, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.74 = private unnamed_addr constant [14 x i8] c"mclk0_clk_src\00", align 1
@.compoundliteral.75 = internal global %struct.clk_init_data { ptr @.str.74, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_4_gpll1_0, ptr null, ptr null, i8 6, i32 0 }, align 4
@.str.76 = private unnamed_addr constant [14 x i8] c"mclk1_clk_src\00", align 1
@.compoundliteral.77 = internal global %struct.clk_init_data { ptr @.str.76, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_4_gpll1_0, ptr null, ptr null, i8 6, i32 0 }, align 4
@.str.78 = private unnamed_addr constant [14 x i8] c"mclk2_clk_src\00", align 1
@.compoundliteral.79 = internal global %struct.clk_init_data { ptr @.str.78, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_4_gpll1_0, ptr null, ptr null, i8 6, i32 0 }, align 4
@.str.80 = private unnamed_addr constant [14 x i8] c"mclk3_clk_src\00", align 1
@.compoundliteral.81 = internal global %struct.clk_init_data { ptr @.str.80, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_4_gpll1_0, ptr null, ptr null, i8 6, i32 0 }, align 4
@ftbl_camss_phy0_2_csi0_2phytimer_clk = internal global [3 x %struct.freq_tbl] [%struct.freq_tbl { i32 100000000, i8 5, i8 11, i16 0, i16 0 }, %struct.freq_tbl { i32 200000000, i8 1, i8 7, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.82 = private unnamed_addr constant [21 x i8] c"csi0phytimer_clk_src\00", align 1
@.compoundliteral.83 = internal global %struct.clk_init_data { ptr @.str.82, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_4_gpll0, ptr null, ptr null, i8 5, i32 0 }, align 4
@.str.84 = private unnamed_addr constant [21 x i8] c"csi1phytimer_clk_src\00", align 1
@.compoundliteral.85 = internal global %struct.clk_init_data { ptr @.str.84, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_mmpll1_gpll0, ptr null, ptr null, i8 5, i32 0 }, align 4
@.str.86 = private unnamed_addr constant [21 x i8] c"csi2phytimer_clk_src\00", align 1
@.compoundliteral.87 = internal global %struct.clk_init_data { ptr @.str.86, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_4_gpll0, ptr null, ptr null, i8 5, i32 0 }, align 4
@ftbl_camss_vfe_cpp_clk = internal global [7 x %struct.freq_tbl] [%struct.freq_tbl { i32 133330000, i8 5, i8 8, i16 0, i16 0 }, %struct.freq_tbl { i32 266670000, i8 1, i8 5, i16 0, i16 0 }, %struct.freq_tbl { i32 320000000, i8 1, i8 4, i16 0, i16 0 }, %struct.freq_tbl { i32 372000000, i8 7, i8 4, i16 0, i16 0 }, %struct.freq_tbl { i32 465000000, i8 7, i8 3, i16 0, i16 0 }, %struct.freq_tbl { i32 600000000, i8 5, i8 1, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.88 = private unnamed_addr constant [12 x i8] c"cpp_clk_src\00", align 1
@.compoundliteral.89 = internal global %struct.clk_init_data { ptr @.str.88, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_1_4_gpll0, ptr null, ptr null, i8 5, i32 0 }, align 4
@mmcc_xo_dsibyte_hdmi_edp_gpll0_map = internal constant [6 x %struct.parent_map] [%struct.parent_map zeroinitializer, %struct.parent_map { i8 2, i8 4 }, %struct.parent_map { i8 4, i8 3 }, %struct.parent_map { i8 5, i8 5 }, %struct.parent_map { i8 9, i8 1 }, %struct.parent_map { i8 14, i8 2 }], align 1
@.str.90 = private unnamed_addr constant [14 x i8] c"byte0_clk_src\00", align 1
@clk_byte2_ops = external dso_local constant %struct.clk_ops, align 4
@mmcc_xo_dsibyte_hdmi_edp_gpll0 = internal constant [6 x ptr] [ptr @.str.2, ptr @.str.45, ptr @.str.40, ptr @.str.46, ptr @.str.92, ptr @.str.93], align 4
@.compoundliteral.91 = internal global %struct.clk_init_data { ptr @.str.90, ptr @clk_byte2_ops, ptr @mmcc_xo_dsibyte_hdmi_edp_gpll0, ptr null, ptr null, i8 6, i32 4 }, align 4
@.str.92 = private unnamed_addr constant [12 x i8] c"dsi0pllbyte\00", align 1
@.str.93 = private unnamed_addr constant [12 x i8] c"dsi1pllbyte\00", align 1
@.str.94 = private unnamed_addr constant [14 x i8] c"byte1_clk_src\00", align 1
@.compoundliteral.95 = internal global %struct.clk_init_data { ptr @.str.94, ptr @clk_byte2_ops, ptr @mmcc_xo_dsibyte_hdmi_edp_gpll0, ptr null, ptr null, i8 6, i32 4 }, align 4
@ftbl_mdss_edpaux_clk = internal global [2 x %struct.freq_tbl] [%struct.freq_tbl { i32 19200000, i8 0, i8 1, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.96 = private unnamed_addr constant [15 x i8] c"edpaux_clk_src\00", align 1
@.compoundliteral.97 = internal global %struct.clk_init_data { ptr @.str.96, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_mmpll1_gpll0, ptr null, ptr null, i8 4, i32 0 }, align 4
@ftbl_mdss_edplink_clk = internal global [3 x %struct.freq_tbl] [%struct.freq_tbl { i32 135000000, i8 2, i8 3, i16 0, i16 0 }, %struct.freq_tbl { i32 270000000, i8 2, i8 21, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.98 = private unnamed_addr constant [16 x i8] c"edplink_clk_src\00", align 1
@.compoundliteral.99 = internal global %struct.clk_init_data { ptr @.str.98, ptr @clk_rcg2_ops, ptr @mmcc_xo_dsi_hdmi_edp_gpll0, ptr null, ptr null, i8 6, i32 4 }, align 4
@ftbl_mdss_esc0_1_clk = internal global [2 x %struct.freq_tbl] [%struct.freq_tbl { i32 19200000, i8 0, i8 1, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.100 = private unnamed_addr constant [13 x i8] c"esc0_clk_src\00", align 1
@.compoundliteral.101 = internal global %struct.clk_init_data { ptr @.str.100, ptr @clk_rcg2_ops, ptr @mmcc_xo_dsibyte_hdmi_edp_gpll0, ptr null, ptr null, i8 6, i32 0 }, align 4
@.str.102 = private unnamed_addr constant [13 x i8] c"esc1_clk_src\00", align 1
@.compoundliteral.103 = internal global %struct.clk_init_data { ptr @.str.102, ptr @clk_rcg2_ops, ptr @mmcc_xo_dsibyte_hdmi_edp_gpll0, ptr null, ptr null, i8 6, i32 0 }, align 4
@ftbl_mdss_hdmi_clk = internal global [2 x %struct.freq_tbl] [%struct.freq_tbl { i32 19200000, i8 0, i8 1, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.104 = private unnamed_addr constant [13 x i8] c"hdmi_clk_src\00", align 1
@.compoundliteral.105 = internal global %struct.clk_init_data { ptr @.str.104, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_mmpll1_gpll0, ptr null, ptr null, i8 4, i32 0 }, align 4
@ftbl_mdss_vsync_clk = internal global [2 x %struct.freq_tbl] [%struct.freq_tbl { i32 19200000, i8 0, i8 1, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.106 = private unnamed_addr constant [14 x i8] c"vsync_clk_src\00", align 1
@.compoundliteral.107 = internal global %struct.clk_init_data { ptr @.str.106, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_mmpll1_gpll0, ptr null, ptr null, i8 4, i32 0 }, align 4
@ftbl_mmss_rbcpr_clk = internal global [2 x %struct.freq_tbl] [%struct.freq_tbl { i32 50000000, i8 5, i8 23, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.108 = private unnamed_addr constant [14 x i8] c"rbcpr_clk_src\00", align 1
@.compoundliteral.109 = internal global %struct.clk_init_data { ptr @.str.108, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_mmpll1_gpll0, ptr null, ptr null, i8 4, i32 0 }, align 4
@ftbl_oxili_rbbmtimer_clk = internal global [2 x %struct.freq_tbl] [%struct.freq_tbl { i32 19200000, i8 0, i8 1, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.110 = private unnamed_addr constant [18 x i8] c"rbbmtimer_clk_src\00", align 1
@.compoundliteral.111 = internal global %struct.clk_init_data { ptr @.str.110, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_mmpll1_gpll0, ptr null, ptr null, i8 4, i32 0 }, align 4
@ftbl_vpu_maple_clk = internal global [7 x %struct.freq_tbl] [%struct.freq_tbl { i32 50000000, i8 5, i8 23, i16 0, i16 0 }, %struct.freq_tbl { i32 100000000, i8 5, i8 11, i16 0, i16 0 }, %struct.freq_tbl { i32 133330000, i8 5, i8 8, i16 0, i16 0 }, %struct.freq_tbl { i32 200000000, i8 1, i8 7, i16 0, i16 0 }, %struct.freq_tbl { i32 266670000, i8 1, i8 5, i16 0, i16 0 }, %struct.freq_tbl { i32 465000000, i8 11, i8 3, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.112 = private unnamed_addr constant [14 x i8] c"maple_clk_src\00", align 1
@.compoundliteral.113 = internal global %struct.clk_init_data { ptr @.str.112, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_mmpll1_gpll0, ptr null, ptr null, i8 4, i32 0 }, align 4
@ftbl_vpu_vdp_clk = internal global [6 x %struct.freq_tbl] [%struct.freq_tbl { i32 50000000, i8 5, i8 23, i16 0, i16 0 }, %struct.freq_tbl { i32 100000000, i8 5, i8 11, i16 0, i16 0 }, %struct.freq_tbl { i32 200000000, i8 1, i8 7, i16 0, i16 0 }, %struct.freq_tbl { i32 320000000, i8 1, i8 4, i16 0, i16 0 }, %struct.freq_tbl { i32 400000000, i8 1, i8 3, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.114 = private unnamed_addr constant [12 x i8] c"vdp_clk_src\00", align 1
@.compoundliteral.115 = internal global %struct.clk_init_data { ptr @.str.114, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_mmpll1_gpll0, ptr null, ptr null, i8 4, i32 0 }, align 4
@ftbl_vpu_bus_clk = internal global [3 x %struct.freq_tbl] [%struct.freq_tbl { i32 40000000, i8 5, i8 29, i16 0, i16 0 }, %struct.freq_tbl { i32 80000000, i8 1, i8 19, i16 0, i16 0 }, %struct.freq_tbl zeroinitializer], align 4
@.str.116 = private unnamed_addr constant [16 x i8] c"vpu_bus_clk_src\00", align 1
@.compoundliteral.117 = internal global %struct.clk_init_data { ptr @.str.116, ptr @clk_rcg2_ops, ptr @mmcc_xo_mmpll0_mmpll1_gpll0, ptr null, ptr null, i8 4, i32 0 }, align 4
@.str.118 = private unnamed_addr constant [13 x i8] c"mmss_cxo_clk\00", align 1
@clk_branch2_ops = external dso_local constant %struct.clk_ops, align 4
@.compoundliteral.119 = internal global [1 x ptr] [ptr @.str.2], align 4
@.compoundliteral.120 = internal global %struct.clk_init_data { ptr @.str.118, ptr @clk_branch2_ops, ptr @.compoundliteral.119, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.121 = private unnamed_addr constant [18 x i8] c"mmss_sleepclk_clk\00", align 1
@.compoundliteral.122 = internal global [1 x ptr] [ptr @.str.71], align 4
@.compoundliteral.123 = internal global %struct.clk_init_data { ptr @.str.121, ptr @clk_branch2_ops, ptr @.compoundliteral.122, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.124 = private unnamed_addr constant [15 x i8] c"avsync_ahb_clk\00", align 1
@.compoundliteral.125 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.126 = internal global %struct.clk_init_data { ptr @.str.124, ptr @clk_branch2_ops, ptr @.compoundliteral.125, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.127 = private unnamed_addr constant [20 x i8] c"avsync_edppixel_clk\00", align 1
@.compoundliteral.128 = internal global [1 x ptr] [ptr @.str.59], align 4
@.compoundliteral.129 = internal global %struct.clk_init_data { ptr @.str.127, ptr @clk_branch2_ops, ptr @.compoundliteral.128, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.130 = private unnamed_addr constant [19 x i8] c"avsync_extpclk_clk\00", align 1
@.compoundliteral.131 = internal global [1 x ptr] [ptr @.str.62], align 4
@.compoundliteral.132 = internal global %struct.clk_init_data { ptr @.str.130, ptr @clk_branch2_ops, ptr @.compoundliteral.131, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.133 = private unnamed_addr constant [17 x i8] c"avsync_pclk0_clk\00", align 1
@.compoundliteral.134 = internal global [1 x ptr] [ptr @.str.43], align 4
@.compoundliteral.135 = internal global %struct.clk_init_data { ptr @.str.133, ptr @clk_branch2_ops, ptr @.compoundliteral.134, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.136 = private unnamed_addr constant [17 x i8] c"avsync_pclk1_clk\00", align 1
@.compoundliteral.137 = internal global [1 x ptr] [ptr @.str.47], align 4
@.compoundliteral.138 = internal global %struct.clk_init_data { ptr @.str.136, ptr @clk_branch2_ops, ptr @.compoundliteral.137, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.139 = private unnamed_addr constant [14 x i8] c"avsync_vp_clk\00", align 1
@.compoundliteral.140 = internal global [1 x ptr] [ptr @.str.64], align 4
@.compoundliteral.141 = internal global %struct.clk_init_data { ptr @.str.139, ptr @clk_branch2_ops, ptr @.compoundliteral.140, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.142 = private unnamed_addr constant [14 x i8] c"camss_ahb_clk\00", align 1
@.compoundliteral.143 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.144 = internal global %struct.clk_init_data { ptr @.str.142, ptr @clk_branch2_ops, ptr @.compoundliteral.143, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.145 = private unnamed_addr constant [22 x i8] c"camss_cci_cci_ahb_clk\00", align 1
@.compoundliteral.146 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.147 = internal global %struct.clk_init_data { ptr @.str.145, ptr @clk_branch2_ops, ptr @.compoundliteral.146, ptr null, ptr null, i8 1, i32 0 }, align 4
@.str.148 = private unnamed_addr constant [18 x i8] c"camss_cci_cci_clk\00", align 1
@.compoundliteral.149 = internal global [1 x ptr] [ptr @.str.66], align 4
@.compoundliteral.150 = internal global %struct.clk_init_data { ptr @.str.148, ptr @clk_branch2_ops, ptr @.compoundliteral.149, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.151 = private unnamed_addr constant [19 x i8] c"camss_csi0_ahb_clk\00", align 1
@.compoundliteral.152 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.153 = internal global %struct.clk_init_data { ptr @.str.151, ptr @clk_branch2_ops, ptr @.compoundliteral.152, ptr null, ptr null, i8 1, i32 0 }, align 4
@.str.154 = private unnamed_addr constant [15 x i8] c"camss_csi0_clk\00", align 1
@.compoundliteral.155 = internal global [1 x ptr] [ptr @.str.22], align 4
@.compoundliteral.156 = internal global %struct.clk_init_data { ptr @.str.154, ptr @clk_branch2_ops, ptr @.compoundliteral.155, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.157 = private unnamed_addr constant [18 x i8] c"camss_csi0phy_clk\00", align 1
@.compoundliteral.158 = internal global [1 x ptr] [ptr @.str.22], align 4
@.compoundliteral.159 = internal global %struct.clk_init_data { ptr @.str.157, ptr @clk_branch2_ops, ptr @.compoundliteral.158, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.160 = private unnamed_addr constant [18 x i8] c"camss_csi0pix_clk\00", align 1
@.compoundliteral.161 = internal global [1 x ptr] [ptr @.str.22], align 4
@.compoundliteral.162 = internal global %struct.clk_init_data { ptr @.str.160, ptr @clk_branch2_ops, ptr @.compoundliteral.161, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.163 = private unnamed_addr constant [18 x i8] c"camss_csi0rdi_clk\00", align 1
@.compoundliteral.164 = internal global [1 x ptr] [ptr @.str.22], align 4
@.compoundliteral.165 = internal global %struct.clk_init_data { ptr @.str.163, ptr @clk_branch2_ops, ptr @.compoundliteral.164, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.166 = private unnamed_addr constant [19 x i8] c"camss_csi1_ahb_clk\00", align 1
@.compoundliteral.167 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.168 = internal global %struct.clk_init_data { ptr @.str.166, ptr @clk_branch2_ops, ptr @.compoundliteral.167, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.169 = private unnamed_addr constant [15 x i8] c"camss_csi1_clk\00", align 1
@.compoundliteral.170 = internal global [1 x ptr] [ptr @.str.25], align 4
@.compoundliteral.171 = internal global %struct.clk_init_data { ptr @.str.169, ptr @clk_branch2_ops, ptr @.compoundliteral.170, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.172 = private unnamed_addr constant [18 x i8] c"camss_csi1phy_clk\00", align 1
@.compoundliteral.173 = internal global [1 x ptr] [ptr @.str.25], align 4
@.compoundliteral.174 = internal global %struct.clk_init_data { ptr @.str.172, ptr @clk_branch2_ops, ptr @.compoundliteral.173, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.175 = private unnamed_addr constant [18 x i8] c"camss_csi1pix_clk\00", align 1
@.compoundliteral.176 = internal global [1 x ptr] [ptr @.str.25], align 4
@.compoundliteral.177 = internal global %struct.clk_init_data { ptr @.str.175, ptr @clk_branch2_ops, ptr @.compoundliteral.176, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.178 = private unnamed_addr constant [18 x i8] c"camss_csi1rdi_clk\00", align 1
@.compoundliteral.179 = internal global [1 x ptr] [ptr @.str.25], align 4
@.compoundliteral.180 = internal global %struct.clk_init_data { ptr @.str.178, ptr @clk_branch2_ops, ptr @.compoundliteral.179, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.181 = private unnamed_addr constant [19 x i8] c"camss_csi2_ahb_clk\00", align 1
@.compoundliteral.182 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.183 = internal global %struct.clk_init_data { ptr @.str.181, ptr @clk_branch2_ops, ptr @.compoundliteral.182, ptr null, ptr null, i8 1, i32 0 }, align 4
@.str.184 = private unnamed_addr constant [15 x i8] c"camss_csi2_clk\00", align 1
@.compoundliteral.185 = internal global [1 x ptr] [ptr @.str.27], align 4
@.compoundliteral.186 = internal global %struct.clk_init_data { ptr @.str.184, ptr @clk_branch2_ops, ptr @.compoundliteral.185, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.187 = private unnamed_addr constant [18 x i8] c"camss_csi2phy_clk\00", align 1
@.compoundliteral.188 = internal global [1 x ptr] [ptr @.str.27], align 4
@.compoundliteral.189 = internal global %struct.clk_init_data { ptr @.str.187, ptr @clk_branch2_ops, ptr @.compoundliteral.188, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.190 = private unnamed_addr constant [18 x i8] c"camss_csi2pix_clk\00", align 1
@.compoundliteral.191 = internal global [1 x ptr] [ptr @.str.27], align 4
@.compoundliteral.192 = internal global %struct.clk_init_data { ptr @.str.190, ptr @clk_branch2_ops, ptr @.compoundliteral.191, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.193 = private unnamed_addr constant [18 x i8] c"camss_csi2rdi_clk\00", align 1
@.compoundliteral.194 = internal global [1 x ptr] [ptr @.str.27], align 4
@.compoundliteral.195 = internal global %struct.clk_init_data { ptr @.str.193, ptr @clk_branch2_ops, ptr @.compoundliteral.194, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.196 = private unnamed_addr constant [19 x i8] c"camss_csi3_ahb_clk\00", align 1
@.compoundliteral.197 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.198 = internal global %struct.clk_init_data { ptr @.str.196, ptr @clk_branch2_ops, ptr @.compoundliteral.197, ptr null, ptr null, i8 1, i32 0 }, align 4
@.str.199 = private unnamed_addr constant [15 x i8] c"camss_csi3_clk\00", align 1
@.compoundliteral.200 = internal global [1 x ptr] [ptr @.str.29], align 4
@.compoundliteral.201 = internal global %struct.clk_init_data { ptr @.str.199, ptr @clk_branch2_ops, ptr @.compoundliteral.200, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.202 = private unnamed_addr constant [18 x i8] c"camss_csi3phy_clk\00", align 1
@.compoundliteral.203 = internal global [1 x ptr] [ptr @.str.29], align 4
@.compoundliteral.204 = internal global %struct.clk_init_data { ptr @.str.202, ptr @clk_branch2_ops, ptr @.compoundliteral.203, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.205 = private unnamed_addr constant [18 x i8] c"camss_csi3pix_clk\00", align 1
@.compoundliteral.206 = internal global [1 x ptr] [ptr @.str.29], align 4
@.compoundliteral.207 = internal global %struct.clk_init_data { ptr @.str.205, ptr @clk_branch2_ops, ptr @.compoundliteral.206, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.208 = private unnamed_addr constant [18 x i8] c"camss_csi3rdi_clk\00", align 1
@.compoundliteral.209 = internal global [1 x ptr] [ptr @.str.29], align 4
@.compoundliteral.210 = internal global %struct.clk_init_data { ptr @.str.208, ptr @clk_branch2_ops, ptr @.compoundliteral.209, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.211 = private unnamed_addr constant [19 x i8] c"camss_csi_vfe0_clk\00", align 1
@.compoundliteral.212 = internal global [1 x ptr] [ptr @.str.34], align 4
@.compoundliteral.213 = internal global %struct.clk_init_data { ptr @.str.211, ptr @clk_branch2_ops, ptr @.compoundliteral.212, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.214 = private unnamed_addr constant [19 x i8] c"camss_csi_vfe1_clk\00", align 1
@.compoundliteral.215 = internal global [1 x ptr] [ptr @.str.36], align 4
@.compoundliteral.216 = internal global %struct.clk_init_data { ptr @.str.214, ptr @clk_branch2_ops, ptr @.compoundliteral.215, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.217 = private unnamed_addr constant [14 x i8] c"camss_gp0_clk\00", align 1
@.compoundliteral.218 = internal global [1 x ptr] [ptr @.str.69], align 4
@.compoundliteral.219 = internal global %struct.clk_init_data { ptr @.str.217, ptr @clk_branch2_ops, ptr @.compoundliteral.218, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.220 = private unnamed_addr constant [14 x i8] c"camss_gp1_clk\00", align 1
@.compoundliteral.221 = internal global [1 x ptr] [ptr @.str.72], align 4
@.compoundliteral.222 = internal global %struct.clk_init_data { ptr @.str.220, ptr @clk_branch2_ops, ptr @.compoundliteral.221, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.223 = private unnamed_addr constant [20 x i8] c"camss_ispif_ahb_clk\00", align 1
@.compoundliteral.224 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.225 = internal global %struct.clk_init_data { ptr @.str.223, ptr @clk_branch2_ops, ptr @.compoundliteral.224, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.226 = private unnamed_addr constant [21 x i8] c"camss_jpeg_jpeg0_clk\00", align 1
@.compoundliteral.227 = internal global [1 x ptr] [ptr @.str.53], align 4
@.compoundliteral.228 = internal global %struct.clk_init_data { ptr @.str.226, ptr @clk_branch2_ops, ptr @.compoundliteral.227, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.229 = private unnamed_addr constant [21 x i8] c"camss_jpeg_jpeg1_clk\00", align 1
@.compoundliteral.230 = internal global [1 x ptr] [ptr @.str.55], align 4
@.compoundliteral.231 = internal global %struct.clk_init_data { ptr @.str.229, ptr @clk_branch2_ops, ptr @.compoundliteral.230, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.232 = private unnamed_addr constant [21 x i8] c"camss_jpeg_jpeg2_clk\00", align 1
@.compoundliteral.233 = internal global [1 x ptr] [ptr @.str.57], align 4
@.compoundliteral.234 = internal global %struct.clk_init_data { ptr @.str.232, ptr @clk_branch2_ops, ptr @.compoundliteral.233, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.235 = private unnamed_addr constant [24 x i8] c"camss_jpeg_jpeg_ahb_clk\00", align 1
@.compoundliteral.236 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.237 = internal global %struct.clk_init_data { ptr @.str.235, ptr @clk_branch2_ops, ptr @.compoundliteral.236, ptr null, ptr null, i8 1, i32 0 }, align 4
@.str.238 = private unnamed_addr constant [24 x i8] c"camss_jpeg_jpeg_axi_clk\00", align 1
@.compoundliteral.239 = internal global [1 x ptr] [ptr @.str.6], align 4
@.compoundliteral.240 = internal global %struct.clk_init_data { ptr @.str.238, ptr @clk_branch2_ops, ptr @.compoundliteral.239, ptr null, ptr null, i8 1, i32 0 }, align 4
@.str.241 = private unnamed_addr constant [16 x i8] c"camss_mclk0_clk\00", align 1
@.compoundliteral.242 = internal global [1 x ptr] [ptr @.str.74], align 4
@.compoundliteral.243 = internal global %struct.clk_init_data { ptr @.str.241, ptr @clk_branch2_ops, ptr @.compoundliteral.242, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.244 = private unnamed_addr constant [16 x i8] c"camss_mclk1_clk\00", align 1
@.compoundliteral.245 = internal global [1 x ptr] [ptr @.str.76], align 4
@.compoundliteral.246 = internal global %struct.clk_init_data { ptr @.str.244, ptr @clk_branch2_ops, ptr @.compoundliteral.245, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.247 = private unnamed_addr constant [16 x i8] c"camss_mclk2_clk\00", align 1
@.compoundliteral.248 = internal global [1 x ptr] [ptr @.str.78], align 4
@.compoundliteral.249 = internal global %struct.clk_init_data { ptr @.str.247, ptr @clk_branch2_ops, ptr @.compoundliteral.248, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.250 = private unnamed_addr constant [16 x i8] c"camss_mclk3_clk\00", align 1
@.compoundliteral.251 = internal global [1 x ptr] [ptr @.str.80], align 4
@.compoundliteral.252 = internal global %struct.clk_init_data { ptr @.str.250, ptr @clk_branch2_ops, ptr @.compoundliteral.251, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.253 = private unnamed_addr constant [20 x i8] c"camss_micro_ahb_clk\00", align 1
@.compoundliteral.254 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.255 = internal global %struct.clk_init_data { ptr @.str.253, ptr @clk_branch2_ops, ptr @.compoundliteral.254, ptr null, ptr null, i8 1, i32 0 }, align 4
@.str.256 = private unnamed_addr constant [28 x i8] c"camss_phy0_csi0phytimer_clk\00", align 1
@.compoundliteral.257 = internal global [1 x ptr] [ptr @.str.82], align 4
@.compoundliteral.258 = internal global %struct.clk_init_data { ptr @.str.256, ptr @clk_branch2_ops, ptr @.compoundliteral.257, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.259 = private unnamed_addr constant [28 x i8] c"camss_phy1_csi1phytimer_clk\00", align 1
@.compoundliteral.260 = internal global [1 x ptr] [ptr @.str.84], align 4
@.compoundliteral.261 = internal global %struct.clk_init_data { ptr @.str.259, ptr @clk_branch2_ops, ptr @.compoundliteral.260, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.262 = private unnamed_addr constant [28 x i8] c"camss_phy2_csi2phytimer_clk\00", align 1
@.compoundliteral.263 = internal global [1 x ptr] [ptr @.str.86], align 4
@.compoundliteral.264 = internal global %struct.clk_init_data { ptr @.str.262, ptr @clk_branch2_ops, ptr @.compoundliteral.263, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.265 = private unnamed_addr constant [18 x i8] c"camss_top_ahb_clk\00", align 1
@.compoundliteral.266 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.267 = internal global %struct.clk_init_data { ptr @.str.265, ptr @clk_branch2_ops, ptr @.compoundliteral.266, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.268 = private unnamed_addr constant [22 x i8] c"camss_vfe_cpp_ahb_clk\00", align 1
@.compoundliteral.269 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.270 = internal global %struct.clk_init_data { ptr @.str.268, ptr @clk_branch2_ops, ptr @.compoundliteral.269, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.271 = private unnamed_addr constant [18 x i8] c"camss_vfe_cpp_clk\00", align 1
@.compoundliteral.272 = internal global [1 x ptr] [ptr @.str.88], align 4
@.compoundliteral.273 = internal global %struct.clk_init_data { ptr @.str.271, ptr @clk_branch2_ops, ptr @.compoundliteral.272, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.274 = private unnamed_addr constant [19 x i8] c"camss_vfe_vfe0_clk\00", align 1
@.compoundliteral.275 = internal global [1 x ptr] [ptr @.str.34], align 4
@.compoundliteral.276 = internal global %struct.clk_init_data { ptr @.str.274, ptr @clk_branch2_ops, ptr @.compoundliteral.275, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.277 = private unnamed_addr constant [19 x i8] c"camss_vfe_vfe1_clk\00", align 1
@.compoundliteral.278 = internal global [1 x ptr] [ptr @.str.36], align 4
@.compoundliteral.279 = internal global %struct.clk_init_data { ptr @.str.277, ptr @clk_branch2_ops, ptr @.compoundliteral.278, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.280 = private unnamed_addr constant [22 x i8] c"camss_vfe_vfe_ahb_clk\00", align 1
@.compoundliteral.281 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.282 = internal global %struct.clk_init_data { ptr @.str.280, ptr @clk_branch2_ops, ptr @.compoundliteral.281, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.283 = private unnamed_addr constant [22 x i8] c"camss_vfe_vfe_axi_clk\00", align 1
@.compoundliteral.284 = internal global [1 x ptr] [ptr @.str.6], align 4
@.compoundliteral.285 = internal global %struct.clk_init_data { ptr @.str.283, ptr @clk_branch2_ops, ptr @.compoundliteral.284, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.286 = private unnamed_addr constant [13 x i8] c"mdss_ahb_clk\00", align 1
@.compoundliteral.287 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.288 = internal global %struct.clk_init_data { ptr @.str.286, ptr @clk_branch2_ops, ptr @.compoundliteral.287, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.289 = private unnamed_addr constant [13 x i8] c"mdss_axi_clk\00", align 1
@.compoundliteral.290 = internal global [1 x ptr] [ptr @.str.6], align 4
@.compoundliteral.291 = internal global %struct.clk_init_data { ptr @.str.289, ptr @clk_branch2_ops, ptr @.compoundliteral.290, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.292 = private unnamed_addr constant [15 x i8] c"mdss_byte0_clk\00", align 1
@.compoundliteral.293 = internal global [1 x ptr] [ptr @.str.90], align 4
@.compoundliteral.294 = internal global %struct.clk_init_data { ptr @.str.292, ptr @clk_branch2_ops, ptr @.compoundliteral.293, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.295 = private unnamed_addr constant [15 x i8] c"mdss_byte1_clk\00", align 1
@.compoundliteral.296 = internal global [1 x ptr] [ptr @.str.94], align 4
@.compoundliteral.297 = internal global %struct.clk_init_data { ptr @.str.295, ptr @clk_branch2_ops, ptr @.compoundliteral.296, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.298 = private unnamed_addr constant [16 x i8] c"mdss_edpaux_clk\00", align 1
@.compoundliteral.299 = internal global [1 x ptr] [ptr @.str.96], align 4
@.compoundliteral.300 = internal global %struct.clk_init_data { ptr @.str.298, ptr @clk_branch2_ops, ptr @.compoundliteral.299, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.301 = private unnamed_addr constant [17 x i8] c"mdss_edplink_clk\00", align 1
@.compoundliteral.302 = internal global [1 x ptr] [ptr @.str.98], align 4
@.compoundliteral.303 = internal global %struct.clk_init_data { ptr @.str.301, ptr @clk_branch2_ops, ptr @.compoundliteral.302, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.304 = private unnamed_addr constant [18 x i8] c"mdss_edppixel_clk\00", align 1
@.compoundliteral.305 = internal global [1 x ptr] [ptr @.str.59], align 4
@.compoundliteral.306 = internal global %struct.clk_init_data { ptr @.str.304, ptr @clk_branch2_ops, ptr @.compoundliteral.305, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.307 = private unnamed_addr constant [14 x i8] c"mdss_esc0_clk\00", align 1
@.compoundliteral.308 = internal global [1 x ptr] [ptr @.str.100], align 4
@.compoundliteral.309 = internal global %struct.clk_init_data { ptr @.str.307, ptr @clk_branch2_ops, ptr @.compoundliteral.308, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.310 = private unnamed_addr constant [14 x i8] c"mdss_esc1_clk\00", align 1
@.compoundliteral.311 = internal global [1 x ptr] [ptr @.str.102], align 4
@.compoundliteral.312 = internal global %struct.clk_init_data { ptr @.str.310, ptr @clk_branch2_ops, ptr @.compoundliteral.311, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.313 = private unnamed_addr constant [17 x i8] c"mdss_extpclk_clk\00", align 1
@.compoundliteral.314 = internal global [1 x ptr] [ptr @.str.62], align 4
@.compoundliteral.315 = internal global %struct.clk_init_data { ptr @.str.313, ptr @clk_branch2_ops, ptr @.compoundliteral.314, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.316 = private unnamed_addr constant [18 x i8] c"mdss_hdmi_ahb_clk\00", align 1
@.compoundliteral.317 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.318 = internal global %struct.clk_init_data { ptr @.str.316, ptr @clk_branch2_ops, ptr @.compoundliteral.317, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.319 = private unnamed_addr constant [14 x i8] c"mdss_hdmi_clk\00", align 1
@.compoundliteral.320 = internal global [1 x ptr] [ptr @.str.104], align 4
@.compoundliteral.321 = internal global %struct.clk_init_data { ptr @.str.319, ptr @clk_branch2_ops, ptr @.compoundliteral.320, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.322 = private unnamed_addr constant [13 x i8] c"mdss_mdp_clk\00", align 1
@.compoundliteral.323 = internal global [1 x ptr] [ptr @.str.38], align 4
@.compoundliteral.324 = internal global %struct.clk_init_data { ptr @.str.322, ptr @clk_branch2_ops, ptr @.compoundliteral.323, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.325 = private unnamed_addr constant [17 x i8] c"mdss_mdp_lut_clk\00", align 1
@.compoundliteral.326 = internal global [1 x ptr] [ptr @.str.38], align 4
@.compoundliteral.327 = internal global %struct.clk_init_data { ptr @.str.325, ptr @clk_branch2_ops, ptr @.compoundliteral.326, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.328 = private unnamed_addr constant [15 x i8] c"mdss_pclk0_clk\00", align 1
@.compoundliteral.329 = internal global [1 x ptr] [ptr @.str.43], align 4
@.compoundliteral.330 = internal global %struct.clk_init_data { ptr @.str.328, ptr @clk_branch2_ops, ptr @.compoundliteral.329, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.331 = private unnamed_addr constant [15 x i8] c"mdss_pclk1_clk\00", align 1
@.compoundliteral.332 = internal global [1 x ptr] [ptr @.str.47], align 4
@.compoundliteral.333 = internal global %struct.clk_init_data { ptr @.str.331, ptr @clk_branch2_ops, ptr @.compoundliteral.332, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.334 = private unnamed_addr constant [15 x i8] c"mdss_vsync_clk\00", align 1
@.compoundliteral.335 = internal global [1 x ptr] [ptr @.str.106], align 4
@.compoundliteral.336 = internal global %struct.clk_init_data { ptr @.str.334, ptr @clk_branch2_ops, ptr @.compoundliteral.335, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.337 = private unnamed_addr constant [19 x i8] c"mmss_rbcpr_ahb_clk\00", align 1
@.compoundliteral.338 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.339 = internal global %struct.clk_init_data { ptr @.str.337, ptr @clk_branch2_ops, ptr @.compoundliteral.338, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.340 = private unnamed_addr constant [15 x i8] c"mmss_rbcpr_clk\00", align 1
@.compoundliteral.341 = internal global [1 x ptr] [ptr @.str.108], align 4
@.compoundliteral.342 = internal global %struct.clk_init_data { ptr @.str.340, ptr @clk_branch2_ops, ptr @.compoundliteral.341, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.343 = private unnamed_addr constant [18 x i8] c"mmss_spdm_ahb_clk\00", align 1
@.str.344 = private unnamed_addr constant [22 x i8] c"mmss_spdm_ahb_div_clk\00", align 1
@.compoundliteral.345 = internal global [1 x ptr] [ptr @.str.344], align 4
@.compoundliteral.346 = internal global %struct.clk_init_data { ptr @.str.343, ptr @clk_branch2_ops, ptr @.compoundliteral.345, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.347 = private unnamed_addr constant [18 x i8] c"mmss_spdm_axi_clk\00", align 1
@.str.348 = private unnamed_addr constant [22 x i8] c"mmss_spdm_axi_div_clk\00", align 1
@.compoundliteral.349 = internal global [1 x ptr] [ptr @.str.348], align 4
@.compoundliteral.350 = internal global %struct.clk_init_data { ptr @.str.347, ptr @clk_branch2_ops, ptr @.compoundliteral.349, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.351 = private unnamed_addr constant [19 x i8] c"mmss_spdm_csi0_clk\00", align 1
@.str.352 = private unnamed_addr constant [23 x i8] c"mmss_spdm_csi0_div_clk\00", align 1
@.compoundliteral.353 = internal global [1 x ptr] [ptr @.str.352], align 4
@.compoundliteral.354 = internal global %struct.clk_init_data { ptr @.str.351, ptr @clk_branch2_ops, ptr @.compoundliteral.353, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.355 = private unnamed_addr constant [20 x i8] c"mmss_spdm_gfx3d_clk\00", align 1
@.str.356 = private unnamed_addr constant [24 x i8] c"mmss_spdm_gfx3d_div_clk\00", align 1
@.compoundliteral.357 = internal global [1 x ptr] [ptr @.str.356], align 4
@.compoundliteral.358 = internal global %struct.clk_init_data { ptr @.str.355, ptr @clk_branch2_ops, ptr @.compoundliteral.357, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.359 = private unnamed_addr constant [20 x i8] c"mmss_spdm_jpeg0_clk\00", align 1
@.str.360 = private unnamed_addr constant [24 x i8] c"mmss_spdm_jpeg0_div_clk\00", align 1
@.compoundliteral.361 = internal global [1 x ptr] [ptr @.str.360], align 4
@.compoundliteral.362 = internal global %struct.clk_init_data { ptr @.str.359, ptr @clk_branch2_ops, ptr @.compoundliteral.361, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.363 = private unnamed_addr constant [20 x i8] c"mmss_spdm_jpeg1_clk\00", align 1
@.str.364 = private unnamed_addr constant [24 x i8] c"mmss_spdm_jpeg1_div_clk\00", align 1
@.compoundliteral.365 = internal global [1 x ptr] [ptr @.str.364], align 4
@.compoundliteral.366 = internal global %struct.clk_init_data { ptr @.str.363, ptr @clk_branch2_ops, ptr @.compoundliteral.365, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.367 = private unnamed_addr constant [20 x i8] c"mmss_spdm_jpeg2_clk\00", align 1
@.str.368 = private unnamed_addr constant [24 x i8] c"mmss_spdm_jpeg2_div_clk\00", align 1
@.compoundliteral.369 = internal global [1 x ptr] [ptr @.str.368], align 4
@.compoundliteral.370 = internal global %struct.clk_init_data { ptr @.str.367, ptr @clk_branch2_ops, ptr @.compoundliteral.369, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.371 = private unnamed_addr constant [18 x i8] c"mmss_spdm_mdp_clk\00", align 1
@.str.372 = private unnamed_addr constant [22 x i8] c"mmss_spdm_mdp_div_clk\00", align 1
@.compoundliteral.373 = internal global [1 x ptr] [ptr @.str.372], align 4
@.compoundliteral.374 = internal global %struct.clk_init_data { ptr @.str.371, ptr @clk_branch2_ops, ptr @.compoundliteral.373, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.375 = private unnamed_addr constant [20 x i8] c"mmss_spdm_pclk0_clk\00", align 1
@.str.376 = private unnamed_addr constant [24 x i8] c"mmss_spdm_pclk0_div_clk\00", align 1
@.compoundliteral.377 = internal global [1 x ptr] [ptr @.str.376], align 4
@.compoundliteral.378 = internal global %struct.clk_init_data { ptr @.str.375, ptr @clk_branch2_ops, ptr @.compoundliteral.377, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.379 = private unnamed_addr constant [20 x i8] c"mmss_spdm_pclk1_clk\00", align 1
@.str.380 = private unnamed_addr constant [24 x i8] c"mmss_spdm_pclk1_div_clk\00", align 1
@.compoundliteral.381 = internal global [1 x ptr] [ptr @.str.380], align 4
@.compoundliteral.382 = internal global %struct.clk_init_data { ptr @.str.379, ptr @clk_branch2_ops, ptr @.compoundliteral.381, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.383 = private unnamed_addr constant [22 x i8] c"mmss_spdm_vcodec0_clk\00", align 1
@.str.384 = private unnamed_addr constant [26 x i8] c"mmss_spdm_vcodec0_div_clk\00", align 1
@.compoundliteral.385 = internal global [1 x ptr] [ptr @.str.384], align 4
@.compoundliteral.386 = internal global %struct.clk_init_data { ptr @.str.383, ptr @clk_branch2_ops, ptr @.compoundliteral.385, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.387 = private unnamed_addr constant [19 x i8] c"mmss_spdm_vfe0_clk\00", align 1
@.str.388 = private unnamed_addr constant [23 x i8] c"mmss_spdm_vfe0_div_clk\00", align 1
@.compoundliteral.389 = internal global [1 x ptr] [ptr @.str.388], align 4
@.compoundliteral.390 = internal global %struct.clk_init_data { ptr @.str.387, ptr @clk_branch2_ops, ptr @.compoundliteral.389, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.391 = private unnamed_addr constant [19 x i8] c"mmss_spdm_vfe1_clk\00", align 1
@.str.392 = private unnamed_addr constant [23 x i8] c"mmss_spdm_vfe1_div_clk\00", align 1
@.compoundliteral.393 = internal global [1 x ptr] [ptr @.str.392], align 4
@.compoundliteral.394 = internal global %struct.clk_init_data { ptr @.str.391, ptr @clk_branch2_ops, ptr @.compoundliteral.393, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.395 = private unnamed_addr constant [21 x i8] c"mmss_spdm_rm_axi_clk\00", align 1
@.compoundliteral.396 = internal global [1 x ptr] [ptr @.str.6], align 4
@.compoundliteral.397 = internal global %struct.clk_init_data { ptr @.str.395, ptr @clk_branch2_ops, ptr @.compoundliteral.396, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.398 = private unnamed_addr constant [26 x i8] c"mmss_spdm_rm_ocmemnoc_clk\00", align 1
@.compoundliteral.399 = internal global [1 x ptr] [ptr @.str.49], align 4
@.compoundliteral.400 = internal global %struct.clk_init_data { ptr @.str.398, ptr @clk_branch2_ops, ptr @.compoundliteral.399, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.401 = private unnamed_addr constant [18 x i8] c"mmss_misc_ahb_clk\00", align 1
@.compoundliteral.402 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.403 = internal global %struct.clk_init_data { ptr @.str.401, ptr @clk_branch2_ops, ptr @.compoundliteral.402, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.404 = private unnamed_addr constant [21 x i8] c"mmss_mmssnoc_ahb_clk\00", align 1
@.compoundliteral.405 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.406 = internal global %struct.clk_init_data { ptr @.str.404, ptr @clk_branch2_ops, ptr @.compoundliteral.405, ptr null, ptr null, i8 1, i32 12 }, align 4
@.str.407 = private unnamed_addr constant [25 x i8] c"mmss_mmssnoc_bto_ahb_clk\00", align 1
@.compoundliteral.408 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.409 = internal global %struct.clk_init_data { ptr @.str.407, ptr @clk_branch2_ops, ptr @.compoundliteral.408, ptr null, ptr null, i8 1, i32 12 }, align 4
@.str.410 = private unnamed_addr constant [21 x i8] c"mmss_mmssnoc_axi_clk\00", align 1
@.compoundliteral.411 = internal global [1 x ptr] [ptr @.str.6], align 4
@.compoundliteral.412 = internal global %struct.clk_init_data { ptr @.str.410, ptr @clk_branch2_ops, ptr @.compoundliteral.411, ptr null, ptr null, i8 1, i32 12 }, align 4
@.str.413 = private unnamed_addr constant [16 x i8] c"mmss_s0_axi_clk\00", align 1
@.compoundliteral.414 = internal global [1 x ptr] [ptr @.str.6], align 4
@.compoundliteral.415 = internal global %struct.clk_init_data { ptr @.str.413, ptr @clk_branch2_ops, ptr @.compoundliteral.414, ptr null, ptr null, i8 1, i32 12 }, align 4
@.str.416 = private unnamed_addr constant [16 x i8] c"ocmemcx_ahb_clk\00", align 1
@.compoundliteral.417 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.418 = internal global %struct.clk_init_data { ptr @.str.416, ptr @clk_branch2_ops, ptr @.compoundliteral.417, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.419 = private unnamed_addr constant [21 x i8] c"ocmemcx_ocmemnoc_clk\00", align 1
@.compoundliteral.420 = internal global [1 x ptr] [ptr @.str.49], align 4
@.compoundliteral.421 = internal global %struct.clk_init_data { ptr @.str.419, ptr @clk_branch2_ops, ptr @.compoundliteral.420, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.422 = private unnamed_addr constant [18 x i8] c"oxili_ocmemgx_clk\00", align 1
@.compoundliteral.423 = internal global [1 x ptr] [ptr @.str.51], align 4
@.compoundliteral.424 = internal global %struct.clk_init_data { ptr @.str.422, ptr @clk_branch2_ops, ptr @.compoundliteral.423, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.425 = private unnamed_addr constant [16 x i8] c"oxili_gfx3d_clk\00", align 1
@.compoundliteral.426 = internal global [1 x ptr] [ptr @.str.51], align 4
@.compoundliteral.427 = internal global %struct.clk_init_data { ptr @.str.425, ptr @clk_branch2_ops, ptr @.compoundliteral.426, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.428 = private unnamed_addr constant [20 x i8] c"oxili_rbbmtimer_clk\00", align 1
@.compoundliteral.429 = internal global [1 x ptr] [ptr @.str.110], align 4
@.compoundliteral.430 = internal global %struct.clk_init_data { ptr @.str.428, ptr @clk_branch2_ops, ptr @.compoundliteral.429, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.431 = private unnamed_addr constant [16 x i8] c"oxilicx_ahb_clk\00", align 1
@.compoundliteral.432 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.433 = internal global %struct.clk_init_data { ptr @.str.431, ptr @clk_branch2_ops, ptr @.compoundliteral.432, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.434 = private unnamed_addr constant [15 x i8] c"venus0_ahb_clk\00", align 1
@.compoundliteral.435 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.436 = internal global %struct.clk_init_data { ptr @.str.434, ptr @clk_branch2_ops, ptr @.compoundliteral.435, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.437 = private unnamed_addr constant [15 x i8] c"venus0_axi_clk\00", align 1
@.compoundliteral.438 = internal global [1 x ptr] [ptr @.str.6], align 4
@.compoundliteral.439 = internal global %struct.clk_init_data { ptr @.str.437, ptr @clk_branch2_ops, ptr @.compoundliteral.438, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.440 = private unnamed_addr constant [24 x i8] c"venus0_core0_vcodec_clk\00", align 1
@.compoundliteral.441 = internal global [1 x ptr] [ptr @.str.31], align 4
@.compoundliteral.442 = internal global %struct.clk_init_data { ptr @.str.440, ptr @clk_branch2_ops, ptr @.compoundliteral.441, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.443 = private unnamed_addr constant [24 x i8] c"venus0_core1_vcodec_clk\00", align 1
@.compoundliteral.444 = internal global [1 x ptr] [ptr @.str.31], align 4
@.compoundliteral.445 = internal global %struct.clk_init_data { ptr @.str.443, ptr @clk_branch2_ops, ptr @.compoundliteral.444, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.446 = private unnamed_addr constant [20 x i8] c"venus0_ocmemnoc_clk\00", align 1
@.compoundliteral.447 = internal global [1 x ptr] [ptr @.str.49], align 4
@.compoundliteral.448 = internal global %struct.clk_init_data { ptr @.str.446, ptr @clk_branch2_ops, ptr @.compoundliteral.447, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.449 = private unnamed_addr constant [19 x i8] c"venus0_vcodec0_clk\00", align 1
@.compoundliteral.450 = internal global [1 x ptr] [ptr @.str.31], align 4
@.compoundliteral.451 = internal global %struct.clk_init_data { ptr @.str.449, ptr @clk_branch2_ops, ptr @.compoundliteral.450, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.452 = private unnamed_addr constant [12 x i8] c"vpu_ahb_clk\00", align 1
@.compoundliteral.453 = internal global [1 x ptr] [ptr @.str.1], align 4
@.compoundliteral.454 = internal global %struct.clk_init_data { ptr @.str.452, ptr @clk_branch2_ops, ptr @.compoundliteral.453, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.455 = private unnamed_addr constant [12 x i8] c"vpu_axi_clk\00", align 1
@.compoundliteral.456 = internal global [1 x ptr] [ptr @.str.6], align 4
@.compoundliteral.457 = internal global %struct.clk_init_data { ptr @.str.455, ptr @clk_branch2_ops, ptr @.compoundliteral.456, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.458 = private unnamed_addr constant [12 x i8] c"vpu_bus_clk\00", align 1
@.compoundliteral.459 = internal global [1 x ptr] [ptr @.str.116], align 4
@.compoundliteral.460 = internal global %struct.clk_init_data { ptr @.str.458, ptr @clk_branch2_ops, ptr @.compoundliteral.459, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.461 = private unnamed_addr constant [12 x i8] c"vpu_cxo_clk\00", align 1
@.compoundliteral.462 = internal global [1 x ptr] [ptr @.str.2], align 4
@.compoundliteral.463 = internal global %struct.clk_init_data { ptr @.str.461, ptr @clk_branch2_ops, ptr @.compoundliteral.462, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.464 = private unnamed_addr constant [14 x i8] c"vpu_maple_clk\00", align 1
@.compoundliteral.465 = internal global [1 x ptr] [ptr @.str.112], align 4
@.compoundliteral.466 = internal global %struct.clk_init_data { ptr @.str.464, ptr @clk_branch2_ops, ptr @.compoundliteral.465, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.467 = private unnamed_addr constant [14 x i8] c"vpu_sleep_clk\00", align 1
@.compoundliteral.468 = internal global [1 x ptr] [ptr @.str.71], align 4
@.compoundliteral.469 = internal global %struct.clk_init_data { ptr @.str.467, ptr @clk_branch2_ops, ptr @.compoundliteral.468, ptr null, ptr null, i8 1, i32 4 }, align 4
@.str.470 = private unnamed_addr constant [12 x i8] c"vpu_vdp_clk\00", align 1
@.compoundliteral.471 = internal global [1 x ptr] [ptr @.str.114], align 4
@.compoundliteral.472 = internal global %struct.clk_init_data { ptr @.str.470, ptr @clk_branch2_ops, ptr @.compoundliteral.471, ptr null, ptr null, i8 1, i32 4 }, align 4
@venus0_gdsc = internal global %struct.gdsc { %struct.generic_pm_domain { %struct.device zeroinitializer, %struct.dev_pm_domain zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, ptr null, %struct.work_struct zeroinitializer, ptr null, i8 0, ptr @.str.473, %struct.atomic_t zeroinitializer, i32 0, i32 0, i32 0, i32 0, i32 0, [1 x %struct.cpumask] zeroinitializer, ptr null, ptr null, %struct.raw_notifier_head zeroinitializer, ptr null, ptr null, ptr null, %struct.gpd_dev_ops zeroinitializer, i64 0, i64 0, i8 0, i8 0, i8 0, ptr null, ptr null, i32 0, ptr null, ptr null, i32 0, i32 0, i64 0, i64 0, ptr null, %union.anon.5 zeroinitializer }, ptr null, ptr null, i32 4132, i32 0, i32 0, ptr null, i32 0, i32 0, i32 0, i32 0, i8 5, i16 0, ptr null, ptr null, i32 0, ptr null, ptr null, ptr null }, align 8
@venus0_core0_gdsc = internal global %struct.gdsc { %struct.generic_pm_domain { %struct.device zeroinitializer, %struct.dev_pm_domain zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, ptr null, %struct.work_struct zeroinitializer, ptr null, i8 0, ptr @.str.474, %struct.atomic_t zeroinitializer, i32 0, i32 0, i32 0, i32 0, i32 0, [1 x %struct.cpumask] zeroinitializer, ptr null, ptr null, %struct.raw_notifier_head zeroinitializer, ptr null, ptr null, ptr null, %struct.gpd_dev_ops zeroinitializer, i64 0, i64 0, i8 0, i8 0, i8 0, ptr null, ptr null, i32 0, ptr null, ptr null, i32 0, i32 0, i64 0, i64 0, ptr null, %union.anon.5 zeroinitializer }, ptr null, ptr null, i32 4160, i32 0, i32 0, ptr null, i32 0, i32 0, i32 0, i32 0, i8 5, i16 0, ptr null, ptr null, i32 0, ptr null, ptr null, ptr null }, align 8
@venus0_core1_gdsc = internal global %struct.gdsc { %struct.generic_pm_domain { %struct.device zeroinitializer, %struct.dev_pm_domain zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, ptr null, %struct.work_struct zeroinitializer, ptr null, i8 0, ptr @.str.475, %struct.atomic_t zeroinitializer, i32 0, i32 0, i32 0, i32 0, i32 0, [1 x %struct.cpumask] zeroinitializer, ptr null, ptr null, %struct.raw_notifier_head zeroinitializer, ptr null, ptr null, ptr null, %struct.gpd_dev_ops zeroinitializer, i64 0, i64 0, i8 0, i8 0, i8 0, ptr null, ptr null, i32 0, ptr null, ptr null, i32 0, i32 0, i64 0, i64 0, ptr null, %union.anon.5 zeroinitializer }, ptr null, ptr null, i32 4164, i32 0, i32 0, ptr null, i32 0, i32 0, i32 0, i32 0, i8 5, i16 0, ptr null, ptr null, i32 0, ptr null, ptr null, ptr null }, align 8
@mdss_gdsc = internal global %struct.gdsc { %struct.generic_pm_domain { %struct.device zeroinitializer, %struct.dev_pm_domain zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, ptr null, %struct.work_struct zeroinitializer, ptr null, i8 0, ptr @.str.476, %struct.atomic_t zeroinitializer, i32 0, i32 0, i32 0, i32 0, i32 0, [1 x %struct.cpumask] zeroinitializer, ptr null, ptr null, %struct.raw_notifier_head zeroinitializer, ptr null, ptr null, ptr null, %struct.gpd_dev_ops zeroinitializer, i64 0, i64 0, i8 0, i8 0, i8 0, ptr null, ptr null, i32 0, ptr null, ptr null, i32 0, i32 0, i64 0, i64 0, ptr null, %union.anon.5 zeroinitializer }, ptr null, ptr null, i32 8964, i32 0, i32 0, ptr @.compoundliteral.477, i32 2, i32 0, i32 0, i32 0, i8 5, i16 0, ptr null, ptr null, i32 0, ptr null, ptr null, ptr null }, align 8
@camss_jpeg_gdsc = internal global %struct.gdsc { %struct.generic_pm_domain { %struct.device zeroinitializer, %struct.dev_pm_domain zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, ptr null, %struct.work_struct zeroinitializer, ptr null, i8 0, ptr @.str.478, %struct.atomic_t zeroinitializer, i32 0, i32 0, i32 0, i32 0, i32 0, [1 x %struct.cpumask] zeroinitializer, ptr null, ptr null, %struct.raw_notifier_head zeroinitializer, ptr null, ptr null, ptr null, %struct.gpd_dev_ops zeroinitializer, i64 0, i64 0, i8 0, i8 0, i8 0, ptr null, ptr null, i32 0, ptr null, ptr null, i32 0, i32 0, i64 0, i64 0, ptr null, %union.anon.5 zeroinitializer }, ptr null, ptr null, i32 13732, i32 0, i32 0, ptr null, i32 0, i32 0, i32 0, i32 0, i8 5, i16 0, ptr null, ptr null, i32 0, ptr null, ptr null, ptr null }, align 8
@camss_vfe_gdsc = internal global %struct.gdsc { %struct.generic_pm_domain { %struct.device zeroinitializer, %struct.dev_pm_domain zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, ptr null, %struct.work_struct zeroinitializer, ptr null, i8 0, ptr @.str.479, %struct.atomic_t zeroinitializer, i32 0, i32 0, i32 0, i32 0, i32 0, [1 x %struct.cpumask] zeroinitializer, ptr null, ptr null, %struct.raw_notifier_head zeroinitializer, ptr null, ptr null, ptr null, %struct.gpd_dev_ops zeroinitializer, i64 0, i64 0, i8 0, i8 0, i8 0, ptr null, ptr null, i32 0, ptr null, ptr null, i32 0, i32 0, i64 0, i64 0, ptr null, %union.anon.5 zeroinitializer }, ptr null, ptr null, i32 13988, i32 0, i32 0, ptr @.compoundliteral.480, i32 3, i32 0, i32 0, i32 0, i8 5, i16 0, ptr null, ptr null, i32 0, ptr null, ptr null, ptr null }, align 8
@oxili_gdsc = internal global %struct.gdsc { %struct.generic_pm_domain { %struct.device zeroinitializer, %struct.dev_pm_domain zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, ptr null, %struct.work_struct zeroinitializer, ptr null, i8 0, ptr @.str.481, %struct.atomic_t zeroinitializer, i32 0, i32 0, i32 0, i32 0, i32 0, [1 x %struct.cpumask] zeroinitializer, ptr null, ptr null, %struct.raw_notifier_head zeroinitializer, ptr null, ptr null, ptr null, %struct.gpd_dev_ops zeroinitializer, i64 0, i64 0, i8 0, i8 0, i8 0, ptr null, ptr null, i32 0, ptr null, ptr null, i32 0, i32 0, i64 0, i64 0, ptr null, %union.anon.5 zeroinitializer }, ptr null, ptr null, i32 16420, i32 0, i32 0, ptr @.compoundliteral.482, i32 1, i32 0, i32 0, i32 0, i8 5, i16 0, ptr null, ptr null, i32 0, ptr null, ptr null, ptr null }, align 8
@oxilicx_gdsc = internal global %struct.gdsc { %struct.generic_pm_domain { %struct.device zeroinitializer, %struct.dev_pm_domain zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, ptr null, %struct.work_struct zeroinitializer, ptr null, i8 0, ptr @.str.483, %struct.atomic_t zeroinitializer, i32 0, i32 0, i32 0, i32 0, i32 0, [1 x %struct.cpumask] zeroinitializer, ptr null, ptr null, %struct.raw_notifier_head zeroinitializer, ptr null, ptr null, ptr null, %struct.gpd_dev_ops zeroinitializer, i64 0, i64 0, i8 0, i8 0, i8 0, ptr null, ptr null, i32 0, ptr null, ptr null, i32 0, i32 0, i64 0, i64 0, ptr null, %union.anon.5 zeroinitializer }, ptr null, ptr null, i32 16436, i32 0, i32 0, ptr null, i32 0, i32 0, i32 0, i32 0, i8 5, i16 0, ptr null, ptr null, i32 0, ptr null, ptr null, ptr null }, align 8
@.str.473 = private unnamed_addr constant [7 x i8] c"venus0\00", align 1
@.str.474 = private unnamed_addr constant [13 x i8] c"venus0_core0\00", align 1
@.str.475 = private unnamed_addr constant [13 x i8] c"venus0_core1\00", align 1
@.str.476 = private unnamed_addr constant [5 x i8] c"mdss\00", align 1
@.compoundliteral.477 = internal global [2 x i32] [i32 8988, i32 8992], align 4
@.str.478 = private unnamed_addr constant [11 x i8] c"camss_jpeg\00", align 1
@.str.479 = private unnamed_addr constant [10 x i8] c"camss_vfe\00", align 1
@.compoundliteral.480 = internal global [3 x i32] [i32 13992, i32 13996, i32 14000], align 4
@.str.481 = private unnamed_addr constant [6 x i8] c"oxili\00", align 1
@.compoundliteral.482 = internal global [1 x i32] [i32 16424], align 4
@.str.483 = private unnamed_addr constant [8 x i8] c"oxilicx\00", align 1
@.compoundliteral.484 = internal global [1 x ptr] [ptr @.str.2], align 4
@.compoundliteral.485 = internal global %struct.clk_init_data { ptr @.str.13, ptr @clk_pll_ops, ptr @.compoundliteral.484, ptr null, ptr null, i8 1, i32 0 }, align 4
@.compoundliteral.486 = internal global [1 x ptr] [ptr @.str.2], align 4
@.compoundliteral.487 = internal global %struct.clk_init_data { ptr @.str.33, ptr @clk_pll_ops, ptr @.compoundliteral.486, ptr null, ptr null, i8 1, i32 0 }, align 4
@llvm.compiler.used = appending global [7 x ptr] [ptr @__UNIQUE_ID_alias166, ptr @__UNIQUE_ID_description163, ptr @__UNIQUE_ID_file164, ptr @__UNIQUE_ID_license165, ptr @__exitcall_mmcc_apq8084_driver_exit, ptr @__initcall__kmod_mmcc_apq8084__162_3403_mmcc_apq8084_driver_init6, ptr @mmcc_apq8084_driver_exit], section "llvm.metadata"

; Function Attrs: cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync)
define internal i32 @mmcc_apq8084_driver_init() #0 section ".init.text" {
  %1 = tail call i32 @__platform_driver_register(ptr noundef nonnull @mmcc_apq8084_driver, ptr noundef null) #3
  ret i32 %1
}

; Function Attrs: cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync)
define internal void @mmcc_apq8084_driver_exit() #0 section ".exit.text" {
  tail call void @platform_driver_unregister(ptr noundef nonnull @mmcc_apq8084_driver) #3
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @platform_driver_unregister(ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__platform_driver_register(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define internal i32 @mmcc_apq8084_probe(ptr noundef %0) #2 {
  %2 = tail call i32 @qcom_cc_probe(ptr noundef %0, ptr noundef nonnull @mmcc_apq8084_desc) #3
  %3 = icmp eq i32 %2, 0
  br i1 %3, label %4, label %7

4:                                                ; preds = %1
  %5 = getelementptr inbounds %struct.platform_device, ptr %0, i32 0, i32 3
  %6 = tail call ptr @dev_get_regmap(ptr noundef %5, ptr noundef null) #3
  tail call void @clk_pll_configure_sr_hpm_lp(ptr noundef nonnull @mmpll1, ptr noundef %6, ptr noundef nonnull @mmpll1_config, i1 noundef zeroext true) #3
  tail call void @clk_pll_configure_sr_hpm_lp(ptr noundef nonnull @mmpll3, ptr noundef %6, ptr noundef nonnull @mmpll3_config, i1 noundef zeroext false) #3
  br label %7

7:                                                ; preds = %4, %1
  ret i32 %2
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @qcom_cc_probe(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dev_get_regmap(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @clk_pll_configure_sr_hpm_lp(ptr noundef, ptr noundef, ptr noundef, i1 noundef zeroext) local_unnamed_addr #1

attributes #0 = { cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { null_pointer_is_valid "frame-pointer"="none" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #2 = { nounwind null_pointer_is_valid sspstrong uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1, !2, !3, !4, !5, !6}
!llvm.ident = !{!7}

!0 = !{i32 1, !"wchar_size", i32 2}
!1 = !{i32 1, !"min_enum_size", i32 4}
!2 = !{i32 8, !"branch-target-enforcement", i32 0}
!3 = !{i32 8, !"sign-return-address", i32 0}
!4 = !{i32 8, !"sign-return-address-all", i32 0}
!5 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!6 = !{i32 7, !"uwtable", i32 1}
!7 = !{!"clang version 15.0.0 (/llk/llvm-project-main/clang 126a1f78513fb688819156df98cf7ea83b5e8c18)"}
