

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_28_2'
================================================================
* Date:           Sun Sep 15 03:41:15 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_activities
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.770 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_2  |       11|       11|         8|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.29>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 11 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 12 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv_i_i13_i_i8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i13_i_i8"   --->   Operation 13 'read' 'conv_i_i13_i_i8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv_i_i13_i_i8_cast = sext i16 %conv_i_i13_i_i8_read"   --->   Operation 14 'sext' 'conv_i_i13_i_i8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_5, i32 0, i32 0, void @empty_11, i32 1, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %i_3"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln0 = store i16 0, i16 %sum"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = load i3 %i_3" [nn.cpp:28->nn.cpp:80]   --->   Operation 20 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.68ns)   --->   "%icmp_ln28 = icmp_eq  i3 %i, i3 5" [nn.cpp:28->nn.cpp:80]   --->   Operation 21 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.68ns)   --->   "%add_ln28 = add i3 %i, i3 1" [nn.cpp:28->nn.cpp:80]   --->   Operation 22 'add' 'add_ln28' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.body8.i.split_ifconv, void %for.body24.i.preheader.exitStub" [nn.cpp:28->nn.cpp:80]   --->   Operation 23 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i3 %i" [nn.cpp:28->nn.cpp:80]   --->   Operation 24 'zext' 'zext_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%layer2_output_addr = getelementptr i16 %layer2_output, i64 0, i64 %zext_ln28" [nn.cpp:30->nn.cpp:80]   --->   Operation 25 'getelementptr' 'layer2_output_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.15ns)   --->   "%layer2_output_load = load i3 %layer2_output_addr" [nn.cpp:30->nn.cpp:80]   --->   Operation 26 'load' 'layer2_output_load' <Predicate = (!icmp_ln28)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln28 = store i3 %add_ln28, i3 %i_3" [nn.cpp:28->nn.cpp:80]   --->   Operation 27 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.45>
ST_2 : Operation 28 [1/2] (2.15ns)   --->   "%layer2_output_load = load i3 %layer2_output_addr" [nn.cpp:30->nn.cpp:80]   --->   Operation 28 'load' 'layer2_output_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i16 %layer2_output_load" [nn.cpp:30->nn.cpp:80]   --->   Operation 29 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.14ns)   --->   "%x = sub i17 %sext_ln30, i17 %conv_i_i13_i_i8_cast" [nn.cpp:30->nn.cpp:80]   --->   Operation 30 'sub' 'x' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%x_l_int = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %x, i32 8, i32 11" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:192->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 31 'partselect' 'x_l_int' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i17 %x" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:194->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 32 'trunc' 'trunc_ln194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%x_l_fract = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln194, i3 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:194->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 33 'bitconcatenate' 'x_l_fract' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 16" [nn.cpp:30->nn.cpp:80]   --->   Operation 34 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 11" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 35 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%overf = xor i1 %tmp_1, i1 %tmp_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 36 'xor' 'overf' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 12" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 37 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%xor_ln198 = xor i1 %tmp_1, i1 %tmp_3" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 38 'xor' 'xor_ln198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 13" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 39 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%xor_ln198_1 = xor i1 %tmp_1, i1 %tmp_4" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 40 'xor' 'xor_ln198_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 14" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 41 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%xor_ln198_2 = xor i1 %tmp_1, i1 %tmp_5" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 42 'xor' 'xor_ln198_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.77ns)   --->   "%icmp_ln202 = icmp_eq  i4 %x_l_int, i4 7" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 43 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (2.12ns)   --->   "%icmp_ln202_1 = icmp_ugt  i11 %x_l_fract, i11 1280" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 44 'icmp' 'icmp_ln202_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %x, i32 7, i32 10" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:212->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 45 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%x_msb_ind_2 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %x, i32 2, i32 6" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:214->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 46 'partselect' 'x_msb_ind_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln217 = trunc i17 %x" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:217->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 47 'trunc' 'trunc_ln217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%x_lsb_ind = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln217, i3 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:217->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 48 'bitconcatenate' 'x_lsb_ind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i5 %x_lsb_ind" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 49 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%f_x_lsb_table_addr = getelementptr i11 %f_x_lsb_table, i64 0, i64 %zext_ln230" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 50 'getelementptr' 'f_x_lsb_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (2.15ns)   --->   "%f_x_lsb = load i5 %f_x_lsb_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 51 'load' 'f_x_lsb' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i5 %x_msb_ind_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 52 'zext' 'zext_ln245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%exp_x_msb_2_m_1_table_addr = getelementptr i25 %exp_x_msb_2_m_1_table, i64 0, i64 %zext_ln245" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 53 'getelementptr' 'exp_x_msb_2_m_1_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (2.15ns)   --->   "%exp_x_msb_2_m_1 = load i5 %exp_x_msb_2_m_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 54 'load' 'exp_x_msb_2_m_1' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_2 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202 = or i1 %xor_ln198, i1 %overf" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 55 'or' 'or_ln202' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%or_ln202_1 = or i1 %xor_ln198_1, i1 %xor_ln198_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 56 'or' 'or_ln202_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_2 = or i1 %or_ln202_1, i1 %or_ln202" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 57 'or' 'or_ln202_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 15" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 58 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%xor_ln198_3 = xor i1 %tmp_1, i1 %tmp_6" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 59 'xor' 'xor_ln198_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%and_ln202 = and i1 %icmp_ln202, i1 %icmp_ln202_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 60 'and' 'and_ln202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/2] (2.15ns)   --->   "%f_x_lsb = load i5 %f_x_lsb_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 61 'load' 'f_x_lsb' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_3 : Operation 62 [1/2] (2.15ns)   --->   "%exp_x_msb_2_m_1 = load i5 %exp_x_msb_2_m_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 62 'load' 'exp_x_msb_2_m_1' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%or_ln202_3 = or i1 %and_ln202, i1 %xor_ln198_3" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 63 'or' 'or_ln202_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_4 = or i1 %or_ln202_3, i1 %or_ln202_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 64 'or' 'or_ln202_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.77>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%x_msb_ind_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp_1, i4 %tmp" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:212->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 65 'bitconcatenate' 'x_msb_ind_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%exp_x_lsb_m_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i2.i5.i11, i2 %trunc_ln217, i5 0, i11 %f_x_lsb" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:233->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 66 'bitconcatenate' 'exp_x_lsb_m_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i25 %exp_x_msb_2_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 67 'zext' 'zext_ln247' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i18 %exp_x_lsb_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 68 'zext' 'zext_ln247_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (6.77ns)   --->   "%f_x_msb_2_lsb = mul i43 %zext_ln247, i43 %zext_ln247_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 69 'mul' 'f_x_msb_2_lsb' <Predicate = (!or_ln202_4)> <Delay = 6.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i19 @_ssdm_op_PartSelect.i19.i43.i32.i32, i43 %f_x_msb_2_lsb, i32 24, i32 42" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 70 'partselect' 'trunc_ln2' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i5 %x_msb_ind_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 71 'zext' 'zext_ln261' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_addr = getelementptr i25 %exp_x_msb_1_table, i64 0, i64 %zext_ln261" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 72 'getelementptr' 'exp_x_msb_1_table_addr' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (2.15ns)   --->   "%exp_x_msb_1 = load i5 %exp_x_msb_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 73 'load' 'exp_x_msb_1' <Predicate = (!or_ln202_4)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 5 <SV = 4> <Delay = 4.70>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i19 %trunc_ln2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 74 'zext' 'zext_ln249' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1, i2 %trunc_ln217, i5 0, i11 %f_x_lsb, i1 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 75 'bitconcatenate' 'shl_ln2' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln249_1 = zext i19 %shl_ln2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 76 'zext' 'zext_ln249_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.25ns)   --->   "%add_ln249 = add i20 %zext_ln249_1, i20 %zext_ln249" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 77 'add' 'add_ln249' <Predicate = (!or_ln202_4)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln249_2 = zext i20 %add_ln249" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 78 'zext' 'zext_ln249_2' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.45ns)   --->   "%exp_x_msb_2_lsb_m_1 = add i25 %exp_x_msb_2_m_1, i25 %zext_ln249_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 79 'add' 'exp_x_msb_2_lsb_m_1' <Predicate = (!or_ln202_4)> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/2] (2.15ns)   --->   "%exp_x_msb_1 = load i5 %exp_x_msb_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 80 'load' 'exp_x_msb_1' <Predicate = (!or_ln202_4)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 6 <SV = 5> <Delay = 6.77>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i25 %exp_x_msb_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 81 'zext' 'zext_ln262' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln262_1 = zext i25 %exp_x_msb_2_lsb_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 82 'zext' 'zext_ln262_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (6.77ns)   --->   "%y_lo = mul i50 %zext_ln262_1, i50 %zext_ln262" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 83 'mul' 'y_lo' <Predicate = (!or_ln202_4)> <Delay = 6.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%y_lo_s = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %y_lo, i32 25, i32 49" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:263->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 84 'partselect' 'y_lo_s' <Predicate = (!or_ln202_4)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.45>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%y = xor i1 %tmp_1, i1 1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:203->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 85 'xor' 'y' <Predicate = (or_ln202_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%select_ln190 = select i1 %y, i22 4194303, i22 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:190->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 86 'select' 'select_ln190' <Predicate = (or_ln202_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (2.45ns)   --->   "%y_l = add i25 %exp_x_msb_1, i25 %y_lo_s" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:264->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 87 'add' 'y_l' <Predicate = (!or_ln202_4)> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%y_1 = partselect i22 @_ssdm_op_PartSelect.i22.i25.i32.i32, i25 %y_l, i32 3, i32 24" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:265->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 88 'partselect' 'y_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (1.11ns) (out node of the LUT)   --->   "%y_2 = select i1 %or_ln202_4, i22 %select_ln190, i22 %y_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 89 'select' 'y_2' <Predicate = true> <Delay = 1.11> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i22.i32.i32, i22 %y_2, i32 20, i32 21" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 90 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.58ns)   --->   "%overf_1 = icmp_ne  i2 %tmp_7, i2 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 91 'icmp' 'overf_1' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %y_2, i32 19" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 92 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%overf_2 = or i1 %tmp_8, i1 %overf_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 93 'or' 'overf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %y_2, i32 3, i32 18" [nn.cpp:30->nn.cpp:80]   --->   Operation 94 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln274 = select i1 %overf_2, i16 65535, i16 %tmp_s" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:274->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 95 'select' 'select_ln274' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%sum_load = load i16 %sum"   --->   Operation 105 'load' 'sum_load' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %sum_4_out, i16 %sum_load"   --->   Operation 106 'write' 'write_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.75>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%sum_load_1 = load i16 %sum" [nn.cpp:31->nn.cpp:80]   --->   Operation 96 'load' 'sum_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11" [nn.cpp:29->nn.cpp:80]   --->   Operation 97 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [nn.cpp:19->nn.cpp:80]   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [nn.cpp:28->nn.cpp:80]   --->   Operation 99 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln28" [nn.cpp:30->nn.cpp:80]   --->   Operation 100 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (2.15ns)   --->   "%store_ln30 = store i16 %select_ln274, i3 %output_r_addr" [nn.cpp:30->nn.cpp:80]   --->   Operation 101 'store' 'store_ln30' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5> <RAM>
ST_8 : Operation 102 [1/1] (2.14ns)   --->   "%sum_4 = add i16 %select_ln274, i16 %sum_load_1" [nn.cpp:31->nn.cpp:80]   --->   Operation 102 'add' 'sum_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (1.61ns)   --->   "%store_ln28 = store i16 %sum_4, i16 %sum" [nn.cpp:28->nn.cpp:80]   --->   Operation 103 'store' 'store_ln28' <Predicate = true> <Delay = 1.61>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.body8.i" [nn.cpp:28->nn.cpp:80]   --->   Operation 104 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer2_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_i_i13_i_i8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ sum_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ f_x_lsb_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                        (alloca           ) [ 011111111]
i_3                        (alloca           ) [ 010000000]
conv_i_i13_i_i8_read       (read             ) [ 000000000]
conv_i_i13_i_i8_cast       (sext             ) [ 011000000]
specmemcore_ln0            (specmemcore      ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
store_ln0                  (store            ) [ 000000000]
store_ln0                  (store            ) [ 000000000]
br_ln0                     (br               ) [ 000000000]
i                          (load             ) [ 000000000]
icmp_ln28                  (icmp             ) [ 011111110]
add_ln28                   (add              ) [ 000000000]
br_ln28                    (br               ) [ 000000000]
zext_ln28                  (zext             ) [ 011111111]
layer2_output_addr         (getelementptr    ) [ 011000000]
store_ln28                 (store            ) [ 000000000]
layer2_output_load         (load             ) [ 000000000]
sext_ln30                  (sext             ) [ 000000000]
x                          (sub              ) [ 010100000]
x_l_int                    (partselect       ) [ 000000000]
trunc_ln194                (trunc            ) [ 000000000]
x_l_fract                  (bitconcatenate   ) [ 000000000]
tmp_1                      (bitselect        ) [ 010111110]
tmp_2                      (bitselect        ) [ 000000000]
overf                      (xor              ) [ 000000000]
tmp_3                      (bitselect        ) [ 000000000]
xor_ln198                  (xor              ) [ 000000000]
tmp_4                      (bitselect        ) [ 000000000]
xor_ln198_1                (xor              ) [ 000000000]
tmp_5                      (bitselect        ) [ 000000000]
xor_ln198_2                (xor              ) [ 000000000]
icmp_ln202                 (icmp             ) [ 010100000]
icmp_ln202_1               (icmp             ) [ 010100000]
tmp                        (partselect       ) [ 010110000]
x_msb_ind_2                (partselect       ) [ 000000000]
trunc_ln217                (trunc            ) [ 010111000]
x_lsb_ind                  (bitconcatenate   ) [ 000000000]
zext_ln230                 (zext             ) [ 000000000]
f_x_lsb_table_addr         (getelementptr    ) [ 010100000]
zext_ln245                 (zext             ) [ 000000000]
exp_x_msb_2_m_1_table_addr (getelementptr    ) [ 010100000]
or_ln202                   (or               ) [ 000000000]
or_ln202_1                 (or               ) [ 000000000]
or_ln202_2                 (or               ) [ 010100000]
tmp_6                      (bitselect        ) [ 000000000]
xor_ln198_3                (xor              ) [ 000000000]
and_ln202                  (and              ) [ 000000000]
f_x_lsb                    (load             ) [ 010011000]
exp_x_msb_2_m_1            (load             ) [ 010011000]
or_ln202_3                 (or               ) [ 000000000]
or_ln202_4                 (or               ) [ 010011110]
x_msb_ind_1                (bitconcatenate   ) [ 000000000]
exp_x_lsb_m_1              (bitconcatenate   ) [ 000000000]
zext_ln247                 (zext             ) [ 000000000]
zext_ln247_1               (zext             ) [ 000000000]
f_x_msb_2_lsb              (mul              ) [ 000000000]
trunc_ln2                  (partselect       ) [ 010001000]
zext_ln261                 (zext             ) [ 000000000]
exp_x_msb_1_table_addr     (getelementptr    ) [ 010001000]
zext_ln249                 (zext             ) [ 000000000]
shl_ln2                    (bitconcatenate   ) [ 000000000]
zext_ln249_1               (zext             ) [ 000000000]
add_ln249                  (add              ) [ 000000000]
zext_ln249_2               (zext             ) [ 000000000]
exp_x_msb_2_lsb_m_1        (add              ) [ 010000100]
exp_x_msb_1                (load             ) [ 010000110]
zext_ln262                 (zext             ) [ 000000000]
zext_ln262_1               (zext             ) [ 000000000]
y_lo                       (mul              ) [ 000000000]
y_lo_s                     (partselect       ) [ 010000010]
y                          (xor              ) [ 000000000]
select_ln190               (select           ) [ 000000000]
y_l                        (add              ) [ 000000000]
y_1                        (partselect       ) [ 000000000]
y_2                        (select           ) [ 000000000]
tmp_7                      (partselect       ) [ 000000000]
overf_1                    (icmp             ) [ 000000000]
tmp_8                      (bitselect        ) [ 000000000]
overf_2                    (or               ) [ 000000000]
tmp_s                      (partselect       ) [ 000000000]
select_ln274               (select           ) [ 010000001]
sum_load_1                 (load             ) [ 000000000]
specpipeline_ln29          (specpipeline     ) [ 000000000]
speclooptripcount_ln19     (speclooptripcount) [ 000000000]
specloopname_ln28          (specloopname     ) [ 000000000]
output_r_addr              (getelementptr    ) [ 000000000]
store_ln30                 (store            ) [ 000000000]
sum_4                      (add              ) [ 000000000]
store_ln28                 (store            ) [ 000000000]
br_ln28                    (br               ) [ 000000000]
sum_load                   (load             ) [ 000000000]
write_ln0                  (write            ) [ 000000000]
ret_ln0                    (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer2_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_i_i13_i_i8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i13_i_i8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sum_4_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_4_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="f_x_lsb_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_x_msb_2_m_1_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="exp_x_msb_1_table">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i2.i5.i11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="sum_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_3_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="conv_i_i13_i_i8_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i13_i_i8_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln0_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="16" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="165" class="1004" name="layer2_output_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="f_x_lsb_table_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="11" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_lsb_table_addr/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_lsb/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="exp_x_msb_2_m_1_table_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="25" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_2_m_1_table_addr/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_2_m_1/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="exp_x_msb_1_table_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="25" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="5" slack="0"/>
<pin id="208" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_addr/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="output_r_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="3" slack="7"/>
<pin id="221" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/8 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln30_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="1"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/8 "/>
</bind>
</comp>

<comp id="230" class="1004" name="y_lo_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="25" slack="0"/>
<pin id="232" dir="0" index="1" bw="25" slack="0"/>
<pin id="233" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="y_lo/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="conv_i_i13_i_i8_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i_i13_i_i8_cast/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln0_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="i_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln28_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="0" index="1" bw="3" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln28_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln28_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln28_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="3" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sext_ln30_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="x_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="16" slack="1"/>
<pin id="280" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="x_l_int_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="17" slack="0"/>
<pin id="285" dir="0" index="2" bw="5" slack="0"/>
<pin id="286" dir="0" index="3" bw="5" slack="0"/>
<pin id="287" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_l_int/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln194_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="17" slack="0"/>
<pin id="294" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln194/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="x_l_fract_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="11" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_l_fract/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="17" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="17" slack="0"/>
<pin id="315" dir="0" index="2" bw="5" slack="0"/>
<pin id="316" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="overf_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="overf/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_3_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="17" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="xor_ln198_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="17" slack="0"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="xor_ln198_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198_1/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_5_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="17" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="0"/>
<pin id="358" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="xor_ln198_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198_2/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln202_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="0" index="1" bw="4" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln202_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="11" slack="0"/>
<pin id="376" dir="0" index="1" bw="11" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202_1/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="17" slack="0"/>
<pin id="383" dir="0" index="2" bw="4" slack="0"/>
<pin id="384" dir="0" index="3" bw="5" slack="0"/>
<pin id="385" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="x_msb_ind_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="0" index="1" bw="17" slack="0"/>
<pin id="393" dir="0" index="2" bw="3" slack="0"/>
<pin id="394" dir="0" index="3" bw="4" slack="0"/>
<pin id="395" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_msb_ind_2/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln217_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="17" slack="0"/>
<pin id="402" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln217/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="x_lsb_ind_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="0"/>
<pin id="406" dir="0" index="1" bw="2" slack="0"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_lsb_ind/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln230_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln245_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln245/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="or_ln202_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="or_ln202_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_1/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="or_ln202_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_2/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_6_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="17" slack="1"/>
<pin id="443" dir="0" index="2" bw="5" slack="0"/>
<pin id="444" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="xor_ln198_3_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198_3/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="and_ln202_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="0" index="1" bw="1" slack="1"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln202/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="or_ln202_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_3/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="or_ln202_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="1"/>
<pin id="465" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_4/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="x_msb_ind_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="2"/>
<pin id="470" dir="0" index="2" bw="4" slack="2"/>
<pin id="471" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_msb_ind_1/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="exp_x_lsb_m_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="18" slack="0"/>
<pin id="475" dir="0" index="1" bw="2" slack="2"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="0" index="3" bw="11" slack="1"/>
<pin id="478" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_x_lsb_m_1/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln247_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="25" slack="1"/>
<pin id="483" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln247_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="18" slack="0"/>
<pin id="486" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247_1/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="f_x_msb_2_lsb_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="25" slack="0"/>
<pin id="490" dir="0" index="1" bw="18" slack="0"/>
<pin id="491" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="f_x_msb_2_lsb/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="19" slack="0"/>
<pin id="496" dir="0" index="1" bw="43" slack="0"/>
<pin id="497" dir="0" index="2" bw="6" slack="0"/>
<pin id="498" dir="0" index="3" bw="7" slack="0"/>
<pin id="499" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln261_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln249_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="19" slack="1"/>
<pin id="511" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="shl_ln2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="19" slack="0"/>
<pin id="514" dir="0" index="1" bw="2" slack="3"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="0" index="3" bw="11" slack="2"/>
<pin id="517" dir="0" index="4" bw="1" slack="0"/>
<pin id="518" dir="1" index="5" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln249_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="19" slack="0"/>
<pin id="524" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249_1/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln249_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="19" slack="0"/>
<pin id="528" dir="0" index="1" bw="19" slack="0"/>
<pin id="529" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln249/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln249_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="20" slack="0"/>
<pin id="534" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249_2/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="exp_x_msb_2_lsb_m_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="25" slack="2"/>
<pin id="538" dir="0" index="1" bw="20" slack="0"/>
<pin id="539" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_2_lsb_m_1/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln262_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="25" slack="1"/>
<pin id="543" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln262/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln262_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="25" slack="1"/>
<pin id="547" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln262_1/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="y_lo_s_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="25" slack="0"/>
<pin id="551" dir="0" index="1" bw="50" slack="0"/>
<pin id="552" dir="0" index="2" bw="6" slack="0"/>
<pin id="553" dir="0" index="3" bw="7" slack="0"/>
<pin id="554" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_lo_s/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="y_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="5"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y/7 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln190_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln190/7 "/>
</bind>
</comp>

<comp id="572" class="1004" name="y_l_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="25" slack="2"/>
<pin id="574" dir="0" index="1" bw="25" slack="1"/>
<pin id="575" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="y_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="22" slack="0"/>
<pin id="578" dir="0" index="1" bw="25" slack="0"/>
<pin id="579" dir="0" index="2" bw="3" slack="0"/>
<pin id="580" dir="0" index="3" bw="6" slack="0"/>
<pin id="581" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_1/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="y_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="4"/>
<pin id="588" dir="0" index="1" bw="22" slack="0"/>
<pin id="589" dir="0" index="2" bw="22" slack="0"/>
<pin id="590" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_7_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="2" slack="0"/>
<pin id="595" dir="0" index="1" bw="22" slack="0"/>
<pin id="596" dir="0" index="2" bw="6" slack="0"/>
<pin id="597" dir="0" index="3" bw="6" slack="0"/>
<pin id="598" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="603" class="1004" name="overf_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="2" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="overf_1/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_8_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="22" slack="0"/>
<pin id="612" dir="0" index="2" bw="6" slack="0"/>
<pin id="613" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="overf_2_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="overf_2/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_s_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="0"/>
<pin id="625" dir="0" index="1" bw="22" slack="0"/>
<pin id="626" dir="0" index="2" bw="3" slack="0"/>
<pin id="627" dir="0" index="3" bw="6" slack="0"/>
<pin id="628" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="select_ln274_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="0" index="2" bw="16" slack="0"/>
<pin id="637" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274/7 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sum_load_1_load_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="16" slack="7"/>
<pin id="643" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/8 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sum_4_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="1"/>
<pin id="646" dir="0" index="1" bw="16" slack="0"/>
<pin id="647" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_4/8 "/>
</bind>
</comp>

<comp id="649" class="1004" name="store_ln28_store_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="16" slack="0"/>
<pin id="651" dir="0" index="1" bw="16" slack="7"/>
<pin id="652" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/8 "/>
</bind>
</comp>

<comp id="654" class="1004" name="sum_load_load_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="6"/>
<pin id="656" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/7 "/>
</bind>
</comp>

<comp id="658" class="1005" name="sum_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="16" slack="0"/>
<pin id="660" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="666" class="1005" name="i_3_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="3" slack="0"/>
<pin id="668" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="673" class="1005" name="conv_i_i13_i_i8_cast_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="17" slack="1"/>
<pin id="675" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i13_i_i8_cast "/>
</bind>
</comp>

<comp id="678" class="1005" name="icmp_ln28_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="6"/>
<pin id="680" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="682" class="1005" name="zext_ln28_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="64" slack="7"/>
<pin id="684" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="687" class="1005" name="layer2_output_addr_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="1"/>
<pin id="689" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_addr "/>
</bind>
</comp>

<comp id="692" class="1005" name="x_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="17" slack="1"/>
<pin id="694" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="697" class="1005" name="tmp_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="1"/>
<pin id="699" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="704" class="1005" name="icmp_ln202_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="1"/>
<pin id="706" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln202 "/>
</bind>
</comp>

<comp id="709" class="1005" name="icmp_ln202_1_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="1"/>
<pin id="711" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln202_1 "/>
</bind>
</comp>

<comp id="714" class="1005" name="tmp_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="4" slack="2"/>
<pin id="716" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="719" class="1005" name="trunc_ln217_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="2" slack="2"/>
<pin id="721" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln217 "/>
</bind>
</comp>

<comp id="725" class="1005" name="f_x_lsb_table_addr_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="5" slack="1"/>
<pin id="727" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb_table_addr "/>
</bind>
</comp>

<comp id="730" class="1005" name="exp_x_msb_2_m_1_table_addr_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="5" slack="1"/>
<pin id="732" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1_table_addr "/>
</bind>
</comp>

<comp id="735" class="1005" name="or_ln202_2_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="1"/>
<pin id="737" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln202_2 "/>
</bind>
</comp>

<comp id="740" class="1005" name="f_x_lsb_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="11" slack="1"/>
<pin id="742" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb "/>
</bind>
</comp>

<comp id="746" class="1005" name="exp_x_msb_2_m_1_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="25" slack="1"/>
<pin id="748" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1 "/>
</bind>
</comp>

<comp id="752" class="1005" name="or_ln202_4_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="1"/>
<pin id="754" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="or_ln202_4 "/>
</bind>
</comp>

<comp id="757" class="1005" name="trunc_ln2_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="19" slack="1"/>
<pin id="759" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="762" class="1005" name="exp_x_msb_1_table_addr_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="5" slack="1"/>
<pin id="764" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_addr "/>
</bind>
</comp>

<comp id="767" class="1005" name="exp_x_msb_2_lsb_m_1_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="25" slack="1"/>
<pin id="769" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_lsb_m_1 "/>
</bind>
</comp>

<comp id="772" class="1005" name="exp_x_msb_1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="25" slack="1"/>
<pin id="774" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1 "/>
</bind>
</comp>

<comp id="778" class="1005" name="y_lo_s_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="25" slack="1"/>
<pin id="780" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="y_lo_s "/>
</bind>
</comp>

<comp id="783" class="1005" name="select_ln274_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="16" slack="1"/>
<pin id="785" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln274 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="142" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="44" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="44" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="4" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="237"><net_src comp="152" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="248" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="248" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="272"><net_src comp="257" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="172" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="46" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="277" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="50" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="295"><net_src comp="277" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="52" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="36" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="54" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="277" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="56" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="277" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="50" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="304" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="312" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="277" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="58" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="304" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="326" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="54" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="277" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="60" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="304" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="340" pin="3"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="277" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="62" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="366"><net_src comp="304" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="354" pin="3"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="282" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="64" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="296" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="66" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="46" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="277" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="68" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="70" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="396"><net_src comp="72" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="277" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="74" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="76" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="403"><net_src comp="277" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="78" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="36" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="404" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="420"><net_src comp="390" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="426"><net_src comp="334" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="320" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="348" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="362" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="422" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="54" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="80" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="451"><net_src comp="440" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="460"><net_src comp="452" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="447" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="82" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="479"><net_src comp="84" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="86" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="487"><net_src comp="473" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="481" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="88" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="90" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="92" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="507"><net_src comp="467" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="519"><net_src comp="94" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="86" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="96" pin="0"/><net_sink comp="512" pin=4"/></net>

<net id="525"><net_src comp="512" pin="5"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="509" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="532" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="541" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="548"><net_src comp="545" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="555"><net_src comp="98" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="230" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="100" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="558"><net_src comp="102" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="563"><net_src comp="104" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="559" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="106" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="108" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="582"><net_src comp="110" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="572" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="112" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="90" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="591"><net_src comp="564" pin="3"/><net_sink comp="586" pin=1"/></net>

<net id="592"><net_src comp="576" pin="4"/><net_sink comp="586" pin=2"/></net>

<net id="599"><net_src comp="114" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="586" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="116" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="602"><net_src comp="118" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="607"><net_src comp="593" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="120" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="614"><net_src comp="122" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="586" pin="3"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="124" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="621"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="603" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="629"><net_src comp="126" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="586" pin="3"/><net_sink comp="623" pin=1"/></net>

<net id="631"><net_src comp="112" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="632"><net_src comp="128" pin="0"/><net_sink comp="623" pin=3"/></net>

<net id="638"><net_src comp="617" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="130" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="623" pin="4"/><net_sink comp="633" pin=2"/></net>

<net id="648"><net_src comp="641" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="644" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="654" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="661"><net_src comp="144" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="664"><net_src comp="658" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="665"><net_src comp="658" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="669"><net_src comp="148" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="672"><net_src comp="666" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="676"><net_src comp="234" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="681"><net_src comp="251" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="263" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="690"><net_src comp="165" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="695"><net_src comp="277" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="700"><net_src comp="304" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="703"><net_src comp="697" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="707"><net_src comp="368" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="712"><net_src comp="374" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="717"><net_src comp="380" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="722"><net_src comp="400" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="728"><net_src comp="178" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="733"><net_src comp="191" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="738"><net_src comp="434" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="743"><net_src comp="185" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="473" pin=3"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="512" pin=3"/></net>

<net id="749"><net_src comp="198" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="755"><net_src comp="462" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="760"><net_src comp="494" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="765"><net_src comp="204" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="770"><net_src comp="536" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="775"><net_src comp="211" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="781"><net_src comp="549" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="786"><net_src comp="633" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="644" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
	Port: sum_4_out | {7 }
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_28_2 : layer2_output | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_28_2 : conv_i_i13_i_i8 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_28_2 : f_x_lsb_table | {2 3 }
	Port: neural_network_Pipeline_VITIS_LOOP_28_2 : exp_x_msb_2_m_1_table | {2 3 }
	Port: neural_network_Pipeline_VITIS_LOOP_28_2 : exp_x_msb_1_table | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln28 : 2
		add_ln28 : 2
		br_ln28 : 3
		zext_ln28 : 2
		layer2_output_addr : 3
		layer2_output_load : 4
		store_ln28 : 3
	State 2
		sext_ln30 : 1
		x : 2
		x_l_int : 3
		trunc_ln194 : 3
		x_l_fract : 4
		tmp_1 : 3
		tmp_2 : 3
		overf : 4
		tmp_3 : 3
		xor_ln198 : 4
		tmp_4 : 3
		xor_ln198_1 : 4
		tmp_5 : 3
		xor_ln198_2 : 4
		icmp_ln202 : 4
		icmp_ln202_1 : 5
		tmp : 3
		x_msb_ind_2 : 3
		trunc_ln217 : 3
		x_lsb_ind : 4
		zext_ln230 : 5
		f_x_lsb_table_addr : 6
		f_x_lsb : 7
		zext_ln245 : 4
		exp_x_msb_2_m_1_table_addr : 5
		exp_x_msb_2_m_1 : 6
		or_ln202 : 4
		or_ln202_1 : 4
		or_ln202_2 : 4
	State 3
		xor_ln198_3 : 1
		or_ln202_3 : 1
		or_ln202_4 : 1
	State 4
		zext_ln247_1 : 1
		f_x_msb_2_lsb : 2
		trunc_ln2 : 3
		zext_ln261 : 1
		exp_x_msb_1_table_addr : 2
		exp_x_msb_1 : 3
	State 5
		zext_ln249_1 : 1
		add_ln249 : 2
		zext_ln249_2 : 3
		exp_x_msb_2_lsb_m_1 : 4
	State 6
		y_lo : 1
		y_lo_s : 2
	State 7
		y_1 : 1
		y_2 : 2
		tmp_7 : 3
		overf_1 : 4
		tmp_8 : 3
		overf_2 : 5
		tmp_s : 3
		select_ln274 : 5
		write_ln0 : 1
	State 8
		store_ln30 : 1
		sum_4 : 1
		store_ln28 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln28_fu_257         |    0    |    0    |    11   |
|          |         add_ln249_fu_526         |    0    |    0    |    26   |
|    add   |    exp_x_msb_2_lsb_m_1_fu_536    |    0    |    0    |    32   |
|          |            y_l_fu_572            |    0    |    0    |    32   |
|          |           sum_4_fu_644           |    0    |    0    |    23   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |            y_lo_fu_230           |    2    |    0    |    48   |
|          |       f_x_msb_2_lsb_fu_488       |    1    |    0    |    48   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln28_fu_251         |    0    |    0    |    11   |
|   icmp   |         icmp_ln202_fu_368        |    0    |    0    |    13   |
|          |        icmp_ln202_1_fu_374       |    0    |    0    |    18   |
|          |          overf_1_fu_603          |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln190_fu_564       |    0    |    0    |    2    |
|  select  |            y_2_fu_586            |    0    |    0    |    22   |
|          |        select_ln274_fu_633       |    0    |    0    |    16   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |             x_fu_277             |    0    |    0    |    23   |
|----------|----------------------------------|---------|---------|---------|
|          |           overf_fu_320           |    0    |    0    |    2    |
|          |         xor_ln198_fu_334         |    0    |    0    |    2    |
|    xor   |        xor_ln198_1_fu_348        |    0    |    0    |    2    |
|          |        xor_ln198_2_fu_362        |    0    |    0    |    2    |
|          |        xor_ln198_3_fu_447        |    0    |    0    |    2    |
|          |             y_fu_559             |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln202_fu_422         |    0    |    0    |    2    |
|          |         or_ln202_1_fu_428        |    0    |    0    |    2    |
|    or    |         or_ln202_2_fu_434        |    0    |    0    |    2    |
|          |         or_ln202_3_fu_456        |    0    |    0    |    2    |
|          |         or_ln202_4_fu_462        |    0    |    0    |    2    |
|          |          overf_2_fu_617          |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    and   |         and_ln202_fu_452         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|   read   | conv_i_i13_i_i8_read_read_fu_152 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_158      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |    conv_i_i13_i_i8_cast_fu_234   |    0    |    0    |    0    |
|          |         sext_ln30_fu_273         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln28_fu_263         |    0    |    0    |    0    |
|          |         zext_ln230_fu_412        |    0    |    0    |    0    |
|          |         zext_ln245_fu_417        |    0    |    0    |    0    |
|          |         zext_ln247_fu_481        |    0    |    0    |    0    |
|          |        zext_ln247_1_fu_484       |    0    |    0    |    0    |
|   zext   |         zext_ln261_fu_504        |    0    |    0    |    0    |
|          |         zext_ln249_fu_509        |    0    |    0    |    0    |
|          |        zext_ln249_1_fu_522       |    0    |    0    |    0    |
|          |        zext_ln249_2_fu_532       |    0    |    0    |    0    |
|          |         zext_ln262_fu_541        |    0    |    0    |    0    |
|          |        zext_ln262_1_fu_545       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          x_l_int_fu_282          |    0    |    0    |    0    |
|          |            tmp_fu_380            |    0    |    0    |    0    |
|          |        x_msb_ind_2_fu_390        |    0    |    0    |    0    |
|partselect|         trunc_ln2_fu_494         |    0    |    0    |    0    |
|          |           y_lo_s_fu_549          |    0    |    0    |    0    |
|          |            y_1_fu_576            |    0    |    0    |    0    |
|          |           tmp_7_fu_593           |    0    |    0    |    0    |
|          |           tmp_s_fu_623           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln194_fu_292        |    0    |    0    |    0    |
|          |        trunc_ln217_fu_400        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         x_l_fract_fu_296         |    0    |    0    |    0    |
|          |         x_lsb_ind_fu_404         |    0    |    0    |    0    |
|bitconcatenate|        x_msb_ind_1_fu_467        |    0    |    0    |    0    |
|          |       exp_x_lsb_m_1_fu_473       |    0    |    0    |    0    |
|          |          shl_ln2_fu_512          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_1_fu_304           |    0    |    0    |    0    |
|          |           tmp_2_fu_312           |    0    |    0    |    0    |
|          |           tmp_3_fu_326           |    0    |    0    |    0    |
| bitselect|           tmp_4_fu_340           |    0    |    0    |    0    |
|          |           tmp_5_fu_354           |    0    |    0    |    0    |
|          |           tmp_6_fu_440           |    0    |    0    |    0    |
|          |           tmp_8_fu_609           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    3    |    0    |   361   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|   conv_i_i13_i_i8_cast_reg_673   |   17   |
|        exp_x_msb_1_reg_772       |   25   |
|  exp_x_msb_1_table_addr_reg_762  |    5   |
|    exp_x_msb_2_lsb_m_1_reg_767   |   25   |
|      exp_x_msb_2_m_1_reg_746     |   25   |
|exp_x_msb_2_m_1_table_addr_reg_730|    5   |
|          f_x_lsb_reg_740         |   11   |
|    f_x_lsb_table_addr_reg_725    |    5   |
|            i_3_reg_666           |    3   |
|       icmp_ln202_1_reg_709       |    1   |
|        icmp_ln202_reg_704        |    1   |
|         icmp_ln28_reg_678        |    1   |
|    layer2_output_addr_reg_687    |    3   |
|        or_ln202_2_reg_735        |    1   |
|        or_ln202_4_reg_752        |    1   |
|       select_ln274_reg_783       |   16   |
|            sum_reg_658           |   16   |
|           tmp_1_reg_697          |    1   |
|            tmp_reg_714           |    4   |
|        trunc_ln217_reg_719       |    2   |
|         trunc_ln2_reg_757        |   19   |
|             x_reg_692            |   17   |
|          y_lo_s_reg_778          |   25   |
|         zext_ln28_reg_682        |   64   |
+----------------------------------+--------+
|               Total              |   293  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_172 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_185 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_198 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_211 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   36   ||   6.44  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   361  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   293  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    6   |   293  |   397  |
+-----------+--------+--------+--------+--------+
