<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › usb › gadget › mv_udc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>mv_udc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2011 Marvell International Ltd. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __MV_UDC_H</span>
<span class="cp">#define __MV_UDC_H</span>

<span class="cp">#define VUSBHS_MAX_PORTS	8</span>

<span class="cp">#define DQH_ALIGNMENT		2048</span>
<span class="cp">#define DTD_ALIGNMENT		64</span>
<span class="cp">#define DMA_BOUNDARY		4096</span>

<span class="cp">#define EP_DIR_IN	1</span>
<span class="cp">#define EP_DIR_OUT	0</span>

<span class="cp">#define DMA_ADDR_INVALID	(~(dma_addr_t)0)</span>

<span class="cp">#define EP0_MAX_PKT_SIZE	64</span>
<span class="cm">/* ep0 transfer state */</span>
<span class="cp">#define WAIT_FOR_SETUP		0</span>
<span class="cp">#define DATA_STATE_XMIT		1</span>
<span class="cp">#define DATA_STATE_NEED_ZLP	2</span>
<span class="cp">#define WAIT_FOR_OUT_STATUS	3</span>
<span class="cp">#define DATA_STATE_RECV		4</span>

<span class="cp">#define CAPLENGTH_MASK		(0xff)</span>
<span class="cp">#define DCCPARAMS_DEN_MASK	(0x1f)</span>

<span class="cp">#define HCSPARAMS_PPC		(0x10)</span>

<span class="cm">/* Frame Index Register Bit Masks */</span>
<span class="cp">#define USB_FRINDEX_MASKS	0x3fff</span>

<span class="cm">/* Command Register Bit Masks */</span>
<span class="cp">#define USBCMD_RUN_STOP				(0x00000001)</span>
<span class="cp">#define USBCMD_CTRL_RESET			(0x00000002)</span>
<span class="cp">#define USBCMD_SETUP_TRIPWIRE_SET		(0x00002000)</span>
<span class="cp">#define USBCMD_SETUP_TRIPWIRE_CLEAR		(~USBCMD_SETUP_TRIPWIRE_SET)</span>

<span class="cp">#define USBCMD_ATDTW_TRIPWIRE_SET		(0x00004000)</span>
<span class="cp">#define USBCMD_ATDTW_TRIPWIRE_CLEAR		(~USBCMD_ATDTW_TRIPWIRE_SET)</span>

<span class="cm">/* bit 15,3,2 are for frame list size */</span>
<span class="cp">#define USBCMD_FRAME_SIZE_1024			(0x00000000) </span><span class="cm">/* 000 */</span><span class="cp"></span>
<span class="cp">#define USBCMD_FRAME_SIZE_512			(0x00000004) </span><span class="cm">/* 001 */</span><span class="cp"></span>
<span class="cp">#define USBCMD_FRAME_SIZE_256			(0x00000008) </span><span class="cm">/* 010 */</span><span class="cp"></span>
<span class="cp">#define USBCMD_FRAME_SIZE_128			(0x0000000C) </span><span class="cm">/* 011 */</span><span class="cp"></span>
<span class="cp">#define USBCMD_FRAME_SIZE_64			(0x00008000) </span><span class="cm">/* 100 */</span><span class="cp"></span>
<span class="cp">#define USBCMD_FRAME_SIZE_32			(0x00008004) </span><span class="cm">/* 101 */</span><span class="cp"></span>
<span class="cp">#define USBCMD_FRAME_SIZE_16			(0x00008008) </span><span class="cm">/* 110 */</span><span class="cp"></span>
<span class="cp">#define USBCMD_FRAME_SIZE_8			(0x0000800C) </span><span class="cm">/* 111 */</span><span class="cp"></span>

<span class="cp">#define EPCTRL_TX_ALL_MASK			(0xFFFF0000)</span>
<span class="cp">#define EPCTRL_RX_ALL_MASK			(0x0000FFFF)</span>

<span class="cp">#define EPCTRL_TX_DATA_TOGGLE_RST		(0x00400000)</span>
<span class="cp">#define EPCTRL_TX_EP_STALL			(0x00010000)</span>
<span class="cp">#define EPCTRL_RX_EP_STALL			(0x00000001)</span>
<span class="cp">#define EPCTRL_RX_DATA_TOGGLE_RST		(0x00000040)</span>
<span class="cp">#define EPCTRL_RX_ENABLE			(0x00000080)</span>
<span class="cp">#define EPCTRL_TX_ENABLE			(0x00800000)</span>
<span class="cp">#define EPCTRL_CONTROL				(0x00000000)</span>
<span class="cp">#define EPCTRL_ISOCHRONOUS			(0x00040000)</span>
<span class="cp">#define EPCTRL_BULK				(0x00080000)</span>
<span class="cp">#define EPCTRL_INT				(0x000C0000)</span>
<span class="cp">#define EPCTRL_TX_TYPE				(0x000C0000)</span>
<span class="cp">#define EPCTRL_RX_TYPE				(0x0000000C)</span>
<span class="cp">#define EPCTRL_DATA_TOGGLE_INHIBIT		(0x00000020)</span>
<span class="cp">#define EPCTRL_TX_EP_TYPE_SHIFT			(18)</span>
<span class="cp">#define EPCTRL_RX_EP_TYPE_SHIFT			(2)</span>

<span class="cp">#define EPCOMPLETE_MAX_ENDPOINTS		(16)</span>

<span class="cm">/* endpoint list address bit masks */</span>
<span class="cp">#define USB_EP_LIST_ADDRESS_MASK              0xfffff800</span>

<span class="cp">#define PORTSCX_W1C_BITS			0x2a</span>
<span class="cp">#define PORTSCX_PORT_RESET			0x00000100</span>
<span class="cp">#define PORTSCX_PORT_POWER			0x00001000</span>
<span class="cp">#define PORTSCX_FORCE_FULL_SPEED_CONNECT	0x01000000</span>
<span class="cp">#define PORTSCX_PAR_XCVR_SELECT			0xC0000000</span>
<span class="cp">#define PORTSCX_PORT_FORCE_RESUME		0x00000040</span>
<span class="cp">#define PORTSCX_PORT_SUSPEND			0x00000080</span>
<span class="cp">#define PORTSCX_PORT_SPEED_FULL			0x00000000</span>
<span class="cp">#define PORTSCX_PORT_SPEED_LOW			0x04000000</span>
<span class="cp">#define PORTSCX_PORT_SPEED_HIGH			0x08000000</span>
<span class="cp">#define PORTSCX_PORT_SPEED_MASK			0x0C000000</span>

<span class="cm">/* USB MODE Register Bit Masks */</span>
<span class="cp">#define USBMODE_CTRL_MODE_IDLE			0x00000000</span>
<span class="cp">#define USBMODE_CTRL_MODE_DEVICE		0x00000002</span>
<span class="cp">#define USBMODE_CTRL_MODE_HOST			0x00000003</span>
<span class="cp">#define USBMODE_CTRL_MODE_RSV			0x00000001</span>
<span class="cp">#define USBMODE_SETUP_LOCK_OFF			0x00000008</span>
<span class="cp">#define USBMODE_STREAM_DISABLE			0x00000010</span>

<span class="cm">/* USB STS Register Bit Masks */</span>
<span class="cp">#define USBSTS_INT			0x00000001</span>
<span class="cp">#define USBSTS_ERR			0x00000002</span>
<span class="cp">#define USBSTS_PORT_CHANGE		0x00000004</span>
<span class="cp">#define USBSTS_FRM_LST_ROLL		0x00000008</span>
<span class="cp">#define USBSTS_SYS_ERR			0x00000010</span>
<span class="cp">#define USBSTS_IAA			0x00000020</span>
<span class="cp">#define USBSTS_RESET			0x00000040</span>
<span class="cp">#define USBSTS_SOF			0x00000080</span>
<span class="cp">#define USBSTS_SUSPEND			0x00000100</span>
<span class="cp">#define USBSTS_HC_HALTED		0x00001000</span>
<span class="cp">#define USBSTS_RCL			0x00002000</span>
<span class="cp">#define USBSTS_PERIODIC_SCHEDULE	0x00004000</span>
<span class="cp">#define USBSTS_ASYNC_SCHEDULE		0x00008000</span>


<span class="cm">/* Interrupt Enable Register Bit Masks */</span>
<span class="cp">#define USBINTR_INT_EN                          (0x00000001)</span>
<span class="cp">#define USBINTR_ERR_INT_EN                      (0x00000002)</span>
<span class="cp">#define USBINTR_PORT_CHANGE_DETECT_EN           (0x00000004)</span>

<span class="cp">#define USBINTR_ASYNC_ADV_AAE                   (0x00000020)</span>
<span class="cp">#define USBINTR_ASYNC_ADV_AAE_ENABLE            (0x00000020)</span>
<span class="cp">#define USBINTR_ASYNC_ADV_AAE_DISABLE           (0xFFFFFFDF)</span>

<span class="cp">#define USBINTR_RESET_EN                        (0x00000040)</span>
<span class="cp">#define USBINTR_SOF_UFRAME_EN                   (0x00000080)</span>
<span class="cp">#define USBINTR_DEVICE_SUSPEND                  (0x00000100)</span>

<span class="cp">#define USB_DEVICE_ADDRESS_MASK			(0xfe000000)</span>
<span class="cp">#define USB_DEVICE_ADDRESS_BIT_SHIFT		(25)</span>

<span class="k">struct</span> <span class="n">mv_cap_regs</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">caplength_hciversion</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">hcsparams</span><span class="p">;</span>	<span class="cm">/* HC structural parameters */</span>
	<span class="n">u32</span>	<span class="n">hccparams</span><span class="p">;</span>	<span class="cm">/* HC Capability Parameters*/</span>
	<span class="n">u32</span>	<span class="n">reserved</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">dciversion</span><span class="p">;</span>	<span class="cm">/* DC version number and reserved 16 bits */</span>
	<span class="n">u32</span>	<span class="n">dccparams</span><span class="p">;</span>	<span class="cm">/* DC Capability Parameters */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mv_op_regs</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">usbcmd</span><span class="p">;</span>		<span class="cm">/* Command register */</span>
	<span class="n">u32</span>	<span class="n">usbsts</span><span class="p">;</span>		<span class="cm">/* Status register */</span>
	<span class="n">u32</span>	<span class="n">usbintr</span><span class="p">;</span>	<span class="cm">/* Interrupt enable */</span>
	<span class="n">u32</span>	<span class="n">frindex</span><span class="p">;</span>	<span class="cm">/* Frame index */</span>
	<span class="n">u32</span>	<span class="n">reserved1</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">deviceaddr</span><span class="p">;</span>	<span class="cm">/* Device Address */</span>
	<span class="n">u32</span>	<span class="n">eplistaddr</span><span class="p">;</span>	<span class="cm">/* Endpoint List Address */</span>
	<span class="n">u32</span>	<span class="n">ttctrl</span><span class="p">;</span>		<span class="cm">/* HOST TT status and control */</span>
	<span class="n">u32</span>	<span class="n">burstsize</span><span class="p">;</span>	<span class="cm">/* Programmable Burst Size */</span>
	<span class="n">u32</span>	<span class="n">txfilltuning</span><span class="p">;</span>	<span class="cm">/* Host Transmit Pre-Buffer Packet Tuning */</span>
	<span class="n">u32</span>	<span class="n">reserved</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">epnak</span><span class="p">;</span>		<span class="cm">/* Endpoint NAK */</span>
	<span class="n">u32</span>	<span class="n">epnaken</span><span class="p">;</span>	<span class="cm">/* Endpoint NAK Enable */</span>
	<span class="n">u32</span>	<span class="n">configflag</span><span class="p">;</span>	<span class="cm">/* Configured Flag register */</span>
	<span class="n">u32</span>	<span class="n">portsc</span><span class="p">[</span><span class="n">VUSBHS_MAX_PORTS</span><span class="p">];</span> <span class="cm">/* Port Status/Control x, x = 1..8 */</span>
	<span class="n">u32</span>	<span class="n">otgsc</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">usbmode</span><span class="p">;</span>	<span class="cm">/* USB Host/Device mode */</span>
	<span class="n">u32</span>	<span class="n">epsetupstat</span><span class="p">;</span>	<span class="cm">/* Endpoint Setup Status */</span>
	<span class="n">u32</span>	<span class="n">epprime</span><span class="p">;</span>	<span class="cm">/* Endpoint Initialize */</span>
	<span class="n">u32</span>	<span class="n">epflush</span><span class="p">;</span>	<span class="cm">/* Endpoint De-initialize */</span>
	<span class="n">u32</span>	<span class="n">epstatus</span><span class="p">;</span>	<span class="cm">/* Endpoint Status */</span>
	<span class="n">u32</span>	<span class="n">epcomplete</span><span class="p">;</span>	<span class="cm">/* Endpoint Interrupt On Complete */</span>
	<span class="n">u32</span>	<span class="n">epctrlx</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>	<span class="cm">/* Endpoint Control, where x = 0.. 15 */</span>
	<span class="n">u32</span>	<span class="n">mcr</span><span class="p">;</span>		<span class="cm">/* Mux Control */</span>
	<span class="n">u32</span>	<span class="n">isr</span><span class="p">;</span>		<span class="cm">/* Interrupt Status */</span>
	<span class="n">u32</span>	<span class="n">ier</span><span class="p">;</span>		<span class="cm">/* Interrupt Enable */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mv_udc</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">usb_gadget</span>		<span class="n">gadget</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">usb_gadget_driver</span>	<span class="o">*</span><span class="n">driver</span><span class="p">;</span>
	<span class="n">spinlock_t</span>			<span class="n">lock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">completion</span>		<span class="o">*</span><span class="n">done</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">platform_device</span>		<span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">irq</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">mv_cap_regs</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">cap_regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mv_op_regs</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">op_regs</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>                    <span class="o">*</span><span class="n">phy_regs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>			<span class="n">max_eps</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mv_dqh</span>			<span class="o">*</span><span class="n">ep_dqh</span><span class="p">;</span>
	<span class="kt">size_t</span>				<span class="n">ep_dqh_size</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>			<span class="n">ep_dqh_dma</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">dma_pool</span>			<span class="o">*</span><span class="n">dtd_pool</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mv_ep</span>			<span class="o">*</span><span class="n">eps</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">mv_dtd</span>			<span class="o">*</span><span class="n">dtd_head</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mv_dtd</span>			<span class="o">*</span><span class="n">dtd_tail</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>			<span class="n">dtd_entries</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">mv_req</span>			<span class="o">*</span><span class="n">status_req</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">usb_ctrlrequest</span>		<span class="n">local_setup_buff</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">resume_state</span><span class="p">;</span>	<span class="cm">/* USB state to resume */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">usb_state</span><span class="p">;</span>	<span class="cm">/* USB current state */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">ep0_state</span><span class="p">;</span>	<span class="cm">/* Endpoint zero state */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">ep0_dir</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">dev_addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">test_mode</span><span class="p">;</span>

	<span class="kt">int</span>			<span class="n">errors</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">softconnect</span><span class="o">:</span><span class="mi">1</span><span class="p">,</span>
				<span class="nl">vbus_active:</span><span class="mi">1</span><span class="p">,</span>
				<span class="nl">remote_wakeup:</span><span class="mi">1</span><span class="p">,</span>
				<span class="nl">softconnected:</span><span class="mi">1</span><span class="p">,</span>
				<span class="nl">force_fs:</span><span class="mi">1</span><span class="p">,</span>
				<span class="nl">clock_gating:</span><span class="mi">1</span><span class="p">,</span>
				<span class="nl">active:</span><span class="mi">1</span><span class="p">,</span>
				<span class="nl">stopped:</span><span class="mi">1</span><span class="p">;</span>      <span class="cm">/* stop bit is setted */</span>

	<span class="k">struct</span> <span class="n">work_struct</span>	<span class="n">vbus_work</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">workqueue_struct</span> <span class="o">*</span><span class="n">qwork</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">usb_phy</span>		<span class="o">*</span><span class="n">transceiver</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">mv_usb_platform_data</span>     <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>

	<span class="cm">/* some SOC has mutiple clock sources for USB*/</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>    <span class="n">clknum</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>      <span class="o">*</span><span class="n">clk</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* endpoint data structure */</span>
<span class="k">struct</span> <span class="n">mv_ep</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">usb_ep</span>		<span class="n">ep</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mv_udc</span>		<span class="o">*</span><span class="n">udc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">queue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mv_dqh</span>		<span class="o">*</span><span class="n">dqh</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">direction</span><span class="p">;</span>
	<span class="kt">char</span>			<span class="n">name</span><span class="p">[</span><span class="mi">14</span><span class="p">];</span>
	<span class="kt">unsigned</span>		<span class="n">stopped</span><span class="o">:</span><span class="mi">1</span><span class="p">,</span>
				<span class="nl">wedge:</span><span class="mi">1</span><span class="p">,</span>
				<span class="nl">ep_type:</span><span class="mi">2</span><span class="p">,</span>
				<span class="nl">ep_num:</span><span class="mi">8</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* request data structure */</span>
<span class="k">struct</span> <span class="n">mv_req</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">usb_request</span>	<span class="n">req</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mv_dtd</span>		<span class="o">*</span><span class="n">dtd</span><span class="p">,</span> <span class="o">*</span><span class="n">head</span><span class="p">,</span> <span class="o">*</span><span class="n">tail</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mv_ep</span>		<span class="o">*</span><span class="n">ep</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">queue</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>            <span class="n">test_mode</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">dtd_count</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">mapped</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define EP_QUEUE_HEAD_MULT_POS			30</span>
<span class="cp">#define EP_QUEUE_HEAD_ZLT_SEL			0x20000000</span>
<span class="cp">#define EP_QUEUE_HEAD_MAX_PKT_LEN_POS		16</span>
<span class="cp">#define EP_QUEUE_HEAD_MAX_PKT_LEN(ep_info)	(((ep_info)&gt;&gt;16)&amp;0x07ff)</span>
<span class="cp">#define EP_QUEUE_HEAD_IOS			0x00008000</span>
<span class="cp">#define EP_QUEUE_HEAD_NEXT_TERMINATE		0x00000001</span>
<span class="cp">#define EP_QUEUE_HEAD_IOC			0x00008000</span>
<span class="cp">#define EP_QUEUE_HEAD_MULTO			0x00000C00</span>
<span class="cp">#define EP_QUEUE_HEAD_STATUS_HALT		0x00000040</span>
<span class="cp">#define EP_QUEUE_HEAD_STATUS_ACTIVE		0x00000080</span>
<span class="cp">#define EP_QUEUE_CURRENT_OFFSET_MASK		0x00000FFF</span>
<span class="cp">#define EP_QUEUE_HEAD_NEXT_POINTER_MASK		0xFFFFFFE0</span>
<span class="cp">#define EP_QUEUE_FRINDEX_MASK			0x000007FF</span>
<span class="cp">#define EP_MAX_LENGTH_TRANSFER			0x4000</span>

<span class="k">struct</span> <span class="n">mv_dqh</span> <span class="p">{</span>
	<span class="cm">/* Bits 16..26 Bit 15 is Interrupt On Setup */</span>
	<span class="n">u32</span>	<span class="n">max_packet_length</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">curr_dtd_ptr</span><span class="p">;</span>		<span class="cm">/* Current dTD Pointer */</span>
	<span class="n">u32</span>	<span class="n">next_dtd_ptr</span><span class="p">;</span>		<span class="cm">/* Next dTD Pointer */</span>
	<span class="cm">/* Total bytes (16..30), IOC (15), INT (8), STS (0-7) */</span>
	<span class="n">u32</span>	<span class="n">size_ioc_int_sts</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">buff_ptr0</span><span class="p">;</span>		<span class="cm">/* Buffer pointer Page 0 (12-31) */</span>
	<span class="n">u32</span>	<span class="n">buff_ptr1</span><span class="p">;</span>		<span class="cm">/* Buffer pointer Page 1 (12-31) */</span>
	<span class="n">u32</span>	<span class="n">buff_ptr2</span><span class="p">;</span>		<span class="cm">/* Buffer pointer Page 2 (12-31) */</span>
	<span class="n">u32</span>	<span class="n">buff_ptr3</span><span class="p">;</span>		<span class="cm">/* Buffer pointer Page 3 (12-31) */</span>
	<span class="n">u32</span>	<span class="n">buff_ptr4</span><span class="p">;</span>		<span class="cm">/* Buffer pointer Page 4 (12-31) */</span>
	<span class="n">u32</span>	<span class="n">reserved1</span><span class="p">;</span>
	<span class="cm">/* 8 bytes of setup data that follows the Setup PID */</span>
	<span class="n">u8</span>	<span class="n">setup_buffer</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">reserved2</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>


<span class="cp">#define DTD_NEXT_TERMINATE		(0x00000001)</span>
<span class="cp">#define DTD_IOC				(0x00008000)</span>
<span class="cp">#define DTD_STATUS_ACTIVE		(0x00000080)</span>
<span class="cp">#define DTD_STATUS_HALTED		(0x00000040)</span>
<span class="cp">#define DTD_STATUS_DATA_BUFF_ERR	(0x00000020)</span>
<span class="cp">#define DTD_STATUS_TRANSACTION_ERR	(0x00000008)</span>
<span class="cp">#define DTD_RESERVED_FIELDS		(0x00007F00)</span>
<span class="cp">#define DTD_ERROR_MASK			(0x68)</span>
<span class="cp">#define DTD_ADDR_MASK			(0xFFFFFFE0)</span>
<span class="cp">#define DTD_PACKET_SIZE			0x7FFF0000</span>
<span class="cp">#define DTD_LENGTH_BIT_POS		(16)</span>

<span class="k">struct</span> <span class="n">mv_dtd</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">dtd_next</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">size_ioc_sts</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">buff_ptr0</span><span class="p">;</span>		<span class="cm">/* Buffer pointer Page 0 */</span>
	<span class="n">u32</span>	<span class="n">buff_ptr1</span><span class="p">;</span>		<span class="cm">/* Buffer pointer Page 1 */</span>
	<span class="n">u32</span>	<span class="n">buff_ptr2</span><span class="p">;</span>		<span class="cm">/* Buffer pointer Page 2 */</span>
	<span class="n">u32</span>	<span class="n">buff_ptr3</span><span class="p">;</span>		<span class="cm">/* Buffer pointer Page 3 */</span>
	<span class="n">u32</span>	<span class="n">buff_ptr4</span><span class="p">;</span>		<span class="cm">/* Buffer pointer Page 4 */</span>
	<span class="n">u32</span>	<span class="n">scratch_ptr</span><span class="p">;</span>
	<span class="cm">/* 32 bytes */</span>
	<span class="n">dma_addr_t</span> <span class="n">td_dma</span><span class="p">;</span>		<span class="cm">/* dma address for this td */</span>
	<span class="k">struct</span> <span class="n">mv_dtd</span> <span class="o">*</span><span class="n">next_dtd_virt</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
