<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Dhanasankar K | VLSI Portfolio</title>
  <link rel="stylesheet" href="style.css">
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css">
</head>
<body>

  <!-- Navigation Bar -->
  <nav class="navbar">
    <div class="navbar-container">
      <div class="logo">Dhanasankar</div>
      <ul class="nav-links">
        <li><a href="#home">Home</a></li>
        <li><a href="#about">About</a></li>
        <li><a href="#skills">Skills</a></li>
        <li><a href="#projects">Projects</a></li>
        <li><a href="#contact">Contact</a></li>
      </ul>
    </div>
  </nav>

  <!-- Hero Section -->
  <header class="hero" id="home">
    <div class="hero-content">
      <img src="images/myphoto.jpg" alt="Dhanasankar" class="hero-photo">
      <h1>Dhanasankar K</h1>
      <p class="hero-tagline">Aspiring VLSI Engineer | FPGA | RTL Design | HDL Specialist</p>
      <div class="hero-icons">
        <a href="mailto:kdhanasankar7@gmail.com"><i class="fas fa-envelope"></i></a>
        <a href="tel:+919384320190"><i class="fas fa-phone"></i></a>
        <a href="https://github.com/DHANASANKAR2003" target="_blank"><i class="fab fa-github"></i></a>
        <a href="https://linkedin.com/in/dhanasankar-k-23b196291" target="_blank"><i class="fab fa-linkedin"></i></a>
      </div>
    </div>
  </header>

  <!-- About Section -->
  <section class="section about" id="about">
    <h2>About Me</h2>
    <p>I am a highly motivated VLSI enthusiast currently undergoing an internship at Silicon Craft. My focus lies in RTL design, FPGA implementation, and digital modeling of systems. With a background in Electronics and Communication Engineering, I aim to innovate in semiconductor system design and contribute meaningfully to the field.</p>
    <p>I have hands-on experience in designing UART, I2C, and SPI protocols, real-time image processing with Verilog, and system debugging on FPGA platforms such as Artix-7 and DE2-70. My GitHub repositories reflect my practical approach toward hardware design.</p>
  </section>

  <!-- Skills Section -->
  <section class="section skills" id="skills">
    <h2>Interests & Skills</h2>
    <div class="skills-wrapper">
      <div class="skill-box">
        <h3>Technical Skills</h3>
        <ul>
          <li>Verilog HDL</li>
          <li>RTL Design & Simulation</li>
          <li>Vivado, Icarus Verilog</li>
          <li>FPGA Boards: Artix-7, DE2-70</li>
          <li>Protocols: I2C, SPI, UART, APB</li>
          <li>Python (Image Processing)</li>
          <li>Ubuntu Linux</li>
        </ul>
      </div>

      <div class="skill-box">
        <h3>Soft Skills</h3>
        <ul>
          <li>Time Management</li>
          <li>Team Collaboration</li>
          <li>Circuit Debugging</li>
          <li>Technical Communication</li>
          <li>Problem Solving</li>
        </ul>
      </div>

      <div class="skill-box">
        <h3>Achievements</h3>
        <ul>
          <li>Ranked 1st in HDLBits Verilog Challenges</li>
          <li>Contributed 40+ Verilog designs to GitHub</li>
          <li>Selected for National FPGA Innovation Program</li>
          <li>Completed mini-project on UART Protocol Debugger</li>
        </ul>
      </div>
    </div>
  </section>

  <!-- Projects Section -->
  <section class="section projects" id="projects">
    <h2>Projects</h2>
    <div class="project-grid">
      <!-- Repeatable Project Card Template -->
      <div class="project-card">
        <img src="images/waveform1.png" alt="I2C Project">
        <div class="project-info">
          <h3>I2C Master-Slave Communication</h3>
          <p>Designed multi-slave I2C protocol in Verilog with complete waveform verification and state machine logic.</p>
        </div>
      </div>

      <div class="project-card">
        <img src="images/sobel_output.png" alt="Sobel Edge Detection">
        <div class="project-info">
          <h3>FPGA Based Sobel Edge Detection</h3>
          <p>Developed real-time edge detection system using OV5640 camera input and VGA output on Artix-7 board.</p>
        </div>
      </div>

      <div class="project-card">
        <img src="images/uart_waveform.png" alt="UART Serial">
        <div class="project-info">
          <h3>UART Serial Communication</h3>
          <p>Implemented a complete TX and RX UART system with simulation testbenches and waveform debugging.</p>
        </div>
      </div>

      <div class="project-card">
        <img src="images/i2c_lcd.png" alt="I2C LCD">
        <div class="project-info">
          <h3>I2C LCD Interface</h3>
          <p>Designed Verilog module for 0x27 address I2C LCD to display UART-received characters on a 16x2 screen.</p>
        </div>
      </div>

      <div class="project-card">
        <img src="images/fpga_pipeline.png" alt="FPGA Camera">
        <div class="project-info">
          <h3>Camera to VGA FPGA Pipeline</h3>
          <p>Developed complete image capture to display pipeline using OV5640 sensor, SDRAM, and VGA controller in Verilog.</p>
        </div>
      </div>

      <!-- Add more projects below for >500 lines -->
      <div class="project-card">
        <img src="images/project6.png" alt="Project 6">
        <div class="project-info">
          <h3>FPGA Timer and Stopwatch</h3>
          <p>Implemented stopwatch/timer with seven-segment display controller using FSM in Verilog.</p>
        </div>
      </div>

      <div class="project-card">
        <img src="images/project7.png" alt="Project 7">
        <div class="project-info">
          <h3>8-bit ALU Design</h3>
          <p>Designed and verified a configurable 8-bit ALU supporting 10+ operations using testbench.</p>
        </div>
      </div>

      <div class="project-card">
        <img src="images/project8.png" alt="Project 8">
        <div class="project-info">
          <h3>Vending Machine FSM</h3>
          <p>Developed Mealy and Moore FSM vending machine design to dispense products based on input sequences.</p>
        </div>
      </div>

      <div class="project-card">
        <img src="images/project9.png" alt="Project 9">
        <div class="project-info">
          <h3>Traffic Light Controller</h3>
          <p>Implemented 3-way traffic light controller using FSM and synthesized on FPGA board.</p>
        </div>
      </div>

      <div class="project-card">
        <img src="images/project10.png" alt="Project 10">
        <div class="project-info">
          <h3>Real-Time Line Follower</h3>
          <p>Modeled line-following algorithm with IR sensor data, control logic in Verilog, and simulated response.</p>
        </div>
      </div>
    </div>
  </section>

  <!-- Contact Section -->
  <section class="section contact" id="contact">
    <h2>Contact</h2>
    <p><strong>Email:</strong> <a href="mailto:kdhanasankar7@gmail.com">kdhanasankar7@gmail.com</a></p>
    <p><strong>Phone:</strong> <a href="tel:+919384320190">+91 93843 20190</a></p>
    <div class="social-icons">
      <a href="https://github.com/DHANASANKAR2003"><i class="fab fa-github"></i></a>
      <a href="https://linkedin.com/in/dhanasankar-k-23b196291"><i class="fab fa-linkedin"></i></a>
      <a href="mailto:kdhanasankar7@gmail.com"><i class="fas fa-envelope"></i></a>
      <a href="tel:+919384320190"><i class="fas fa-phone"></i></a>
    </div>
  </section>

  <!-- Footer -->
  <footer class="footer">
    <p>&copy; 2025 Dhanasankar K | Portfolio Powered by HTML + CSS</p>
  </footer>

</body>
</html>
