#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000015711bde030 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 23;
 .timescale 0 0;
v0000015711c5eb80_0 .net "PC", 31 0, v0000015711c4f8e0_0;  1 drivers
v0000015711c5e220_0 .var "clk", 0 0;
v0000015711c5eea0_0 .net "clkout", 0 0, L_0000015711bddee0;  1 drivers
v0000015711c5efe0_0 .net "cycles_consumed", 31 0, v0000015711c5b7a0_0;  1 drivers
v0000015711c5f080_0 .net "regs0", 31 0, L_0000015711cc0920;  1 drivers
v0000015711c5e860_0 .net "regs1", 31 0, L_0000015711cc0990;  1 drivers
v0000015711c5f120_0 .net "regs2", 31 0, L_0000015711cbfd50;  1 drivers
v0000015711c5e400_0 .net "regs3", 31 0, L_0000015711cbfea0;  1 drivers
v0000015711c5e5e0_0 .net "regs4", 31 0, L_0000015711cc01b0;  1 drivers
v0000015711c5f1c0_0 .net "regs5", 31 0, L_0000015711cc0a00;  1 drivers
v0000015711c5ddc0_0 .var "rst", 0 0;
S_0000015711bde350 .scope module, "cpu" "processor" 2 36, 3 4 0, S_0000015711bde030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000015711bf2720 .param/l "RType" 0 4 2, C4<000000>;
P_0000015711bf2758 .param/l "add" 0 4 5, C4<100000>;
P_0000015711bf2790 .param/l "addi" 0 4 8, C4<001000>;
P_0000015711bf27c8 .param/l "addu" 0 4 5, C4<100001>;
P_0000015711bf2800 .param/l "and_" 0 4 5, C4<100100>;
P_0000015711bf2838 .param/l "andi" 0 4 8, C4<001100>;
P_0000015711bf2870 .param/l "beq" 0 4 10, C4<000100>;
P_0000015711bf28a8 .param/l "bge" 0 4 10, C4<001010>;
P_0000015711bf28e0 .param/l "bgt" 0 4 10, C4<001001>;
P_0000015711bf2918 .param/l "ble" 0 4 10, C4<000111>;
P_0000015711bf2950 .param/l "blt" 0 4 10, C4<000110>;
P_0000015711bf2988 .param/l "bne" 0 4 10, C4<000101>;
P_0000015711bf29c0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000015711bf29f8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000015711bf2a30 .param/l "j" 0 4 12, C4<000010>;
P_0000015711bf2a68 .param/l "jal" 0 4 12, C4<000011>;
P_0000015711bf2aa0 .param/l "jr" 0 4 6, C4<001000>;
P_0000015711bf2ad8 .param/l "lw" 0 4 8, C4<100011>;
P_0000015711bf2b10 .param/l "nor_" 0 4 5, C4<100111>;
P_0000015711bf2b48 .param/l "or_" 0 4 5, C4<100101>;
P_0000015711bf2b80 .param/l "ori" 0 4 8, C4<001101>;
P_0000015711bf2bb8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000015711bf2bf0 .param/l "sll" 0 4 6, C4<000000>;
P_0000015711bf2c28 .param/l "slt" 0 4 5, C4<101010>;
P_0000015711bf2c60 .param/l "slti" 0 4 8, C4<101010>;
P_0000015711bf2c98 .param/l "srl" 0 4 6, C4<000010>;
P_0000015711bf2cd0 .param/l "sub" 0 4 5, C4<100010>;
P_0000015711bf2d08 .param/l "subu" 0 4 5, C4<100011>;
P_0000015711bf2d40 .param/l "sw" 0 4 8, C4<101011>;
P_0000015711bf2d78 .param/l "xor_" 0 4 5, C4<100110>;
P_0000015711bf2db0 .param/l "xori" 0 4 8, C4<001110>;
L_0000015711bddc40 .functor NOT 1, v0000015711c5ddc0_0, C4<0>, C4<0>, C4<0>;
L_0000015711bdd930 .functor NOT 1, v0000015711c5ddc0_0, C4<0>, C4<0>, C4<0>;
L_0000015711bdd460 .functor NOT 1, v0000015711c5ddc0_0, C4<0>, C4<0>, C4<0>;
L_0000015711bdd770 .functor NOT 1, v0000015711c5ddc0_0, C4<0>, C4<0>, C4<0>;
L_0000015711bdd8c0 .functor NOT 1, v0000015711c5ddc0_0, C4<0>, C4<0>, C4<0>;
L_0000015711bdd620 .functor NOT 1, v0000015711c5ddc0_0, C4<0>, C4<0>, C4<0>;
L_0000015711bdd7e0 .functor NOT 1, v0000015711c5ddc0_0, C4<0>, C4<0>, C4<0>;
L_0000015711bdde70 .functor NOT 1, v0000015711c5ddc0_0, C4<0>, C4<0>, C4<0>;
L_0000015711bddee0 .functor OR 1, v0000015711c5e220_0, v0000015711c48020_0, C4<0>, C4<0>;
L_0000015711cc0450 .functor OR 1, L_0000015711ca8250, L_0000015711ca82f0, C4<0>, C4<0>;
L_0000015711cbfce0 .functor AND 1, L_0000015711ca8570, L_0000015711ca8610, C4<1>, C4<1>;
L_0000015711cc0060 .functor NOT 1, v0000015711c5ddc0_0, C4<0>, C4<0>, C4<0>;
L_0000015711cc0a70 .functor OR 1, L_0000015711cab3b0, L_0000015711caaaf0, C4<0>, C4<0>;
L_0000015711cc04c0 .functor OR 1, L_0000015711cc0a70, L_0000015711caaeb0, C4<0>, C4<0>;
L_0000015711cc0220 .functor OR 1, L_0000015711caad70, L_0000015711caa4b0, C4<0>, C4<0>;
L_0000015711cc0290 .functor AND 1, L_0000015711caa5f0, L_0000015711cc0220, C4<1>, C4<1>;
L_0000015711cc0610 .functor OR 1, L_0000015711cc19c0, L_0000015711cc3040, C4<0>, C4<0>;
L_0000015711cbfb90 .functor AND 1, L_0000015711cab6d0, L_0000015711cc0610, C4<1>, C4<1>;
v0000015711c4fde0_0 .net "ALUOp", 3 0, v0000015711bc8a00_0;  1 drivers
v0000015711c50600_0 .net "ALUResult", 31 0, v0000015711c50100_0;  1 drivers
v0000015711c4fe80_0 .net "ALUSrc", 0 0, v0000015711bb4010_0;  1 drivers
v0000015711c4f660_0 .net "ALUin2", 31 0, L_0000015711cab630;  1 drivers
v0000015711c502e0_0 .net "MemReadEn", 0 0, v0000015711bb4150_0;  1 drivers
v0000015711c4fa20_0 .net "MemWriteEn", 0 0, v0000015711c48c00_0;  1 drivers
v0000015711c50060_0 .net "MemtoReg", 0 0, v0000015711c49420_0;  1 drivers
v0000015711c4f020_0 .net "PC", 31 0, v0000015711c4f8e0_0;  alias, 1 drivers
v0000015711c507e0_0 .net "PCPlus1", 31 0, L_0000015711ca7fd0;  1 drivers
v0000015711c4fc00_0 .net "PCsrc", 1 0, v0000015711c4f7a0_0;  1 drivers
v0000015711c50880_0 .net "RegDst", 0 0, v0000015711c47c60_0;  1 drivers
v0000015711c50920_0 .net "RegWriteEn", 0 0, v0000015711c48de0_0;  1 drivers
v0000015711c4fca0_0 .net "WriteRegister", 4 0, L_0000015711cab270;  1 drivers
v0000015711c509c0_0 .net *"_ivl_0", 0 0, L_0000015711bddc40;  1 drivers
L_0000015711c5fb50 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000015711c4f200_0 .net/2u *"_ivl_10", 4 0, L_0000015711c5fb50;  1 drivers
L_0000015711c60960 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015711c50a60_0 .net *"_ivl_101", 15 0, L_0000015711c60960;  1 drivers
v0000015711c4ec60_0 .net *"_ivl_102", 31 0, L_0000015711ca84d0;  1 drivers
L_0000015711c609a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015711c4ed00_0 .net *"_ivl_105", 25 0, L_0000015711c609a8;  1 drivers
L_0000015711c609f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015711c4eda0_0 .net/2u *"_ivl_106", 31 0, L_0000015711c609f0;  1 drivers
v0000015711c4ee40_0 .net *"_ivl_108", 0 0, L_0000015711ca8570;  1 drivers
L_0000015711c60a38 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000015711c4eee0_0 .net/2u *"_ivl_110", 5 0, L_0000015711c60a38;  1 drivers
v0000015711c5acc0_0 .net *"_ivl_112", 0 0, L_0000015711ca8610;  1 drivers
v0000015711c5afe0_0 .net *"_ivl_115", 0 0, L_0000015711cbfce0;  1 drivers
v0000015711c5aa40_0 .net *"_ivl_116", 47 0, L_0000015711ca86b0;  1 drivers
L_0000015711c60a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015711c5a720_0 .net *"_ivl_119", 15 0, L_0000015711c60a80;  1 drivers
L_0000015711c5fb98 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000015711c5a900_0 .net/2u *"_ivl_12", 5 0, L_0000015711c5fb98;  1 drivers
v0000015711c59d20_0 .net *"_ivl_120", 47 0, L_0000015711ca8930;  1 drivers
L_0000015711c60ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015711c5aae0_0 .net *"_ivl_123", 15 0, L_0000015711c60ac8;  1 drivers
v0000015711c5ad60_0 .net *"_ivl_125", 0 0, L_0000015711ca89d0;  1 drivers
v0000015711c59a00_0 .net *"_ivl_126", 31 0, L_0000015711ca8a70;  1 drivers
v0000015711c59780_0 .net *"_ivl_128", 47 0, L_0000015711ca90b0;  1 drivers
v0000015711c59820_0 .net *"_ivl_130", 47 0, L_0000015711caa9b0;  1 drivers
v0000015711c5ae00_0 .net *"_ivl_132", 47 0, L_0000015711cab130;  1 drivers
v0000015711c5a4a0_0 .net *"_ivl_134", 47 0, L_0000015711caaa50;  1 drivers
L_0000015711c60b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015711c5a7c0_0 .net/2u *"_ivl_138", 1 0, L_0000015711c60b10;  1 drivers
v0000015711c5a860_0 .net *"_ivl_14", 0 0, L_0000015711c5e900;  1 drivers
v0000015711c59640_0 .net *"_ivl_140", 0 0, L_0000015711caab90;  1 drivers
L_0000015711c60b58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000015711c59aa0_0 .net/2u *"_ivl_142", 1 0, L_0000015711c60b58;  1 drivers
v0000015711c595a0_0 .net *"_ivl_144", 0 0, L_0000015711cab770;  1 drivers
L_0000015711c60ba0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000015711c59b40_0 .net/2u *"_ivl_146", 1 0, L_0000015711c60ba0;  1 drivers
v0000015711c598c0_0 .net *"_ivl_148", 0 0, L_0000015711caa910;  1 drivers
L_0000015711c60be8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000015711c5aea0_0 .net/2u *"_ivl_150", 31 0, L_0000015711c60be8;  1 drivers
L_0000015711c60c30 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000015711c5af40_0 .net/2u *"_ivl_152", 31 0, L_0000015711c60c30;  1 drivers
v0000015711c5a9a0_0 .net *"_ivl_154", 31 0, L_0000015711cab310;  1 drivers
v0000015711c5ab80_0 .net *"_ivl_156", 31 0, L_0000015711cab1d0;  1 drivers
L_0000015711c5fbe0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000015711c59be0_0 .net/2u *"_ivl_16", 4 0, L_0000015711c5fbe0;  1 drivers
v0000015711c5a220_0 .net *"_ivl_160", 0 0, L_0000015711cc0060;  1 drivers
L_0000015711c60cc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015711c59960_0 .net/2u *"_ivl_162", 31 0, L_0000015711c60cc0;  1 drivers
L_0000015711c60d98 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000015711c5a180_0 .net/2u *"_ivl_166", 5 0, L_0000015711c60d98;  1 drivers
v0000015711c5a2c0_0 .net *"_ivl_168", 0 0, L_0000015711cab3b0;  1 drivers
L_0000015711c60de0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000015711c596e0_0 .net/2u *"_ivl_170", 5 0, L_0000015711c60de0;  1 drivers
v0000015711c5b120_0 .net *"_ivl_172", 0 0, L_0000015711caaaf0;  1 drivers
v0000015711c5b1c0_0 .net *"_ivl_175", 0 0, L_0000015711cc0a70;  1 drivers
L_0000015711c60e28 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000015711c5a680_0 .net/2u *"_ivl_176", 5 0, L_0000015711c60e28;  1 drivers
v0000015711c59320_0 .net *"_ivl_178", 0 0, L_0000015711caaeb0;  1 drivers
v0000015711c5ac20_0 .net *"_ivl_181", 0 0, L_0000015711cc04c0;  1 drivers
L_0000015711c60e70 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015711c5b080_0 .net/2u *"_ivl_182", 15 0, L_0000015711c60e70;  1 drivers
v0000015711c5a540_0 .net *"_ivl_184", 31 0, L_0000015711caaf50;  1 drivers
v0000015711c593c0_0 .net *"_ivl_187", 0 0, L_0000015711cab9f0;  1 drivers
v0000015711c5a360_0 .net *"_ivl_188", 15 0, L_0000015711caac30;  1 drivers
v0000015711c5a0e0_0 .net *"_ivl_19", 4 0, L_0000015711c5db40;  1 drivers
v0000015711c59c80_0 .net *"_ivl_190", 31 0, L_0000015711caa370;  1 drivers
v0000015711c59dc0_0 .net *"_ivl_194", 31 0, L_0000015711caa410;  1 drivers
L_0000015711c60eb8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015711c5a400_0 .net *"_ivl_197", 25 0, L_0000015711c60eb8;  1 drivers
L_0000015711c60f00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015711c59460_0 .net/2u *"_ivl_198", 31 0, L_0000015711c60f00;  1 drivers
L_0000015711c5fb08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000015711c59500_0 .net/2u *"_ivl_2", 5 0, L_0000015711c5fb08;  1 drivers
v0000015711c5a5e0_0 .net *"_ivl_20", 4 0, L_0000015711c5dc80;  1 drivers
v0000015711c59e60_0 .net *"_ivl_200", 0 0, L_0000015711caa5f0;  1 drivers
L_0000015711c60f48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000015711c59fa0_0 .net/2u *"_ivl_202", 5 0, L_0000015711c60f48;  1 drivers
v0000015711c59f00_0 .net *"_ivl_204", 0 0, L_0000015711caad70;  1 drivers
L_0000015711c60f90 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000015711c5a040_0 .net/2u *"_ivl_206", 5 0, L_0000015711c60f90;  1 drivers
v0000015711c5daa0_0 .net *"_ivl_208", 0 0, L_0000015711caa4b0;  1 drivers
v0000015711c5d280_0 .net *"_ivl_211", 0 0, L_0000015711cc0220;  1 drivers
v0000015711c5c2e0_0 .net *"_ivl_213", 0 0, L_0000015711cc0290;  1 drivers
L_0000015711c60fd8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000015711c5d3c0_0 .net/2u *"_ivl_214", 5 0, L_0000015711c60fd8;  1 drivers
v0000015711c5c600_0 .net *"_ivl_216", 0 0, L_0000015711cab450;  1 drivers
L_0000015711c61020 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000015711c5d820_0 .net/2u *"_ivl_218", 31 0, L_0000015711c61020;  1 drivers
v0000015711c5ca60_0 .net *"_ivl_220", 31 0, L_0000015711cab4f0;  1 drivers
v0000015711c5cce0_0 .net *"_ivl_224", 31 0, L_0000015711caa7d0;  1 drivers
L_0000015711c61068 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015711c5b840_0 .net *"_ivl_227", 25 0, L_0000015711c61068;  1 drivers
L_0000015711c610b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015711c5b340_0 .net/2u *"_ivl_228", 31 0, L_0000015711c610b0;  1 drivers
v0000015711c5cf60_0 .net *"_ivl_230", 0 0, L_0000015711cab6d0;  1 drivers
L_0000015711c610f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000015711c5d6e0_0 .net/2u *"_ivl_232", 5 0, L_0000015711c610f8;  1 drivers
v0000015711c5b3e0_0 .net *"_ivl_234", 0 0, L_0000015711cc19c0;  1 drivers
L_0000015711c61140 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000015711c5c9c0_0 .net/2u *"_ivl_236", 5 0, L_0000015711c61140;  1 drivers
v0000015711c5c380_0 .net *"_ivl_238", 0 0, L_0000015711cc3040;  1 drivers
v0000015711c5d960_0 .net *"_ivl_24", 0 0, L_0000015711bdd460;  1 drivers
v0000015711c5d000_0 .net *"_ivl_241", 0 0, L_0000015711cc0610;  1 drivers
v0000015711c5cc40_0 .net *"_ivl_243", 0 0, L_0000015711cbfb90;  1 drivers
L_0000015711c61188 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000015711c5c420_0 .net/2u *"_ivl_244", 5 0, L_0000015711c61188;  1 drivers
v0000015711c5d780_0 .net *"_ivl_246", 0 0, L_0000015711cc12e0;  1 drivers
v0000015711c5d140_0 .net *"_ivl_248", 31 0, L_0000015711cc1ec0;  1 drivers
L_0000015711c5fc28 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000015711c5bca0_0 .net/2u *"_ivl_26", 4 0, L_0000015711c5fc28;  1 drivers
v0000015711c5d8c0_0 .net *"_ivl_29", 4 0, L_0000015711ca81b0;  1 drivers
v0000015711c5c4c0_0 .net *"_ivl_32", 0 0, L_0000015711bdd770;  1 drivers
L_0000015711c5fc70 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000015711c5ba20_0 .net/2u *"_ivl_34", 4 0, L_0000015711c5fc70;  1 drivers
v0000015711c5bc00_0 .net *"_ivl_37", 4 0, L_0000015711ca9290;  1 drivers
v0000015711c5d0a0_0 .net *"_ivl_40", 0 0, L_0000015711bdd8c0;  1 drivers
L_0000015711c5fcb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015711c5cd80_0 .net/2u *"_ivl_42", 15 0, L_0000015711c5fcb8;  1 drivers
v0000015711c5cb00_0 .net *"_ivl_45", 15 0, L_0000015711ca9fb0;  1 drivers
v0000015711c5bfc0_0 .net *"_ivl_48", 0 0, L_0000015711bdd620;  1 drivers
v0000015711c5b480_0 .net *"_ivl_5", 5 0, L_0000015711c5e9a0;  1 drivers
L_0000015711c5fd00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015711c5c6a0_0 .net/2u *"_ivl_50", 36 0, L_0000015711c5fd00;  1 drivers
L_0000015711c5fd48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015711c5cba0_0 .net/2u *"_ivl_52", 31 0, L_0000015711c5fd48;  1 drivers
v0000015711c5bf20_0 .net *"_ivl_55", 4 0, L_0000015711ca9650;  1 drivers
v0000015711c5bd40_0 .net *"_ivl_56", 36 0, L_0000015711ca7c10;  1 drivers
v0000015711c5c740_0 .net *"_ivl_58", 36 0, L_0000015711ca8b10;  1 drivers
v0000015711c5c060_0 .net *"_ivl_62", 0 0, L_0000015711bdd7e0;  1 drivers
L_0000015711c5fd90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000015711c5ce20_0 .net/2u *"_ivl_64", 5 0, L_0000015711c5fd90;  1 drivers
v0000015711c5d1e0_0 .net *"_ivl_67", 5 0, L_0000015711ca8070;  1 drivers
v0000015711c5cec0_0 .net *"_ivl_70", 0 0, L_0000015711bdde70;  1 drivers
L_0000015711c5fdd8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015711c5d320_0 .net/2u *"_ivl_72", 57 0, L_0000015711c5fdd8;  1 drivers
L_0000015711c5fe20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015711c5d460_0 .net/2u *"_ivl_74", 31 0, L_0000015711c5fe20;  1 drivers
v0000015711c5d500_0 .net *"_ivl_77", 25 0, L_0000015711ca8cf0;  1 drivers
v0000015711c5c100_0 .net *"_ivl_78", 57 0, L_0000015711ca9790;  1 drivers
v0000015711c5c240_0 .net *"_ivl_8", 0 0, L_0000015711bdd930;  1 drivers
v0000015711c5b520_0 .net *"_ivl_80", 57 0, L_0000015711ca7cb0;  1 drivers
L_0000015711c60888 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000015711c5d5a0_0 .net/2u *"_ivl_84", 31 0, L_0000015711c60888;  1 drivers
L_0000015711c608d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000015711c5bde0_0 .net/2u *"_ivl_88", 5 0, L_0000015711c608d0;  1 drivers
v0000015711c5da00_0 .net *"_ivl_90", 0 0, L_0000015711ca8250;  1 drivers
L_0000015711c60918 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000015711c5be80_0 .net/2u *"_ivl_92", 5 0, L_0000015711c60918;  1 drivers
v0000015711c5c1a0_0 .net *"_ivl_94", 0 0, L_0000015711ca82f0;  1 drivers
v0000015711c5b5c0_0 .net *"_ivl_97", 0 0, L_0000015711cc0450;  1 drivers
v0000015711c5c560_0 .net *"_ivl_98", 47 0, L_0000015711ca8390;  1 drivers
v0000015711c5d640_0 .net "adderResult", 31 0, L_0000015711caa690;  1 drivers
v0000015711c5b660_0 .net "address", 31 0, L_0000015711ca9330;  1 drivers
v0000015711c5b700_0 .net "clk", 0 0, L_0000015711bddee0;  alias, 1 drivers
v0000015711c5b7a0_0 .var "cycles_consumed", 31 0;
v0000015711c5c7e0_0 .net "excep_flag", 0 0, L_0000015711ca7e90;  1 drivers
v0000015711c5b8e0_0 .net "extImm", 31 0, L_0000015711caacd0;  1 drivers
v0000015711c5c880_0 .net "funct", 5 0, L_0000015711caa2d0;  1 drivers
v0000015711c5b980_0 .net "hlt", 0 0, v0000015711c48020_0;  1 drivers
v0000015711c5c920_0 .net "imm", 15 0, L_0000015711ca91f0;  1 drivers
v0000015711c5bac0_0 .net "immediate", 31 0, L_0000015711cab590;  1 drivers
v0000015711c5bb60_0 .net "input_clk", 0 0, v0000015711c5e220_0;  1 drivers
v0000015711c5ee00_0 .net "instruction", 31 0, L_0000015711cab8b0;  1 drivers
v0000015711c5e4a0_0 .net "memoryReadData", 31 0, v0000015711c4f0c0_0;  1 drivers
v0000015711c5e540_0 .net "nextPC", 31 0, L_0000015711cab090;  1 drivers
v0000015711c5dfa0_0 .net "opcode", 5 0, L_0000015711c5e680;  1 drivers
v0000015711c5eae0_0 .net "rd", 4 0, L_0000015711ca9bf0;  1 drivers
v0000015711c5ed60_0 .net "readData1", 31 0, L_0000015711cc08b0;  1 drivers
v0000015711c5ec20_0 .net "readData1_w", 31 0, L_0000015711cc1a60;  1 drivers
v0000015711c5ea40_0 .net "readData2", 31 0, L_0000015711cc0140;  1 drivers
v0000015711c5e040_0 .net "regs0", 31 0, L_0000015711cc0920;  alias, 1 drivers
v0000015711c5de60_0 .net "regs1", 31 0, L_0000015711cc0990;  alias, 1 drivers
v0000015711c5ecc0_0 .net "regs2", 31 0, L_0000015711cbfd50;  alias, 1 drivers
v0000015711c5e720_0 .net "regs3", 31 0, L_0000015711cbfea0;  alias, 1 drivers
v0000015711c5dbe0_0 .net "regs4", 31 0, L_0000015711cc01b0;  alias, 1 drivers
v0000015711c5e2c0_0 .net "regs5", 31 0, L_0000015711cc0a00;  alias, 1 drivers
v0000015711c5dd20_0 .net "rs", 4 0, L_0000015711ca9ab0;  1 drivers
v0000015711c5e360_0 .net "rst", 0 0, v0000015711c5ddc0_0;  1 drivers
v0000015711c5e0e0_0 .net "rt", 4 0, L_0000015711ca9150;  1 drivers
v0000015711c5df00_0 .net "shamt", 31 0, L_0000015711caa050;  1 drivers
v0000015711c5e180_0 .net "wire_instruction", 31 0, L_0000015711cc0370;  1 drivers
v0000015711c5ef40_0 .net "writeData", 31 0, L_0000015711cc1c40;  1 drivers
v0000015711c5e7c0_0 .net "zero", 0 0, L_0000015711cc2e60;  1 drivers
L_0000015711c5e9a0 .part L_0000015711cab8b0, 26, 6;
L_0000015711c5e680 .functor MUXZ 6, L_0000015711c5e9a0, L_0000015711c5fb08, L_0000015711bddc40, C4<>;
L_0000015711c5e900 .cmp/eq 6, L_0000015711c5e680, L_0000015711c5fb98;
L_0000015711c5db40 .part L_0000015711cab8b0, 11, 5;
L_0000015711c5dc80 .functor MUXZ 5, L_0000015711c5db40, L_0000015711c5fbe0, L_0000015711c5e900, C4<>;
L_0000015711ca9bf0 .functor MUXZ 5, L_0000015711c5dc80, L_0000015711c5fb50, L_0000015711bdd930, C4<>;
L_0000015711ca81b0 .part L_0000015711cab8b0, 21, 5;
L_0000015711ca9ab0 .functor MUXZ 5, L_0000015711ca81b0, L_0000015711c5fc28, L_0000015711bdd460, C4<>;
L_0000015711ca9290 .part L_0000015711cab8b0, 16, 5;
L_0000015711ca9150 .functor MUXZ 5, L_0000015711ca9290, L_0000015711c5fc70, L_0000015711bdd770, C4<>;
L_0000015711ca9fb0 .part L_0000015711cab8b0, 0, 16;
L_0000015711ca91f0 .functor MUXZ 16, L_0000015711ca9fb0, L_0000015711c5fcb8, L_0000015711bdd8c0, C4<>;
L_0000015711ca9650 .part L_0000015711cab8b0, 6, 5;
L_0000015711ca7c10 .concat [ 5 32 0 0], L_0000015711ca9650, L_0000015711c5fd48;
L_0000015711ca8b10 .functor MUXZ 37, L_0000015711ca7c10, L_0000015711c5fd00, L_0000015711bdd620, C4<>;
L_0000015711caa050 .part L_0000015711ca8b10, 0, 32;
L_0000015711ca8070 .part L_0000015711cab8b0, 0, 6;
L_0000015711caa2d0 .functor MUXZ 6, L_0000015711ca8070, L_0000015711c5fd90, L_0000015711bdd7e0, C4<>;
L_0000015711ca8cf0 .part L_0000015711cab8b0, 0, 26;
L_0000015711ca9790 .concat [ 26 32 0 0], L_0000015711ca8cf0, L_0000015711c5fe20;
L_0000015711ca7cb0 .functor MUXZ 58, L_0000015711ca9790, L_0000015711c5fdd8, L_0000015711bdde70, C4<>;
L_0000015711ca9330 .part L_0000015711ca7cb0, 0, 32;
L_0000015711ca7fd0 .arith/sum 32, v0000015711c4f8e0_0, L_0000015711c60888;
L_0000015711ca8250 .cmp/eq 6, L_0000015711c5e680, L_0000015711c608d0;
L_0000015711ca82f0 .cmp/eq 6, L_0000015711c5e680, L_0000015711c60918;
L_0000015711ca8390 .concat [ 32 16 0 0], L_0000015711ca9330, L_0000015711c60960;
L_0000015711ca84d0 .concat [ 6 26 0 0], L_0000015711c5e680, L_0000015711c609a8;
L_0000015711ca8570 .cmp/eq 32, L_0000015711ca84d0, L_0000015711c609f0;
L_0000015711ca8610 .cmp/eq 6, L_0000015711caa2d0, L_0000015711c60a38;
L_0000015711ca86b0 .concat [ 32 16 0 0], L_0000015711cc08b0, L_0000015711c60a80;
L_0000015711ca8930 .concat [ 32 16 0 0], v0000015711c4f8e0_0, L_0000015711c60ac8;
L_0000015711ca89d0 .part L_0000015711ca91f0, 15, 1;
LS_0000015711ca8a70_0_0 .concat [ 1 1 1 1], L_0000015711ca89d0, L_0000015711ca89d0, L_0000015711ca89d0, L_0000015711ca89d0;
LS_0000015711ca8a70_0_4 .concat [ 1 1 1 1], L_0000015711ca89d0, L_0000015711ca89d0, L_0000015711ca89d0, L_0000015711ca89d0;
LS_0000015711ca8a70_0_8 .concat [ 1 1 1 1], L_0000015711ca89d0, L_0000015711ca89d0, L_0000015711ca89d0, L_0000015711ca89d0;
LS_0000015711ca8a70_0_12 .concat [ 1 1 1 1], L_0000015711ca89d0, L_0000015711ca89d0, L_0000015711ca89d0, L_0000015711ca89d0;
LS_0000015711ca8a70_0_16 .concat [ 1 1 1 1], L_0000015711ca89d0, L_0000015711ca89d0, L_0000015711ca89d0, L_0000015711ca89d0;
LS_0000015711ca8a70_0_20 .concat [ 1 1 1 1], L_0000015711ca89d0, L_0000015711ca89d0, L_0000015711ca89d0, L_0000015711ca89d0;
LS_0000015711ca8a70_0_24 .concat [ 1 1 1 1], L_0000015711ca89d0, L_0000015711ca89d0, L_0000015711ca89d0, L_0000015711ca89d0;
LS_0000015711ca8a70_0_28 .concat [ 1 1 1 1], L_0000015711ca89d0, L_0000015711ca89d0, L_0000015711ca89d0, L_0000015711ca89d0;
LS_0000015711ca8a70_1_0 .concat [ 4 4 4 4], LS_0000015711ca8a70_0_0, LS_0000015711ca8a70_0_4, LS_0000015711ca8a70_0_8, LS_0000015711ca8a70_0_12;
LS_0000015711ca8a70_1_4 .concat [ 4 4 4 4], LS_0000015711ca8a70_0_16, LS_0000015711ca8a70_0_20, LS_0000015711ca8a70_0_24, LS_0000015711ca8a70_0_28;
L_0000015711ca8a70 .concat [ 16 16 0 0], LS_0000015711ca8a70_1_0, LS_0000015711ca8a70_1_4;
L_0000015711ca90b0 .concat [ 16 32 0 0], L_0000015711ca91f0, L_0000015711ca8a70;
L_0000015711caa9b0 .arith/sum 48, L_0000015711ca8930, L_0000015711ca90b0;
L_0000015711cab130 .functor MUXZ 48, L_0000015711caa9b0, L_0000015711ca86b0, L_0000015711cbfce0, C4<>;
L_0000015711caaa50 .functor MUXZ 48, L_0000015711cab130, L_0000015711ca8390, L_0000015711cc0450, C4<>;
L_0000015711caa690 .part L_0000015711caaa50, 0, 32;
L_0000015711caab90 .cmp/eq 2, v0000015711c4f7a0_0, L_0000015711c60b10;
L_0000015711cab770 .cmp/eq 2, v0000015711c4f7a0_0, L_0000015711c60b58;
L_0000015711caa910 .cmp/eq 2, v0000015711c4f7a0_0, L_0000015711c60ba0;
L_0000015711cab310 .functor MUXZ 32, L_0000015711c60c30, L_0000015711c60be8, L_0000015711caa910, C4<>;
L_0000015711cab1d0 .functor MUXZ 32, L_0000015711cab310, L_0000015711caa690, L_0000015711cab770, C4<>;
L_0000015711cab090 .functor MUXZ 32, L_0000015711cab1d0, L_0000015711ca7fd0, L_0000015711caab90, C4<>;
L_0000015711cab8b0 .functor MUXZ 32, L_0000015711cc0370, L_0000015711c60cc0, L_0000015711cc0060, C4<>;
L_0000015711cab3b0 .cmp/eq 6, L_0000015711c5e680, L_0000015711c60d98;
L_0000015711caaaf0 .cmp/eq 6, L_0000015711c5e680, L_0000015711c60de0;
L_0000015711caaeb0 .cmp/eq 6, L_0000015711c5e680, L_0000015711c60e28;
L_0000015711caaf50 .concat [ 16 16 0 0], L_0000015711ca91f0, L_0000015711c60e70;
L_0000015711cab9f0 .part L_0000015711ca91f0, 15, 1;
LS_0000015711caac30_0_0 .concat [ 1 1 1 1], L_0000015711cab9f0, L_0000015711cab9f0, L_0000015711cab9f0, L_0000015711cab9f0;
LS_0000015711caac30_0_4 .concat [ 1 1 1 1], L_0000015711cab9f0, L_0000015711cab9f0, L_0000015711cab9f0, L_0000015711cab9f0;
LS_0000015711caac30_0_8 .concat [ 1 1 1 1], L_0000015711cab9f0, L_0000015711cab9f0, L_0000015711cab9f0, L_0000015711cab9f0;
LS_0000015711caac30_0_12 .concat [ 1 1 1 1], L_0000015711cab9f0, L_0000015711cab9f0, L_0000015711cab9f0, L_0000015711cab9f0;
L_0000015711caac30 .concat [ 4 4 4 4], LS_0000015711caac30_0_0, LS_0000015711caac30_0_4, LS_0000015711caac30_0_8, LS_0000015711caac30_0_12;
L_0000015711caa370 .concat [ 16 16 0 0], L_0000015711ca91f0, L_0000015711caac30;
L_0000015711caacd0 .functor MUXZ 32, L_0000015711caa370, L_0000015711caaf50, L_0000015711cc04c0, C4<>;
L_0000015711caa410 .concat [ 6 26 0 0], L_0000015711c5e680, L_0000015711c60eb8;
L_0000015711caa5f0 .cmp/eq 32, L_0000015711caa410, L_0000015711c60f00;
L_0000015711caad70 .cmp/eq 6, L_0000015711caa2d0, L_0000015711c60f48;
L_0000015711caa4b0 .cmp/eq 6, L_0000015711caa2d0, L_0000015711c60f90;
L_0000015711cab450 .cmp/eq 6, L_0000015711c5e680, L_0000015711c60fd8;
L_0000015711cab4f0 .functor MUXZ 32, L_0000015711caacd0, L_0000015711c61020, L_0000015711cab450, C4<>;
L_0000015711cab590 .functor MUXZ 32, L_0000015711cab4f0, L_0000015711caa050, L_0000015711cc0290, C4<>;
L_0000015711caa7d0 .concat [ 6 26 0 0], L_0000015711c5e680, L_0000015711c61068;
L_0000015711cab6d0 .cmp/eq 32, L_0000015711caa7d0, L_0000015711c610b0;
L_0000015711cc19c0 .cmp/eq 6, L_0000015711caa2d0, L_0000015711c610f8;
L_0000015711cc3040 .cmp/eq 6, L_0000015711caa2d0, L_0000015711c61140;
L_0000015711cc12e0 .cmp/eq 6, L_0000015711c5e680, L_0000015711c61188;
L_0000015711cc1ec0 .functor MUXZ 32, L_0000015711cc08b0, v0000015711c4f8e0_0, L_0000015711cc12e0, C4<>;
L_0000015711cc1a60 .functor MUXZ 32, L_0000015711cc1ec0, L_0000015711cc0140, L_0000015711cbfb90, C4<>;
S_0000015711bde4e0 .scope module, "ALUMux" "mux2x1" 3 95, 5 1 0, S_0000015711bde350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000015711be2190 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000015711cc0300 .functor NOT 1, v0000015711bb4010_0, C4<0>, C4<0>, C4<0>;
v0000015711bc92c0_0 .net *"_ivl_0", 0 0, L_0000015711cc0300;  1 drivers
v0000015711bc9360_0 .net "in1", 31 0, L_0000015711cc0140;  alias, 1 drivers
v0000015711bc88c0_0 .net "in2", 31 0, L_0000015711cab590;  alias, 1 drivers
v0000015711bc9400_0 .net "out", 31 0, L_0000015711cab630;  alias, 1 drivers
v0000015711bc8960_0 .net "s", 0 0, v0000015711bb4010_0;  alias, 1 drivers
L_0000015711cab630 .functor MUXZ 32, L_0000015711cab590, L_0000015711cc0140, L_0000015711cc0300, C4<>;
S_0000015711b46330 .scope module, "CU" "controlUnit" 3 79, 6 1 0, S_0000015711bde350;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000015711c42e80 .param/l "RType" 0 4 2, C4<000000>;
P_0000015711c42eb8 .param/l "add" 0 4 5, C4<100000>;
P_0000015711c42ef0 .param/l "addi" 0 4 8, C4<001000>;
P_0000015711c42f28 .param/l "addu" 0 4 5, C4<100001>;
P_0000015711c42f60 .param/l "and_" 0 4 5, C4<100100>;
P_0000015711c42f98 .param/l "andi" 0 4 8, C4<001100>;
P_0000015711c42fd0 .param/l "beq" 0 4 10, C4<000100>;
P_0000015711c43008 .param/l "bge" 0 4 10, C4<001010>;
P_0000015711c43040 .param/l "bgt" 0 4 10, C4<001001>;
P_0000015711c43078 .param/l "ble" 0 4 10, C4<000111>;
P_0000015711c430b0 .param/l "blt" 0 4 10, C4<000110>;
P_0000015711c430e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000015711c43120 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000015711c43158 .param/l "j" 0 4 12, C4<000010>;
P_0000015711c43190 .param/l "jal" 0 4 12, C4<000011>;
P_0000015711c431c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000015711c43200 .param/l "lw" 0 4 8, C4<100011>;
P_0000015711c43238 .param/l "nor_" 0 4 5, C4<100111>;
P_0000015711c43270 .param/l "or_" 0 4 5, C4<100101>;
P_0000015711c432a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000015711c432e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000015711c43318 .param/l "sll" 0 4 6, C4<000000>;
P_0000015711c43350 .param/l "slt" 0 4 5, C4<101010>;
P_0000015711c43388 .param/l "slti" 0 4 8, C4<101010>;
P_0000015711c433c0 .param/l "srl" 0 4 6, C4<000010>;
P_0000015711c433f8 .param/l "sub" 0 4 5, C4<100010>;
P_0000015711c43430 .param/l "subu" 0 4 5, C4<100011>;
P_0000015711c43468 .param/l "sw" 0 4 8, C4<101011>;
P_0000015711c434a0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000015711c434d8 .param/l "xori" 0 4 8, C4<001110>;
v0000015711bc8a00_0 .var "ALUOp", 3 0;
v0000015711bb4010_0 .var "ALUSrc", 0 0;
v0000015711bb4150_0 .var "MemReadEn", 0 0;
v0000015711c48c00_0 .var "MemWriteEn", 0 0;
v0000015711c49420_0 .var "MemtoReg", 0 0;
v0000015711c47c60_0 .var "RegDst", 0 0;
v0000015711c48de0_0 .var "RegWriteEn", 0 0;
v0000015711c482a0_0 .net "funct", 5 0, L_0000015711caa2d0;  alias, 1 drivers
v0000015711c48020_0 .var "hlt", 0 0;
v0000015711c49240_0 .net "opcode", 5 0, L_0000015711c5e680;  alias, 1 drivers
v0000015711c48ca0_0 .net "rst", 0 0, v0000015711c5ddc0_0;  alias, 1 drivers
E_0000015711be2b10 .event anyedge, v0000015711c48ca0_0, v0000015711c49240_0, v0000015711c482a0_0;
S_0000015711b46580 .scope module, "EDU" "exception_detect_unit" 3 56, 7 3 0, S_0000015711bde350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 1 "excep_flag";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
P_0000015711c49540 .param/l "RType" 0 4 2, C4<000000>;
P_0000015711c49578 .param/l "add" 0 4 5, C4<100000>;
P_0000015711c495b0 .param/l "addi" 0 4 8, C4<001000>;
P_0000015711c495e8 .param/l "addu" 0 4 5, C4<100001>;
P_0000015711c49620 .param/l "and_" 0 4 5, C4<100100>;
P_0000015711c49658 .param/l "andi" 0 4 8, C4<001100>;
P_0000015711c49690 .param/l "beq" 0 4 10, C4<000100>;
P_0000015711c496c8 .param/l "bge" 0 4 10, C4<001010>;
P_0000015711c49700 .param/l "bgt" 0 4 10, C4<001001>;
P_0000015711c49738 .param/l "ble" 0 4 10, C4<000111>;
P_0000015711c49770 .param/l "blt" 0 4 10, C4<000110>;
P_0000015711c497a8 .param/l "bne" 0 4 10, C4<000101>;
P_0000015711c497e0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000015711c49818 .param/l "j" 0 4 12, C4<000010>;
P_0000015711c49850 .param/l "jal" 0 4 12, C4<000011>;
P_0000015711c49888 .param/l "jr" 0 4 6, C4<001000>;
P_0000015711c498c0 .param/l "lw" 0 4 8, C4<100011>;
P_0000015711c498f8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000015711c49930 .param/l "or_" 0 4 5, C4<100101>;
P_0000015711c49968 .param/l "ori" 0 4 8, C4<001101>;
P_0000015711c499a0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000015711c499d8 .param/l "sll" 0 4 6, C4<000000>;
P_0000015711c49a10 .param/l "slt" 0 4 5, C4<101010>;
P_0000015711c49a48 .param/l "slti" 0 4 8, C4<101010>;
P_0000015711c49a80 .param/l "srl" 0 4 6, C4<000010>;
P_0000015711c49ab8 .param/l "sub" 0 4 5, C4<100010>;
P_0000015711c49af0 .param/l "subu" 0 4 5, C4<100011>;
P_0000015711c49b28 .param/l "sw" 0 4 8, C4<101011>;
P_0000015711c49b60 .param/l "xor_" 0 4 5, C4<100110>;
P_0000015711c49b98 .param/l "xori" 0 4 8, C4<001110>;
L_0000015711bdd310 .functor NOT 1, v0000015711c5ddc0_0, C4<0>, C4<0>, C4<0>;
L_0000015711bdd690 .functor OR 1, L_0000015711ca7d50, L_0000015711ca9470, C4<0>, C4<0>;
L_0000015711bddbd0 .functor OR 1, L_0000015711bdd690, L_0000015711ca8430, C4<0>, C4<0>;
L_0000015711bddcb0 .functor OR 1, L_0000015711bddbd0, L_0000015711ca8bb0, C4<0>, C4<0>;
L_0000015711bddd20 .functor OR 1, L_0000015711bddcb0, L_0000015711caa0f0, C4<0>, C4<0>;
L_0000015711bddd90 .functor OR 1, L_0000015711bddd20, L_0000015711ca87f0, C4<0>, C4<0>;
L_0000015711bdd2a0 .functor OR 1, L_0000015711bddd90, L_0000015711ca95b0, C4<0>, C4<0>;
L_0000015711bdd700 .functor OR 1, L_0000015711bdd2a0, L_0000015711ca9510, C4<0>, C4<0>;
L_0000015711bdd5b0 .functor OR 1, L_0000015711bdd700, L_0000015711ca9830, C4<0>, C4<0>;
L_0000015711bdd0e0 .functor OR 1, L_0000015711bdd5b0, L_0000015711ca9d30, C4<0>, C4<0>;
L_0000015711bdd380 .functor OR 1, L_0000015711bdd0e0, L_0000015711ca7b70, C4<0>, C4<0>;
L_0000015711bdd3f0 .functor OR 1, L_0000015711bdd380, L_0000015711ca96f0, C4<0>, C4<0>;
L_0000015711bdd070 .functor OR 1, L_0000015711bdd3f0, L_0000015711ca7f30, C4<0>, C4<0>;
L_0000015711bdd230 .functor OR 1, L_0000015711ca98d0, L_0000015711ca9c90, C4<0>, C4<0>;
L_0000015711bdd850 .functor OR 1, L_0000015711bdd230, L_0000015711ca8f70, C4<0>, C4<0>;
L_0000015711bdd150 .functor OR 1, L_0000015711bdd850, L_0000015711ca9a10, C4<0>, C4<0>;
L_0000015711bb2fb0 .functor OR 1, L_0000015711bdd150, L_0000015711ca8d90, C4<0>, C4<0>;
L_0000015711cc0680 .functor OR 1, L_0000015711bb2fb0, L_0000015711caa190, C4<0>, C4<0>;
L_0000015711cbfe30 .functor OR 1, L_0000015711cc0680, L_0000015711ca8c50, C4<0>, C4<0>;
L_0000015711cc00d0 .functor OR 1, L_0000015711cbfe30, L_0000015711ca8ed0, C4<0>, C4<0>;
L_0000015711cbff80 .functor OR 1, L_0000015711cc00d0, L_0000015711ca9010, C4<0>, C4<0>;
L_0000015711cbff10 .functor OR 1, L_0000015711cbff80, L_0000015711ca8750, C4<0>, C4<0>;
L_0000015711cc03e0 .functor OR 1, L_0000015711cbff10, L_0000015711ca8890, C4<0>, C4<0>;
L_0000015711cc0760 .functor OR 1, L_0000015711cc03e0, L_0000015711ca9970, C4<0>, C4<0>;
L_0000015711cbfff0 .functor OR 1, L_0000015711cc0760, L_0000015711ca9dd0, C4<0>, C4<0>;
L_0000015711cc06f0 .functor OR 1, L_0000015711cbfff0, L_0000015711ca9e70, C4<0>, C4<0>;
L_0000015711cc0840 .functor OR 1, L_0000015711cc06f0, L_0000015711ca9f10, C4<0>, C4<0>;
L_0000015711cbfdc0 .functor OR 1, L_0000015711cc0840, L_0000015711ca8110, C4<0>, C4<0>;
v0000015711c47580_0 .net "PC", 31 0, v0000015711c4f8e0_0;  alias, 1 drivers
v0000015711c47a80_0 .net *"_ivl_0", 0 0, L_0000015711bdd310;  1 drivers
v0000015711c48660_0 .net *"_ivl_10", 0 0, L_0000015711ca93d0;  1 drivers
v0000015711c47bc0_0 .net *"_ivl_100", 0 0, L_0000015711ca9c90;  1 drivers
v0000015711c47800_0 .net *"_ivl_103", 0 0, L_0000015711bdd230;  1 drivers
L_0000015711c60408 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000015711c47d00_0 .net/2u *"_ivl_104", 5 0, L_0000015711c60408;  1 drivers
v0000015711c48980_0 .net *"_ivl_106", 0 0, L_0000015711ca8f70;  1 drivers
v0000015711c47b20_0 .net *"_ivl_109", 0 0, L_0000015711bdd850;  1 drivers
L_0000015711c60450 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000015711c48b60_0 .net/2u *"_ivl_110", 5 0, L_0000015711c60450;  1 drivers
v0000015711c488e0_0 .net *"_ivl_112", 0 0, L_0000015711ca9a10;  1 drivers
v0000015711c48480_0 .net *"_ivl_115", 0 0, L_0000015711bdd150;  1 drivers
L_0000015711c60498 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000015711c48f20_0 .net/2u *"_ivl_116", 5 0, L_0000015711c60498;  1 drivers
v0000015711c48840_0 .net *"_ivl_118", 0 0, L_0000015711ca8d90;  1 drivers
L_0000015711c5ff40 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0000015711c48a20_0 .net/2u *"_ivl_12", 5 0, L_0000015711c5ff40;  1 drivers
v0000015711c47e40_0 .net *"_ivl_121", 0 0, L_0000015711bb2fb0;  1 drivers
L_0000015711c604e0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0000015711c47da0_0 .net/2u *"_ivl_122", 5 0, L_0000015711c604e0;  1 drivers
v0000015711c47ee0_0 .net *"_ivl_124", 0 0, L_0000015711caa190;  1 drivers
v0000015711c49060_0 .net *"_ivl_127", 0 0, L_0000015711cc0680;  1 drivers
L_0000015711c60528 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0000015711c48fc0_0 .net/2u *"_ivl_128", 5 0, L_0000015711c60528;  1 drivers
v0000015711c47f80_0 .net *"_ivl_130", 0 0, L_0000015711ca8c50;  1 drivers
v0000015711c48ac0_0 .net *"_ivl_133", 0 0, L_0000015711cbfe30;  1 drivers
L_0000015711c60570 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0000015711c49380_0 .net/2u *"_ivl_134", 5 0, L_0000015711c60570;  1 drivers
v0000015711c48d40_0 .net *"_ivl_136", 0 0, L_0000015711ca8ed0;  1 drivers
v0000015711c49100_0 .net *"_ivl_139", 0 0, L_0000015711cc00d0;  1 drivers
v0000015711c48e80_0 .net *"_ivl_14", 0 0, L_0000015711ca7d50;  1 drivers
L_0000015711c605b8 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0000015711c491a0_0 .net/2u *"_ivl_140", 5 0, L_0000015711c605b8;  1 drivers
v0000015711c47620_0 .net *"_ivl_142", 0 0, L_0000015711ca9010;  1 drivers
v0000015711c476c0_0 .net *"_ivl_145", 0 0, L_0000015711cbff80;  1 drivers
L_0000015711c60600 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v0000015711c492e0_0 .net/2u *"_ivl_146", 5 0, L_0000015711c60600;  1 drivers
v0000015711c478a0_0 .net *"_ivl_148", 0 0, L_0000015711ca8750;  1 drivers
v0000015711c479e0_0 .net *"_ivl_151", 0 0, L_0000015711cbff10;  1 drivers
L_0000015711c60648 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0000015711c480c0_0 .net/2u *"_ivl_152", 5 0, L_0000015711c60648;  1 drivers
v0000015711c48160_0 .net *"_ivl_154", 0 0, L_0000015711ca8890;  1 drivers
v0000015711c47760_0 .net *"_ivl_157", 0 0, L_0000015711cc03e0;  1 drivers
L_0000015711c60690 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0000015711c48340_0 .net/2u *"_ivl_158", 5 0, L_0000015711c60690;  1 drivers
L_0000015711c5ff88 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0000015711c47940_0 .net/2u *"_ivl_16", 5 0, L_0000015711c5ff88;  1 drivers
v0000015711c48200_0 .net *"_ivl_160", 0 0, L_0000015711ca9970;  1 drivers
v0000015711c483e0_0 .net *"_ivl_163", 0 0, L_0000015711cc0760;  1 drivers
L_0000015711c606d8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000015711c48520_0 .net/2u *"_ivl_164", 5 0, L_0000015711c606d8;  1 drivers
v0000015711c485c0_0 .net *"_ivl_166", 0 0, L_0000015711ca9dd0;  1 drivers
v0000015711c48700_0 .net *"_ivl_169", 0 0, L_0000015711cbfff0;  1 drivers
L_0000015711c60720 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000015711c487a0_0 .net/2u *"_ivl_170", 5 0, L_0000015711c60720;  1 drivers
v0000015711c4b350_0 .net *"_ivl_172", 0 0, L_0000015711ca9e70;  1 drivers
v0000015711c4b0d0_0 .net *"_ivl_175", 0 0, L_0000015711cc06f0;  1 drivers
L_0000015711c60768 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v0000015711c4b490_0 .net/2u *"_ivl_176", 5 0, L_0000015711c60768;  1 drivers
v0000015711c4a270_0 .net *"_ivl_178", 0 0, L_0000015711ca9f10;  1 drivers
v0000015711c4b210_0 .net *"_ivl_18", 0 0, L_0000015711ca9470;  1 drivers
v0000015711c4a130_0 .net *"_ivl_181", 0 0, L_0000015711cc0840;  1 drivers
L_0000015711c607b0 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0000015711c4ba30_0 .net/2u *"_ivl_182", 5 0, L_0000015711c607b0;  1 drivers
v0000015711c4bad0_0 .net *"_ivl_184", 0 0, L_0000015711ca8110;  1 drivers
v0000015711c4aef0_0 .net *"_ivl_187", 0 0, L_0000015711cbfdc0;  1 drivers
L_0000015711c607f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015711c4aa90_0 .net/2u *"_ivl_188", 0 0, L_0000015711c607f8;  1 drivers
L_0000015711c60840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000015711c49c30_0 .net/2u *"_ivl_190", 0 0, L_0000015711c60840;  1 drivers
v0000015711c4b670_0 .net *"_ivl_192", 0 0, L_0000015711caa230;  1 drivers
v0000015711c4abd0_0 .net *"_ivl_194", 0 0, L_0000015711ca7df0;  1 drivers
L_0000015711c5fe68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015711c4a450_0 .net/2u *"_ivl_2", 0 0, L_0000015711c5fe68;  1 drivers
v0000015711c4a1d0_0 .net *"_ivl_21", 0 0, L_0000015711bdd690;  1 drivers
L_0000015711c5ffd0 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0000015711c4b5d0_0 .net/2u *"_ivl_22", 5 0, L_0000015711c5ffd0;  1 drivers
v0000015711c4b7b0_0 .net *"_ivl_24", 0 0, L_0000015711ca8430;  1 drivers
v0000015711c4b530_0 .net *"_ivl_27", 0 0, L_0000015711bddbd0;  1 drivers
L_0000015711c60018 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000015711c4b2b0_0 .net/2u *"_ivl_28", 5 0, L_0000015711c60018;  1 drivers
v0000015711c4a310_0 .net *"_ivl_30", 0 0, L_0000015711ca8bb0;  1 drivers
v0000015711c4a9f0_0 .net *"_ivl_33", 0 0, L_0000015711bddcb0;  1 drivers
L_0000015711c60060 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0000015711c4b710_0 .net/2u *"_ivl_34", 5 0, L_0000015711c60060;  1 drivers
v0000015711c49cd0_0 .net *"_ivl_36", 0 0, L_0000015711caa0f0;  1 drivers
v0000015711c4b990_0 .net *"_ivl_39", 0 0, L_0000015711bddd20;  1 drivers
v0000015711c49d70_0 .net *"_ivl_4", 31 0, L_0000015711ca9b50;  1 drivers
L_0000015711c600a8 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0000015711c4a630_0 .net/2u *"_ivl_40", 5 0, L_0000015711c600a8;  1 drivers
v0000015711c4a950_0 .net *"_ivl_42", 0 0, L_0000015711ca87f0;  1 drivers
v0000015711c4a6d0_0 .net *"_ivl_45", 0 0, L_0000015711bddd90;  1 drivers
L_0000015711c600f0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0000015711c4a590_0 .net/2u *"_ivl_46", 5 0, L_0000015711c600f0;  1 drivers
v0000015711c4ac70_0 .net *"_ivl_48", 0 0, L_0000015711ca95b0;  1 drivers
v0000015711c4a770_0 .net *"_ivl_51", 0 0, L_0000015711bdd2a0;  1 drivers
L_0000015711c60138 .functor BUFT 1, C4<100111>, C4<0>, C4<0>, C4<0>;
v0000015711c4b030_0 .net/2u *"_ivl_52", 5 0, L_0000015711c60138;  1 drivers
v0000015711c4b3f0_0 .net *"_ivl_54", 0 0, L_0000015711ca9510;  1 drivers
v0000015711c4ad10_0 .net *"_ivl_57", 0 0, L_0000015711bdd700;  1 drivers
L_0000015711c60180 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000015711c49eb0_0 .net/2u *"_ivl_58", 5 0, L_0000015711c60180;  1 drivers
v0000015711c4af90_0 .net *"_ivl_60", 0 0, L_0000015711ca9830;  1 drivers
v0000015711c4b850_0 .net *"_ivl_63", 0 0, L_0000015711bdd5b0;  1 drivers
L_0000015711c601c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000015711c49e10_0 .net/2u *"_ivl_64", 5 0, L_0000015711c601c8;  1 drivers
v0000015711c49f50_0 .net *"_ivl_66", 0 0, L_0000015711ca9d30;  1 drivers
v0000015711c4b170_0 .net *"_ivl_69", 0 0, L_0000015711bdd0e0;  1 drivers
L_0000015711c5feb0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015711c4b8f0_0 .net *"_ivl_7", 25 0, L_0000015711c5feb0;  1 drivers
L_0000015711c60210 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000015711c49ff0_0 .net/2u *"_ivl_70", 5 0, L_0000015711c60210;  1 drivers
v0000015711c4a090_0 .net *"_ivl_72", 0 0, L_0000015711ca7b70;  1 drivers
v0000015711c4a3b0_0 .net *"_ivl_75", 0 0, L_0000015711bdd380;  1 drivers
L_0000015711c60258 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v0000015711c4a4f0_0 .net/2u *"_ivl_76", 5 0, L_0000015711c60258;  1 drivers
v0000015711c4a810_0 .net *"_ivl_78", 0 0, L_0000015711ca96f0;  1 drivers
L_0000015711c5fef8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015711c4a8b0_0 .net/2u *"_ivl_8", 31 0, L_0000015711c5fef8;  1 drivers
v0000015711c4ab30_0 .net *"_ivl_81", 0 0, L_0000015711bdd3f0;  1 drivers
L_0000015711c602a0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0000015711c4adb0_0 .net/2u *"_ivl_82", 5 0, L_0000015711c602a0;  1 drivers
v0000015711c4ae50_0 .net *"_ivl_84", 0 0, L_0000015711ca7f30;  1 drivers
v0000015711c4c780_0 .net *"_ivl_87", 0 0, L_0000015711bdd070;  1 drivers
L_0000015711c602e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015711c4d7c0_0 .net/2u *"_ivl_88", 0 0, L_0000015711c602e8;  1 drivers
L_0000015711c60330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000015711c4c1e0_0 .net/2u *"_ivl_90", 0 0, L_0000015711c60330;  1 drivers
v0000015711c4c960_0 .net *"_ivl_92", 0 0, L_0000015711ca8e30;  1 drivers
L_0000015711c60378 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000015711c4c6e0_0 .net/2u *"_ivl_94", 5 0, L_0000015711c60378;  1 drivers
v0000015711c4d220_0 .net *"_ivl_96", 0 0, L_0000015711ca98d0;  1 drivers
L_0000015711c603c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000015711c4caa0_0 .net/2u *"_ivl_98", 5 0, L_0000015711c603c0;  1 drivers
v0000015711c4d2c0_0 .net "clk", 0 0, L_0000015711bddee0;  alias, 1 drivers
v0000015711c4cb40_0 .net "excep_flag", 0 0, L_0000015711ca7e90;  alias, 1 drivers
v0000015711c4c8c0_0 .net "funct", 5 0, L_0000015711caa2d0;  alias, 1 drivers
v0000015711c4cbe0_0 .net "opcode", 5 0, L_0000015711c5e680;  alias, 1 drivers
v0000015711c4c280_0 .net "rst", 0 0, v0000015711c5ddc0_0;  alias, 1 drivers
L_0000015711ca9b50 .concat [ 6 26 0 0], L_0000015711c5e680, L_0000015711c5feb0;
L_0000015711ca93d0 .cmp/eq 32, L_0000015711ca9b50, L_0000015711c5fef8;
L_0000015711ca7d50 .cmp/eq 6, L_0000015711caa2d0, L_0000015711c5ff40;
L_0000015711ca9470 .cmp/eq 6, L_0000015711caa2d0, L_0000015711c5ff88;
L_0000015711ca8430 .cmp/eq 6, L_0000015711caa2d0, L_0000015711c5ffd0;
L_0000015711ca8bb0 .cmp/eq 6, L_0000015711caa2d0, L_0000015711c60018;
L_0000015711caa0f0 .cmp/eq 6, L_0000015711caa2d0, L_0000015711c60060;
L_0000015711ca87f0 .cmp/eq 6, L_0000015711caa2d0, L_0000015711c600a8;
L_0000015711ca95b0 .cmp/eq 6, L_0000015711caa2d0, L_0000015711c600f0;
L_0000015711ca9510 .cmp/eq 6, L_0000015711caa2d0, L_0000015711c60138;
L_0000015711ca9830 .cmp/eq 6, L_0000015711caa2d0, L_0000015711c60180;
L_0000015711ca9d30 .cmp/eq 6, L_0000015711caa2d0, L_0000015711c601c8;
L_0000015711ca7b70 .cmp/eq 6, L_0000015711caa2d0, L_0000015711c60210;
L_0000015711ca96f0 .cmp/eq 6, L_0000015711caa2d0, L_0000015711c60258;
L_0000015711ca7f30 .cmp/eq 6, L_0000015711caa2d0, L_0000015711c602a0;
L_0000015711ca8e30 .functor MUXZ 1, L_0000015711c60330, L_0000015711c602e8, L_0000015711bdd070, C4<>;
L_0000015711ca98d0 .cmp/eq 6, L_0000015711c5e680, L_0000015711c60378;
L_0000015711ca9c90 .cmp/eq 6, L_0000015711c5e680, L_0000015711c603c0;
L_0000015711ca8f70 .cmp/eq 6, L_0000015711c5e680, L_0000015711c60408;
L_0000015711ca9a10 .cmp/eq 6, L_0000015711c5e680, L_0000015711c60450;
L_0000015711ca8d90 .cmp/eq 6, L_0000015711c5e680, L_0000015711c60498;
L_0000015711caa190 .cmp/eq 6, L_0000015711c5e680, L_0000015711c604e0;
L_0000015711ca8c50 .cmp/eq 6, L_0000015711c5e680, L_0000015711c60528;
L_0000015711ca8ed0 .cmp/eq 6, L_0000015711c5e680, L_0000015711c60570;
L_0000015711ca9010 .cmp/eq 6, L_0000015711c5e680, L_0000015711c605b8;
L_0000015711ca8750 .cmp/eq 6, L_0000015711c5e680, L_0000015711c60600;
L_0000015711ca8890 .cmp/eq 6, L_0000015711c5e680, L_0000015711c60648;
L_0000015711ca9970 .cmp/eq 6, L_0000015711c5e680, L_0000015711c60690;
L_0000015711ca9dd0 .cmp/eq 6, L_0000015711c5e680, L_0000015711c606d8;
L_0000015711ca9e70 .cmp/eq 6, L_0000015711c5e680, L_0000015711c60720;
L_0000015711ca9f10 .cmp/eq 6, L_0000015711c5e680, L_0000015711c60768;
L_0000015711ca8110 .cmp/eq 6, L_0000015711c5e680, L_0000015711c607b0;
L_0000015711caa230 .functor MUXZ 1, L_0000015711c60840, L_0000015711c607f8, L_0000015711cbfdc0, C4<>;
L_0000015711ca7df0 .functor MUXZ 1, L_0000015711caa230, L_0000015711ca8e30, L_0000015711ca93d0, C4<>;
L_0000015711ca7e90 .functor MUXZ 1, L_0000015711ca7df0, L_0000015711c5fe68, L_0000015711bdd310, C4<>;
S_0000015711b66c50 .scope module, "InstMem" "IM" 3 75, 8 2 0, S_0000015711bde350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_0000015711cc0370 .functor BUFZ 32, L_0000015711caa550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015711c4cc80 .array "InstMem", 0 1023, 31 0;
v0000015711c4d360_0 .net *"_ivl_0", 31 0, L_0000015711caa550;  1 drivers
v0000015711c4d4a0_0 .net *"_ivl_3", 9 0, L_0000015711caaff0;  1 drivers
v0000015711c4c0a0_0 .net *"_ivl_4", 11 0, L_0000015711cab810;  1 drivers
L_0000015711c60c78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015711c4c500_0 .net *"_ivl_7", 1 0, L_0000015711c60c78;  1 drivers
v0000015711c4c140_0 .net "address", 31 0, v0000015711c4f8e0_0;  alias, 1 drivers
v0000015711c4d540_0 .var/i "i", 31 0;
v0000015711c4cd20_0 .net "q", 31 0, L_0000015711cc0370;  alias, 1 drivers
L_0000015711caa550 .array/port v0000015711c4cc80, L_0000015711cab810;
L_0000015711caaff0 .part v0000015711c4f8e0_0, 0, 10;
L_0000015711cab810 .concat [ 10 2 0 0], L_0000015711caaff0, L_0000015711c60c78;
S_0000015711b66de0 .scope module, "RF" "registerFile" 3 85, 9 1 0, S_0000015711bde350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000015711cc08b0 .functor BUFZ 32, L_0000015711caa870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015711cc0140 .functor BUFZ 32, L_0000015711cab950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015711c4bc40_1 .array/port v0000015711c4bc40, 1;
L_0000015711cc0920 .functor BUFZ 32, v0000015711c4bc40_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015711c4bc40_2 .array/port v0000015711c4bc40, 2;
L_0000015711cc0990 .functor BUFZ 32, v0000015711c4bc40_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015711c4bc40_3 .array/port v0000015711c4bc40, 3;
L_0000015711cbfd50 .functor BUFZ 32, v0000015711c4bc40_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015711c4bc40_4 .array/port v0000015711c4bc40, 4;
L_0000015711cbfea0 .functor BUFZ 32, v0000015711c4bc40_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015711c4bc40_5 .array/port v0000015711c4bc40, 5;
L_0000015711cc01b0 .functor BUFZ 32, v0000015711c4bc40_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015711c4bc40_6 .array/port v0000015711c4bc40, 6;
L_0000015711cc0a00 .functor BUFZ 32, v0000015711c4bc40_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015711c4bce0_0 .net *"_ivl_0", 31 0, L_0000015711caa870;  1 drivers
v0000015711c4d860_0 .net *"_ivl_10", 6 0, L_0000015711caae10;  1 drivers
L_0000015711c60d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015711c4c320_0 .net *"_ivl_13", 1 0, L_0000015711c60d50;  1 drivers
v0000015711c4ca00_0 .net *"_ivl_2", 6 0, L_0000015711caa730;  1 drivers
L_0000015711c60d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015711c4d5e0_0 .net *"_ivl_5", 1 0, L_0000015711c60d08;  1 drivers
v0000015711c4cdc0_0 .net *"_ivl_8", 31 0, L_0000015711cab950;  1 drivers
v0000015711c4d680_0 .net "clk", 0 0, L_0000015711bddee0;  alias, 1 drivers
v0000015711c4ce60_0 .var/i "i", 31 0;
v0000015711c4cf00_0 .net "readData1", 31 0, L_0000015711cc08b0;  alias, 1 drivers
v0000015711c4cfa0_0 .net "readData2", 31 0, L_0000015711cc0140;  alias, 1 drivers
v0000015711c4d040_0 .net "readRegister1", 4 0, L_0000015711ca9ab0;  alias, 1 drivers
v0000015711c4d900_0 .net "readRegister2", 4 0, L_0000015711ca9150;  alias, 1 drivers
v0000015711c4bc40 .array "registers", 31 0, 31 0;
v0000015711c4c3c0_0 .net "regs0", 31 0, L_0000015711cc0920;  alias, 1 drivers
v0000015711c4d0e0_0 .net "regs1", 31 0, L_0000015711cc0990;  alias, 1 drivers
v0000015711c4d180_0 .net "regs2", 31 0, L_0000015711cbfd50;  alias, 1 drivers
v0000015711c4c460_0 .net "regs3", 31 0, L_0000015711cbfea0;  alias, 1 drivers
v0000015711c4d400_0 .net "regs4", 31 0, L_0000015711cc01b0;  alias, 1 drivers
v0000015711c4c5a0_0 .net "regs5", 31 0, L_0000015711cc0a00;  alias, 1 drivers
v0000015711c4d720_0 .net "rst", 0 0, v0000015711c5ddc0_0;  alias, 1 drivers
v0000015711c4d9a0_0 .net "we", 0 0, v0000015711c48de0_0;  alias, 1 drivers
v0000015711c4c640_0 .net "writeData", 31 0, L_0000015711cc1c40;  alias, 1 drivers
v0000015711c4da40_0 .net "writeRegister", 4 0, L_0000015711cab270;  alias, 1 drivers
E_0000015711be2650/0 .event negedge, v0000015711c48ca0_0;
E_0000015711be2650/1 .event posedge, v0000015711c4d2c0_0;
E_0000015711be2650 .event/or E_0000015711be2650/0, E_0000015711be2650/1;
L_0000015711caa870 .array/port v0000015711c4bc40, L_0000015711caa730;
L_0000015711caa730 .concat [ 5 2 0 0], L_0000015711ca9ab0, L_0000015711c60d08;
L_0000015711cab950 .array/port v0000015711c4bc40, L_0000015711caae10;
L_0000015711caae10 .concat [ 5 2 0 0], L_0000015711ca9150, L_0000015711c60d50;
S_0000015711b2d7e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 9 29, 9 29 0, S_0000015711b66de0;
 .timescale 0 0;
v0000015711c4c820_0 .var/i "i", 31 0;
S_0000015711b2d970 .scope module, "RFMux" "mux2x1" 3 83, 5 1 0, S_0000015711bde350;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000015711be2990 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000015711cc07d0 .functor NOT 1, v0000015711c47c60_0, C4<0>, C4<0>, C4<0>;
v0000015711c4dae0_0 .net *"_ivl_0", 0 0, L_0000015711cc07d0;  1 drivers
v0000015711c4bd80_0 .net "in1", 4 0, L_0000015711ca9150;  alias, 1 drivers
v0000015711c4be20_0 .net "in2", 4 0, L_0000015711ca9bf0;  alias, 1 drivers
v0000015711c4bf60_0 .net "out", 4 0, L_0000015711cab270;  alias, 1 drivers
v0000015711c4bec0_0 .net "s", 0 0, v0000015711c47c60_0;  alias, 1 drivers
L_0000015711cab270 .functor MUXZ 5, L_0000015711ca9bf0, L_0000015711ca9150, L_0000015711cc07d0, C4<>;
S_0000015711b80af0 .scope module, "WBMux" "mux2x1" 3 106, 5 1 0, S_0000015711bde350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000015711be2b90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000015711cc0530 .functor NOT 1, v0000015711c49420_0, C4<0>, C4<0>, C4<0>;
v0000015711c4c000_0 .net *"_ivl_0", 0 0, L_0000015711cc0530;  1 drivers
v0000015711c4ff20_0 .net "in1", 31 0, v0000015711c50100_0;  alias, 1 drivers
v0000015711c4f980_0 .net "in2", 31 0, v0000015711c4f0c0_0;  alias, 1 drivers
v0000015711c50380_0 .net "out", 31 0, L_0000015711cc1c40;  alias, 1 drivers
v0000015711c50240_0 .net "s", 0 0, v0000015711c49420_0;  alias, 1 drivers
L_0000015711cc1c40 .functor MUXZ 32, v0000015711c4f0c0_0, v0000015711c50100_0, L_0000015711cc0530, C4<>;
S_0000015711b80c80 .scope module, "alu" "ALU" 3 100, 10 1 0, S_0000015711bde350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000015711b26af0 .param/l "ADD" 0 10 12, C4<0000>;
P_0000015711b26b28 .param/l "AND" 0 10 12, C4<0010>;
P_0000015711b26b60 .param/l "NOR" 0 10 12, C4<0101>;
P_0000015711b26b98 .param/l "OR" 0 10 12, C4<0011>;
P_0000015711b26bd0 .param/l "SGT" 0 10 12, C4<0111>;
P_0000015711b26c08 .param/l "SLL" 0 10 12, C4<1000>;
P_0000015711b26c40 .param/l "SLT" 0 10 12, C4<0110>;
P_0000015711b26c78 .param/l "SRL" 0 10 12, C4<1001>;
P_0000015711b26cb0 .param/l "SUB" 0 10 12, C4<0001>;
P_0000015711b26ce8 .param/l "XOR" 0 10 12, C4<0100>;
P_0000015711b26d20 .param/l "data_width" 0 10 3, +C4<00000000000000000000000000100000>;
P_0000015711b26d58 .param/l "sel_width" 0 10 4, +C4<00000000000000000000000000000100>;
L_0000015711c611d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015711c4f340_0 .net/2u *"_ivl_0", 31 0, L_0000015711c611d0;  1 drivers
v0000015711c50b00_0 .net "opSel", 3 0, v0000015711bc8a00_0;  alias, 1 drivers
v0000015711c4ffc0_0 .net "operand1", 31 0, L_0000015711cc1a60;  alias, 1 drivers
v0000015711c506a0_0 .net "operand2", 31 0, L_0000015711cab630;  alias, 1 drivers
v0000015711c50100_0 .var "result", 31 0;
v0000015711c4fb60_0 .net "zero", 0 0, L_0000015711cc2e60;  alias, 1 drivers
E_0000015711be21d0 .event anyedge, v0000015711bc8a00_0, v0000015711c4ffc0_0, v0000015711bc9400_0;
L_0000015711cc2e60 .cmp/eq 32, v0000015711c50100_0, L_0000015711c611d0;
S_0000015711b26da0 .scope module, "branchcontroller" "BranchController" 3 54, 11 1 0, S_0000015711bde350;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000015711c58c30 .param/l "RType" 0 4 2, C4<000000>;
P_0000015711c58c68 .param/l "add" 0 4 5, C4<100000>;
P_0000015711c58ca0 .param/l "addi" 0 4 8, C4<001000>;
P_0000015711c58cd8 .param/l "addu" 0 4 5, C4<100001>;
P_0000015711c58d10 .param/l "and_" 0 4 5, C4<100100>;
P_0000015711c58d48 .param/l "andi" 0 4 8, C4<001100>;
P_0000015711c58d80 .param/l "beq" 0 4 10, C4<000100>;
P_0000015711c58db8 .param/l "bge" 0 4 10, C4<001010>;
P_0000015711c58df0 .param/l "bgt" 0 4 10, C4<001001>;
P_0000015711c58e28 .param/l "ble" 0 4 10, C4<000111>;
P_0000015711c58e60 .param/l "blt" 0 4 10, C4<000110>;
P_0000015711c58e98 .param/l "bne" 0 4 10, C4<000101>;
P_0000015711c58ed0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000015711c58f08 .param/l "j" 0 4 12, C4<000010>;
P_0000015711c58f40 .param/l "jal" 0 4 12, C4<000011>;
P_0000015711c58f78 .param/l "jr" 0 4 6, C4<001000>;
P_0000015711c58fb0 .param/l "lw" 0 4 8, C4<100011>;
P_0000015711c58fe8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000015711c59020 .param/l "or_" 0 4 5, C4<100101>;
P_0000015711c59058 .param/l "ori" 0 4 8, C4<001101>;
P_0000015711c59090 .param/l "sgt" 0 4 6, C4<101011>;
P_0000015711c590c8 .param/l "sll" 0 4 6, C4<000000>;
P_0000015711c59100 .param/l "slt" 0 4 5, C4<101010>;
P_0000015711c59138 .param/l "slti" 0 4 8, C4<101010>;
P_0000015711c59170 .param/l "srl" 0 4 6, C4<000010>;
P_0000015711c591a8 .param/l "sub" 0 4 5, C4<100010>;
P_0000015711c591e0 .param/l "subu" 0 4 5, C4<100011>;
P_0000015711c59218 .param/l "sw" 0 4 8, C4<101011>;
P_0000015711c59250 .param/l "xor_" 0 4 5, C4<100110>;
P_0000015711c59288 .param/l "xori" 0 4 8, C4<001110>;
v0000015711c4f7a0_0 .var "PCsrc", 1 0;
v0000015711c4f3e0_0 .net "excep_flag", 0 0, L_0000015711ca7e90;  alias, 1 drivers
v0000015711c50420_0 .net "funct", 5 0, L_0000015711caa2d0;  alias, 1 drivers
v0000015711c4f700_0 .net "opcode", 5 0, L_0000015711c5e680;  alias, 1 drivers
v0000015711c4ef80_0 .net "operand1", 31 0, L_0000015711cc08b0;  alias, 1 drivers
v0000015711c4f840_0 .net "operand2", 31 0, L_0000015711cab630;  alias, 1 drivers
v0000015711c4f480_0 .net "rst", 0 0, v0000015711c5ddc0_0;  alias, 1 drivers
E_0000015711be24d0/0 .event anyedge, v0000015711c48ca0_0, v0000015711c4cb40_0, v0000015711c49240_0, v0000015711c4cf00_0;
E_0000015711be24d0/1 .event anyedge, v0000015711bc9400_0, v0000015711c482a0_0;
E_0000015711be24d0 .event/or E_0000015711be24d0/0, E_0000015711be24d0/1;
S_0000015711b5cd50 .scope module, "dataMem" "DM" 3 104, 12 2 0, S_0000015711bde350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000015711c4f2a0 .array "DataMem", 0 1023, 31 0;
v0000015711c4fd40_0 .net "address", 31 0, v0000015711c50100_0;  alias, 1 drivers
v0000015711c504c0_0 .net "clock", 0 0, L_0000015711bddee0;  alias, 1 drivers
v0000015711c501a0_0 .net "data", 31 0, L_0000015711cc0140;  alias, 1 drivers
v0000015711c50560_0 .var/i "i", 31 0;
v0000015711c4f0c0_0 .var "q", 31 0;
v0000015711c4f520_0 .net "rden", 0 0, v0000015711bb4150_0;  alias, 1 drivers
v0000015711c4f5c0_0 .net "wren", 0 0, v0000015711c48c00_0;  alias, 1 drivers
E_0000015711be2f90 .event negedge, v0000015711c4d2c0_0;
S_0000015711b5cee0 .scope module, "pc" "programCounter" 3 72, 13 1 0, S_0000015711bde350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000015711be22d0 .param/l "initialaddr" 0 13 10, +C4<11111111111111111111111111111111>;
v0000015711c50740_0 .net "PCin", 31 0, L_0000015711cab090;  alias, 1 drivers
v0000015711c4f8e0_0 .var "PCout", 31 0;
v0000015711c4f160_0 .net "clk", 0 0, L_0000015711bddee0;  alias, 1 drivers
v0000015711c4fac0_0 .net "rst", 0 0, v0000015711c5ddc0_0;  alias, 1 drivers
    .scope S_0000015711b26da0;
T_0 ;
    %wait E_0000015711be24d0;
    %load/vec4 v0000015711c4f480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000015711c4f7a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000015711c4f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000015711c4f7a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000015711c4f700_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.14, 4;
    %load/vec4 v0000015711c4ef80_0;
    %load/vec4 v0000015711c4f840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/1 T_0.13, 8;
    %load/vec4 v0000015711c4f700_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.15, 4;
    %load/vec4 v0000015711c4ef80_0;
    %load/vec4 v0000015711c4f840_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.15;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.13;
    %jmp/1 T_0.12, 8;
    %load/vec4 v0000015711c4f700_0;
    %cmpi/e 6, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.16, 4;
    %load/vec4 v0000015711c4ef80_0;
    %load/vec4 v0000015711c4f840_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.12;
    %jmp/1 T_0.11, 8;
    %load/vec4 v0000015711c4f700_0;
    %cmpi/e 7, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.17, 4;
    %load/vec4 v0000015711c4ef80_0;
    %load/vec4 v0000015711c4f840_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.17;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.11;
    %jmp/1 T_0.10, 8;
    %load/vec4 v0000015711c4f700_0;
    %cmpi/e 9, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.18, 4;
    %load/vec4 v0000015711c4f840_0;
    %load/vec4 v0000015711c4ef80_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.18;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.10;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000015711c4f700_0;
    %cmpi/e 10, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.19, 4;
    %load/vec4 v0000015711c4f840_0;
    %load/vec4 v0000015711c4ef80_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.19;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000015711c4f700_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000015711c4f700_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000015711c4f700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.20, 4;
    %load/vec4 v0000015711c50420_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000015711c4f7a0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000015711c4f7a0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000015711b5cee0;
T_1 ;
    %wait E_0000015711be2650;
    %load/vec4 v0000015711c4fac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000015711c4f8e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000015711c50740_0;
    %assign/vec4 v0000015711c4f8e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000015711b66c50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015711c4d540_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000015711c4d540_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000015711c4d540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %load/vec4 v0000015711c4d540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015711c4d540_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 537133140, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 404750339, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 675282947, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 201326604, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 201326610, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 201326607, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 201326610, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4cc80, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000015711b46330;
T_3 ;
    %wait E_0000015711be2b10;
    %load/vec4 v0000015711c48ca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000015711c48020_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000015711bb4010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000015711c48de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000015711c48c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000015711c49420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000015711bb4150_0, 0;
    %assign/vec4 v0000015711c47c60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000015711c48020_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000015711bc8a00_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000015711bb4010_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000015711c48de0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000015711c48c00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000015711c49420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000015711bb4150_0, 0, 1;
    %store/vec4 v0000015711c47c60_0, 0, 1;
    %load/vec4 v0000015711c49240_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.20;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711c48020_0, 0;
    %jmp T_3.20;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711c47c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711c48de0_0, 0;
    %load/vec4 v0000015711c482a0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %jmp T_3.35;
T_3.21 ;
    %jmp T_3.35;
T_3.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %jmp T_3.35;
T_3.23 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %jmp T_3.35;
T_3.24 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %jmp T_3.35;
T_3.25 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %jmp T_3.35;
T_3.26 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %jmp T_3.35;
T_3.27 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %jmp T_3.35;
T_3.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %jmp T_3.35;
T_3.29 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %jmp T_3.35;
T_3.30 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %jmp T_3.35;
T_3.31 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %jmp T_3.35;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711bb4010_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %jmp T_3.35;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711bb4010_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %jmp T_3.35;
T_3.34 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %jmp T_3.35;
T_3.35 ;
    %pop/vec4 1;
    %jmp T_3.20;
T_3.4 ;
    %jmp T_3.20;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711c48de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711c47c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711bb4010_0, 0;
    %jmp T_3.20;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711c48de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015711c47c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711bb4010_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %jmp T_3.20;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711c48de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711bb4010_0, 0;
    %jmp T_3.20;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711c48de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711bb4010_0, 0;
    %jmp T_3.20;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711c48de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711bb4010_0, 0;
    %jmp T_3.20;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711c48de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711bb4010_0, 0;
    %jmp T_3.20;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711bb4150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711c48de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711bb4010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711c49420_0, 0;
    %jmp T_3.20;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711c48c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015711bb4010_0, 0;
    %jmp T_3.20;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %jmp T_3.20;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015711bc8a00_0, 0;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000015711b66de0;
T_4 ;
    %wait E_0000015711be2650;
    %fork t_1, S_0000015711b2d7e0;
    %jmp t_0;
    .scope S_0000015711b2d7e0;
t_1 ;
    %load/vec4 v0000015711c4d720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015711c4c820_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000015711c4c820_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000015711c4c820_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4bc40, 0, 4;
    %load/vec4 v0000015711c4c820_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015711c4c820_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000015711c4d9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000015711c4c640_0;
    %load/vec4 v0000015711c4da40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4bc40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4bc40, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000015711b66de0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000015711b66de0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 9 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015711c4ce60_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000015711c4ce60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000015711c4ce60_0;
    %ix/getv/s 4, v0000015711c4ce60_0;
    %load/vec4a v0000015711c4bc40, 4;
    %ix/getv/s 4, v0000015711c4ce60_0;
    %load/vec4a v0000015711c4bc40, 4;
    %vpi_call 9 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000015711c4ce60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015711c4ce60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000015711b80c80;
T_6 ;
    %wait E_0000015711be21d0;
    %load/vec4 v0000015711c50b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000015711c50100_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000015711c4ffc0_0;
    %load/vec4 v0000015711c506a0_0;
    %add;
    %assign/vec4 v0000015711c50100_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000015711c4ffc0_0;
    %load/vec4 v0000015711c506a0_0;
    %sub;
    %assign/vec4 v0000015711c50100_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000015711c4ffc0_0;
    %load/vec4 v0000015711c506a0_0;
    %and;
    %assign/vec4 v0000015711c50100_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000015711c4ffc0_0;
    %load/vec4 v0000015711c506a0_0;
    %or;
    %assign/vec4 v0000015711c50100_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000015711c4ffc0_0;
    %load/vec4 v0000015711c506a0_0;
    %xor;
    %assign/vec4 v0000015711c50100_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000015711c4ffc0_0;
    %load/vec4 v0000015711c506a0_0;
    %or;
    %inv;
    %assign/vec4 v0000015711c50100_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000015711c4ffc0_0;
    %load/vec4 v0000015711c506a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000015711c50100_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000015711c506a0_0;
    %load/vec4 v0000015711c4ffc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000015711c50100_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000015711c4ffc0_0;
    %ix/getv 4, v0000015711c506a0_0;
    %shiftl 4;
    %assign/vec4 v0000015711c50100_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000015711c4ffc0_0;
    %ix/getv 4, v0000015711c506a0_0;
    %shiftr 4;
    %assign/vec4 v0000015711c50100_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000015711b5cd50;
T_7 ;
    %wait E_0000015711be2f90;
    %load/vec4 v0000015711c4f520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000015711c4fd40_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000015711c4f2a0, 4;
    %assign/vec4 v0000015711c4f0c0_0, 0;
T_7.0 ;
    %load/vec4 v0000015711c4f5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000015711c501a0_0;
    %ix/getv 3, v0000015711c4fd40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015711c4f2a0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000015711b5cd50;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0000015711b5cd50;
T_9 ;
    %delay 200004, 0;
    %vpi_call 12 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015711c50560_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000015711c50560_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000015711c50560_0;
    %load/vec4a v0000015711c4f2a0, 4;
    %vpi_call 12 33 "$display", "Mem[%d] = %d", &PV<v0000015711c50560_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000015711c50560_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015711c50560_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000015711bde350;
T_10 ;
    %wait E_0000015711be2650;
    %load/vec4 v0000015711c5e360_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015711c5b7a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000015711c5b7a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000015711c5b7a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000015711bde030;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015711c5e220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015711c5ddc0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000015711bde030;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000015711c5e220_0;
    %inv;
    %assign/vec4 v0000015711c5e220_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000015711bde030;
T_13 ;
    %vpi_call 2 42 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015711c5ddc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015711c5ddc0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 49 "$display", "Number of cycles consumed: %d", v0000015711c5efe0_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//exception_detection_unit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
