
ubuntu-preinstalled/ipcs:     file format elf32-littlearm


Disassembly of section .init:

000012cc <.init>:
    12cc:	push	{r3, lr}
    12d0:	bl	3578 <__assert_fail@plt+0x1da4>
    12d4:	pop	{r3, pc}

Disassembly of section .plt:

000012d8 <fdopen@plt-0x14>:
    12d8:	push	{lr}		; (str lr, [sp, #-4]!)
    12dc:	ldr	lr, [pc, #4]	; 12e8 <fdopen@plt-0x4>
    12e0:	add	lr, pc, lr
    12e4:	ldr	pc, [lr, #8]!
    12e8:	andeq	r8, r1, r4, asr #22

000012ec <fdopen@plt>:
    12ec:			; <UNDEFINED> instruction: 0xe7fd4778
    12f0:	add	ip, pc, #0, 12
    12f4:	add	ip, ip, #24, 20	; 0x18000
    12f8:	ldr	pc, [ip, #2880]!	; 0xb40

000012fc <calloc@plt>:
    12fc:	add	ip, pc, #0, 12
    1300:	add	ip, ip, #24, 20	; 0x18000
    1304:	ldr	pc, [ip, #2872]!	; 0xb38

00001308 <raise@plt>:
    1308:	add	ip, pc, #0, 12
    130c:	add	ip, ip, #24, 20	; 0x18000
    1310:	ldr	pc, [ip, #2864]!	; 0xb30

00001314 <strcmp@plt>:
    1314:	add	ip, pc, #0, 12
    1318:	add	ip, ip, #24, 20	; 0x18000
    131c:	ldr	pc, [ip, #2856]!	; 0xb28

00001320 <__cxa_finalize@plt>:
    1320:	add	ip, pc, #0, 12
    1324:	add	ip, ip, #24, 20	; 0x18000
    1328:	ldr	pc, [ip, #2848]!	; 0xb20

0000132c <rewinddir@plt>:
    132c:	add	ip, pc, #0, 12
    1330:	add	ip, ip, #24, 20	; 0x18000
    1334:	ldr	pc, [ip, #2840]!	; 0xb18

00001338 <strtol@plt>:
    1338:	add	ip, pc, #0, 12
    133c:	add	ip, ip, #24, 20	; 0x18000
    1340:	ldr	pc, [ip, #2832]!	; 0xb10

00001344 <getpwuid@plt>:
    1344:	add	ip, pc, #0, 12
    1348:	add	ip, ip, #24, 20	; 0x18000
    134c:	ldr	pc, [ip, #2824]!	; 0xb08

00001350 <strcspn@plt>:
    1350:	add	ip, pc, #0, 12
    1354:	add	ip, ip, #24, 20	; 0x18000
    1358:	ldr	pc, [ip, #2816]!	; 0xb00

0000135c <__isoc99_fscanf@plt>:
    135c:	add	ip, pc, #0, 12
    1360:	add	ip, ip, #24, 20	; 0x18000
    1364:	ldr	pc, [ip, #2808]!	; 0xaf8

00001368 <read@plt>:
    1368:	add	ip, pc, #0, 12
    136c:	add	ip, ip, #24, 20	; 0x18000
    1370:	ldr	pc, [ip, #2800]!	; 0xaf0

00001374 <getuid@plt>:
    1374:	add	ip, pc, #0, 12
    1378:	add	ip, ip, #24, 20	; 0x18000
    137c:	ldr	pc, [ip, #2792]!	; 0xae8

00001380 <free@plt>:
    1380:			; <UNDEFINED> instruction: 0xe7fd4778
    1384:	add	ip, pc, #0, 12
    1388:	add	ip, ip, #24, 20	; 0x18000
    138c:	ldr	pc, [ip, #2780]!	; 0xadc

00001390 <fgets@plt>:
    1390:	add	ip, pc, #0, 12
    1394:	add	ip, ip, #24, 20	; 0x18000
    1398:	ldr	pc, [ip, #2772]!	; 0xad4

0000139c <nanosleep@plt>:
    139c:	add	ip, pc, #0, 12
    13a0:	add	ip, ip, #24, 20	; 0x18000
    13a4:	ldr	pc, [ip, #2764]!	; 0xacc

000013a8 <faccessat@plt>:
    13a8:	add	ip, pc, #0, 12
    13ac:	add	ip, ip, #24, 20	; 0x18000
    13b0:	ldr	pc, [ip, #2756]!	; 0xac4

000013b4 <ferror@plt>:
    13b4:	add	ip, pc, #0, 12
    13b8:	add	ip, ip, #24, 20	; 0x18000
    13bc:	ldr	pc, [ip, #2748]!	; 0xabc

000013c0 <strndup@plt>:
    13c0:			; <UNDEFINED> instruction: 0xe7fd4778
    13c4:	add	ip, pc, #0, 12
    13c8:	add	ip, ip, #24, 20	; 0x18000
    13cc:	ldr	pc, [ip, #2736]!	; 0xab0

000013d0 <__openat64_2@plt>:
    13d0:	add	ip, pc, #0, 12
    13d4:	add	ip, ip, #24, 20	; 0x18000
    13d8:	ldr	pc, [ip, #2728]!	; 0xaa8

000013dc <_exit@plt>:
    13dc:	add	ip, pc, #0, 12
    13e0:	add	ip, ip, #24, 20	; 0x18000
    13e4:	ldr	pc, [ip, #2720]!	; 0xaa0

000013e8 <__vsnprintf_chk@plt>:
    13e8:	add	ip, pc, #0, 12
    13ec:	add	ip, ip, #24, 20	; 0x18000
    13f0:	ldr	pc, [ip, #2712]!	; 0xa98

000013f4 <memcpy@plt>:
    13f4:	add	ip, pc, #0, 12
    13f8:	add	ip, ip, #24, 20	; 0x18000
    13fc:	ldr	pc, [ip, #2704]!	; 0xa90

00001400 <__strtoull_internal@plt>:
    1400:	add	ip, pc, #0, 12
    1404:	add	ip, ip, #24, 20	; 0x18000
    1408:	ldr	pc, [ip, #2696]!	; 0xa88

0000140c <ctime@plt>:
    140c:	add	ip, pc, #0, 12
    1410:	add	ip, ip, #24, 20	; 0x18000
    1414:	ldr	pc, [ip, #2688]!	; 0xa80

00001418 <dcgettext@plt>:
    1418:	add	ip, pc, #0, 12
    141c:	add	ip, ip, #24, 20	; 0x18000
    1420:	ldr	pc, [ip, #2680]!	; 0xa78

00001424 <__isoc99_vfscanf@plt>:
    1424:	add	ip, pc, #0, 12
    1428:	add	ip, ip, #24, 20	; 0x18000
    142c:	ldr	pc, [ip, #2672]!	; 0xa70

00001430 <strdup@plt>:
    1430:			; <UNDEFINED> instruction: 0xe7fd4778
    1434:	add	ip, pc, #0, 12
    1438:	add	ip, ip, #24, 20	; 0x18000
    143c:	ldr	pc, [ip, #2660]!	; 0xa64

00001440 <__stack_chk_fail@plt>:
    1440:	add	ip, pc, #0, 12
    1444:	add	ip, ip, #24, 20	; 0x18000
    1448:	ldr	pc, [ip, #2652]!	; 0xa5c

0000144c <msgctl@plt>:
    144c:	add	ip, pc, #0, 12
    1450:	add	ip, ip, #24, 20	; 0x18000
    1454:	ldr	pc, [ip, #2644]!	; 0xa54

00001458 <dup@plt>:
    1458:	add	ip, pc, #0, 12
    145c:	add	ip, ip, #24, 20	; 0x18000
    1460:	ldr	pc, [ip, #2636]!	; 0xa4c

00001464 <textdomain@plt>:
    1464:	add	ip, pc, #0, 12
    1468:	add	ip, ip, #24, 20	; 0x18000
    146c:	ldr	pc, [ip, #2628]!	; 0xa44

00001470 <err@plt>:
    1470:	add	ip, pc, #0, 12
    1474:	add	ip, ip, #24, 20	; 0x18000
    1478:	ldr	pc, [ip, #2620]!	; 0xa3c

0000147c <geteuid@plt>:
    147c:	add	ip, pc, #0, 12
    1480:	add	ip, ip, #24, 20	; 0x18000
    1484:	ldr	pc, [ip, #2612]!	; 0xa34

00001488 <readlink@plt>:
    1488:			; <UNDEFINED> instruction: 0xe7fd4778
    148c:	add	ip, pc, #0, 12
    1490:	add	ip, ip, #24, 20	; 0x18000
    1494:	ldr	pc, [ip, #2600]!	; 0xa28

00001498 <getegid@plt>:
    1498:	add	ip, pc, #0, 12
    149c:	add	ip, ip, #24, 20	; 0x18000
    14a0:	ldr	pc, [ip, #2592]!	; 0xa20

000014a4 <mkostemp64@plt>:
    14a4:			; <UNDEFINED> instruction: 0xe7fd4778
    14a8:	add	ip, pc, #0, 12
    14ac:	add	ip, ip, #24, 20	; 0x18000
    14b0:	ldr	pc, [ip, #2580]!	; 0xa14

000014b4 <__fpending@plt>:
    14b4:	add	ip, pc, #0, 12
    14b8:	add	ip, ip, #24, 20	; 0x18000
    14bc:	ldr	pc, [ip, #2572]!	; 0xa0c

000014c0 <shmctl@plt>:
    14c0:	add	ip, pc, #0, 12
    14c4:	add	ip, ip, #24, 20	; 0x18000
    14c8:	ldr	pc, [ip, #2564]!	; 0xa04

000014cc <open64@plt>:
    14cc:	add	ip, pc, #0, 12
    14d0:	add	ip, ip, #24, 20	; 0x18000
    14d4:	ldr	pc, [ip, #2556]!	; 0x9fc

000014d8 <__asprintf_chk@plt>:
    14d8:	add	ip, pc, #0, 12
    14dc:	add	ip, ip, #24, 20	; 0x18000
    14e0:	ldr	pc, [ip, #2548]!	; 0x9f4

000014e4 <getenv@plt>:
    14e4:	add	ip, pc, #0, 12
    14e8:	add	ip, ip, #24, 20	; 0x18000
    14ec:	ldr	pc, [ip, #2540]!	; 0x9ec

000014f0 <malloc@plt>:
    14f0:	add	ip, pc, #0, 12
    14f4:	add	ip, ip, #24, 20	; 0x18000
    14f8:	ldr	pc, [ip, #2532]!	; 0x9e4

000014fc <__libc_start_main@plt>:
    14fc:	add	ip, pc, #0, 12
    1500:	add	ip, ip, #24, 20	; 0x18000
    1504:	ldr	pc, [ip, #2524]!	; 0x9dc

00001508 <readlinkat@plt>:
    1508:			; <UNDEFINED> instruction: 0xe7fd4778
    150c:	add	ip, pc, #0, 12
    1510:	add	ip, ip, #24, 20	; 0x18000
    1514:	ldr	pc, [ip, #2512]!	; 0x9d0

00001518 <__vfprintf_chk@plt>:
    1518:	add	ip, pc, #0, 12
    151c:	add	ip, ip, #24, 20	; 0x18000
    1520:	ldr	pc, [ip, #2504]!	; 0x9c8

00001524 <getdtablesize@plt>:
    1524:			; <UNDEFINED> instruction: 0xe7fd4778
    1528:	add	ip, pc, #0, 12
    152c:	add	ip, ip, #24, 20	; 0x18000
    1530:	ldr	pc, [ip, #2492]!	; 0x9bc

00001534 <__ctype_tolower_loc@plt>:
    1534:	add	ip, pc, #0, 12
    1538:	add	ip, ip, #24, 20	; 0x18000
    153c:	ldr	pc, [ip, #2484]!	; 0x9b4

00001540 <__gmon_start__@plt>:
    1540:	add	ip, pc, #0, 12
    1544:	add	ip, ip, #24, 20	; 0x18000
    1548:	ldr	pc, [ip, #2476]!	; 0x9ac

0000154c <getopt_long@plt>:
    154c:	add	ip, pc, #0, 12
    1550:	add	ip, ip, #24, 20	; 0x18000
    1554:	ldr	pc, [ip, #2468]!	; 0x9a4

00001558 <__ctype_b_loc@plt>:
    1558:	add	ip, pc, #0, 12
    155c:	add	ip, ip, #24, 20	; 0x18000
    1560:	ldr	pc, [ip, #2460]!	; 0x99c

00001564 <getpid@plt>:
    1564:	add	ip, pc, #0, 12
    1568:	add	ip, ip, #24, 20	; 0x18000
    156c:	ldr	pc, [ip, #2452]!	; 0x994

00001570 <exit@plt>:
    1570:	add	ip, pc, #0, 12
    1574:	add	ip, ip, #24, 20	; 0x18000
    1578:	ldr	pc, [ip, #2444]!	; 0x98c

0000157c <syscall@plt>:
    157c:	add	ip, pc, #0, 12
    1580:	add	ip, ip, #24, 20	; 0x18000
    1584:	ldr	pc, [ip, #2436]!	; 0x984

00001588 <feof@plt>:
    1588:	add	ip, pc, #0, 12
    158c:	add	ip, ip, #24, 20	; 0x18000
    1590:	ldr	pc, [ip, #2428]!	; 0x97c

00001594 <strtoul@plt>:
    1594:	add	ip, pc, #0, 12
    1598:	add	ip, ip, #24, 20	; 0x18000
    159c:	ldr	pc, [ip, #2420]!	; 0x974

000015a0 <strlen@plt>:
    15a0:	add	ip, pc, #0, 12
    15a4:	add	ip, ip, #24, 20	; 0x18000
    15a8:	ldr	pc, [ip, #2412]!	; 0x96c

000015ac <strchr@plt>:
    15ac:	add	ip, pc, #0, 12
    15b0:	add	ip, ip, #24, 20	; 0x18000
    15b4:	ldr	pc, [ip, #2404]!	; 0x964

000015b8 <warnx@plt>:
    15b8:	add	ip, pc, #0, 12
    15bc:	add	ip, ip, #24, 20	; 0x18000
    15c0:	ldr	pc, [ip, #2396]!	; 0x95c

000015c4 <getpagesize@plt>:
    15c4:	add	ip, pc, #0, 12
    15c8:	add	ip, ip, #24, 20	; 0x18000
    15cc:	ldr	pc, [ip, #2388]!	; 0x954

000015d0 <__open64_2@plt>:
    15d0:	add	ip, pc, #0, 12
    15d4:	add	ip, ip, #24, 20	; 0x18000
    15d8:	ldr	pc, [ip, #2380]!	; 0x94c

000015dc <__errno_location@plt>:
    15dc:	add	ip, pc, #0, 12
    15e0:	add	ip, ip, #24, 20	; 0x18000
    15e4:	ldr	pc, [ip, #2372]!	; 0x944

000015e8 <__sprintf_chk@plt>:
    15e8:	add	ip, pc, #0, 12
    15ec:	add	ip, ip, #24, 20	; 0x18000
    15f0:	ldr	pc, [ip, #2364]!	; 0x93c

000015f4 <__cxa_atexit@plt>:
    15f4:			; <UNDEFINED> instruction: 0xe7fd4778
    15f8:	add	ip, pc, #0, 12
    15fc:	add	ip, ip, #24, 20	; 0x18000
    1600:	ldr	pc, [ip, #2352]!	; 0x930

00001604 <__isoc99_sscanf@plt>:
    1604:	add	ip, pc, #0, 12
    1608:	add	ip, ip, #24, 20	; 0x18000
    160c:	ldr	pc, [ip, #2344]!	; 0x928

00001610 <__vasprintf_chk@plt>:
    1610:	add	ip, pc, #0, 12
    1614:	add	ip, ip, #24, 20	; 0x18000
    1618:	ldr	pc, [ip, #2336]!	; 0x920

0000161c <mkdir@plt>:
    161c:	add	ip, pc, #0, 12
    1620:	add	ip, ip, #24, 20	; 0x18000
    1624:	ldr	pc, [ip, #2328]!	; 0x918

00001628 <getgid@plt>:
    1628:	add	ip, pc, #0, 12
    162c:	add	ip, ip, #24, 20	; 0x18000
    1630:	ldr	pc, [ip, #2320]!	; 0x910

00001634 <__sched_cpufree@plt>:
    1634:			; <UNDEFINED> instruction: 0xe7fd4778
    1638:	add	ip, pc, #0, 12
    163c:	add	ip, ip, #24, 20	; 0x18000
    1640:	ldr	pc, [ip, #2308]!	; 0x904

00001644 <memset@plt>:
    1644:	add	ip, pc, #0, 12
    1648:	add	ip, ip, #24, 20	; 0x18000
    164c:	ldr	pc, [ip, #2300]!	; 0x8fc

00001650 <putchar@plt>:
    1650:	add	ip, pc, #0, 12
    1654:	add	ip, ip, #24, 20	; 0x18000
    1658:	ldr	pc, [ip, #2292]!	; 0x8f4

0000165c <strncpy@plt>:
    165c:	add	ip, pc, #0, 12
    1660:	add	ip, ip, #24, 20	; 0x18000
    1664:	ldr	pc, [ip, #2284]!	; 0x8ec

00001668 <fgetc@plt>:
    1668:	add	ip, pc, #0, 12
    166c:	add	ip, ip, #24, 20	; 0x18000
    1670:	ldr	pc, [ip, #2276]!	; 0x8e4

00001674 <__printf_chk@plt>:
    1674:	add	ip, pc, #0, 12
    1678:	add	ip, ip, #24, 20	; 0x18000
    167c:	ldr	pc, [ip, #2268]!	; 0x8dc

00001680 <strtod@plt>:
    1680:	add	ip, pc, #0, 12
    1684:	add	ip, ip, #24, 20	; 0x18000
    1688:	ldr	pc, [ip, #2260]!	; 0x8d4

0000168c <write@plt>:
    168c:	add	ip, pc, #0, 12
    1690:	add	ip, ip, #24, 20	; 0x18000
    1694:	ldr	pc, [ip, #2252]!	; 0x8cc

00001698 <__sched_cpualloc@plt>:
    1698:	add	ip, pc, #0, 12
    169c:	add	ip, ip, #24, 20	; 0x18000
    16a0:	ldr	pc, [ip, #2244]!	; 0x8c4

000016a4 <__fprintf_chk@plt>:
    16a4:			; <UNDEFINED> instruction: 0xe7fd4778
    16a8:	add	ip, pc, #0, 12
    16ac:	add	ip, ip, #24, 20	; 0x18000
    16b0:	ldr	pc, [ip, #2232]!	; 0x8b8

000016b4 <access@plt>:
    16b4:	add	ip, pc, #0, 12
    16b8:	add	ip, ip, #24, 20	; 0x18000
    16bc:	ldr	pc, [ip, #2224]!	; 0x8b0

000016c0 <fclose@plt>:
    16c0:	add	ip, pc, #0, 12
    16c4:	add	ip, ip, #24, 20	; 0x18000
    16c8:	ldr	pc, [ip, #2216]!	; 0x8a8

000016cc <fcntl64@plt>:
    16cc:	add	ip, pc, #0, 12
    16d0:	add	ip, ip, #24, 20	; 0x18000
    16d4:	ldr	pc, [ip, #2208]!	; 0x8a0

000016d8 <semctl@plt>:
    16d8:	add	ip, pc, #0, 12
    16dc:	add	ip, ip, #24, 20	; 0x18000
    16e0:	ldr	pc, [ip, #2200]!	; 0x898

000016e4 <setlocale@plt>:
    16e4:	add	ip, pc, #0, 12
    16e8:	add	ip, ip, #24, 20	; 0x18000
    16ec:	ldr	pc, [ip, #2192]!	; 0x890

000016f0 <errx@plt>:
    16f0:	add	ip, pc, #0, 12
    16f4:	add	ip, ip, #24, 20	; 0x18000
    16f8:	ldr	pc, [ip, #2184]!	; 0x888

000016fc <strrchr@plt>:
    16fc:	add	ip, pc, #0, 12
    1700:	add	ip, ip, #24, 20	; 0x18000
    1704:	ldr	pc, [ip, #2176]!	; 0x880

00001708 <warn@plt>:
    1708:	add	ip, pc, #0, 12
    170c:	add	ip, ip, #24, 20	; 0x18000
    1710:	ldr	pc, [ip, #2168]!	; 0x878

00001714 <fputc@plt>:
    1714:	add	ip, pc, #0, 12
    1718:	add	ip, ip, #24, 20	; 0x18000
    171c:	ldr	pc, [ip, #2160]!	; 0x870

00001720 <localeconv@plt>:
    1720:	add	ip, pc, #0, 12
    1724:	add	ip, ip, #24, 20	; 0x18000
    1728:	ldr	pc, [ip, #2152]!	; 0x868

0000172c <readdir64@plt>:
    172c:	add	ip, pc, #0, 12
    1730:	add	ip, ip, #24, 20	; 0x18000
    1734:	ldr	pc, [ip, #2144]!	; 0x860

00001738 <fdopendir@plt>:
    1738:	add	ip, pc, #0, 12
    173c:	add	ip, ip, #24, 20	; 0x18000
    1740:	ldr	pc, [ip, #2136]!	; 0x858

00001744 <__strtoll_internal@plt>:
    1744:	add	ip, pc, #0, 12
    1748:	add	ip, ip, #24, 20	; 0x18000
    174c:	ldr	pc, [ip, #2128]!	; 0x850

00001750 <fopen64@plt>:
    1750:	add	ip, pc, #0, 12
    1754:	add	ip, ip, #24, 20	; 0x18000
    1758:	ldr	pc, [ip, #2120]!	; 0x848

0000175c <bindtextdomain@plt>:
    175c:	add	ip, pc, #0, 12
    1760:	add	ip, ip, #24, 20	; 0x18000
    1764:	ldr	pc, [ip, #2112]!	; 0x840

00001768 <umask@plt>:
    1768:	add	ip, pc, #0, 12
    176c:	add	ip, ip, #24, 20	; 0x18000
    1770:	ldr	pc, [ip, #2104]!	; 0x838

00001774 <fputs@plt>:
    1774:	add	ip, pc, #0, 12
    1778:	add	ip, ip, #24, 20	; 0x18000
    177c:	ldr	pc, [ip, #2096]!	; 0x830

00001780 <strncmp@plt>:
    1780:	add	ip, pc, #0, 12
    1784:	add	ip, ip, #24, 20	; 0x18000
    1788:	ldr	pc, [ip, #2088]!	; 0x828

0000178c <abort@plt>:
    178c:	add	ip, pc, #0, 12
    1790:	add	ip, ip, #24, 20	; 0x18000
    1794:	ldr	pc, [ip, #2080]!	; 0x820

00001798 <close@plt>:
    1798:	add	ip, pc, #0, 12
    179c:	add	ip, ip, #24, 20	; 0x18000
    17a0:	ldr	pc, [ip, #2072]!	; 0x818

000017a4 <closedir@plt>:
    17a4:	add	ip, pc, #0, 12
    17a8:	add	ip, ip, #24, 20	; 0x18000
    17ac:	ldr	pc, [ip, #2064]!	; 0x810

000017b0 <getgrgid@plt>:
    17b0:	add	ip, pc, #0, 12
    17b4:	add	ip, ip, #24, 20	; 0x18000
    17b8:	ldr	pc, [ip, #2056]!	; 0x808

000017bc <__snprintf_chk@plt>:
    17bc:	add	ip, pc, #0, 12
    17c0:	add	ip, ip, #24, 20	; 0x18000
    17c4:	ldr	pc, [ip, #2048]!	; 0x800

000017c8 <strspn@plt>:
    17c8:	add	ip, pc, #0, 12
    17cc:	add	ip, ip, #24, 20	; 0x18000
    17d0:	ldr	pc, [ip, #2040]!	; 0x7f8

000017d4 <__assert_fail@plt>:
    17d4:	add	ip, pc, #0, 12
    17d8:	add	ip, ip, #24, 20	; 0x18000
    17dc:	ldr	pc, [ip, #2032]!	; 0x7f0

Disassembly of section .text:

000017e0 <.text>:
    17e0:	stclcc	8, cr15, [r0, #-892]	; 0xfffffc84
    17e4:	stclgt	8, cr15, [r0, #-892]	; 0xfffffc84
    17e8:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    17ec:			; <UNDEFINED> instruction: 0x460e4ff0
    17f0:	ldcmi	8, cr15, [r8, #-892]!	; 0xfffffc84
    17f4:	blgt	3d3018 <__assert_fail@plt+0x3d1844>
    17f8:	ldrbtmi	fp, [ip], #167	; 0xa7
    17fc:	beq	fe13dc38 <__assert_fail@plt+0xfe13c464>
    1800:	stcpl	8, cr15, [ip, #-892]!	; 0xfffffc84
    1804:	bleq	3d948 <__assert_fail@plt+0x3c174>
    1808:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
    180c:	ldrbtmi	r4, [sp], #-1748	; 0xfffff92c
    1810:	stmdavs	r4!, {r3, r4, r6, r7, r9, sl, lr}
    1814:			; <UNDEFINED> instruction: 0xf04f9425
    1818:	stmib	sp, {sl}^
    181c:	stmia	ip!, {r1, r3, r8, r9, fp, ip, sp, pc}
    1820:	andcs	r0, r6, r7
    1824:	stcne	8, cr15, [ip, #-892]	; 0xfffffc84
    1828:			; <UNDEFINED> instruction: 0xf82c0c1a
    182c:	ldrbmi	r3, [ip], -r2, lsl #22
    1830:			; <UNDEFINED> instruction: 0xf88c4479
    1834:			; <UNDEFINED> instruction: 0xf8cd2000
    1838:			; <UNDEFINED> instruction: 0xf7ffb020
    183c:			; <UNDEFINED> instruction: 0xf8dfef54
    1840:			; <UNDEFINED> instruction: 0x46281cf8
    1844:	ldrbtmi	r4, [r9], #-1753	; 0xfffff927
    1848:	svc	0x0088f7ff
    184c:			; <UNDEFINED> instruction: 0xf7ff4628
    1850:			; <UNDEFINED> instruction: 0xf8dfee0a
    1854:	ldrbtmi	r0, [r8], #-3304	; 0xfffff318
    1858:	stc2	0, cr15, [r4], #24
    185c:	stclcc	8, cr15, [r0], #892	; 0x37c
    1860:	movwls	r4, #38011	; 0x947b
    1864:			; <UNDEFINED> instruction: 0xf8df461a
    1868:	ldrbtmi	r3, [fp], #-3292	; 0xfffff324
    186c:	strcs	r4, [r0, #-1585]	; 0xfffff9cf
    1870:			; <UNDEFINED> instruction: 0x46384652
    1874:	movwls	r9, #25856	; 0x6500
    1878:	mcr	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    187c:	mcrrne	11, 0, r9, r1, cr6
    1880:	ldmdacc	r6, {r0, r1, r4, r5, r6, ip, lr, pc}^
    1884:	vadd.i8	d2, d0, d26
    1888:	ldm	pc, {r1, r2, r3, r4, r6, sl, pc}^	; <UNPREDICTABLE>
    188c:	subeq	pc, lr, r0, lsl r0	; <UNPREDICTABLE>
    1890:	ldrbeq	r0, [ip], #-1116	; 0xfffffba4
    1894:	ldrbeq	r0, [ip], #-1116	; 0xfffffba4
    1898:	ldrbeq	r0, [ip], #-1116	; 0xfffffba4
    189c:	ldrbeq	r0, [ip], #-1116	; 0xfffffba4
    18a0:	ldrbeq	r0, [ip], #-1116	; 0xfffffba4
    18a4:	subeq	r0, r6, r9, asr #32
    18a8:	ldrbeq	r0, [ip], #-68	; 0xffffffbc
    18ac:	ldrbeq	r0, [ip], #-1116	; 0xfffffba4
    18b0:	ldrbteq	r0, [r3], #-1116	; 0xfffffba4
    18b4:	ldrbeq	r0, [ip], #-53	; 0xffffffcb
    18b8:	eorseq	r0, r3, ip, asr r4
    18bc:	ldrbeq	r0, [ip], #-46	; 0xffffffd2
    18c0:	eorseq	r0, r1, ip, asr r4
    18c4:	ldrbeq	r0, [ip], #-43	; 0xffffffd5
    18c8:	rsbeq	r0, r9, fp, rrx
    18cc:	ldrbeq	r0, [ip], #-103	; 0xffffff99
    18d0:	ldrbeq	r0, [ip], #-1116	; 0xfffffba4
    18d4:	ldrbeq	r0, [ip], #-1116	; 0xfffffba4
    18d8:	ldrbeq	r0, [ip], #-1116	; 0xfffffba4
    18dc:	ldrbeq	r0, [ip], #-1116	; 0xfffffba4
    18e0:	rsbeq	r0, r4, ip, asr r4
    18e4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    18e8:			; <UNDEFINED> instruction: 0xf04fe7c0
    18ec:	ldr	r0, [sp, r1, lsl #16]!
    18f0:	ldr	r2, [fp, r5, lsl #8]!
    18f4:	ldr	r2, [r9, r1, lsl #8]!
    18f8:	movwcs	r9, #4870	; 0x1306
    18fc:	mcrreq	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
    1900:	movwls	r2, #41482	; 0xa20a
    1904:	blls	249d0c <__assert_fail@plt+0x248538>
    1908:	stmdavs	r0, {r3, r4, fp, ip, lr}
    190c:	ldc	7, cr15, [r4, #-1020]	; 0xfffffc04
    1910:	andls	r9, fp, r6, lsl #22
    1914:	strcs	lr, [r3], #-1962	; 0xfffff856
    1918:			; <UNDEFINED> instruction: 0xf04fe7a8
    191c:	str	r0, [r5, r1, lsl #22]!
    1920:	andls	r2, r8, #268435456	; 0x10000000
    1924:			; <UNDEFINED> instruction: 0x46914690
    1928:			; <UNDEFINED> instruction: 0xf8dfe7a0
    192c:	andcs	r1, r5, #32, 24	; 0x2000
    1930:	ldrbtmi	r2, [r9], #-0
    1934:	ldcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1938:			; <UNDEFINED> instruction: 0xf8df9c09
    193c:			; <UNDEFINED> instruction: 0xf8df2c14
    1940:	stmiapl	r2!, {r2, r4, sl, fp, ip, sp}
    1944:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    1948:	andcs	r4, r1, r1, lsl #12
    194c:	mrc	7, 4, APSR_nzcv, cr2, cr15, {7}
    1950:			; <UNDEFINED> instruction: 0xf7ff2000
    1954:			; <UNDEFINED> instruction: 0xf04fee0e
    1958:	str	r0, [r7, r3, lsl #22]
    195c:	str	r2, [r5, r2, lsl #8]
    1960:	str	r2, [r3, r4, lsl #8]
    1964:	andls	r2, r8, #268435456	; 0x10000000
    1968:	blls	2bb770 <__assert_fail@plt+0x2b9f9c>
    196c:	blls	22e5a0 <__assert_fail@plt+0x22cdcc>
    1970:	streq	lr, [r8], #-2825	; 0xfffff4f7
    1974:	cfstrscs	mvf4, [r1], {28}
    1978:	ldrthi	pc, [r5], #-65	; 0xffffffbf	; <UNPREDICTABLE>
    197c:	svceq	0x0000f1b9
    1980:	strbthi	pc, [ip], #64	; 0x40	; <UNPREDICTABLE>
    1984:	svceq	0x0000f1b8
    1988:	orrhi	pc, r5, r1, asr #32
    198c:	blcs	285b4 <__assert_fail@plt+0x26de0>
    1990:	adcshi	pc, fp, r1, asr #32
    1994:	blcs	ff03fd18 <__assert_fail@plt+0xff03e544>
    1998:	blcc	fe43fd1c <__assert_fail@plt+0xfe43e548>
    199c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    19a0:	blls	95ba10 <__assert_fail@plt+0x95a23c>
    19a4:			; <UNDEFINED> instruction: 0xf041405a
    19a8:	andcs	r8, r0, ip, lsr #8
    19ac:	pop	{r0, r1, r2, r5, ip, sp, pc}
    19b0:	blls	225978 <__assert_fail@plt+0x2241a4>
    19b4:	b	12099e4 <__assert_fail@plt+0x1208210>
    19b8:	b	14c25cc <__assert_fail@plt+0x14c0df8>
    19bc:	tstle	r0, r9, lsl #6
    19c0:	movwls	r2, #33537	; 0x8301
    19c4:			; <UNDEFINED> instruction: 0xf7ff461d
    19c8:	strtmi	lr, [r8], r4, asr #28
    19cc:	blcs	109360 <__assert_fail@plt+0x107b8c>
    19d0:	strbthi	pc, [r6], #-513	; 0xfffffdff	; <UNPREDICTABLE>
    19d4:			; <UNDEFINED> instruction: 0xf013e8df
    19d8:	sbfxeq	r0, lr, #14, #8
    19dc:			; <UNDEFINED> instruction: 0x07ed0714
    19e0:			; <UNDEFINED> instruction: 0xf7ff0565
    19e4:			; <UNDEFINED> instruction: 0xf1b9ee36
    19e8:	mvnle	r0, r0, lsl #30
    19ec:	svceq	0x0000f1b8
    19f0:	blls	235e28 <__assert_fail@plt+0x234654>
    19f4:	sbcle	r2, sp, r0, lsl #22
    19f8:	blcs	10938c <__assert_fail@plt+0x107bb8>
    19fc:	ldm	pc, {r0, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    1a00:	msreq	SPSR_fx, r3, lsl r0
    1a04:	adcseq	r0, sl, r4, lsl #2
    1a08:	subeq	r0, lr, r4, lsr r1
    1a0c:	blcs	1093a0 <__assert_fail@plt+0x107bcc>
    1a10:	mvnshi	pc, #268435456	; 0x10000000
    1a14:			; <UNDEFINED> instruction: 0xf013e8df
    1a18:	cmneq	lr, #1879048206	; 0x7000000e
    1a1c:	adceq	r0, r8, #-536870907	; 0xe0000005
    1a20:			; <UNDEFINED> instruction: 0xf8df01ad
    1a24:	andcs	r1, r5, #56, 22	; 0xe000
    1a28:	ldrbtmi	r2, [r9], #-0
    1a2c:	ldcl	7, cr15, [r4], #1020	; 0x3fc
    1a30:	andcs	r4, r1, r1, lsl #12
    1a34:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
    1a38:	blne	93fdbc <__assert_fail@plt+0x93e5e8>
    1a3c:	andcs	r2, r0, r5, lsl #4
    1a40:			; <UNDEFINED> instruction: 0xf7ff4479
    1a44:			; <UNDEFINED> instruction: 0xf8dfecea
    1a48:	andcs	r1, r5, #28, 22	; 0x7000
    1a4c:			; <UNDEFINED> instruction: 0x46054479
    1a50:			; <UNDEFINED> instruction: 0xf7ff2000
    1a54:			; <UNDEFINED> instruction: 0xf8dfece2
    1a58:	andcs	r1, r5, #16, 22	; 0x4000
    1a5c:			; <UNDEFINED> instruction: 0x46034479
    1a60:	movwls	r2, #24576	; 0x6000
    1a64:	ldcl	7, cr15, [r8], {255}	; 0xff
    1a68:	blne	3fdec <__assert_fail@plt+0x3e618>
    1a6c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1a70:	andcs	r4, r0, r7, lsl #12
    1a74:	ldcl	7, cr15, [r0], {255}	; 0xff
    1a78:	bne	ffd3fdfc <__assert_fail@plt+0xffd3e628>
    1a7c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1a80:	andcs	r4, r0, r6, lsl #12
    1a84:	stcl	7, cr15, [r8], {255}	; 0xff
    1a88:	bne	ffa3fe0c <__assert_fail@plt+0xffa3e638>
    1a8c:	strtmi	r9, [sl], -r6, lsl #22
    1a90:	smlsdxls	r0, r9, r4, r4
    1a94:	andls	r9, r2, r1, lsl #12
    1a98:			; <UNDEFINED> instruction: 0xf7ff2001
    1a9c:	stmdbge	ip, {r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    1aa0:	rscscc	pc, pc, pc, asr #32
    1aa4:			; <UNDEFINED> instruction: 0xf936f002
    1aa8:	vsub.i8	d18, d0, d0
    1aac:			; <UNDEFINED> instruction: 0xf8df80da
    1ab0:			; <UNDEFINED> instruction: 0xf8df8ac8
    1ab4:			; <UNDEFINED> instruction: 0xf8df7ac8
    1ab8:	ldrbtmi	r9, [r8], #2760	; 0xac8
    1abc:	ldrbtmi	r9, [pc], #-3340	; 1ac4 <__assert_fail@plt+0x2f0>
    1ac0:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
    1ac4:	strd	r4, [r1], -r9	; <UNPREDICTABLE>
    1ac8:	andsle	r2, lr, r5, lsl #24
    1acc:	bne	fed3fe50 <__assert_fail@plt+0xfed3e67c>
    1ad0:	stmdavs	sl!, {r0, sp}^
    1ad4:			; <UNDEFINED> instruction: 0xf7ff4479
    1ad8:	cdpcs	13, 0, cr14, cr0, cr14, {6}
    1adc:	addshi	pc, ip, #1
    1ae0:	bne	fe93fe64 <__assert_fail@plt+0xfe93e690>
    1ae4:	ldmdavs	r3!, {r0, sp}
    1ae8:	ldrbtmi	r6, [r9], #-2090	; 0xfffff7d6
    1aec:	stcl	7, cr15, [r2, #1020]	; 0x3fc
    1af0:			; <UNDEFINED> instruction: 0xbc0ce9d5
    1af4:	stmibvs	sl!, {r0, sp}
    1af8:	bne	fe43fe7c <__assert_fail@plt+0xfe43e6a8>
    1afc:	andeq	pc, r8, #134217731	; 0x8000003
    1b00:			; <UNDEFINED> instruction: 0xbc00e9cd
    1b04:			; <UNDEFINED> instruction: 0xf7ff4479
    1b08:	blvs	ffb7d1e8 <__assert_fail@plt+0xffb7ba14>
    1b0c:	blcs	1cac0 <__assert_fail@plt+0x1b2ec>
    1b10:	bichi	pc, sp, r1
    1b14:			; <UNDEFINED> instruction: 0xf0012c03
    1b18:	stmiavs	r8!, {r3, r4, r5, r6, r8, pc}
    1b1c:	ldc	7, cr15, [r2], {255}	; 0xff
    1b20:	strmi	r2, [r6], -r4, lsl #24
    1b24:	stmdavs	sl!, {r4, r6, r7, r8, ip, lr, pc}
    1b28:			; <UNDEFINED> instruction: 0xf0012800
    1b2c:			; <UNDEFINED> instruction: 0xf8df8252
    1b30:	stmdavs	r3, {r5, r6, r9, fp, ip}
    1b34:	ldrbtmi	r2, [r9], #-1
    1b38:	ldc	7, cr15, [ip, #1020]	; 0x3fc
    1b3c:	movwcs	lr, #43477	; 0xa9d5
    1b40:			; <UNDEFINED> instruction: 0xf0014313
    1b44:			; <UNDEFINED> instruction: 0xf105818f
    1b48:			; <UNDEFINED> instruction: 0xf7ff0028
    1b4c:	strmi	lr, [r2], -r0, ror #24
    1b50:	andcs	r4, r1, r1, asr #12
    1b54:	stc	7, cr15, [lr, #1020]	; 0x3fc
    1b58:	movwcs	lr, #35285	; 0x89d5
    1b5c:			; <UNDEFINED> instruction: 0xf0014313
    1b60:			; <UNDEFINED> instruction: 0xf1058179
    1b64:			; <UNDEFINED> instruction: 0xf7ff0020
    1b68:			; <UNDEFINED> instruction: 0x4602ec52
    1b6c:	andcs	r4, r1, r9, lsr r6
    1b70:	stc	7, cr15, [r0, #1020]	; 0x3fc
    1b74:			; <UNDEFINED> instruction: 0xf8dfe7c9
    1b78:	andcs	r1, r5, #28, 20	; 0x1c000
    1b7c:	ldrbtmi	r2, [r9], #-0
    1b80:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    1b84:	andcs	r4, r1, r1, lsl #12
    1b88:	ldcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
    1b8c:	bne	23ff10 <__assert_fail@plt+0x23e73c>
    1b90:	andcs	r2, r0, r5, lsl #4
    1b94:			; <UNDEFINED> instruction: 0xf7ff4479
    1b98:			; <UNDEFINED> instruction: 0xf8dfec40
    1b9c:	andcs	r1, r5, #0, 20
    1ba0:			; <UNDEFINED> instruction: 0x46064479
    1ba4:			; <UNDEFINED> instruction: 0xf7ff2000
    1ba8:			; <UNDEFINED> instruction: 0xf8dfec38
    1bac:	andcs	r1, r5, #244, 18	; 0x3d0000
    1bb0:			; <UNDEFINED> instruction: 0x46034479
    1bb4:	movwls	r2, #24576	; 0x6000
    1bb8:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    1bbc:	stmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1bc0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1bc4:	andcs	r4, r0, r0, lsl #13
    1bc8:	stc	7, cr15, [r6], #-1020	; 0xfffffc04
    1bcc:	ldmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1bd0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1bd4:	andcs	r4, r0, r5, lsl #12
    1bd8:	ldc	7, cr15, [lr], {255}	; 0xff
    1bdc:	stmibne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1be0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1be4:	andcs	r4, r0, r7, lsl #12
    1be8:	ldc	7, cr15, [r6], {255}	; 0xff
    1bec:	ldrtmi	r9, [r2], -r6, lsl #22
    1bf0:	andhi	pc, r0, sp, asr #17
    1bf4:	strls	r9, [r1, #-1794]	; 0xfffff8fe
    1bf8:	tstls	r3, r1, lsl #12
    1bfc:	ldmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1c00:	ldrbtmi	r2, [r9], #-1
    1c04:	ldc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1c08:	tstcs	r0, r9, asr #14
    1c0c:	blge	30a460 <__assert_fail@plt+0x308c8c>
    1c10:			; <UNDEFINED> instruction: 0xf7ff4608
    1c14:	andcs	lr, r5, #6272	; 0x1880
    1c18:	vmlal.s8	q9, d1, d0
    1c1c:			; <UNDEFINED> instruction: 0xf8df826d
    1c20:	mulcs	r0, r4, r9
    1c24:			; <UNDEFINED> instruction: 0xf7ff4479
    1c28:			; <UNDEFINED> instruction: 0x4601ebf8
    1c2c:			; <UNDEFINED> instruction: 0xf7ff2001
    1c30:			; <UNDEFINED> instruction: 0xf8dfed22
    1c34:	andcs	r1, r5, #132, 18	; 0x210000
    1c38:	ldrbtmi	r2, [r9], #-0
    1c3c:	bl	ffb3fc40 <__assert_fail@plt+0xffb3e46c>
    1c40:			; <UNDEFINED> instruction: 0x46019a13
    1c44:			; <UNDEFINED> instruction: 0xf7ff2001
    1c48:			; <UNDEFINED> instruction: 0xf8dfed16
    1c4c:	andcs	r1, r5, #112, 18	; 0x1c0000
    1c50:	ldrbtmi	r2, [r9], #-0
    1c54:	bl	ff83fc58 <__assert_fail@plt+0xff83e484>
    1c58:			; <UNDEFINED> instruction: 0x46019a15
    1c5c:			; <UNDEFINED> instruction: 0xf7ff2001
    1c60:	andcs	lr, sl, sl, lsl #26
    1c64:	ldcl	7, cr15, [r4], #1020	; 0x3fc
    1c68:			; <UNDEFINED> instruction: 0xf8dfe694
    1c6c:	andcs	r1, r5, #84, 18	; 0x150000
    1c70:	ldrbtmi	r2, [r9], #-0
    1c74:	bl	ff43fc78 <__assert_fail@plt+0xff43e4a4>
    1c78:	andcs	r4, r1, r1, lsl #12
    1c7c:	ldcl	7, cr15, [sl], #1020	; 0x3fc
    1c80:	stmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1c84:	andcs	r2, r0, r5, lsl #4
    1c88:			; <UNDEFINED> instruction: 0xf7ff4479
    1c8c:			; <UNDEFINED> instruction: 0xf8dfebc6
    1c90:	andcs	r1, r5, #56, 18	; 0xe0000
    1c94:			; <UNDEFINED> instruction: 0x46054479
    1c98:			; <UNDEFINED> instruction: 0xf7ff2000
    1c9c:			; <UNDEFINED> instruction: 0xf8dfebbe
    1ca0:	andcs	r1, r5, #44, 18	; 0xb0000
    1ca4:			; <UNDEFINED> instruction: 0x46034479
    1ca8:	movwls	r2, #24576	; 0x6000
    1cac:	bl	fed3fcb0 <__assert_fail@plt+0xfed3e4dc>
    1cb0:	ldmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1cb4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1cb8:	andcs	r4, r0, r6, lsl #12
    1cbc:	bl	feb3fcc0 <__assert_fail@plt+0xfeb3e4ec>
    1cc0:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1cc4:	strtmi	r9, [sl], -r6, lsl #22
    1cc8:			; <UNDEFINED> instruction: 0x96004479
    1ccc:	andcs	r9, r1, r1
    1cd0:	ldcl	7, cr15, [r0], {255}	; 0xff
    1cd4:	stmdage	ip, {r0, r1, r5, r6, r7, r9, sl, sp, lr, pc}
    1cd8:	cdp2	0, 1, cr15, cr0, cr1, {0}
    1cdc:	strmi	r2, [r4], -r5, lsl #4
    1ce0:			; <UNDEFINED> instruction: 0xf0412800
    1ce4:			; <UNDEFINED> instruction: 0xf8df81e8
    1ce8:	ldrbtmi	r1, [r9], #-2288	; 0xfffff710
    1cec:	bl	fe53fcf0 <__assert_fail@plt+0xfe53e51c>
    1cf0:	andcs	r4, r1, r1, lsl #12
    1cf4:	ldc	7, cr15, [lr], #1020	; 0x3fc
    1cf8:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1cfc:	strtmi	r2, [r0], -r5, lsl #4
    1d00:			; <UNDEFINED> instruction: 0xf7ff4479
    1d04:	bls	53cb34 <__assert_fail@plt+0x53b360>
    1d08:	andcs	r4, r1, r1, lsl #12
    1d0c:	ldc	7, cr15, [r2], #1020	; 0x3fc
    1d10:	stmiane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1d14:	strtmi	r2, [r0], -r5, lsl #4
    1d18:			; <UNDEFINED> instruction: 0xf7ff4479
    1d1c:	bls	57cb1c <__assert_fail@plt+0x57b348>
    1d20:	andcs	r4, r1, r1, lsl #12
    1d24:	stc	7, cr15, [r6], #1020	; 0x3fc
    1d28:	ldmne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1d2c:	strtmi	r2, [r0], -r5, lsl #4
    1d30:			; <UNDEFINED> instruction: 0xf7ff4479
    1d34:	bls	5bcb04 <__assert_fail@plt+0x5bb330>
    1d38:	andcs	r4, r1, r1, lsl #12
    1d3c:	ldc	7, cr15, [sl], {255}	; 0xff
    1d40:	stmiane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1d44:	strtmi	r2, [r0], -r5, lsl #4
    1d48:			; <UNDEFINED> instruction: 0xf7ff4479
    1d4c:	bls	5fcaec <__assert_fail@plt+0x5fb318>
    1d50:	andcs	r4, r1, r1, lsl #12
    1d54:	stc	7, cr15, [lr], {255}	; 0xff
    1d58:	ldmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1d5c:	andcs	r4, r5, #32, 12	; 0x2000000
    1d60:			; <UNDEFINED> instruction: 0xf7ff4479
    1d64:	bls	63cad4 <__assert_fail@plt+0x63b300>
    1d68:	andcs	r4, r1, r1, lsl #12
    1d6c:	stc	7, cr15, [r2], {255}	; 0xff
    1d70:			; <UNDEFINED> instruction: 0xf8dfe777
    1d74:	andcs	r1, r5, #124, 16	; 0x7c0000
    1d78:	ldrbtmi	r2, [r9], #-0
    1d7c:	bl	133fd80 <__assert_fail@plt+0x133e5ac>
    1d80:	andcs	r4, r1, r1, lsl #12
    1d84:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
    1d88:	stmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1d8c:	andcs	r2, r0, r5, lsl #4
    1d90:			; <UNDEFINED> instruction: 0xf7ff4479
    1d94:			; <UNDEFINED> instruction: 0xf8dfeb42
    1d98:	andcs	r1, r5, #96, 16	; 0x600000
    1d9c:			; <UNDEFINED> instruction: 0x46054479
    1da0:			; <UNDEFINED> instruction: 0xf7ff2000
    1da4:			; <UNDEFINED> instruction: 0xf8dfeb3a
    1da8:	andcs	r1, r5, #84, 16	; 0x540000
    1dac:			; <UNDEFINED> instruction: 0x46034479
    1db0:	movwls	r2, #24576	; 0x6000
    1db4:	bl	c3fdb8 <__assert_fail@plt+0xc3e5e4>
    1db8:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1dbc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1dc0:	andcs	r4, r0, r6, lsl #12
    1dc4:	bl	a3fdc8 <__assert_fail@plt+0xa3e5f4>
    1dc8:	ldmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1dcc:	strtmi	r9, [sl], -r6, lsl #22
    1dd0:			; <UNDEFINED> instruction: 0x96004479
    1dd4:	andcs	r9, r1, r1
    1dd8:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    1ddc:			; <UNDEFINED> instruction: 0xf04fa90c
    1de0:			; <UNDEFINED> instruction: 0xf00130ff
    1de4:	stmdacs	r0, {r0, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    1de8:	orrhi	pc, r0, r0, asr #6
    1dec:	ldmdals	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1df0:	ldmdage	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1df4:	ldmdahi	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1df8:	cfstrsls	mvf4, [ip, #-996]	; 0xfffffc1c
    1dfc:	ldrbtmi	r4, [r8], #1274	; 0x4fa
    1e00:			; <UNDEFINED> instruction: 0xf8dfe044
    1e04:	andcs	r1, r1, r0, lsl r8
    1e08:	ldrbtmi	r6, [r9], #-2154	; 0xfffff796
    1e0c:	ldc	7, cr15, [r2], #-1020	; 0xfffffc04
    1e10:			; <UNDEFINED> instruction: 0xf0012e00
    1e14:			; <UNDEFINED> instruction: 0xf8df80ca
    1e18:	andcs	r1, r1, r0, lsl #16
    1e1c:	stmdavs	sl!, {r0, r1, r4, r5, fp, sp, lr}
    1e20:			; <UNDEFINED> instruction: 0xf7ff4479
    1e24:	stmibvs	sl!, {r3, r5, sl, fp, sp, lr, pc}
    1e28:			; <UNDEFINED> instruction: 0xf8df2001
    1e2c:	vqshl.u64	<illegal reg q8.5>, q8, #2
    1e30:	ldrbtmi	r0, [r9], #-520	; 0xfffffdf8
    1e34:	ldc	7, cr15, [lr], {255}	; 0xff
    1e38:	svceq	0x0003f1bb
    1e3c:	addhi	pc, r9, r1
    1e40:	movweq	pc, #36975	; 0x906f	; <UNPREDICTABLE>
    1e44:	ldrbmi	r2, [r8], -r0, lsl #2
    1e48:	movwne	lr, #2509	; 0x9cd
    1e4c:	movwcs	lr, #43477	; 0xa9d5
    1e50:	blx	bde60 <__assert_fail@plt+0xbc68c>
    1e54:	ldmib	r5, {r0, r1, r3, r5, r7, r8, fp, sp, lr}^
    1e58:	ldreq	r6, [sl, #1800]	; 0x708
    1e5c:	rsbhi	pc, lr, r1, lsl #2
    1e60:	sbfxcs	pc, pc, #17, #29
    1e64:	andls	r4, r6, #2046820352	; 0x7a000000
    1e68:			; <UNDEFINED> instruction: 0xf101055b
    1e6c:			; <UNDEFINED> instruction: 0xf8df8080
    1e70:	ldrbtmi	r0, [r8], #-1972	; 0xfffff84c
    1e74:	ldrtmi	r9, [r2], -r6, lsl #18
    1e78:	ldrtmi	r9, [fp], -r1
    1e7c:	tstls	r0, r1
    1e80:	sbfxne	pc, pc, #17, #5
    1e84:			; <UNDEFINED> instruction: 0xf7ff4479
    1e88:	vmovvs.16	d29[3], lr
    1e8c:	blcs	1d740 <__assert_fail@plt+0x1bf6c>
    1e90:	andshi	pc, r2, r1
    1e94:			; <UNDEFINED> instruction: 0xf0002c03
    1e98:	stmiavs	r8!, {r0, r2, r5, r7, r8, r9, sl, pc}
    1e9c:	b	14bfea0 <__assert_fail@plt+0x14be6cc>
    1ea0:	strmi	r2, [r6], -r4, lsl #24
    1ea4:	ldrbhi	pc, [sl, #0]!	; <UNPREDICTABLE>
    1ea8:			; <UNDEFINED> instruction: 0xd1aa2c05
    1eac:	stmdacs	r0, {r1, r3, r5, fp, sp, lr}
    1eb0:	adchi	pc, r1, r1
    1eb4:			; <UNDEFINED> instruction: 0x1774f8df
    1eb8:	andcs	r6, r1, r3, lsl #16
    1ebc:			; <UNDEFINED> instruction: 0xf7ff4479
    1ec0:			; <UNDEFINED> instruction: 0xf8dfebda
    1ec4:	andcs	r1, r1, ip, ror #14
    1ec8:	stcvs	12, cr6, [sl], #940	; 0x3ac
    1ecc:			; <UNDEFINED> instruction: 0xf7ff4479
    1ed0:			; <UNDEFINED> instruction: 0xe7daebd2
    1ed4:	smmlsne	ip, pc, r8, pc	; <UNPREDICTABLE>
    1ed8:	andcs	r2, r0, r5, lsl #4
    1edc:			; <UNDEFINED> instruction: 0xf7ff4479
    1ee0:			; <UNDEFINED> instruction: 0x4601ea9c
    1ee4:			; <UNDEFINED> instruction: 0xf7ff2001
    1ee8:			; <UNDEFINED> instruction: 0xf8dfebc6
    1eec:	andcs	r1, r5, #76, 14	; 0x1300000
    1ef0:	ldrbtmi	r2, [r9], #-0
    1ef4:	b	fe43fef8 <__assert_fail@plt+0xfe43e724>
    1ef8:			; <UNDEFINED> instruction: 0x1740f8df
    1efc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1f00:	andcs	r4, r0, r6, lsl #12
    1f04:	b	fe23ff08 <__assert_fail@plt+0xfe23e734>
    1f08:			; <UNDEFINED> instruction: 0x1734f8df
    1f0c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1f10:	andcs	r4, r0, r3, lsl #12
    1f14:			; <UNDEFINED> instruction: 0xf7ff9306
    1f18:			; <UNDEFINED> instruction: 0xf8dfea80
    1f1c:	andcs	r1, r5, #40, 14	; 0xa00000
    1f20:	sxtab16mi	r4, r0, r9, ror #8
    1f24:			; <UNDEFINED> instruction: 0xf7ff2000
    1f28:			; <UNDEFINED> instruction: 0xf8dfea78
    1f2c:	andcs	r1, r5, #28, 14	; 0x700000
    1f30:			; <UNDEFINED> instruction: 0x46054479
    1f34:			; <UNDEFINED> instruction: 0xf7ff2000
    1f38:			; <UNDEFINED> instruction: 0xf8dfea70
    1f3c:	andcs	r1, r5, #16, 14	; 0x400000
    1f40:			; <UNDEFINED> instruction: 0x46074479
    1f44:			; <UNDEFINED> instruction: 0xf7ff2000
    1f48:	blls	1bc8f0 <__assert_fail@plt+0x1bb11c>
    1f4c:			; <UNDEFINED> instruction: 0xf8cd4632
    1f50:	strls	r8, [r2, -r0]
    1f54:	strmi	r9, [r1], -r1, lsl #10
    1f58:			; <UNDEFINED> instruction: 0xf8df9103
    1f5c:	strdcs	r1, [r1], -r4
    1f60:			; <UNDEFINED> instruction: 0xf7ff4479
    1f64:	ldr	lr, [r9, -r8, lsl #23]!
    1f68:	usatne	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    1f6c:	andcs	r2, r0, r5, lsl #4
    1f70:			; <UNDEFINED> instruction: 0xf7ff4479
    1f74:			; <UNDEFINED> instruction: 0x4601ea52
    1f78:			; <UNDEFINED> instruction: 0xf7ff2001
    1f7c:			; <UNDEFINED> instruction: 0xf8dfeb7c
    1f80:	andcs	r1, r5, #216, 12	; 0xd800000
    1f84:	ldrbtmi	r2, [r9], #-0
    1f88:	b	11bff8c <__assert_fail@plt+0x11be7b8>
    1f8c:			; <UNDEFINED> instruction: 0x16ccf8df
    1f90:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1f94:	andcs	r4, r0, r5, lsl #12
    1f98:	b	fbff9c <__assert_fail@plt+0xfbe7c8>
    1f9c:			; <UNDEFINED> instruction: 0x16c0f8df
    1fa0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1fa4:	andcs	r4, r0, r3, lsl #12
    1fa8:			; <UNDEFINED> instruction: 0xf7ff9306
    1fac:			; <UNDEFINED> instruction: 0xf8dfea36
    1fb0:	andcs	r1, r5, #180, 12	; 0xb400000
    1fb4:			; <UNDEFINED> instruction: 0x46074479
    1fb8:			; <UNDEFINED> instruction: 0xf7ff2000
    1fbc:			; <UNDEFINED> instruction: 0xf8dfea2e
    1fc0:	andcs	r1, r5, #168, 12	; 0xa800000
    1fc4:			; <UNDEFINED> instruction: 0x46064479
    1fc8:			; <UNDEFINED> instruction: 0xf7ff2000
    1fcc:			; <UNDEFINED> instruction: 0xf8dfea26
    1fd0:	blls	187a48 <__assert_fail@plt+0x186274>
    1fd4:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    1fd8:	strls	r9, [r1], -r0, lsl #14
    1fdc:	andcs	r9, r1, r2
    1fe0:	bl	123ffe4 <__assert_fail@plt+0x123e810>
    1fe4:	stmdage	ip, {r1, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    1fe8:	stc2l	0, cr15, [r6], #4
    1fec:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1ff0:	rsbhi	pc, ip, r1, asr #32
    1ff4:	b	ff9bfff8 <__assert_fail@plt+0xff9be824>
    1ff8:			; <UNDEFINED> instruction: 0x1674f8df
    1ffc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2000:	strtmi	r4, [r8], -r2, lsl #13
    2004:	b	240008 <__assert_fail@plt+0x23e834>
    2008:	ubfxne	r4, r6, #12, #24
    200c:	andcs	r4, r1, r1, lsl #12
    2010:	bl	c40014 <__assert_fail@plt+0xc3e840>
    2014:			; <UNDEFINED> instruction: 0x165cf8df
    2018:	strtmi	r2, [r8], -r5, lsl #4
    201c:			; <UNDEFINED> instruction: 0xf7ff4479
    2020:	ldmib	sp, {r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
    2024:	stmib	sp, {r2, r3, r8, r9, sp}^
    2028:	strmi	r6, [r1], -r6, lsl #14
    202c:			; <UNDEFINED> instruction: 0xf7ff2001
    2030:			; <UNDEFINED> instruction: 0xf1bbeb22
    2034:			; <UNDEFINED> instruction: 0xf0010f00
    2038:			; <UNDEFINED> instruction: 0xf8df806f
    203c:	andcs	r1, r5, #60, 12	; 0x3c00000
    2040:			; <UNDEFINED> instruction: 0xf8df4628
    2044:	ldrbtmi	r9, [r9], #-1592	; 0xfffff9c8
    2048:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    204c:	ldmib	sp, {r0, r3, r4, r5, r6, r7, sl, lr}^
    2050:	stmib	sp, {r1, r2, r3, r8, r9, sp}^
    2054:	strmi	r9, [r1], -r0, lsl #10
    2058:			; <UNDEFINED> instruction: 0xf0024658
    205c:	ldmib	sp, {r0, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
    2060:	b	159bca8 <__assert_fail@plt+0x159a4d4>
    2064:			; <UNDEFINED> instruction: 0xf0010307
    2068:	stmdals	r7, {r0, r3, r4, r7, pc}
    206c:	blx	29393e <__assert_fail@plt+0x29216a>
    2070:	ldrtmi	pc, [fp], -r7, lsl #2	; <UNPREDICTABLE>
    2074:	tstne	r0, r6, lsl #22	; <UNPREDICTABLE>
    2078:	strvs	pc, [r6, -sl, lsr #23]
    207c:	ldrtmi	r4, [r9], -pc, lsl #8
    2080:			; <UNDEFINED> instruction: 0xf0054630
    2084:	ldmib	sp, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    2088:	addsmi	r2, r9, #402653184	; 0x18000000
    208c:	addsmi	fp, r0, #8, 30
    2090:	adcshi	pc, r3, r1
    2094:	strbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2098:	strtmi	r2, [r8], -r5, lsl #4
    209c:	ldrbtmi	r4, [r9], #-1752	; 0xfffff928
    20a0:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20a4:	movwcs	lr, #27101	; 0x69dd
    20a8:	mvnscc	pc, pc, asr #32
    20ac:			; <UNDEFINED> instruction: 0xf04f4606
    20b0:			; <UNDEFINED> instruction: 0xf00530ff
    20b4:	ldrtmi	pc, [r1], -r9, lsr #31	; <UNPREDICTABLE>
    20b8:	stmib	sp, {r3, r4, r6, r9, sl, lr}^
    20bc:	bicsmi	r9, r2, #0, 10
    20c0:			; <UNDEFINED> instruction: 0xf00243db
    20c4:			; <UNDEFINED> instruction: 0xf8dff8c9
    20c8:	andcs	r1, r5, #188, 10	; 0x2f000000
    20cc:	ldrbtmi	r2, [r9], #-0
    20d0:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20d4:	ldrcc	pc, [r0, #2271]!	; 0x8df
    20d8:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    20dc:	andcc	lr, r0, #3358720	; 0x334000
    20e0:	tstcs	r2, #3620864	; 0x374000
    20e4:	strbmi	r4, [r0], -r1, lsl #12
    20e8:			; <UNDEFINED> instruction: 0xf8b6f002
    20ec:			; <UNDEFINED> instruction: 0xf7ff200a
    20f0:	ldrbt	lr, [lr], #-2736	; 0xfffff550
    20f4:	tstcs	lr, ip, lsl #20
    20f8:			; <UNDEFINED> instruction: 0xf7ff2000
    20fc:	andcs	lr, r5, #3702784	; 0x388000
    2100:	vmlal.s8	q9, d0, d0
    2104:			; <UNDEFINED> instruction: 0xf8df87fc
    2108:	andcs	r1, r0, r4, lsl #11
    210c:			; <UNDEFINED> instruction: 0xf7ff4479
    2110:	strmi	lr, [r1], -r4, lsl #19
    2114:			; <UNDEFINED> instruction: 0xf7ff2001
    2118:			; <UNDEFINED> instruction: 0xf8dfeaae
    211c:	andcs	r1, r5, #116, 10	; 0x1d000000
    2120:	ldrbtmi	r2, [r9], #-0
    2124:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2128:	ldrcs	lr, [r0, #-2525]	; 0xfffff623
    212c:	movwvs	lr, #59869	; 0xe9dd
    2130:	strcs	lr, [r2, #-2509]	; 0xfffff633
    2134:	movwvs	lr, #2509	; 0x9cd
    2138:	movwcs	lr, #51677	; 0xc9dd
    213c:	andcs	r4, r1, r1, lsl #12
    2140:	b	fe640144 <__assert_fail@plt+0xfe63e970>
    2144:	stcls	7, cr14, [r9, #-840]	; 0xfffffcb8
    2148:			; <UNDEFINED> instruction: 0xf8df2205
    214c:	andcs	r3, r0, r8, asr #10
    2150:	strbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2154:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    2158:			; <UNDEFINED> instruction: 0xf7ff681c
    215c:	blmi	fff3c6dc <__assert_fail@plt+0xfff3af08>
    2160:	stmiapl	fp!, {r0, r8, sp}^
    2164:			; <UNDEFINED> instruction: 0x4602681b
    2168:			; <UNDEFINED> instruction: 0xf7ff4620
    216c:	mulcs	r1, lr, sl
    2170:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2174:	andcs	r9, r5, #576	; 0x240
    2178:	strcc	pc, [r0, #-2271]!	; 0xfffff721
    217c:			; <UNDEFINED> instruction: 0xf8df2000
    2180:	stmiapl	fp!, {r5, r8, sl, ip}^
    2184:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2188:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    218c:			; <UNDEFINED> instruction: 0xf7ff4621
    2190:			; <UNDEFINED> instruction: 0xf8dfeaf2
    2194:	andcs	r1, r5, #16, 10	; 0x4000000
    2198:	ldrbtmi	r2, [r9], #-0
    219c:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21a0:	smlattcs	r1, fp, fp, r4
    21a4:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    21a8:	strtmi	r4, [r0], -r2, lsl #12
    21ac:	b	1f401b0 <__assert_fail@plt+0x1f3e9dc>
    21b0:	andcs	r4, sl, r1, lsr #12
    21b4:	b	febc01b8 <__assert_fail@plt+0xfebbe9e4>
    21b8:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    21bc:	andcs	r2, r0, r5, lsl #4
    21c0:			; <UNDEFINED> instruction: 0xf7ff4479
    21c4:	strtmi	lr, [r1], -sl, lsr #18
    21c8:	b	ff5401cc <__assert_fail@plt+0xff53e9f8>
    21cc:	ldrbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    21d0:	andcs	r2, r0, r5, lsl #4
    21d4:			; <UNDEFINED> instruction: 0xf7ff4479
    21d8:	strtmi	lr, [r1], -r0, lsr #18
    21dc:	b	ff2c01e0 <__assert_fail@plt+0xff2bea0c>
    21e0:	strbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    21e4:	andcs	r2, r0, r5, lsl #4
    21e8:			; <UNDEFINED> instruction: 0xf7ff4479
    21ec:			; <UNDEFINED> instruction: 0x4621e916
    21f0:	b	ff0401f4 <__assert_fail@plt+0xff03ea20>
    21f4:	ldrtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    21f8:	andcs	r2, r0, r5, lsl #4
    21fc:			; <UNDEFINED> instruction: 0xf7ff4479
    2200:			; <UNDEFINED> instruction: 0xf8dfe90c
    2204:	andcs	r1, r5, #180, 8	; 0xb4000000
    2208:			; <UNDEFINED> instruction: 0x46034479
    220c:	movwls	r2, #24576	; 0x6000
    2210:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2214:	strtne	pc, [r4], #2271	; 0x8df
    2218:	strtcs	pc, [r4], #2271	; 0x8df
    221c:	tstls	r0, r9, ror r4
    2220:	strtne	pc, [r0], #2271	; 0x8df
    2224:	blls	193414 <__assert_fail@plt+0x191c40>
    2228:	andls	r4, r1, r9, ror r4
    222c:			; <UNDEFINED> instruction: 0xf7ff2001
    2230:	strtmi	lr, [r1], -r2, lsr #20
    2234:			; <UNDEFINED> instruction: 0xf7ff200a
    2238:			; <UNDEFINED> instruction: 0xf8dfea6e
    223c:	andcs	r1, r5, #140, 8	; 0x8c000000
    2240:	ldrbtmi	r2, [r9], #-0
    2244:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2248:			; <UNDEFINED> instruction: 0xf7ff4621
    224c:			; <UNDEFINED> instruction: 0xf8dfea94
    2250:	andcs	r1, r5, #124, 8	; 0x7c000000
    2254:	ldrbtmi	r2, [r9], #-0
    2258:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    225c:			; <UNDEFINED> instruction: 0xf7ff4621
    2260:			; <UNDEFINED> instruction: 0xf8dfea8a
    2264:	andcs	r1, r5, #108, 8	; 0x6c000000
    2268:	ldrbtmi	r2, [r9], #-0
    226c:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2270:			; <UNDEFINED> instruction: 0xf7ff4621
    2274:			; <UNDEFINED> instruction: 0xf8dfea80
    2278:	andcs	r1, r5, #92, 8	; 0x5c000000
    227c:	ldrbtmi	r2, [r9], #-0
    2280:	stmia	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2284:			; <UNDEFINED> instruction: 0xf7ff4621
    2288:			; <UNDEFINED> instruction: 0xf8dfea76
    228c:	andcs	r1, r5, #76, 8	; 0x4c000000
    2290:	ldrbtmi	r2, [r9], #-0
    2294:	stmia	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2298:			; <UNDEFINED> instruction: 0xf7ff4621
    229c:	strtmi	lr, [r1], -ip, ror #20
    22a0:			; <UNDEFINED> instruction: 0xf7ff200a
    22a4:			; <UNDEFINED> instruction: 0xf8dfea38
    22a8:	andcs	r1, r5, #52, 8	; 0x34000000
    22ac:	ldrbtmi	r2, [r9], #-0
    22b0:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    22b4:			; <UNDEFINED> instruction: 0xf7ff4621
    22b8:			; <UNDEFINED> instruction: 0xf8dfea5e
    22bc:	andcs	r1, r5, #36, 8	; 0x24000000
    22c0:	ldrbtmi	r2, [r9], #-0
    22c4:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    22c8:			; <UNDEFINED> instruction: 0xf7ff4621
    22cc:			; <UNDEFINED> instruction: 0xf8dfea54
    22d0:	andcs	r1, r5, #20, 8	; 0x14000000
    22d4:	ldrbtmi	r2, [r9], #-0
    22d8:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    22dc:			; <UNDEFINED> instruction: 0xf7ff4621
    22e0:			; <UNDEFINED> instruction: 0xf8dfea4a
    22e4:	andcs	r1, r5, #4, 8	; 0x4000000
    22e8:	ldrbtmi	r2, [r9], #-0
    22ec:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    22f0:			; <UNDEFINED> instruction: 0xf7ff4621
    22f4:	ldmibmi	sp!, {r6, r9, fp, sp, lr, pc}^
    22f8:	andcs	r2, r0, r5, lsl #4
    22fc:			; <UNDEFINED> instruction: 0xf7ff4479
    2300:	strtmi	lr, [r1], -ip, lsl #17
    2304:	b	dc0308 <__assert_fail@plt+0xdbeb34>
    2308:	andcs	r4, r5, #4079616	; 0x3e4000
    230c:	ldrbtmi	r2, [r9], #-0
    2310:	stm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2314:			; <UNDEFINED> instruction: 0xf7ff4621
    2318:	ldmibmi	r6!, {r1, r2, r3, r5, r9, fp, sp, lr, pc}^
    231c:	andcs	r2, r0, r5, lsl #4
    2320:			; <UNDEFINED> instruction: 0xf7ff4479
    2324:			; <UNDEFINED> instruction: 0x4621e87a
    2328:	b	94032c <__assert_fail@plt+0x93eb58>
    232c:	andcs	r4, r5, #3964928	; 0x3c8000
    2330:	ldrbtmi	r2, [r9], #-0
    2334:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2338:			; <UNDEFINED> instruction: 0xf7ff4621
    233c:	stmibmi	pc!, {r2, r3, r4, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    2340:	andcs	r2, r0, r5, lsl #4
    2344:			; <UNDEFINED> instruction: 0xf7ff4479
    2348:	bmi	ffb7c4f0 <__assert_fail@plt+0xffb7ad1c>
    234c:			; <UNDEFINED> instruction: 0x4601447a
    2350:			; <UNDEFINED> instruction: 0xf7ff2001
    2354:	mulcs	r0, r0, r9
    2358:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    235c:	stmdbge	ip, {r0, r1, r3, fp, ip, pc}
    2360:	ldc2l	0, cr15, [sl, #4]
    2364:	vsub.i8	d18, d0, d0
    2368:	stmibmi	r6!, {r0, r1, r2, r4, r5, r6, r9, sl, pc}^
    236c:	strtmi	r2, [r8], -r5, lsl #4
    2370:			; <UNDEFINED> instruction: 0xf7ff4479
    2374:	bls	2fc4c4 <__assert_fail@plt+0x2facf0>
    2378:	strtmi	r4, [r0], -r1, lsl #12
    237c:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2380:	andcs	r4, r5, #3686400	; 0x384000
    2384:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2388:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    238c:	ldmibvs	r3, {r2, r3, r9, fp, ip, pc}
    2390:	ldmdbvs	r3, {r1, r8, r9, ip, pc}^
    2394:	ldmdbvs	r3, {r0, r8, r9, ip, pc}
    2398:	ldmib	r2, {r8, r9, ip, pc}^
    239c:	strmi	r2, [r1], -r2, lsl #6
    23a0:			; <UNDEFINED> instruction: 0xf7ff4620
    23a4:			; <UNDEFINED> instruction: 0xf1bbe968
    23a8:			; <UNDEFINED> instruction: 0xf04f0f03
    23ac:			; <UNDEFINED> instruction: 0xf0000205
    23b0:	ldmibmi	r6, {r0, r1, r2, r3, r4, r6, r9, sl, pc}^
    23b4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    23b8:	stmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23bc:	blmi	ff528bf4 <__assert_fail@plt+0xff527420>
    23c0:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    23c4:	ldmib	r2, {r8, sl, ip, sp}^
    23c8:	strmi	r2, [r1], -lr, lsl #6
    23cc:			; <UNDEFINED> instruction: 0xf0014658
    23d0:	ldmibmi	r0, {r0, r1, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    23d4:	andcs	r4, r5, #40, 12	; 0x2800000
    23d8:			; <UNDEFINED> instruction: 0xf7ff4479
    23dc:			; <UNDEFINED> instruction: 0x4601e81e
    23e0:	strcs	r9, [r0, #-2572]	; 0xfffff5f4
    23e4:	ldrbmi	r4, [r8], -ip, asr #23
    23e8:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    23ec:	ldmib	r2, {r8, sl, ip, sp}^
    23f0:			; <UNDEFINED> instruction: 0xf0012312
    23f4:	blls	3420c0 <__assert_fail@plt+0x3408ec>
    23f8:	andcs	r4, r1, r8, asr #19
    23fc:	ldrbtmi	r6, [r9], #-3418	; 0xfffff2a6
    2400:	lfmvs	f1, 1, [sl, #-4]
    2404:	ldmib	r3, {r9, ip, pc}^
    2408:			; <UNDEFINED> instruction: 0xf7ff2310
    240c:	stmibmi	r4, {r2, r4, r5, r8, fp, sp, lr, pc}^
    2410:	strtmi	r2, [r8], -r5, lsl #4
    2414:			; <UNDEFINED> instruction: 0xf7ff4479
    2418:	stmdbls	ip, {fp, sp, lr, pc}
    241c:	movwcs	lr, #35281	; 0x89d1
    2420:			; <UNDEFINED> instruction: 0x46044313
    2424:	strhi	pc, [r0]
    2428:	eoreq	pc, r0, r1, lsl #2
    242c:	svc	0x00eef7fe
    2430:	strtmi	r4, [r1], -r2, lsl #12
    2434:			; <UNDEFINED> instruction: 0xf7ff2001
    2438:	ldmibmi	sl!, {r1, r2, r3, r4, r8, fp, sp, lr, pc}
    243c:	andcs	r2, r0, r5, lsl #4
    2440:			; <UNDEFINED> instruction: 0xf7fe4479
    2444:	stmdbls	ip, {r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2448:	movwcs	lr, #43473	; 0xa9d1
    244c:			; <UNDEFINED> instruction: 0x46044313
    2450:	strbhi	pc, [r0, #-0]!	; <UNPREDICTABLE>
    2454:	eoreq	pc, r8, r1, lsl #2
    2458:	svc	0x00d8f7fe
    245c:	strtmi	r4, [r1], -r2, lsl #12
    2460:			; <UNDEFINED> instruction: 0xf7ff2001
    2464:	ldmibmi	r0!, {r3, r8, fp, sp, lr, pc}
    2468:	andcs	r2, r0, r5, lsl #4
    246c:			; <UNDEFINED> instruction: 0xf7fe4479
    2470:	stmdbls	ip, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2474:	movwcs	lr, #51665	; 0xc9d1
    2478:			; <UNDEFINED> instruction: 0x46044313
    247c:	strhi	pc, [lr, #-0]!
    2480:	eorseq	pc, r0, r1, lsl #2
    2484:	svc	0x00c2f7fe
    2488:	strtmi	r4, [r1], -r2, lsl #12
    248c:			; <UNDEFINED> instruction: 0xf7ff2001
    2490:	strdcs	lr, [sl], -r2
    2494:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2498:			; <UNDEFINED> instruction: 0xf001980c
    249c:			; <UNDEFINED> instruction: 0xf7fffe53
    24a0:	stmibmi	r2!, {r0, r4, r5, r6, r9, fp, ip, sp, pc}
    24a4:	andcs	r2, r0, r5, lsl #4
    24a8:			; <UNDEFINED> instruction: 0xf7fe4479
    24ac:			; <UNDEFINED> instruction: 0x4601efb6
    24b0:			; <UNDEFINED> instruction: 0xf7ff2001
    24b4:	ldmibmi	lr, {r5, r6, r7, fp, sp, lr, pc}
    24b8:	andcs	r2, r0, r5, lsl #4
    24bc:			; <UNDEFINED> instruction: 0xf7fe4479
    24c0:	ldmibmi	ip, {r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    24c4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    24c8:	andcs	r4, r0, r5, lsl #12
    24cc:	svc	0x00a4f7fe
    24d0:	andcs	r4, r5, #2506752	; 0x264000
    24d4:			; <UNDEFINED> instruction: 0x46034479
    24d8:	movwls	r2, #24576	; 0x6000
    24dc:	svc	0x009cf7fe
    24e0:	andcs	r4, r5, #2457600	; 0x258000
    24e4:			; <UNDEFINED> instruction: 0x46064479
    24e8:			; <UNDEFINED> instruction: 0xf7fe2000
    24ec:	ldmibmi	r4, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    24f0:	strtmi	r9, [sl], -r6, lsl #22
    24f4:			; <UNDEFINED> instruction: 0x96004479
    24f8:	andcs	r9, r1, r1
    24fc:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2500:			; <UNDEFINED> instruction: 0xf04fa90c
    2504:			; <UNDEFINED> instruction: 0xf00130ff
    2508:	stmdacs	r0, {r0, r1, r2, r8, sl, fp, ip, sp, lr, pc}
    250c:	andhi	pc, r6, #64, 6
    2510:	cdpmi	15, 8, cr4, cr13, cr12, {4}
    2514:	eorsls	pc, r4, #14614528	; 0xdf0000
    2518:	cfstrsls	mvf4, [ip, #-508]	; 0xfffffe04
    251c:	ldrbtmi	r4, [r9], #1150	; 0x47e
    2520:	svclt	0x0000e14a
    2524:	andeq	r7, r0, r4, lsl #18
    2528:	andeq	r8, r1, lr, lsr #12
    252c:			; <UNDEFINED> instruction: 0x000001b0
    2530:	andeq	r6, r0, lr, asr #19
    2534:	andeq	r7, r0, r4, asr #4
    2538:	andeq	r6, r0, r2, lsl #19
    253c:	andeq	r1, r0, r7, ror #27
    2540:	andeq	r8, r1, r8, asr #11
    2544:	andeq	r8, r1, lr, asr #7
    2548:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    254c:	andeq	r6, r0, r6, lsl #24
    2550:	andeq	r0, r0, r8, asr #3
    2554:	andeq	r6, r0, r0, lsl #24
    2558:	andeq	r8, r1, ip, lsl #9
    255c:	andeq	r7, r0, r6, asr #12
    2560:	andeq	r7, r0, r8, rrx
    2564:			; <UNDEFINED> instruction: 0x000075b0
    2568:			; <UNDEFINED> instruction: 0x00006fb4
    256c:	andeq	r6, r0, r2, lsr #30
    2570:	andeq	r7, r0, r6, lsl r6
    2574:	andeq	r6, r0, ip, ror #26
    2578:	andeq	r7, r0, r2, ror #11
    257c:	andeq	r7, r0, sl, ror #11
    2580:	muleq	r0, r8, fp
    2584:	andeq	r7, r0, ip, asr r0
    2588:	andeq	r7, r0, lr, asr #32
    258c:			; <UNDEFINED> instruction: 0x000075b0
    2590:			; <UNDEFINED> instruction: 0x00006fb6
    2594:	andeq	r7, r0, sl, asr #8
    2598:	andeq	r7, r0, r8, ror #8
    259c:	strdeq	r6, [r0], -r0
    25a0:	andeq	r6, r0, r8, ror #27
    25a4:	ldrdeq	r6, [r0], -lr
    25a8:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    25ac:	andeq	r6, r0, sl, asr #27
    25b0:	andeq	r6, r0, lr, lsr #27
    25b4:	andeq	r7, r0, r0, asr r3
    25b8:	andeq	r7, r0, lr, asr r3
    25bc:	andeq	r7, r0, sl, asr r3
    25c0:	muleq	r0, r2, r3
    25c4:	andeq	r7, r0, r4, ror r3
    25c8:	andeq	r6, r0, ip, ror sp
    25cc:	muleq	r0, r4, r3
    25d0:	andeq	r7, r0, sl, lsl #7
    25d4:	andeq	r7, r0, r8, lsl #7
    25d8:	andeq	r7, r0, r2, lsr #3
    25dc:			; <UNDEFINED> instruction: 0x000071b0
    25e0:			; <UNDEFINED> instruction: 0x000071b4
    25e4:			; <UNDEFINED> instruction: 0x000071bc
    25e8:	andeq	r7, r0, r8, asr #3
    25ec:	ldrdeq	r7, [r0], -r0
    25f0:	andeq	r7, r0, sl
    25f4:	andeq	r6, r0, r0, ror pc
    25f8:	andeq	r6, r0, r4, ror ip
    25fc:	andeq	r7, r0, ip
    2600:	andeq	r7, r0, r2
    2604:	andeq	r6, r0, ip, ror #23
    2608:	andeq	r6, r0, r0, lsl sp
    260c:	andeq	r6, r0, ip, lsl #26
    2610:	andeq	r6, r0, r6, lsl sp
    2614:	andeq	r6, r0, r6, lsr #26
    2618:	andeq	r6, r0, r8, lsl sp
    261c:	andeq	r6, r0, r2, lsr #26
    2620:	andeq	r7, r0, r4, lsl r6
    2624:	andeq	r7, r0, r6, lsl #12
    2628:	ldrdeq	r6, [r0], -r0
    262c:	andeq	r6, r0, ip, ror ip
    2630:	andeq	r6, r0, r0, ror #30
    2634:	andeq	r6, r0, ip, ror #27
    2638:	andeq	r6, r0, lr, lsl #28
    263c:	muleq	r0, r2, sl
    2640:	andeq	r6, r0, sl, lsl #21
    2644:	andeq	r6, r0, r0, lsl #21
    2648:	andeq	r6, r0, r8, ror sl
    264c:	andeq	r6, r0, ip, ror #20
    2650:	andeq	r6, r0, r0, asr sl
    2654:	muleq	r0, r8, sp
    2658:	andeq	r6, r0, sl, ror sp
    265c:	andeq	r6, r0, lr, ror sl
    2660:	andeq	r6, r0, r2, lsr #27
    2664:	muleq	r0, ip, sp
    2668:	muleq	r0, r8, sp
    266c:	andeq	r6, r0, lr, lsl #27
    2670:	muleq	r0, sl, fp
    2674:	andeq	r6, r0, r4, lsr #23
    2678:	muleq	r0, r6, r0
    267c:	andeq	r6, r0, r8, asr r3
    2680:	andeq	r7, r0, r6, lsr #32
    2684:	andeq	r6, r0, r2, lsl fp
    2688:	andeq	r6, r0, sl, asr #5
    268c:	andeq	r6, r0, r0, lsl fp
    2690:	andeq	r6, r0, r2, lsr #22
    2694:			; <UNDEFINED> instruction: 0x000001b4
    2698:	strdeq	r6, [r0], -lr
    269c:	andeq	r0, r0, r0, asr #3
    26a0:	andeq	r6, r0, r4, rrx
    26a4:	andeq	r6, r0, sl, asr r0
    26a8:	andeq	r6, r0, r8, ror r0
    26ac:	andeq	r6, r0, ip, lsl #1
    26b0:	andeq	r6, r0, r4, lsl #1
    26b4:	strheq	r6, [r0], -r0
    26b8:	strheq	r6, [r0], -r8
    26bc:	ldrdeq	r6, [r0], -r4
    26c0:	andeq	r6, r0, ip, lsr #1
    26c4:	strheq	r6, [r0], -r4
    26c8:	strheq	r6, [r0], -lr
    26cc:	strheq	r6, [r0], -lr
    26d0:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    26d4:	andeq	r6, r0, r6, ror #1
    26d8:	strdeq	r6, [r0], -r2
    26dc:	strdeq	r6, [r0], -sl
    26e0:	strdeq	r6, [r0], -sl
    26e4:	andeq	r6, r0, r2, lsr #2
    26e8:	andeq	r6, r0, sl, asr #2
    26ec:	andeq	r6, r0, r4, ror #2
    26f0:	andeq	r6, r0, lr, ror r1
    26f4:	muleq	r0, r4, r1
    26f8:			; <UNDEFINED> instruction: 0x000061ba
    26fc:	ldrdeq	r6, [r0], -r0
    2700:	andeq	r6, r0, r4, ror #3
    2704:	andeq	r6, r0, r4, asr r2
    2708:	andeq	r6, r0, sl, asr r2
    270c:	andeq	r6, r0, r6, ror #4
    2710:	andeq	r6, r0, r0, asr r2
    2714:	andeq	r6, r0, ip, asr #4
    2718:	andeq	r6, r0, r8, lsr #4
    271c:	andeq	r6, r0, lr, lsr #4
    2720:	andeq	r6, r0, r4, lsr r2
    2724:	andeq	r6, r0, r4, lsr #4
    2728:	andeq	r6, r0, ip, lsl #4
    272c:	andeq	r6, r0, r8, lsr #11
    2730:	andeq	r6, r0, ip, asr #9
    2734:	andeq	r6, r0, sl, asr #10
    2738:	andeq	r6, r0, r4, lsr #11
    273c:	muleq	r0, ip, r5
    2740:	andeq	r6, r0, r8, asr #9
    2744:	strdeq	r6, [r0], -r0
    2748:	andeq	r6, r0, ip, ror #11
    274c:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    2750:	blne	ffd40ad4 <__assert_fail@plt+0xffd3f300>
    2754:	stmdavs	sl!, {r0, sp}^
    2758:			; <UNDEFINED> instruction: 0xf7fe4479
    275c:			; <UNDEFINED> instruction: 0xf1baef8c
    2760:			; <UNDEFINED> instruction: 0xf0000f00
    2764:			; <UNDEFINED> instruction: 0xf8df842c
    2768:	andcs	r1, r1, r4, ror #23
    276c:	ldrdcc	pc, [r0], -sl
    2770:	ldrbtmi	r6, [r9], #-2090	; 0xfffff7d6
    2774:	svc	0x007ef7fe
    2778:	andcs	r6, r1, sl, lsr #19
    277c:	blne	ff440b00 <__assert_fail@plt+0xff43f32c>
    2780:	andeq	pc, r8, #134217731	; 0x8000003
    2784:			; <UNDEFINED> instruction: 0xf7fe4479
    2788:			; <UNDEFINED> instruction: 0xf1bbef76
    278c:			; <UNDEFINED> instruction: 0xf0000f03
    2790:			; <UNDEFINED> instruction: 0xf06f83f7
    2794:	tstcs	r0, fp, lsl #6
    2798:	stmib	sp, {r3, r4, r6, r9, sl, lr}^
    279c:	ldmib	r5, {r8, r9, ip}^
    27a0:			; <UNDEFINED> instruction: 0xf001230e
    27a4:			; <UNDEFINED> instruction: 0xf8dffd59
    27a8:	andcs	r1, r1, ip, lsr #23
    27ac:	tstcs	r0, #3489792	; 0x354000
    27b0:			; <UNDEFINED> instruction: 0xf7fe4479
    27b4:	stcvs	15, cr14, [sp, #384]!	; 0x180
    27b8:	blcs	1de6c <__assert_fail@plt+0x1c698>
    27bc:	orrhi	pc, r1, #0
    27c0:			; <UNDEFINED> instruction: 0xf0002c03
    27c4:	stmiavs	r8!, {r0, r3, r4, r8, r9, pc}
    27c8:	ldc	7, cr15, [ip, #1016]!	; 0x3f8
    27cc:	strmi	r2, [r2], r4, lsl #24
    27d0:	msrhi	CPSR_fsx, r0
    27d4:			; <UNDEFINED> instruction: 0xd1bb2c05
    27d8:	stmdacs	r0, {r1, r3, r5, fp, sp, lr}
    27dc:	strhi	pc, [r2], #-0
    27e0:	blne	1d40b64 <__assert_fail@plt+0x1d3f390>
    27e4:	andcs	r6, r1, r3, lsl #16
    27e8:			; <UNDEFINED> instruction: 0xf7fe4479
    27ec:			; <UNDEFINED> instruction: 0xf8dfef44
    27f0:	andcs	r1, r1, ip, ror #22
    27f4:	stcvs	13, cr6, [sl, #-428]!	; 0xfffffe54
    27f8:			; <UNDEFINED> instruction: 0xf7fe4479
    27fc:			; <UNDEFINED> instruction: 0xe7daef3c
    2800:	blne	1740b84 <__assert_fail@plt+0x173f3b0>
    2804:	andcs	r2, r0, r5, lsl #4
    2808:			; <UNDEFINED> instruction: 0xf7fe4479
    280c:	strmi	lr, [r1], -r6, lsl #28
    2810:			; <UNDEFINED> instruction: 0xf7fe2001
    2814:			; <UNDEFINED> instruction: 0xf8dfef30
    2818:	andcs	r1, r5, #76, 22	; 0x13000
    281c:	ldrbtmi	r2, [r9], #-0
    2820:	ldcl	7, cr15, [sl, #1016]!	; 0x3f8
    2824:	blne	1040ba8 <__assert_fail@plt+0x103f3d4>
    2828:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    282c:	andcs	r4, r0, r5, lsl #12
    2830:	ldcl	7, cr15, [r2, #1016]!	; 0x3f8
    2834:	blne	d40bb8 <__assert_fail@plt+0xd3f3e4>
    2838:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    283c:	andcs	r4, r0, r3, lsl #12
    2840:			; <UNDEFINED> instruction: 0xf7fe9306
    2844:			; <UNDEFINED> instruction: 0xf8dfedea
    2848:	andcs	r1, r5, #40, 22	; 0xa000
    284c:			; <UNDEFINED> instruction: 0x46074479
    2850:			; <UNDEFINED> instruction: 0xf7fe2000
    2854:			; <UNDEFINED> instruction: 0xf8dfede2
    2858:	andcs	r1, r5, #28, 22	; 0x7000
    285c:	sxtab16mi	r4, r1, r9, ror #8
    2860:			; <UNDEFINED> instruction: 0xf7fe2000
    2864:			; <UNDEFINED> instruction: 0xf8dfedda
    2868:	andcs	r1, r5, #16, 22	; 0x4000
    286c:			; <UNDEFINED> instruction: 0x46064479
    2870:			; <UNDEFINED> instruction: 0xf7fe2000
    2874:	blls	1bdfc4 <__assert_fail@plt+0x1bc7f0>
    2878:	strls	r4, [r0, -sl, lsr #12]
    287c:			; <UNDEFINED> instruction: 0xf8cd9602
    2880:	strmi	r9, [r1], -r4
    2884:			; <UNDEFINED> instruction: 0xf8df9103
    2888:	strdcs	r1, [r1], -r4
    288c:			; <UNDEFINED> instruction: 0xf7fe4479
    2890:			; <UNDEFINED> instruction: 0xe635eef2
    2894:			; <UNDEFINED> instruction: 0xf000a80c
    2898:	andcs	pc, r5, #828	; 0x33c
    289c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    28a0:	strthi	pc, [r0], #-64	; 0xffffffc0
    28a4:	bne	ff640c28 <__assert_fail@plt+0xff63f454>
    28a8:	bvs	ff640c2c <__assert_fail@plt+0xff63f458>
    28ac:			; <UNDEFINED> instruction: 0xf7fe4479
    28b0:	ldrbtmi	lr, [lr], #-3508	; 0xfffff24c
    28b4:	andcs	r4, r1, r1, lsl #12
    28b8:	mrc	7, 6, APSR_nzcv, cr12, cr14, {7}
    28bc:	bne	ff240c40 <__assert_fail@plt+0xff23f46c>
    28c0:	strtmi	r2, [r8], -r5, lsl #4
    28c4:			; <UNDEFINED> instruction: 0xf7fe4479
    28c8:	bls	67df70 <__assert_fail@plt+0x67c79c>
    28cc:	andcs	r4, r1, r1, lsl #12
    28d0:	mrc	7, 6, APSR_nzcv, cr0, cr14, {7}
    28d4:	bne	fed40c58 <__assert_fail@plt+0xfed3f484>
    28d8:	svceq	0x0000f1bb
    28dc:	andeq	pc, r5, #79	; 0x4f
    28e0:			; <UNDEFINED> instruction: 0x46284479
    28e4:	uadd16mi	fp, pc, r4	; <UNPREDICTABLE>
    28e8:			; <UNDEFINED> instruction: 0xf7fe2701
    28ec:	ldmib	sp, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}^
    28f0:	strls	r2, [r1, #-794]	; 0xfffffce6
    28f4:	strmi	r9, [r1], -r0, lsl #12
    28f8:			; <UNDEFINED> instruction: 0xf0014638
    28fc:			; <UNDEFINED> instruction: 0xf8dffcad
    2900:	andcs	r1, r5, #144, 20	; 0x90000
    2904:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2908:	stc	7, cr15, [r6, #1016]	; 0x3f8
    290c:	stmib	sp, {r2, r3, r4, r9, fp, ip, pc}^
    2910:	ldrbne	r6, [r3, r0, lsl #10]
    2914:	ldrtmi	r4, [r8], -r1, lsl #12
    2918:	ldc2	0, cr15, [lr], {1}
    291c:			; <UNDEFINED> instruction: 0xf7fe200a
    2920:			; <UNDEFINED> instruction: 0xf7ffee98
    2924:	bge	330ab8 <__assert_fail@plt+0x32f2e4>
    2928:	andcs	r2, r0, ip, lsl #2
    292c:	stc	7, cr15, [lr, #1016]	; 0x3f8
    2930:	stmdacs	r0, {r0, r2, r9, sp}
    2934:	mvnhi	pc, #192, 4
    2938:	bne	1640cbc <__assert_fail@plt+0x163f4e8>
    293c:	ldrbtmi	r2, [r9], #-0
    2940:	stcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    2944:	andcs	r4, r1, r1, lsl #12
    2948:	mrc	7, 4, APSR_nzcv, cr4, cr14, {7}
    294c:	bne	1240cd0 <__assert_fail@plt+0x123f4fc>
    2950:	andcs	r2, r0, r5, lsl #4
    2954:			; <UNDEFINED> instruction: 0xf7fe4479
    2958:	bls	33dee0 <__assert_fail@plt+0x33c70c>
    295c:	andcs	r4, r1, r1, lsl #12
    2960:	mcr	7, 4, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2964:	bne	d40ce8 <__assert_fail@plt+0xd3f514>
    2968:	andcs	r2, r0, r5, lsl #4
    296c:			; <UNDEFINED> instruction: 0xf7fe4479
    2970:	bls	37dec8 <__assert_fail@plt+0x37c6f4>
    2974:	andcs	r4, r1, r1, lsl #12
    2978:	mrc	7, 3, APSR_nzcv, cr12, cr14, {7}
    297c:	bne	840d00 <__assert_fail@plt+0x83f52c>
    2980:	andcs	r2, r0, r5, lsl #4
    2984:			; <UNDEFINED> instruction: 0xf7fe4479
    2988:	cdpls	13, 1, cr14, cr2, cr8, {2}
    298c:			; <UNDEFINED> instruction: 0x460517f7
    2990:	svceq	0x0000f1bb
    2994:			; <UNDEFINED> instruction: 0x83b6f000
    2998:	beq	240d1c <__assert_fail@plt+0x23f548>
    299c:	andls	r4, r0, r8, ror r4
    29a0:	andcs	r4, r0, r2, lsr r6
    29a4:	andls	r4, r1, fp, lsr r6
    29a8:	ldrbmi	r4, [r8], -r9, lsr #12
    29ac:	mrrc2	0, 0, pc, r4, cr1	; <UNPREDICTABLE>
    29b0:			; <UNDEFINED> instruction: 0xf8dfe7b4
    29b4:	andcs	r1, r5, #244, 18	; 0x3d0000
    29b8:	ldrbtmi	r2, [r9], #-0
    29bc:	stc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    29c0:	andcs	r4, r1, r1, lsl #12
    29c4:	mrc	7, 2, APSR_nzcv, cr6, cr14, {7}
    29c8:	stmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    29cc:	andcs	r2, r0, r5, lsl #4
    29d0:			; <UNDEFINED> instruction: 0xf7fe4479
    29d4:			; <UNDEFINED> instruction: 0xf8dfed22
    29d8:	andcs	r1, r5, #216, 18	; 0x360000
    29dc:			; <UNDEFINED> instruction: 0x46054479
    29e0:			; <UNDEFINED> instruction: 0xf7fe2000
    29e4:			; <UNDEFINED> instruction: 0xf8dfed1a
    29e8:	andcs	r1, r5, #204, 18	; 0x330000
    29ec:			; <UNDEFINED> instruction: 0x46034479
    29f0:	movwls	r2, #24576	; 0x6000
    29f4:	ldc	7, cr15, [r0, #-1016]	; 0xfffffc08
    29f8:	ldmibne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    29fc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2a00:	andcs	r4, r0, r7, lsl #12
    2a04:	stc	7, cr15, [r8, #-1016]	; 0xfffffc08
    2a08:	ldmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2a0c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2a10:	andcs	r4, r0, r6, lsl #12
    2a14:	stc	7, cr15, [r0, #-1016]	; 0xfffffc08
    2a18:	stmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2a1c:	strtmi	r9, [sl], -r6, lsl #22
    2a20:	smlsdxls	r0, r9, r4, r4
    2a24:	andls	r9, r2, r1, lsl #12
    2a28:			; <UNDEFINED> instruction: 0xf7fe2001
    2a2c:	strb	lr, [r7, #-3620]!	; 0xfffff1dc
    2a30:	stmdacs	r0, {r1, r3, r5, fp, sp, lr}
    2a34:	rschi	pc, r8, #0
    2a38:	stmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2a3c:	andcs	r6, r1, r3, lsl #16
    2a40:			; <UNDEFINED> instruction: 0xf7fe4479
    2a44:	ldmib	r5, {r3, r4, r9, sl, fp, sp, lr, pc}^
    2a48:	tstmi	r3, #8, 6	; 0x20000000
    2a4c:	mvnshi	pc, r0
    2a50:	eoreq	pc, r0, r5, lsl #2
    2a54:	ldcl	7, cr15, [sl], {254}	; 0xfe
    2a58:	ldrtmi	r1, [r9], -r2, lsl #26
    2a5c:			; <UNDEFINED> instruction: 0xf7fe2001
    2a60:	ldmib	r5, {r1, r3, r9, sl, fp, sp, lr, pc}^
    2a64:	tstmi	r3, #671088640	; 0x28000000
    2a68:	mvnhi	pc, r0
    2a6c:	eoreq	pc, r8, r5, lsl #2
    2a70:	stcl	7, cr15, [ip], {254}	; 0xfe
    2a74:	ldrtmi	r1, [r1], -r2, lsl #26
    2a78:			; <UNDEFINED> instruction: 0xf7fe2001
    2a7c:	ldmib	r5, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    2a80:	tstmi	r3, #12, 6	; 0x30000000
    2a84:	bichi	pc, fp, r0
    2a88:	eorseq	pc, r0, r5, lsl #2
    2a8c:	ldc	7, cr15, [lr], #1016	; 0x3f8
    2a90:	strbmi	r1, [r9], -r2, lsl #26
    2a94:			; <UNDEFINED> instruction: 0xf7fe2001
    2a98:	str	lr, [ip], lr, ror #27
    2a9c:	stmdacs	r0, {r1, r3, r5, fp, sp, lr}
    2aa0:	rsbshi	pc, fp, #0
    2aa4:	stmdbne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2aa8:	andcs	r6, r1, r3, lsl #16
    2aac:			; <UNDEFINED> instruction: 0xf7fe4479
    2ab0:	ldmib	r5, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    2ab4:	tstmi	r3, #12, 6	; 0x30000000
    2ab8:	mvnshi	pc, r0
    2abc:	eorseq	pc, r0, r5, lsl #2
    2ac0:	stc	7, cr15, [r4], #1016	; 0x3f8
    2ac4:	strbmi	r1, [r9], -r2, lsl #26
    2ac8:			; <UNDEFINED> instruction: 0xf7fe2001
    2acc:	ldmib	r5, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}^
    2ad0:	tstmi	r3, #939524096	; 0x38000000
    2ad4:	bicshi	pc, r9, r0
    2ad8:	eorseq	pc, r8, r5, lsl #2
    2adc:	ldc	7, cr15, [r6], {254}	; 0xfe
    2ae0:	ldrbmi	r1, [r1], -r2, lsl #26
    2ae4:			; <UNDEFINED> instruction: 0xf7fe2001
    2ae8:	ldmib	r5, {r1, r2, r6, r7, r8, sl, fp, sp, lr, pc}^
    2aec:	tstmi	r3, #16, 6	; 0x40000000
    2af0:	bichi	pc, r2, r0
    2af4:	subeq	pc, r0, r5, lsl #2
    2af8:	stc	7, cr15, [r8], {254}	; 0xfe
    2afc:	strbmi	r1, [r1], -r2, lsl #26
    2b00:			; <UNDEFINED> instruction: 0xf7fe2001
    2b04:			; <UNDEFINED> instruction: 0xf7ffedb8
    2b08:	stmdals	fp, {r6, r7, r8, fp, ip, sp, pc}
    2b0c:			; <UNDEFINED> instruction: 0xf001a90c
    2b10:	andcs	pc, r5, #16384	; 0x4000
    2b14:	vsub.i8	d18, d0, d0
    2b18:			; <UNDEFINED> instruction: 0xf8df8289
    2b1c:			; <UNDEFINED> instruction: 0x200018b0
    2b20:			; <UNDEFINED> instruction: 0xf7fe4479
    2b24:	bls	2fdd14 <__assert_fail@plt+0x2fc540>
    2b28:	andcs	r4, r1, r1, lsl #12
    2b2c:	stc	7, cr15, [r2, #1016]!	; 0x3f8
    2b30:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2b34:	andcs	r2, r0, r5, lsl #4
    2b38:			; <UNDEFINED> instruction: 0xf7fe4479
    2b3c:	bls	33dcfc <__assert_fail@plt+0x33c528>
    2b40:	movwls	r6, #6483	; 0x1953
    2b44:	movwls	r6, #2323	; 0x913
    2b48:	movwcs	lr, #10706	; 0x29d2
    2b4c:	andcs	r4, r1, r1, lsl #12
    2b50:	ldc	7, cr15, [r0, #1016]	; 0x3f8
    2b54:	ldmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2b58:	andcs	r2, r0, r5, lsl #4
    2b5c:			; <UNDEFINED> instruction: 0xf7fe4479
    2b60:	blls	33dcd8 <__assert_fail@plt+0x33c504>
    2b64:			; <UNDEFINED> instruction: 0xf3c2699a
    2b68:	strmi	r0, [r1], -r8, lsl #6
    2b6c:			; <UNDEFINED> instruction: 0xf7fe2001
    2b70:			; <UNDEFINED> instruction: 0xf8dfed82
    2b74:	andcs	r1, r5, #100, 16	; 0x640000
    2b78:	ldrbtmi	r2, [r9], #-0
    2b7c:	mcrr	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    2b80:	ldmib	r3, {r2, r3, r8, r9, fp, ip, pc}^
    2b84:	strmi	r2, [r1], -ip, lsl #6
    2b88:			; <UNDEFINED> instruction: 0xf7fe2001
    2b8c:			; <UNDEFINED> instruction: 0xf8dfed74
    2b90:	andcs	r1, r5, #76, 16	; 0x4c0000
    2b94:	ldrbtmi	r2, [r9], #-0
    2b98:	ldc	7, cr15, [lr], #-1016	; 0xfffffc08
    2b9c:	strmi	r9, [r4], -ip, lsl #22
    2ba0:	ldrdeq	lr, [sl, -r3]
    2ba4:	andeq	lr, r1, #80, 20	; 0x50000
    2ba8:	orrhi	pc, pc, r0
    2bac:	eoreq	pc, r8, r3, lsl #2
    2bb0:	stc	7, cr15, [ip], #-1016	; 0xfffffc08
    2bb4:	strtmi	r4, [r1], -r2, lsl #12
    2bb8:			; <UNDEFINED> instruction: 0xf7fe2001
    2bbc:			; <UNDEFINED> instruction: 0xf8dfed5c
    2bc0:	strcs	r1, [r0], #-2080	; 0xfffff7e0
    2bc4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2bc8:			; <UNDEFINED> instruction: 0xf7fe4620
    2bcc:	blls	33dc6c <__assert_fail@plt+0x33c498>
    2bd0:			; <UNDEFINED> instruction: 0xf1039006
    2bd4:			; <UNDEFINED> instruction: 0xf7fe0020
    2bd8:	stmdbls	r6, {r1, r3, r4, sl, fp, sp, lr, pc}
    2bdc:	andcs	r4, r1, r2, lsl #12
    2be0:	stcl	7, cr15, [r8, #-1016]	; 0xfffffc08
    2be4:	ubfxne	pc, pc, #17, #29
    2be8:	strtmi	r2, [r0], -r5, lsl #4
    2bec:			; <UNDEFINED> instruction: 0xf7fe4479
    2bf0:			; <UNDEFINED> instruction: 0xf8dfec14
    2bf4:	andcs	r1, r5, #244, 14	; 0x3d00000
    2bf8:			; <UNDEFINED> instruction: 0x46054479
    2bfc:			; <UNDEFINED> instruction: 0xf7fe4620
    2c00:			; <UNDEFINED> instruction: 0xf8dfec0c
    2c04:	andcs	r1, r5, #232, 14	; 0x3a00000
    2c08:			; <UNDEFINED> instruction: 0x46034479
    2c0c:	movwls	r4, #26144	; 0x6620
    2c10:	stc	7, cr15, [r2], {254}	; 0xfe
    2c14:			; <UNDEFINED> instruction: 0x17d8f8df
    2c18:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2c1c:	strtmi	r4, [r0], -r7, lsl #12
    2c20:	bl	ffec0c20 <__assert_fail@plt+0xffebf44c>
    2c24:			; <UNDEFINED> instruction: 0x17ccf8df
    2c28:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2c2c:	strtmi	r4, [r0], -r6, lsl #12
    2c30:	bl	ffcc0c30 <__assert_fail@plt+0xffcbf45c>
    2c34:			; <UNDEFINED> instruction: 0xf8df9601
    2c38:	strtmi	r6, [sl], -r0, asr #15
    2c3c:	sbfxne	pc, pc, #17, #29
    2c40:	blls	193e40 <__assert_fail@plt+0x19266c>
    2c44:	smlsdxls	r0, r9, r4, r4
    2c48:			; <UNDEFINED> instruction: 0x900246b0
    2c4c:			; <UNDEFINED> instruction: 0xf7fe2001
    2c50:	ands	lr, r0, r2, lsl sp
    2c54:			; <UNDEFINED> instruction: 0x01236baf
    2c58:	strbmi	r4, [r1], -r2, lsr #12
    2c5c:	strne	lr, [r4, #-2823]	; 0xfffff4f9
    2c60:	andls	r6, r2, r8, ror #17
    2c64:	stmiavs	lr!, {r0, sp}
    2c68:	strls	r4, [r1], -r4, lsl #8
    2c6c:	strls	r6, [r0, #-2157]	; 0xfffff793
    2c70:			; <UNDEFINED> instruction: 0xf7fe58fb
    2c74:	stcls	13, cr14, [ip, #-0]
    2c78:	ldmib	r5, {r8, r9, sp}^
    2c7c:	addmi	r0, fp, #12, 2
    2c80:	addmi	fp, r4, #8, 30
    2c84:	andcs	sp, sl, r6, ror #7
    2c88:	stcl	7, cr15, [r2], #1016	; 0x3f8
    2c8c:			; <UNDEFINED> instruction: 0xf001980c
    2c90:			; <UNDEFINED> instruction: 0xf7fef933
    2c94:	stmdals	fp, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, pc}
    2c98:			; <UNDEFINED> instruction: 0xf000a90c
    2c9c:	andcs	pc, r5, #3920	; 0xf50
    2ca0:	vsub.i8	d18, d0, d0
    2ca4:			; <UNDEFINED> instruction: 0xf8df81ce
    2ca8:	andcs	r1, r0, r8, asr r7
    2cac:			; <UNDEFINED> instruction: 0xf7fe4479
    2cb0:	bls	2fdb88 <__assert_fail@plt+0x2fc3b4>
    2cb4:	andcs	r4, r1, r1, lsl #12
    2cb8:	ldcl	7, cr15, [ip], {254}	; 0xfe
    2cbc:			; <UNDEFINED> instruction: 0x1744f8df
    2cc0:	andcs	r2, r0, r5, lsl #4
    2cc4:			; <UNDEFINED> instruction: 0xf7fe4479
    2cc8:	bls	33db70 <__assert_fail@plt+0x33c39c>
    2ccc:	movwls	r6, #6483	; 0x1953
    2cd0:	movwls	r6, #2323	; 0x913
    2cd4:	movwcs	lr, #10706	; 0x29d2
    2cd8:	andcs	r4, r1, r1, lsl #12
    2cdc:	stcl	7, cr15, [sl], {254}	; 0xfe
    2ce0:			; <UNDEFINED> instruction: 0x1724f8df
    2ce4:	andcs	r2, r0, r5, lsl #4
    2ce8:			; <UNDEFINED> instruction: 0xf7fe4479
    2cec:	blls	33db4c <__assert_fail@plt+0x33c378>
    2cf0:			; <UNDEFINED> instruction: 0xf3c2699a
    2cf4:	strmi	r0, [r1], -r8, lsl #6
    2cf8:			; <UNDEFINED> instruction: 0xf7fe2001
    2cfc:			; <UNDEFINED> instruction: 0xf1bbecbc
    2d00:			; <UNDEFINED> instruction: 0xf04f0f03
    2d04:			; <UNDEFINED> instruction: 0xf0000205
    2d08:			; <UNDEFINED> instruction: 0xf8df81cf
    2d0c:	andcs	r1, r0, r0, lsl #14
    2d10:			; <UNDEFINED> instruction: 0xf7fe4479
    2d14:	strmi	lr, [r1], -r2, lsl #23
    2d18:	strcs	r9, [r0], #-2572	; 0xfffff5f4
    2d1c:	usatcc	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    2d20:	ldrbtmi	r4, [fp], #-1624	; 0xfffff9a8
    2d24:	strcc	lr, [r0], #-2509	; 0xfffff633
    2d28:	movwcs	lr, #43474	; 0xa9d2
    2d2c:	blx	fe53ed38 <__assert_fail@plt+0xfe53d564>
    2d30:	usatne	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    2d34:	strtmi	r2, [r0], -r5, lsl #4
    2d38:			; <UNDEFINED> instruction: 0xf7fe4479
    2d3c:	vstrls	d14, [ip, #-440]	; 0xfffffe48
    2d40:	movwcs	lr, #35285	; 0x89d5
    2d44:	movwcs	lr, #2509	; 0x9cd
    2d48:	andscc	lr, r2, #3489792	; 0x354000
    2d4c:	andcs	r4, r1, r1, lsl #12
    2d50:	ldc	7, cr15, [r0], {254}	; 0xfe
    2d54:			; <UNDEFINED> instruction: 0x16c0f8df
    2d58:	strtmi	r2, [r0], -r5, lsl #4
    2d5c:			; <UNDEFINED> instruction: 0xf7fe4479
    2d60:	stmdbls	ip, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    2d64:	movwcs	lr, #51665	; 0xc9d1
    2d68:			; <UNDEFINED> instruction: 0x46054313
    2d6c:	sbchi	pc, r9, r0
    2d70:	eorseq	pc, r0, r1, lsl #2
    2d74:	bl	12c0d74 <__assert_fail@plt+0x12bf5a0>
    2d78:	strtmi	r4, [r9], -r2, lsl #12
    2d7c:			; <UNDEFINED> instruction: 0xf7fe2001
    2d80:			; <UNDEFINED> instruction: 0xf8dfec7a
    2d84:	andcs	r1, r5, #152, 12	; 0x9800000
    2d88:	ldrbtmi	r2, [r9], #-0
    2d8c:	bl	1140d8c <__assert_fail@plt+0x113f5b8>
    2d90:	ldmib	r1, {r2, r3, r8, fp, ip, pc}^
    2d94:	tstmi	r3, #939524096	; 0x38000000
    2d98:			; <UNDEFINED> instruction: 0xf0004604
    2d9c:			; <UNDEFINED> instruction: 0xf10180a9
    2da0:			; <UNDEFINED> instruction: 0xf7fe0038
    2da4:			; <UNDEFINED> instruction: 0x4602eb34
    2da8:	andcs	r4, r1, r1, lsr #12
    2dac:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    2db0:			; <UNDEFINED> instruction: 0x166cf8df
    2db4:	andcs	r2, r0, r5, lsl #4
    2db8:			; <UNDEFINED> instruction: 0xf7fe4479
    2dbc:	blls	33da7c <__assert_fail@plt+0x33c2a8>
    2dc0:			; <UNDEFINED> instruction: 0xf1039006
    2dc4:			; <UNDEFINED> instruction: 0xf7fe0040
    2dc8:	stmdbls	r6, {r1, r5, r8, r9, fp, sp, lr, pc}
    2dcc:	andcs	r4, r1, r2, lsl #12
    2dd0:	mrrc	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    2dd4:			; <UNDEFINED> instruction: 0xf7fe200a
    2dd8:	stmdals	ip, {r2, r3, r4, r5, sl, fp, sp, lr, pc}
    2ddc:			; <UNDEFINED> instruction: 0xff8ef000
    2de0:	ldcllt	7, cr15, [r4, #1016]	; 0x3f8
    2de4:	strtmi	r9, [r9], -r9, lsl #20
    2de8:			; <UNDEFINED> instruction: 0x3638f8df
    2dec:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    2df0:			; <UNDEFINED> instruction: 0xf9b4f001
    2df4:	stmdalt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2df8:	strtmi	r9, [r9], -r9, lsl #20
    2dfc:			; <UNDEFINED> instruction: 0x3624f8df
    2e00:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    2e04:			; <UNDEFINED> instruction: 0xf9aaf001
    2e08:			; <UNDEFINED> instruction: 0xf8dfe4d5
    2e0c:			; <UNDEFINED> instruction: 0x46293618
    2e10:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2e14:			; <UNDEFINED> instruction: 0xf0016818
    2e18:			; <UNDEFINED> instruction: 0xf7fef9a1
    2e1c:			; <UNDEFINED> instruction: 0xf8dfbe76
    2e20:	andcs	r1, r5, #8, 12	; 0x800000
    2e24:	ldrbtmi	r2, [r9], #-0
    2e28:	b	ffdc0e28 <__assert_fail@plt+0xffdbf654>
    2e2c:	ldrt	r4, [r0], -r2, lsl #12
    2e30:	ldrbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2e34:	andcs	r2, r0, r5, lsl #4
    2e38:			; <UNDEFINED> instruction: 0xf7fe4479
    2e3c:	strmi	lr, [r2], -lr, ror #21
    2e40:			; <UNDEFINED> instruction: 0xf8dfe619
    2e44:	andcs	r1, r5, #236, 10	; 0x3b000000
    2e48:	ldrbtmi	r2, [r9], #-0
    2e4c:	b	ff940e4c <__assert_fail@plt+0xff93f678>
    2e50:	str	r4, [r2], -r2, lsl #12
    2e54:	strbmi	r2, [r9], -r5, lsl #4
    2e58:			; <UNDEFINED> instruction: 0xf7fe2000
    2e5c:			; <UNDEFINED> instruction: 0x4602eade
    2e60:	mcrlt	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2e64:	strbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    2e68:	andcs	r2, r0, r5, lsl #4
    2e6c:			; <UNDEFINED> instruction: 0xf7fe4479
    2e70:			; <UNDEFINED> instruction: 0x4602ead4
    2e74:	mcrlt	7, 3, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2e78:	ldrne	pc, [ip, #2271]!	; 0x8df
    2e7c:	andcs	r2, r0, r5, lsl #4
    2e80:			; <UNDEFINED> instruction: 0xf7fe4479
    2e84:	strmi	lr, [r2], -sl, asr #21
    2e88:			; <UNDEFINED> instruction: 0xf8dfe639
    2e8c:	andcs	r1, r5, #176, 10	; 0x2c000000
    2e90:	ldrbtmi	r2, [r9], #-0
    2e94:	b	ff040e94 <__assert_fail@plt+0xff03f6c0>
    2e98:	strt	r4, [r2], -r2, lsl #12
    2e9c:	strne	pc, [r0, #2271]!	; 0x8df
    2ea0:	andcs	r2, r0, r5, lsl #4
    2ea4:			; <UNDEFINED> instruction: 0xf7fe4479
    2ea8:			; <UNDEFINED> instruction: 0x4602eab8
    2eac:	stmdals	ip, {r0, r1, r3, r9, sl, sp, lr, pc}
    2eb0:			; <UNDEFINED> instruction: 0xf822f001
    2eb4:	mrclt	7, 6, APSR_nzcv, cr5, cr14, {7}
    2eb8:			; <UNDEFINED> instruction: 0xf000980c
    2ebc:			; <UNDEFINED> instruction: 0xf7ffff1f
    2ec0:	stmdals	ip, {r0, r2, r4, r8, fp, ip, sp, pc}
    2ec4:			; <UNDEFINED> instruction: 0xf93ef001
    2ec8:			; <UNDEFINED> instruction: 0xf8dfe528
    2ecc:	andcs	r1, r5, #120, 10	; 0x1e000000
    2ed0:	ldrbtmi	r2, [r9], #-0
    2ed4:	b	fe840ed4 <__assert_fail@plt+0xfe83f700>
    2ed8:	strbt	r4, [ip], -r2, lsl #12
    2edc:	strbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2ee0:	andcs	r2, r0, r5, lsl #4
    2ee4:			; <UNDEFINED> instruction: 0xf7fe4479
    2ee8:			; <UNDEFINED> instruction: 0x4602ea98
    2eec:	blt	ff380ef0 <__assert_fail@plt+0xff37f71c>
    2ef0:	ldrbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2ef4:	andcs	r2, r0, r5, lsl #4
    2ef8:			; <UNDEFINED> instruction: 0xf7fe4479
    2efc:	strmi	lr, [r2], -lr, lsl #21
    2f00:			; <UNDEFINED> instruction: 0xf8dfe752
    2f04:	andcs	r1, r5, #76, 10	; 0x13000000
    2f08:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2f0c:	b	fe140f0c <__assert_fail@plt+0xfe13f738>
    2f10:	ldr	r4, [r2, -r2, lsl #12]!
    2f14:	ldrne	pc, [ip, #-2271]!	; 0xfffff721
    2f18:	andcs	r2, r0, r5, lsl #4
    2f1c:			; <UNDEFINED> instruction: 0xf7fe4479
    2f20:			; <UNDEFINED> instruction: 0x4602ea7c
    2f24:	blt	fe700f28 <__assert_fail@plt+0xfe6ff754>
    2f28:	strne	pc, [ip, #-2271]!	; 0xfffff721
    2f2c:	strtmi	r2, [r8], -r5, lsl #4
    2f30:			; <UNDEFINED> instruction: 0xf7fe4479
    2f34:			; <UNDEFINED> instruction: 0x4602ea72
    2f38:	blt	1f00f3c <__assert_fail@plt+0x1eff768>
    2f3c:	ldrne	pc, [ip, #-2271]	; 0xfffff721
    2f40:	andcs	r2, r0, r5, lsl #4
    2f44:			; <UNDEFINED> instruction: 0xf7fe4479
    2f48:	stmibvs	fp!, {r3, r5, r6, r9, fp, sp, lr, pc}
    2f4c:			; <UNDEFINED> instruction: 0xf7fe9006
    2f50:			; <UNDEFINED> instruction: 0xf8dfbf8b
    2f54:	andcs	r3, r6, #12, 10	; 0x3000000
    2f58:	andls	r2, r1, #0, 2
    2f5c:			; <UNDEFINED> instruction: 0x4658447b
    2f60:	ldmib	r5, {r8, r9, ip, pc}^
    2f64:			; <UNDEFINED> instruction: 0xf001230a
    2f68:			; <UNDEFINED> instruction: 0xf7fef977
    2f6c:			; <UNDEFINED> instruction: 0xf8dfbf73
    2f70:	andcs	r1, r5, #244, 8	; 0xf4000000
    2f74:	ldrbtmi	r2, [r9], #-0
    2f78:	b	13c0f78 <__assert_fail@plt+0x13bf7a4>
    2f7c:	svclt	0x007af7fe
    2f80:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2f84:	tstcs	r0, r6, lsl #4
    2f88:	ldrbtmi	r9, [fp], #-513	; 0xfffffdff
    2f8c:	movwls	r4, #1624	; 0x658
    2f90:	movwcs	lr, #59861	; 0xe9d5
    2f94:			; <UNDEFINED> instruction: 0xf960f001
    2f98:			; <UNDEFINED> instruction: 0xf8dfe405
    2f9c:	ldrdcs	r1, [r1], -r0
    2fa0:	ldrbtmi	r6, [r9], #-2219	; 0xfffff755
    2fa4:	bl	19c0fa4 <__assert_fail@plt+0x19bf7d0>
    2fa8:			; <UNDEFINED> instruction: 0xf8dfe583
    2fac:	andcs	r1, r1, r4, asr #9
    2fb0:	stmdavs	sl!, {r0, r1, r3, r5, r7, fp, sp, lr}
    2fb4:			; <UNDEFINED> instruction: 0xf7fe4479
    2fb8:			; <UNDEFINED> instruction: 0xf7feeb5e
    2fbc:			; <UNDEFINED> instruction: 0xf8dfbf34
    2fc0:			; <UNDEFINED> instruction: 0x200114b4
    2fc4:	stmdavs	sl!, {r0, r1, r3, r5, r7, fp, sp, lr}
    2fc8:			; <UNDEFINED> instruction: 0xf7fe4479
    2fcc:			; <UNDEFINED> instruction: 0xf7ffeb54
    2fd0:			; <UNDEFINED> instruction: 0xf8dfbbd3
    2fd4:	andcs	r1, r1, r4, lsr #9
    2fd8:	ldrbtmi	r6, [r9], #-2219	; 0xfffff755
    2fdc:	bl	12c0fdc <__assert_fail@plt+0x12bf808>
    2fe0:	stclt	7, cr15, [ip, #1016]!	; 0x3f8
    2fe4:	ldrne	pc, [r4], #2271	; 0x8df
    2fe8:	stmiavs	fp!, {r0, sp}
    2fec:			; <UNDEFINED> instruction: 0xf7fe4479
    2ff0:			; <UNDEFINED> instruction: 0xf7ffeb42
    2ff4:			; <UNDEFINED> instruction: 0xf8dfbbfc
    2ff8:	andcs	r1, r1, r8, lsl #9
    2ffc:	ldrbtmi	r6, [r9], #-2219	; 0xfffff755
    3000:	bl	e41000 <__assert_fail@plt+0xe3f82c>
    3004:	svclt	0x005df7fe
    3008:	ldrbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    300c:	stmiavs	fp!, {r0, sp}
    3010:			; <UNDEFINED> instruction: 0xf7fe4479
    3014:	ldr	lr, [r6, #-2864]	; 0xfffff4d0
    3018:	strbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    301c:	stmiavs	fp!, {r0, sp}
    3020:	ldrbtmi	r6, [r9], #-2090	; 0xfffff7d6
    3024:	bl	9c1024 <__assert_fail@plt+0x9bf850>
    3028:	stcllt	7, cr15, [r2, #-1016]!	; 0xfffffc08
    302c:	ldrbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3030:	ldrbtmi	r2, [r9], #-0
    3034:	ldmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3038:			; <UNDEFINED> instruction: 0xf7fe990b
    303c:			; <UNDEFINED> instruction: 0xf7feeabe
    3040:			; <UNDEFINED> instruction: 0xf8dfbca9
    3044:	andcs	r1, r0, ip, asr #8
    3048:			; <UNDEFINED> instruction: 0xf7fe4479
    304c:	stmdbls	fp, {r1, r2, r5, r6, r7, r8, fp, sp, lr, pc}
    3050:	b	fecc1050 <__assert_fail@plt+0xfecbf87c>
    3054:	ldclt	7, cr15, [sl], {254}	; 0xfe
    3058:	ldrtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    305c:	andcs	r4, r5, #40, 12	; 0x2800000
    3060:			; <UNDEFINED> instruction: 0xf7fe4479
    3064:	stmdbls	fp, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    3068:	b	fe9c1068 <__assert_fail@plt+0xfe9bf894>
    306c:	stclt	7, cr15, [sl], {254}	; 0xfe
    3070:	strtne	pc, [r4], #-2271	; 0xfffff721
    3074:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3078:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    307c:			; <UNDEFINED> instruction: 0xf8df9a0c
    3080:	ldrbtmi	r3, [fp], #-1052	; 0xfffffbe4
    3084:	strcc	lr, [r0, #-2509]	; 0xfffff633
    3088:	movwcs	lr, #59858	; 0xe9d2
    308c:	ldrbmi	r4, [r8], -r1, lsl #12
    3090:			; <UNDEFINED> instruction: 0xf8e2f001
    3094:	strne	pc, [r8], #-2271	; 0xfffff721
    3098:	andcs	r4, r5, #40, 12	; 0x2800000
    309c:			; <UNDEFINED> instruction: 0xf7fe4479
    30a0:			; <UNDEFINED> instruction: 0x4601e9bc
    30a4:	ldmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30a8:	strdcs	r4, [r0], -lr
    30ac:			; <UNDEFINED> instruction: 0xf7fe4479
    30b0:			; <UNDEFINED> instruction: 0x4601e9b4
    30b4:	ldmibmi	ip!, {r4, r5, r9, sl, sp, lr, pc}^
    30b8:	andcs	r4, r0, r9, ror r4
    30bc:	stmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30c0:	andcs	r4, r1, r1, lsl #12
    30c4:	b	ff5c10c4 <__assert_fail@plt+0xff5bf8f0>
    30c8:	stcllt	7, cr15, [fp, #1016]	; 0x3f8
    30cc:	andcs	r4, r5, #4046848	; 0x3dc000
    30d0:	andcs	r4, r0, r9, ror r4
    30d4:	stmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30d8:	andcs	r4, r1, r1, lsl #12
    30dc:	b	ff2c10dc <__assert_fail@plt+0xff2bf908>
    30e0:	stmdalt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30e4:	ldrbtmi	r4, [r9], #-2546	; 0xfffff60e
    30e8:			; <UNDEFINED> instruction: 0xf7fe2000
    30ec:			; <UNDEFINED> instruction: 0x4601e996
    30f0:			; <UNDEFINED> instruction: 0xf7fe2001
    30f4:	ldr	lr, [r1], #-2752	; 0xfffff540
    30f8:	ldrbtmi	r4, [r9], #-2542	; 0xfffff612
    30fc:	stmibmi	lr!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    3100:			; <UNDEFINED> instruction: 0xe7e64479
    3104:	andcs	r4, r5, #3883008	; 0x3b4000
    3108:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    310c:	stmib	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3110:	stmibmi	fp!, {r0, r2, r6, sl, sp, lr, pc}^
    3114:			; <UNDEFINED> instruction: 0xe7e74479
    3118:	andcs	r4, r5, #3833856	; 0x3a8000
    311c:	stclmi	6, cr4, [sl, #352]!	; 0x160
    3120:			; <UNDEFINED> instruction: 0xf7fe4479
    3124:	ldrbtmi	lr, [sp], #-2426	; 0xfffff686
    3128:	movwcs	lr, #59869	; 0xe9dd
    312c:	blpl	3d868 <__assert_fail@plt+0x3c094>
    3130:	andcs	r4, r2, r1, lsl #12
    3134:			; <UNDEFINED> instruction: 0xf890f001
    3138:			; <UNDEFINED> instruction: 0x6710e9dd
    313c:	movweq	lr, #31318	; 0x7a56
    3140:	stmdals	r7, {r0, r2, r3, r4, r5, ip, lr, pc}
    3144:	blx	294a16 <__assert_fail@plt+0x293242>
    3148:	ldrtmi	pc, [fp], -r7, lsl #2	; <UNPREDICTABLE>
    314c:	tstne	r0, r6, lsl #22	; <UNPREDICTABLE>
    3150:	strvs	pc, [r6, -sl, lsr #23]
    3154:	ldrtmi	r4, [r9], -pc, lsl #8
    3158:			; <UNDEFINED> instruction: 0xf0044630
    315c:	ldmib	sp, {r0, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    3160:	addmi	r2, fp, #402653184	; 0x18000000
    3164:	addmi	fp, r2, #8, 30
    3168:	ldmibmi	r8, {r0, r3, r4, r5, ip, lr, pc}^
    316c:	ldrbmi	r2, [r8], -r5, lsl #4
    3170:			; <UNDEFINED> instruction: 0xf7fe4479
    3174:	ldmib	sp, {r1, r4, r6, r8, fp, sp, lr, pc}^
    3178:			; <UNDEFINED> instruction: 0xf04f2306
    317c:			; <UNDEFINED> instruction: 0x460631ff
    3180:	rscscc	pc, pc, pc, asr #32
    3184:			; <UNDEFINED> instruction: 0xff40f004
    3188:	andcs	r4, r2, r1, lsr r6
    318c:	blpl	3d8c8 <__assert_fail@plt+0x3c0f4>
    3190:	bicsmi	r4, fp, #1207959555	; 0x48000003
    3194:			; <UNDEFINED> instruction: 0xf860f001
    3198:	svclt	0x0095f7fe
    319c:	andcs	r4, r5, #204, 18	; 0x330000
    31a0:			; <UNDEFINED> instruction: 0x46284479
    31a4:			; <UNDEFINED> instruction: 0xf7fe46d8
    31a8:			; <UNDEFINED> instruction: 0x4632e938
    31ac:	stmib	sp, {r0, r1, r3, r4, r5, r9, sl, lr}^
    31b0:	strmi	r9, [r1], -r0, lsl #10
    31b4:			; <UNDEFINED> instruction: 0xf0014658
    31b8:			; <UNDEFINED> instruction: 0xf7fef84f
    31bc:	stmibmi	r5, {r2, r7, r8, r9, sl, fp, ip, sp, pc}^
    31c0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    31c4:			; <UNDEFINED> instruction: 0xf7fe4658
    31c8:	ldrtmi	lr, [r2], -r8, lsr #18
    31cc:	stmib	sp, {r0, r1, r3, r4, r5, r9, sl, lr}^
    31d0:	strmi	r5, [r1], -r0, lsl #22
    31d4:			; <UNDEFINED> instruction: 0xf0012002
    31d8:			; <UNDEFINED> instruction: 0xf7fef83f
    31dc:	ldmibmi	lr!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, pc}
    31e0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    31e4:	ldmibmi	sp!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    31e8:	andcs	r4, r5, #40, 12	; 0x2800000
    31ec:			; <UNDEFINED> instruction: 0xf7fe4479
    31f0:			; <UNDEFINED> instruction: 0x4601e914
    31f4:			; <UNDEFINED> instruction: 0xf7fe2001
    31f8:	ldmibmi	r9!, {r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    31fc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3200:			; <UNDEFINED> instruction: 0xf7fee7cf
    3204:	ldmibmi	r7!, {r1, r2, r3, r4, r8, fp, sp, lr, pc}
    3208:	andcs	r2, r0, r5, lsl #4
    320c:			; <UNDEFINED> instruction: 0xf7fe4479
    3210:	strmi	lr, [r1], -r4, lsl #18
    3214:			; <UNDEFINED> instruction: 0xf7fe2001
    3218:	ldmibmi	r3!, {r1, r2, r3, r5, r9, fp, sp, lr, pc}
    321c:	andcs	r2, r0, r5, lsl #4
    3220:			; <UNDEFINED> instruction: 0xf7fe4479
    3224:	ldmibmi	r1!, {r1, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    3228:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    322c:	andcs	r4, r0, r7, lsl #12
    3230:	ldm	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3234:	andcs	r4, r5, #2850816	; 0x2b8000
    3238:	sxtab16mi	r4, r0, r9, ror #8
    323c:			; <UNDEFINED> instruction: 0xf7fe2000
    3240:	stmibmi	ip!, {r2, r3, r5, r6, r7, fp, sp, lr, pc}
    3244:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3248:	andcs	r4, r0, r1, lsl #13
    324c:	stmia	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3250:	svceq	0x0003f1bb
    3254:	andeq	pc, r5, #79	; 0x4f
    3258:	rsble	r4, lr, r6, lsl #12
    325c:	andcs	r4, r0, r6, lsr #19
    3260:			; <UNDEFINED> instruction: 0xf7fe4479
    3264:			; <UNDEFINED> instruction: 0x4605e8da
    3268:	andcs	r4, r5, #164, 18	; 0x290000
    326c:	ldrbtmi	r2, [r9], #-0
    3270:	ldm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3274:	andcs	r4, r5, #2654208	; 0x288000
    3278:	sxtab16mi	r4, r2, r9, ror #8
    327c:			; <UNDEFINED> instruction: 0xf7fe2000
    3280:	stmibmi	r0!, {r2, r3, r6, r7, fp, sp, lr, pc}
    3284:	ldrtmi	r4, [sl], -r3, asr #12
    3288:			; <UNDEFINED> instruction: 0xf8cd4479
    328c:	strls	sl, [r2, #-12]
    3290:	strls	lr, [r0], -sp, asr #19
    3294:	andcs	r9, r1, r4
    3298:	stmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    329c:	ldclt	7, cr15, [lr, #1016]	; 0x3f8
    32a0:	andcs	r4, r5, #2506752	; 0x264000
    32a4:	ldrbtmi	r2, [r9], #-0
    32a8:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32ac:	andcs	r4, r1, r1, lsl #12
    32b0:	stmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    32b4:	andcs	r4, r5, #2441216	; 0x254000
    32b8:	ldrbtmi	r2, [r9], #-0
    32bc:	stmia	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32c0:	andcs	r4, r5, #2408448	; 0x24c000
    32c4:			; <UNDEFINED> instruction: 0x46064479
    32c8:			; <UNDEFINED> instruction: 0xf7fe2000
    32cc:	ldmibmi	r1, {r1, r2, r5, r7, fp, sp, lr, pc}
    32d0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    32d4:	andcs	r4, r0, r7, lsl #12
    32d8:	ldm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32dc:	andcs	r4, r5, #2326528	; 0x238000
    32e0:	sxtab16mi	r4, r1, r9, ror #8
    32e4:			; <UNDEFINED> instruction: 0xf7fe2000
    32e8:			; <UNDEFINED> instruction: 0xf1bbe898
    32ec:			; <UNDEFINED> instruction: 0xf04f0f03
    32f0:	strmi	r0, [r5], -r5, lsl #4
    32f4:	stmibmi	r9, {r1, r3, r4, ip, lr, pc}
    32f8:	ldrbtmi	r2, [r9], #-0
    32fc:	stm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3300:	stmibmi	r7, {r1, r7, r9, sl, lr}
    3304:	andcs	r2, r0, r5, lsl #4
    3308:			; <UNDEFINED> instruction: 0xf7fe4479
    330c:	stmibmi	r5, {r1, r2, r7, fp, sp, lr, pc}
    3310:			; <UNDEFINED> instruction: 0x4632463b
    3314:			; <UNDEFINED> instruction: 0xf8cd4479
    3318:	strls	sl, [r1, #-8]
    331c:	andls	pc, r0, sp, asr #17
    3320:	andcs	r9, r1, r3
    3324:	stmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3328:	stmialt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    332c:	andcs	r4, r0, lr, ror r9
    3330:			; <UNDEFINED> instruction: 0xf7fe4479
    3334:	sxtab16mi	lr, r2, r2, ror #16
    3338:	ldmdbmi	ip!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    333c:	ldrbtmi	r2, [r9], #-0
    3340:	stmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3344:	str	r4, [pc, r5, lsl #12]
    3348:	ldrdeq	r6, [r0], -r8
    334c:	andeq	r6, r0, r6, asr #7
    3350:	ldrdeq	r6, [r0], -r0
    3354:			; <UNDEFINED> instruction: 0x000063b4
    3358:	andeq	r6, r0, r4, lsl #6
    335c:	andeq	r6, r0, r8, lsr #6
    3360:	andeq	r6, r0, r0, asr r1
    3364:	andeq	r6, r0, sl, ror #2
    3368:	andeq	r6, r0, r6, ror #2
    336c:	andeq	r6, r0, lr, asr r1
    3370:	andeq	r6, r0, r4, asr r1
    3374:	andeq	r6, r0, ip, asr #2
    3378:	andeq	r6, r0, r0, asr #2
    337c:	andeq	r6, r0, r4, lsr #2
    3380:			; <UNDEFINED> instruction: 0x00005fb0
    3384:	strdeq	r5, [r0], -r2
    3388:			; <UNDEFINED> instruction: 0x00005fbc
    338c:	andeq	r5, r0, r0, asr #31
    3390:	andeq	r5, r0, lr, lsr #31
    3394:			; <UNDEFINED> instruction: 0x00005fbe
    3398:	andeq	r5, r0, ip, asr #31
    339c:	andeq	r5, r0, ip, asr #31
    33a0:	andeq	r5, r0, r8, asr #31
    33a4:	andeq	r5, r0, r8, lsl #20
    33a8:	andeq	r6, r0, lr, lsl r0
    33ac:			; <UNDEFINED> instruction: 0x00005fb8
    33b0:	andeq	r6, r0, r4, lsr r0
    33b4:	andeq	r6, r0, ip, lsr #32
    33b8:	andeq	r6, r0, r2, lsr #32
    33bc:	andeq	r6, r0, sl, lsl r0
    33c0:	andeq	r6, r0, r0, lsl r0
    33c4:	andeq	r6, r0, ip, lsr #1
    33c8:	andeq	r6, r0, ip, lsl #1
    33cc:	andeq	r5, r0, r4, lsr #24
    33d0:	andeq	r5, r0, r8, lsr #24
    33d4:	andeq	r5, r0, r8, lsr #24
    33d8:	andeq	r5, r0, r6, lsr #24
    33dc:	andeq	r5, r0, sl, lsl ip
    33e0:	strdeq	r5, [r0], -lr
    33e4:	andeq	r5, r0, ip, ror #23
    33e8:	andeq	r5, r0, r8, ror #23
    33ec:	andeq	r5, r0, r0, ror #23
    33f0:	ldrdeq	r5, [r0], -r6
    33f4:	andeq	r5, r0, lr, asr #23
    33f8:	ldrdeq	r5, [r0], -ip
    33fc:			; <UNDEFINED> instruction: 0x00005bb8
    3400:	andeq	r5, r0, r4, ror #19
    3404:	strdeq	r5, [r0], -r0
    3408:	andeq	r5, r0, ip, ror #19
    340c:	andeq	r5, r0, r8, ror #19
    3410:	andeq	r5, r0, lr, ror #17
    3414:	andeq	r5, r0, r8, asr #19
    3418:	andeq	r5, r0, r0, asr #19
    341c:	andeq	r5, r0, r6, lsr #19
    3420:	andeq	r5, r0, r0, asr #17
    3424:	andeq	r0, r0, r0, asr #3
    3428:	andeq	r5, r0, r6, lsr r8
    342c:	andeq	r5, r0, r4, lsr #16
    3430:	andeq	r5, r0, r2, lsl r8
    3434:	strdeq	r5, [r0], -r0
    3438:	ldrdeq	r5, [r0], -ip
    343c:	andeq	r5, r0, sl, asr #15
    3440:			; <UNDEFINED> instruction: 0x000057b8
    3444:	andeq	r5, r0, sl, lsl #15
    3448:	andeq	r5, r0, r8, ror r7
    344c:	andeq	r5, r0, r4, ror #14
    3450:	andeq	r5, r0, r2, asr r7
    3454:	andeq	r5, r0, r0, asr #14
    3458:	andeq	r5, r0, ip, lsr #14
    345c:	andeq	r5, r0, r0, lsl #30
    3460:	andeq	r5, r0, r0, ror #29
    3464:	ldrdeq	r5, [r0], -r6
    3468:	ldrdeq	r5, [r0], -r2
    346c:	andeq	r5, r0, r6, lsr #23
    3470:	muleq	r0, r4, fp
    3474:	andeq	r5, r0, r0, lsl #23
    3478:	andeq	r5, r0, r2, lsr #22
    347c:	andeq	r5, r0, r0, lsl fp
    3480:	andeq	r5, r0, sl, asr #22
    3484:	andeq	r5, r0, ip, ror #21
    3488:	andeq	r5, r0, r6, lsr #22
    348c:	andeq	r5, r0, r2, lsl #11
    3490:	andeq	r5, r0, ip, ror #10
    3494:	andeq	r5, r0, r4, asr r5
    3498:	muleq	r0, r2, r5
    349c:	andeq	r5, r0, lr, lsl #11
    34a0:	andeq	r5, r0, r8, ror r5
    34a4:	andeq	r5, r0, r4, asr #12
    34a8:			; <UNDEFINED> instruction: 0x00005db0
    34ac:	andeq	r5, r0, r0, lsr #21
    34b0:	andeq	r5, r0, r6, asr r7
    34b4:	andeq	r5, r0, r2, asr lr
    34b8:	strdeq	r5, [r0], -r0
    34bc:	andeq	r5, r0, r2, lsl #8
    34c0:			; <UNDEFINED> instruction: 0x000057bc
    34c4:			; <UNDEFINED> instruction: 0x00005fbc
    34c8:	andeq	r5, r0, lr, ror r2
    34cc:	andeq	r5, r0, r4, asr pc
    34d0:	andeq	r5, r0, r4, lsr #30
    34d4:	andeq	r5, r0, r2, lsl #30
    34d8:	andeq	r5, r0, r2, ror #29
    34dc:	muleq	r0, r0, r3
    34e0:	andeq	r5, r0, r6, asr #29
    34e4:			; <UNDEFINED> instruction: 0x00005bbc
    34e8:	andeq	r5, r0, r8, lsl #17
    34ec:	ldrdeq	r5, [r0], -r6
    34f0:	ldrdeq	r5, [r0], -r8
    34f4:	andeq	r5, r0, sl, asr #14
    34f8:	andeq	r5, r0, r0, lsl #30
    34fc:	andeq	r5, r0, r2, lsl #23
    3500:	andeq	r5, r0, r0, lsl #23
    3504:	andeq	r5, r0, r8, ror fp
    3508:	andeq	r5, r0, r2, ror #15
    350c:	andeq	r5, r0, lr, ror #15
    3510:	andeq	r5, r0, r4, asr #13
    3514:	andeq	r5, r0, lr, lsr r7
    3518:			; <UNDEFINED> instruction: 0x000056b0
    351c:			; <UNDEFINED> instruction: 0x000057b2
    3520:			; <UNDEFINED> instruction: 0x000057b0
    3524:			; <UNDEFINED> instruction: 0x000057b0
    3528:			; <UNDEFINED> instruction: 0x000058b8
    352c:	andeq	r5, r0, sl, lsr #17
    3530:	bleq	3f674 <__assert_fail@plt+0x3dea0>
    3534:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3538:	strbtmi	fp, [sl], -r2, lsl #24
    353c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3540:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3544:	ldrmi	sl, [sl], #776	; 0x308
    3548:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    354c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3550:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3554:			; <UNDEFINED> instruction: 0xf85a4b06
    3558:	stmdami	r6, {r0, r1, ip, sp}
    355c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3560:	svc	0x00ccf7fd
    3564:	ldmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3568:	andeq	r6, r1, r4, asr #17
    356c:	andeq	r0, r0, r4, lsr #3
    3570:			; <UNDEFINED> instruction: 0x000001bc
    3574:	andeq	r0, r0, r4, asr #3
    3578:	ldr	r3, [pc, #20]	; 3594 <__assert_fail@plt+0x1dc0>
    357c:	ldr	r2, [pc, #20]	; 3598 <__assert_fail@plt+0x1dc4>
    3580:	add	r3, pc, r3
    3584:	ldr	r2, [r3, r2]
    3588:	cmp	r2, #0
    358c:	bxeq	lr
    3590:	b	1540 <__gmon_start__@plt>
    3594:	andeq	r6, r1, r4, lsr #17
    3598:			; <UNDEFINED> instruction: 0x000001b8
    359c:	blmi	1d55bc <__assert_fail@plt+0x1d3de8>
    35a0:	bmi	1d4788 <__assert_fail@plt+0x1d2fb4>
    35a4:	addmi	r4, r3, #2063597568	; 0x7b000000
    35a8:	andle	r4, r3, sl, ror r4
    35ac:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    35b0:	ldrmi	fp, [r8, -r3, lsl #2]
    35b4:	svclt	0x00004770
    35b8:	andeq	r6, r1, r8, ror #20
    35bc:	andeq	r6, r1, r4, ror #20
    35c0:	andeq	r6, r1, r0, lsl #17
    35c4:	andeq	r0, r0, ip, lsr #3
    35c8:	stmdbmi	r9, {r3, fp, lr}
    35cc:	bmi	2547b4 <__assert_fail@plt+0x252fe0>
    35d0:	bne	2547bc <__assert_fail@plt+0x252fe8>
    35d4:	svceq	0x00cb447a
    35d8:			; <UNDEFINED> instruction: 0x01a1eb03
    35dc:	andle	r1, r3, r9, asr #32
    35e0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    35e4:	ldrmi	fp, [r8, -r3, lsl #2]
    35e8:	svclt	0x00004770
    35ec:	andeq	r6, r1, ip, lsr sl
    35f0:	andeq	r6, r1, r8, lsr sl
    35f4:	andeq	r6, r1, r4, asr r8
    35f8:	andeq	r0, r0, ip, asr #3
    35fc:	blmi	2b0a24 <__assert_fail@plt+0x2af250>
    3600:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3604:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3608:	blmi	271bbc <__assert_fail@plt+0x2703e8>
    360c:	ldrdlt	r5, [r3, -r3]!
    3610:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    3614:			; <UNDEFINED> instruction: 0xf7fd6818
    3618:			; <UNDEFINED> instruction: 0xf7ffee84
    361c:	blmi	1c3520 <__assert_fail@plt+0x1c1d4c>
    3620:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3624:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3628:	andeq	r6, r1, r6, lsl #20
    362c:	andeq	r6, r1, r4, lsr #16
    3630:	andeq	r0, r0, r8, lsr #3
    3634:	andeq	r6, r1, lr, ror #19
    3638:	andeq	r6, r1, r6, ror #19
    363c:	svclt	0x0000e7c4
    3640:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    3644:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    3648:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    364c:			; <UNDEFINED> instruction: 0xf7fd4620
    3650:			; <UNDEFINED> instruction: 0x4607ef32
    3654:			; <UNDEFINED> instruction: 0xf7fd4620
    3658:	strmi	lr, [r6], -lr, lsr #29
    365c:			; <UNDEFINED> instruction: 0xf7fe4620
    3660:			; <UNDEFINED> instruction: 0x4604e830
    3664:			; <UNDEFINED> instruction: 0xb128bb66
    3668:	svc	0x00b8f7fd
    366c:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    3670:	tstle	r7, r9, lsl #22
    3674:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    3678:			; <UNDEFINED> instruction: 0x4620681c
    367c:	svc	0x001af7fd
    3680:	strtmi	r4, [r0], -r6, lsl #12
    3684:	mrc	7, 4, APSR_nzcv, cr6, cr13, {7}
    3688:	strtmi	r4, [r0], -r5, lsl #12
    368c:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3690:	bllt	f54ea8 <__assert_fail@plt+0xf536d4>
    3694:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    3698:	svc	0x00a0f7fd
    369c:	blcs	25d6b0 <__assert_fail@plt+0x25bedc>
    36a0:	ldfltp	f5, [r8, #44]!	; 0x2c
    36a4:	rscle	r2, r5, r0, lsr #22
    36a8:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    36ac:	andcs	r2, r0, r5, lsl #4
    36b0:			; <UNDEFINED> instruction: 0xf7fd4479
    36b4:			; <UNDEFINED> instruction: 0xf7feeeb2
    36b8:	andcs	lr, r1, r8, lsr #16
    36bc:	mcr	7, 4, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    36c0:	svc	0x008cf7fd
    36c4:	stccs	8, cr6, [r0], {3}
    36c8:	blcs	837e80 <__assert_fail@plt+0x8366ac>
    36cc:	andvs	fp, r4, r8, lsl pc
    36d0:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    36d4:	andcs	r2, r0, r5, lsl #4
    36d8:			; <UNDEFINED> instruction: 0xf7fd4479
    36dc:			; <UNDEFINED> instruction: 0xf7fdee9e
    36e0:	strb	lr, [sl, ip, ror #30]!
    36e4:	mvnle	r2, r0, lsl #16
    36e8:	svc	0x0078f7fd
    36ec:	blcs	81d700 <__assert_fail@plt+0x81bf2c>
    36f0:	andvs	fp, r4, r8, lsl pc
    36f4:	svclt	0x0000e7e1
    36f8:	andeq	r6, r1, r2, ror #15
    36fc:	andeq	r0, r0, r0, asr #3
    3700:			; <UNDEFINED> instruction: 0x000001b4
    3704:	andeq	r4, r0, ip, lsl #22
    3708:	andeq	r4, r0, r4, ror #21
    370c:	mvnsmi	lr, #737280	; 0xb4000
    3710:	stmdbhi	ip, {r4, r6, r7, r8, fp, sp, lr, pc}
    3714:	movweq	lr, #39512	; 0x9a58
    3718:	stmdavs	r6, {r2, r6, ip, lr, pc}
    371c:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx5
    3720:	tstcs	r0, r0, asr #22
    3724:			; <UNDEFINED> instruction: 0xf7fd4640
    3728:	blx	fec3eed8 <__assert_fail@plt+0xfec3d704>
    372c:	strmi	pc, [r7], -r0, lsl #9
    3730:			; <UNDEFINED> instruction: 0xf1b80964
    3734:	svclt	0x00080f00
    3738:	cfstrscs	mvf2, [r0], {-0}
    373c:			; <UNDEFINED> instruction: 0x63a8d164
    3740:	blvs	febfb74c <__assert_fail@plt+0xfebf9f78>
    3744:	ldrtmi	r6, [r0], -lr, lsr #16
    3748:	andcs	r2, ip, #0, 6
    374c:			; <UNDEFINED> instruction: 0xf7fd4621
    3750:	smlawteq	r6, r4, pc, lr	; <UNPREDICTABLE>
    3754:	ldmibne	lr!, {r0, r1, r4, r5, r9, sl, lr}
    3758:	rscspl	r2, r8, r0, lsl #16
    375c:	stmdavs	r8!, {r2, r5, r8, r9, fp, ip, lr, pc}
    3760:	andcs	r2, lr, #0, 6
    3764:			; <UNDEFINED> instruction: 0xf7fd4621
    3768:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    376c:	blle	9db934 <__assert_fail@plt+0x9da160>
    3770:	movwcs	r6, #2088	; 0x828
    3774:	strtmi	r2, [r1], -pc, lsl #4
    3778:	svc	0x00aef7fd
    377c:	adcsvs	r2, r0, r0, lsl #16
    3780:	stmdavs	r8!, {r1, r3, r5, r8, r9, fp, ip, lr, pc}
    3784:	andcs	r2, fp, #0, 6
    3788:			; <UNDEFINED> instruction: 0xf7fd4621
    378c:	stmdacs	r0, {r1, r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    3790:	blle	b5bb58 <__assert_fail@plt+0xb5a384>
    3794:	movwcs	lr, #51669	; 0xc9d5
    3798:	tstcs	r0, r1, lsl #8
    379c:	svclt	0x00084299
    37a0:	bicle	r4, lr, #148, 4	; 0x40000009
    37a4:	mvnshi	lr, #12386304	; 0xbd0000
    37a8:	andcs	r4, r5, #425984	; 0x68000
    37ac:	ldrbtmi	r2, [r9], #-0
    37b0:	mrc	7, 1, APSR_nzcv, cr2, cr13, {7}
    37b4:	ldrbtmi	r4, [sl], #-2584	; 0xfffff5e8
    37b8:	andcs	r4, r1, r1, lsl #12
    37bc:	mrc	7, 2, APSR_nzcv, cr8, cr13, {7}
    37c0:	andcs	r4, r5, #360448	; 0x58000
    37c4:	ldrbtmi	r2, [r9], #-0
    37c8:	mcr	7, 1, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    37cc:	ldrbtmi	r4, [sl], #-2580	; 0xfffff5ec
    37d0:	andcs	r4, r1, r1, lsl #12
    37d4:	mcr	7, 2, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    37d8:	andcs	r4, r5, #294912	; 0x48000
    37dc:	ldrbtmi	r2, [r9], #-0
    37e0:	mrc	7, 0, APSR_nzcv, cr10, cr13, {7}
    37e4:	ldrbtmi	r4, [sl], #-2576	; 0xfffff5f0
    37e8:	andcs	r4, r1, r1, lsl #12
    37ec:	mcr	7, 2, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    37f0:	andcs	r4, r5, #229376	; 0x38000
    37f4:	ldrbtmi	r2, [r9], #-0
    37f8:	mcr	7, 0, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    37fc:	ldrbtmi	r4, [sl], #-2572	; 0xfffff5f4
    3800:	andcs	r4, r1, r1, lsl #12
    3804:	mrc	7, 1, APSR_nzcv, cr4, cr13, {7}
    3808:	andscs	r4, r0, #163840	; 0x28000
    380c:	ldrbtmi	r2, [r9], #-1
    3810:	mcr	7, 1, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3814:			; <UNDEFINED> instruction: 0x000059ba
    3818:			; <UNDEFINED> instruction: 0x000059be
    381c:	andeq	r5, r0, r2, lsr #19
    3820:			; <UNDEFINED> instruction: 0x000059b6
    3824:	andeq	r5, r0, sl, lsl #19
    3828:	andeq	r5, r0, lr, lsr #19
    382c:	andeq	r5, r0, r2, ror r9
    3830:	andeq	r5, r0, r6, lsr #19
    3834:	andeq	r5, r0, lr, lsr r9
    3838:	tstcs	r0, sl, lsr #20
    383c:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    3840:	addlt	r4, fp, r9, lsr #26
    3844:	strmi	r4, [r4], -r9, lsr #22
    3848:	ldmpl	r3, {r0, r2, r3, r4, r5, r6, sl, lr}^
    384c:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    3850:			; <UNDEFINED> instruction: 0xf04f9309
    3854:			; <UNDEFINED> instruction: 0xf7fd0300
    3858:	ldmdblt	r0!, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    385c:	strmi	r4, [r1], -r4, lsr #28
    3860:			; <UNDEFINED> instruction: 0x4630447e
    3864:	svc	0x0026f7fd
    3868:	bge	6ff90 <__assert_fail@plt+0x6e7bc>
    386c:	andcs	r2, r0, r3, lsl #2
    3870:	stcl	7, cr15, [ip, #1012]!	; 0x3f4
    3874:	blle	80d87c <__assert_fail@plt+0x80c0a8>
    3878:	ldrdcs	lr, [r3, -sp]
    387c:	blls	14b884 <__assert_fail@plt+0x14a0b0>
    3880:	cmnvs	r3, #553648128	; 0x21000000
    3884:	stmib	r4, {r0, r1, r4, r6, r7, r8, r9, sl, ip}^
    3888:	bmi	68c4c8 <__assert_fail@plt+0x68acf4>
    388c:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    3890:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3894:	subsmi	r9, sl, r9, lsl #22
    3898:	andlt	sp, fp, r1, lsr #2
    389c:	svcmi	0x0016bdf0
    38a0:	ldrbtmi	r4, [pc], #-1537	; 38a8 <__assert_fail@plt+0x20d4>
    38a4:			; <UNDEFINED> instruction: 0xf7fd4638
    38a8:	stmdacs	r0, {r1, r2, r8, r9, sl, fp, sp, lr, pc}
    38ac:			; <UNDEFINED> instruction: 0xf104d1dd
    38b0:			; <UNDEFINED> instruction: 0x462a0134
    38b4:	blx	fe53f8ca <__assert_fail@plt+0xfe53e0f6>
    38b8:	andcs	fp, r1, r8, lsl #2
    38bc:			; <UNDEFINED> instruction: 0xf104e7e5
    38c0:	ldrtmi	r0, [r2], -r0, asr #2
    38c4:	blx	fe33f8da <__assert_fail@plt+0xfe33e106>
    38c8:	mvnsle	r2, r0, lsl #16
    38cc:	teqeq	r8, r4, lsl #2	; <UNPREDICTABLE>
    38d0:			; <UNDEFINED> instruction: 0xf003463a
    38d4:	stmdacc	r0, {r0, r1, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    38d8:	andcs	fp, r1, r8, lsl pc
    38dc:			; <UNDEFINED> instruction: 0xf7fde7d5
    38e0:	svclt	0x0000edb0
    38e4:	andeq	r6, r1, sl, ror #11
    38e8:	andeq	r5, r0, ip, ror #18
    38ec:			; <UNDEFINED> instruction: 0x000001b0
    38f0:	andeq	r5, r0, ip, ror #18
    38f4:	muleq	r1, sl, r5
    38f8:	andeq	r5, r0, r2, asr #18
    38fc:			; <UNDEFINED> instruction: 0xf6474a28
    3900:	ldrlt	r7, [r0, #-1023]!	; 0xfffffc01
    3904:	movwvs	r4, #13434	; 0x347a
    3908:	blmi	995120 <__assert_fail@plt+0x99394c>
    390c:	stmdbmi	r6!, {r0, r1, r2, r3, r7, ip, sp, pc}
    3910:	ldmpl	r3, {r1, r2, r5, fp, lr}^
    3914:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3918:	movwls	r6, #55323	; 0xd81b
    391c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3920:	svc	0x0016f7fd
    3924:	stmdbmi	r2!, {r3, r4, r5, r7, r8, ip, sp, pc}
    3928:	msreq	CPSR_, #4, 2
    392c:	eoreq	pc, ip, #4, 2
    3930:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
    3934:	msreq	CPSR_f, #4, 2
    3938:			; <UNDEFINED> instruction: 0xf1049200
    393c:	strmi	r0, [r5], -r4, lsr #4
    3940:	stc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    3944:	strtmi	r4, [r8], -r3, lsl #12
    3948:			; <UNDEFINED> instruction: 0xf7fd461d
    394c:	stccs	14, cr14, [r4, #-744]	; 0xfffffd18
    3950:	andcs	fp, r0, r8, lsl #30
    3954:	blge	f79b4 <__assert_fail@plt+0xf61e0>
    3958:	tstcs	r0, r8, lsr #4
    395c:			; <UNDEFINED> instruction: 0xf7fd4618
    3960:	tstcs	r0, r2, ror lr
    3964:	strmi	r2, [r3], -r3, lsl #4
    3968:			; <UNDEFINED> instruction: 0xf7fd4608
    396c:	stmdacs	r0, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    3970:	vstrls	d13, [r4, #-72]	; 0xffffffb8
    3974:	stmdbls	r7, {sp}
    3978:	blls	22a194 <__assert_fail@plt+0x2289c0>
    397c:	smlabtpl	r8, r4, r9, lr
    3980:	movwcs	lr, #43460	; 0xa9c4
    3984:	blmi	1d61b8 <__assert_fail@plt+0x1d49e4>
    3988:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    398c:	blls	35d9fc <__assert_fail@plt+0x35c228>
    3990:	qaddle	r4, sl, r3
    3994:	ldclt	0, cr11, [r0, #-60]!	; 0xffffffc4
    3998:	ldrb	r2, [r3, r1]!
    399c:	ldcl	7, cr15, [r0, #-1012]	; 0xfffffc0c
    39a0:	andeq	r6, r1, r4, lsr #10
    39a4:			; <UNDEFINED> instruction: 0x000001b0
    39a8:	andeq	r5, r0, r0, lsl #2
    39ac:	andeq	r5, r0, r6, ror #17
    39b0:	andeq	r5, r0, r2, ror #17
    39b4:	andeq	r6, r1, r0, lsr #9
    39b8:	mvnsmi	lr, sp, lsr #18
    39bc:	movwcs	r2, #513	; 0x201
    39c0:	movwcs	lr, #27072	; 0x69c0
    39c4:	addslt	r4, r6, sl, lsr #20
    39c8:	strmi	r4, [r4], -sl, lsr #28
    39cc:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    39d0:	tstcs	r0, lr, ror r4
    39d4:			; <UNDEFINED> instruction: 0x463058d3
    39d8:	tstls	r5, #1769472	; 0x1b0000
    39dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    39e0:	mcr	7, 3, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    39e4:	svcmi	0x0025b930
    39e8:	ldrbtmi	r4, [pc], #-1537	; 39f0 <__assert_fail@plt+0x221c>
    39ec:			; <UNDEFINED> instruction: 0xf7fd4638
    39f0:	mvnslt	lr, r2, ror #28
    39f4:	tstcs	r3, sl, ror #12
    39f8:			; <UNDEFINED> instruction: 0xf7fd2000
    39fc:	stmdacs	r0, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
    3a00:	strcs	fp, [r1, #-4024]	; 0xfffff048
    3a04:	stmdals	r2, {r1, r3, r8, r9, fp, ip, lr, pc}
    3a08:	stmdbls	r4, {r8, r9, sp}
    3a0c:	bls	15288 <__assert_fail@plt+0x13ab4>
    3a10:			; <UNDEFINED> instruction: 0x61216020
    3a14:	andcc	lr, r1, #196, 18	; 0x310000
    3a18:	rscvs	r6, r3, r3, ror #2
    3a1c:	blmi	596284 <__assert_fail@plt+0x594ab0>
    3a20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3a24:	blls	55da94 <__assert_fail@plt+0x55c2c0>
    3a28:	tstle	lr, sl, asr r0
    3a2c:	andslt	r4, r6, r8, lsr #12
    3a30:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3a34:	ldrdhi	pc, [ip], #-143	; 0xffffff71
    3a38:	ldrbtmi	r4, [r8], #1537	; 0x601
    3a3c:			; <UNDEFINED> instruction: 0xf7fd4640
    3a40:			; <UNDEFINED> instruction: 0x4605ee3a
    3a44:	bicsle	r2, r5, r0, lsl #16
    3a48:	tsteq	r0, r4, lsl #2	; <UNPREDICTABLE>
    3a4c:			; <UNDEFINED> instruction: 0xf0034632
    3a50:			; <UNDEFINED> instruction: 0xf104fa5d
    3a54:	ldrtmi	r0, [sl], -r8, lsl #2
    3a58:			; <UNDEFINED> instruction: 0xf0034628
    3a5c:			; <UNDEFINED> instruction: 0x4642fa57
    3a60:	strtmi	r4, [r8], -r1, lsr #12
    3a64:	blx	14bfa78 <__assert_fail@plt+0x14be2a4>
    3a68:			; <UNDEFINED> instruction: 0xf7fde7d8
    3a6c:	svclt	0x0000ecea
    3a70:	andeq	r6, r1, sl, asr r4
    3a74:	andeq	r5, r0, r0, asr r8
    3a78:			; <UNDEFINED> instruction: 0x000001b0
    3a7c:	andeq	r5, r0, lr, asr #16
    3a80:	andeq	r6, r1, r8, lsl #8
    3a84:	andeq	r5, r0, r6, lsl r8
    3a88:	svcmi	0x00f0e92d
    3a8c:	cfstr32pl	mvfx15, [r3, #-692]	; 0xfffffd4c
    3a90:	umulllt	r4, sp, r3, ip
    3a94:			; <UNDEFINED> instruction: 0xf50d4a93
    3a98:	ldrbtmi	r5, [ip], #-771	; 0xfffffcfd
    3a9c:	strmi	r3, [r5], -ip, lsr #6
    3aa0:	stmiapl	r2!, {r3, r7, r9, sl, lr}
    3aa4:	cmncs	r8, r1
    3aa8:	andsvs	r6, sl, r2, lsl r8
    3aac:	andeq	pc, r0, #79	; 0x4f
    3ab0:	stc	7, cr15, [r4], #-1012	; 0xfffffc0c
    3ab4:	rsbsle	r2, r9, r0, lsl #16
    3ab8:			; <UNDEFINED> instruction: 0xf8c82200
    3abc:	strvs	r0, [r2], -r0
    3ac0:	stmibmi	r9, {r1, r7, r9, sl, lr}
    3ac4:	ldrbtmi	r4, [r9], #-2185	; 0xfffff777
    3ac8:			; <UNDEFINED> instruction: 0xf7fd4478
    3acc:	strmi	lr, [r4], -r2, asr #28
    3ad0:			; <UNDEFINED> instruction: 0xf0002800
    3ad4:	strtmi	r8, [r0], -r8, lsl #1
    3ad8:	stcl	7, cr15, [r6, #1012]	; 0x3f4
    3adc:	mvnsle	r2, sl, lsl #16
    3ae0:	andlt	pc, ip, #14614528	; 0xdf0000
    3ae4:	stmibeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    3ae8:	strtvs	pc, [sp], sp, asr #12
    3aec:	ldrbtmi	r2, [fp], #1792	; 0x700
    3af0:	movwls	r2, #58112	; 0xe300
    3af4:	vst1.8	{d20-d22}, [pc :128], r2
    3af8:	strbmi	r5, [r8], -r0, lsl #2
    3afc:	mcrr	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
    3b00:	rsble	r2, r8, r0, lsl #16
    3b04:	ldrvs	lr, [r4, -sl, asr #19]
    3b08:	cmpeq	r8, #-2147483646	; 0x80000002	; <UNPREDICTABLE>
    3b0c:	ldrvs	lr, [r6, -sl, asr #19]
    3b10:	subseq	pc, r0, #-2147483646	; 0x80000002
    3b14:	ldrbmi	r9, [r9], -sp, lsl #6
    3b18:	movteq	pc, #266	; 0x10a	; <UNPREDICTABLE>
    3b1c:	movwls	r9, #45580	; 0xb20c
    3b20:	eorseq	pc, r8, #-2147483646	; 0x80000002
    3b24:	teqeq	r0, #-2147483646	; 0x80000002	; <UNPREDICTABLE>
    3b28:	movwls	r9, #37386	; 0x920a
    3b2c:	andseq	pc, r4, #-2147483646	; 0x80000002
    3b30:	tsteq	r0, #-2147483646	; 0x80000002	; <UNPREDICTABLE>
    3b34:	movwls	r9, #29192	; 0x7208
    3b38:	andeq	pc, ip, #-2147483646	; 0x80000002
    3b3c:	movweq	pc, #33034	; 0x810a	; <UNPREDICTABLE>
    3b40:	movwls	r9, #20998	; 0x5206
    3b44:	eoreq	pc, r0, #-2147483646	; 0x80000002
    3b48:	movteq	pc, #49418	; 0xc10a	; <UNPREDICTABLE>
    3b4c:	movwls	r9, #12804	; 0x3204
    3b50:	subeq	pc, r8, #-2147483646	; 0x80000002
    3b54:	msreq	CPSR_f, #-2147483646	; 0x80000002
    3b58:	movwls	r9, #4610	; 0x1202
    3b5c:	andseq	pc, r8, #-2147483646	; 0x80000002
    3b60:	andls	r4, r0, #87031808	; 0x5300000
    3b64:			; <UNDEFINED> instruction: 0xf10a4648
    3b68:			; <UNDEFINED> instruction: 0xf7fd0204
    3b6c:	stmdacs	sp, {r2, r3, r6, r8, sl, fp, sp, lr, pc}
    3b70:	stccs	13, cr13, [r0, #-768]	; 0xfffffd00
    3b74:			; <UNDEFINED> instruction: 0xf8dadb20
    3b78:	adcmi	r3, fp, #0
    3b7c:	movwcs	sp, #4538	; 0x11ba
    3b80:	strtmi	r9, [r0], -lr, lsl #6
    3b84:	ldc	7, cr15, [ip, #1012]	; 0x3f4
    3b88:			; <UNDEFINED> instruction: 0xf50d495a
    3b8c:	bmi	15587a0 <__assert_fail@plt+0x1556fcc>
    3b90:	ldrbtmi	r3, [r9], #-812	; 0xfffffcd4
    3b94:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    3b98:	subsmi	r6, r1, sl, lsl r8
    3b9c:	addshi	pc, lr, r0, asr #32
    3ba0:			; <UNDEFINED> instruction: 0xf50d980e
    3ba4:	andlt	r5, sp, r3, lsl #26
    3ba8:	svchi	0x00f0e8bd
    3bac:	rsbcs	r4, r8, #1343488	; 0x148000
    3bb0:	ldrbtmi	r2, [r9], #-1
    3bb4:	mrrc	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
    3bb8:	andcs	r2, r1, r8, ror #2
    3bbc:	bl	fe7c1bb8 <__assert_fail@plt+0xfe7c03e4>
    3bc0:	rscsle	r2, r3, r0, lsl #16
    3bc4:			; <UNDEFINED> instruction: 0xf8ca9b0e
    3bc8:	strmi	r0, [r2], r0, rrx
    3bcc:	movwls	r3, #58113	; 0xe301
    3bd0:	strvs	r2, [r3], -r0, lsl #6
    3bd4:	blls	3bda14 <__assert_fail@plt+0x3bc240>
    3bd8:	bicsle	r2, r2, r0, lsl #22
    3bdc:	ldrdeq	pc, [r0], -r8
    3be0:	bl	ff441bdc <__assert_fail@plt+0xff440408>
    3be4:	bge	47db20 <__assert_fail@plt+0x47c34c>
    3be8:			; <UNDEFINED> instruction: 0xf7fd210e
    3bec:	cdpne	12, 0, cr14, cr7, cr10, {3}
    3bf0:	b	1bfa9a0 <__assert_fail@plt+0x1bf91cc>
    3bf4:	vmulge.f16	s0, s12, s10	; <UNPREDICTABLE>
    3bf8:	ldmibvc	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    3bfc:			; <UNDEFINED> instruction: 0xf8cd46a3
    3c00:			; <UNDEFINED> instruction: 0x4632803c
    3c04:	strtmi	r2, [r0], -sp, lsl #2
    3c08:	mrrc	7, 15, pc, sl, cr13	; <UNPREDICTABLE>
    3c0c:	blle	140dc14 <__assert_fail@plt+0x140c440>
    3c10:	svclt	0x000c4285
    3c14:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3c18:	stmdaeq	r1, {r0, r3, ip, sp, lr, pc}
    3c1c:	svceq	0x0000f1b8
    3c20:	ldmdavs	r3!, {r0, r1, r2, r6, r8, ip, lr, pc}
    3c24:	adcvs	pc, sp, #80740352	; 0x4d00000
    3c28:	vstrcs	s12, [r0, #-708]	; 0xfffffd3c
    3c2c:	andeq	pc, r0, sl, asr #17
    3c30:	bleq	80064 <__assert_fail@plt+0x7e890>
    3c34:			; <UNDEFINED> instruction: 0xf04f930e
    3c38:	stmib	sl, {r8, r9}^
    3c3c:			; <UNDEFINED> instruction: 0x46082314
    3c40:	tstcs	r6, #3309568	; 0x328000
    3c44:	mvnvc	lr, pc, asr #20
    3c48:	bvs	1caa888 <__assert_fail@plt+0x1ca90b4>
    3c4c:	smlabteq	ip, sl, r9, lr
    3c50:	andcc	pc, r4, sl, asr #17
    3c54:	ldmdbvs	r3!, {r4, r5, r8, r9, fp, sp, lr}^
    3c58:	eorcs	pc, r8, sl, asr #17
    3c5c:	mvnvc	lr, pc, asr #20
    3c60:	stmib	sl, {r1, r4, r5, r6, sl, fp, sp, lr}^
    3c64:			; <UNDEFINED> instruction: 0xf8ca010e
    3c68:	blvs	fec0fcd0 <__assert_fail@plt+0xfec0e4fc>
    3c6c:			; <UNDEFINED> instruction: 0xf8ca6c33
    3c70:	b	13cbda8 <__assert_fail@plt+0x13ca5d4>
    3c74:	ldmvs	r2!, {r5, r6, r7, r8, ip, sp, lr}^
    3c78:	subcc	pc, r8, sl, asr #17
    3c7c:	tsteq	r0, sl, asr #19
    3c80:	ldmib	r6, {r0, r1, r4, r5, r7, sl, fp, sp, lr}^
    3c84:			; <UNDEFINED> instruction: 0xf8ca1001
    3c88:			; <UNDEFINED> instruction: 0xf8ca802c
    3c8c:			; <UNDEFINED> instruction: 0xf8ca8024
    3c90:	stmib	sl, {r5, ip, sp}^
    3c94:	stmib	sl, {r1, ip}^
    3c98:	ble	70c4b0 <__assert_fail@plt+0x70acdc>
    3c9c:	andcs	r2, r1, r8, ror #2
    3ca0:	bl	b41c9c <__assert_fail@plt+0xb404c8>
    3ca4:	addle	r2, r1, r0, lsl #16
    3ca8:	rsbeq	pc, r0, sl, asr #17
    3cac:			; <UNDEFINED> instruction: 0xf8c04682
    3cb0:	strcc	r8, [r1], #-96	; 0xffffffa0
    3cb4:	ble	fe914758 <__assert_fail@plt+0xfe912f84>
    3cb8:			; <UNDEFINED> instruction: 0xf8dd465b
    3cbc:			; <UNDEFINED> instruction: 0xf8cd803c
    3cc0:	blcs	2fda8 <__assert_fail@plt+0x2e5d4>
    3cc4:	svcge	0x0060f47f
    3cc8:	ldrdeq	pc, [r0], -r8
    3ccc:	movwls	r2, #58112	; 0xe300
    3cd0:	bl	1641ccc <__assert_fail@plt+0x16404f8>
    3cd4:			; <UNDEFINED> instruction: 0xf8cde758
    3cd8:	smmlar	r5, r8, r0, fp
    3cdc:	bl	fec41cd8 <__assert_fail@plt+0xfec40504>
    3ce0:	andeq	r6, r1, lr, lsl #7
    3ce4:			; <UNDEFINED> instruction: 0x000001b0
    3ce8:	andeq	r4, r0, lr, asr #30
    3cec:	andeq	r5, r0, r0, lsr #15
    3cf0:	andeq	r5, r0, lr, lsl #15
    3cf4:	muleq	r1, r6, r2
    3cf8:	muleq	r0, sl, r5
    3cfc:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
    3d00:	strtmi	r4, [r0], -r4, lsl #12
    3d04:			; <UNDEFINED> instruction: 0xf7fd6e24
    3d08:			; <UNDEFINED> instruction: 0x2c00eb3e
    3d0c:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
    3d10:	svclt	0x00004770
    3d14:	blmi	1c966e0 <__assert_fail@plt+0x1c94f0c>
    3d18:	push	{r1, r3, r4, r5, r6, sl, lr}
    3d1c:			; <UNDEFINED> instruction: 0x46064ff0
    3d20:	ldrdlt	r5, [r7], r3	; <UNPREDICTABLE>
    3d24:	andcs	r4, r1, pc, lsl #12
    3d28:	ldmdavs	fp, {r6, r8, sp}
    3d2c:			; <UNDEFINED> instruction: 0xf04f9325
    3d30:			; <UNDEFINED> instruction: 0xf7fd0300
    3d34:	stmdacs	r0, {r2, r5, r6, r7, r9, fp, sp, lr, pc}
    3d38:	movwcs	sp, #90	; 0x5a
    3d3c:	bicvs	r6, r3, #56	; 0x38
    3d40:	stmdbmi	r8!, {r2, r9, sl, lr}^
    3d44:	ldrbtmi	r4, [r9], #-2152	; 0xfffff798
    3d48:			; <UNDEFINED> instruction: 0xf7fd4478
    3d4c:	strmi	lr, [r5], -r2, lsl #26
    3d50:	rsble	r2, r6, r0, lsl #16
    3d54:			; <UNDEFINED> instruction: 0xf7fd4628
    3d58:	stmdacs	sl, {r3, r7, sl, fp, sp, lr, pc}
    3d5c:			; <UNDEFINED> instruction: 0xf8dfd1fa
    3d60:			; <UNDEFINED> instruction: 0xf04fa18c
    3d64:	ldrbtmi	r0, [sl], #2048	; 0x800
    3d68:			; <UNDEFINED> instruction: 0xf7fd4628
    3d6c:	strmi	lr, [r1], lr, lsl #24
    3d70:	cmple	pc, r0, lsl #16
    3d74:	msreq	CPSR_, #4, 2
    3d78:	eoreq	pc, r8, #4, 2
    3d7c:	ldrbmi	r9, [r1], -r7, lsl #6
    3d80:	tsteq	r4, #4, 2	; <UNPREDICTABLE>
    3d84:	movwls	r9, #20998	; 0x5206
    3d88:	andseq	pc, r0, #4, 2
    3d8c:	movweq	pc, #49412	; 0xc104	; <UNPREDICTABLE>
    3d90:	movwls	r9, #12804	; 0x3204
    3d94:	andeq	pc, r8, #4, 2
    3d98:	teqeq	r0, #4, 2	; <UNPREDICTABLE>
    3d9c:	movwls	r9, #4610	; 0x1202
    3da0:	andseq	pc, r8, #4, 2
    3da4:	andls	r4, r0, #36700160	; 0x2300000
    3da8:	stcne	6, cr4, [r2, #-160]!	; 0xffffff60
    3dac:	b	ff5c1da8 <__assert_fail@plt+0xff5c05d4>
    3db0:	bicsle	r2, r9, sl, lsl #16
    3db4:	blle	58f5bc <__assert_fail@plt+0x58dde8>
    3db8:	adcsmi	r6, r3, #2293760	; 0x230000
    3dbc:			; <UNDEFINED> instruction: 0x4620d1d4
    3dc0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3dc4:	stc2	7, cr15, [r2], #1020	; 0x3fc
    3dc8:			; <UNDEFINED> instruction: 0xf7fd4628
    3dcc:	bmi	123efbc <__assert_fail@plt+0x123d7e8>
    3dd0:	ldrbtmi	r4, [sl], #-2883	; 0xfffff4bd
    3dd4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3dd8:	subsmi	r9, sl, r5, lsr #22
    3ddc:			; <UNDEFINED> instruction: 0x4640d17b
    3de0:	pop	{r0, r1, r2, r5, ip, sp, pc}
    3de4:	strdcs	r8, [r0, #-240]	; 0xffffff10
    3de8:			; <UNDEFINED> instruction: 0xf7fd2001
    3dec:	stmdblt	r8!, {r3, r7, r9, fp, sp, lr, pc}
    3df0:	subcs	r4, r0, #64, 18	; 0x100000
    3df4:	ldrbtmi	r2, [r9], #-1
    3df8:	bl	ec1df4 <__assert_fail@plt+0xec0620>
    3dfc:	strmi	r6, [r4], -r0, ror #7
    3e00:	eorsls	pc, ip, r0, asr #17
    3e04:			; <UNDEFINED> instruction: 0xf7fd4628
    3e08:			; <UNDEFINED> instruction: 0xf108ebc0
    3e0c:	strmi	r0, [r1], r1, lsl #16
    3e10:	adcle	r2, pc, r0, lsl #16
    3e14:	svceq	0x0000f1b8
    3e18:	ldmdavs	r8!, {r1, r2, r4, r6, r7, r8, ip, lr, pc}
    3e1c:	b	fecc1e18 <__assert_fail@plt+0xfecc0644>
    3e20:	blge	2fdd70 <__assert_fail@plt+0x2fc59c>
    3e24:			; <UNDEFINED> instruction: 0x46012213
    3e28:	mrrc	7, 15, pc, r6, cr13	; <UNPREDICTABLE>
    3e2c:	bleq	404f4 <__assert_fail@plt+0x3ed20>
    3e30:	b	1bfab4c <__assert_fail@plt+0x1bf9378>
    3e34:	strtmi	r0, [r8], r6, lsl #20
    3e38:	bicsvc	lr, sl, #323584	; 0x4f000
    3e3c:	beq	1540278 <__assert_fail@plt+0x153eaa4>
    3e40:	ldrbmi	r9, [r3], -r9, lsl #6
    3e44:	tstcs	r0, r2, lsl r2
    3e48:			; <UNDEFINED> instruction: 0xf7fd4628
    3e4c:	stmdacs	r0, {r1, r2, r6, sl, fp, sp, lr, pc}
    3e50:	blls	27ab14 <__assert_fail@plt+0x279340>
    3e54:	svclt	0x000c4286
    3e58:			; <UNDEFINED> instruction: 0xf0032300
    3e5c:	ldrmi	r0, [r9], r1, lsl #6
    3e60:	ldmdbls	lr, {r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, pc}
    3e64:	bls	54f66c <__assert_fail@plt+0x54de98>
    3e68:	cmnvs	r3, #32
    3e6c:	blls	695694 <__assert_fail@plt+0x693ec0>
    3e70:	mvnvc	lr, pc, asr #20
    3e74:	smlabteq	sl, r4, r9, lr
    3e78:	rsbvs	r9, r2, r0, lsr #16
    3e7c:	b	13dc510 <__assert_fail@plt+0x13dad3c>
    3e80:	bls	8a0608 <__assert_fail@plt+0x89ee34>
    3e84:	stmib	r4, {r1, r2, r4, r8, r9, fp, ip, pc}^
    3e88:	ldmib	sp, {r3, r8}^
    3e8c:			; <UNDEFINED> instruction: 0x63221017
    3e90:	smlabtcc	r2, r4, r9, lr
    3e94:	andeq	lr, r4, r4, asr #19
    3e98:	cmpcs	r0, r7, lsl sl
    3e9c:			; <UNDEFINED> instruction: 0xf7fd2001
    3ea0:	stmdacs	r0, {r1, r2, r3, r5, r9, fp, sp, lr, pc}
    3ea4:			; <UNDEFINED> instruction: 0xf108d0a4
    3ea8:	mvnvs	r0, #131072	; 0x20000
    3eac:			; <UNDEFINED> instruction: 0xf8c04604
    3eb0:	strcc	r9, [r1, #-60]	; 0xffffffc4
    3eb4:	ble	ff115568 <__assert_fail@plt+0xff113d94>
    3eb8:	svceq	0x0000f1b8
    3ebc:	ldmdavs	r8!, {r0, r1, r2, r7, r8, ip, lr, pc}
    3ec0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3ec4:	b	17c1ec0 <__assert_fail@plt+0x17c06ec>
    3ec8:	strtmi	lr, [r0], -r1, lsl #15
    3ecc:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    3ed0:	ldc2	7, cr15, [ip], {255}	; 0xff
    3ed4:			; <UNDEFINED> instruction: 0xf7fde77b
    3ed8:	svclt	0x0000eab4
    3edc:	andeq	r6, r1, r0, lsl r1
    3ee0:			; <UNDEFINED> instruction: 0x000001b0
    3ee4:	andeq	r4, r0, lr, asr #25
    3ee8:	andeq	r5, r0, r8, ror r5
    3eec:	andeq	r5, r0, lr, ror #10
    3ef0:	andeq	r6, r1, r6, asr r0
    3ef4:	andeq	r5, r0, r6, asr r3
    3ef8:	ldrlt	fp, [r8, #-352]!	; 0xfffffea0
    3efc:	strtmi	r4, [r5], -r4, lsl #12
    3f00:	blvs	fea1ee98 <__assert_fail@plt+0xfea1d6c4>
    3f04:	b	fc1f00 <__assert_fail@plt+0xfc072c>
    3f08:			; <UNDEFINED> instruction: 0xf7fd4628
    3f0c:			; <UNDEFINED> instruction: 0x2c00ea3c
    3f10:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
    3f14:	svclt	0x00004770
    3f18:	blmi	fe11692c <__assert_fail@plt+0xfe115158>
    3f1c:	push	{r1, r3, r4, r5, r6, sl, lr}
    3f20:			; <UNDEFINED> instruction: 0x46064ff0
    3f24:	ldrsbtlt	r5, [sp], r3
    3f28:	andcs	r4, r1, pc, lsl #12
    3f2c:	ldmdavs	fp, {r5, r6, r8, sp}
    3f30:			; <UNDEFINED> instruction: 0xf04f933b
    3f34:			; <UNDEFINED> instruction: 0xf7fd0300
    3f38:	stmdacs	r0, {r1, r5, r6, r7, r8, fp, sp, lr, pc}
    3f3c:	movwcs	sp, #113	; 0x71
    3f40:	strvs	r6, [r3, #56]	; 0x38
    3f44:	ldmdbmi	sl!, {r2, r9, sl, lr}^
    3f48:	ldrbtmi	r4, [r9], #-2170	; 0xfffff786
    3f4c:			; <UNDEFINED> instruction: 0xf7fd4478
    3f50:	strmi	lr, [r5], -r0, lsl #24
    3f54:	rsbsle	r2, sp, r0, lsl #16
    3f58:			; <UNDEFINED> instruction: 0xf7fd4628
    3f5c:	stmdacs	sl, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
    3f60:			; <UNDEFINED> instruction: 0xf8dfd1fa
    3f64:			; <UNDEFINED> instruction: 0xf04fa1d4
    3f68:	ldrbtmi	r0, [sl], #2048	; 0x800
    3f6c:			; <UNDEFINED> instruction: 0xf7fd4628
    3f70:	strmi	lr, [r1], ip, lsl #22
    3f74:	cmnle	r6, r0, lsl #16
    3f78:	teqeq	r0, #4, 2	; <UNPREDICTABLE>
    3f7c:	eoreq	pc, r8, #4, 2
    3f80:	ldrbmi	r9, [r1], -fp, lsl #6
    3f84:	msreq	CPSR_, #4, 2
    3f88:	movwls	r9, #37386	; 0x920a
    3f8c:	andseq	pc, r4, #4, 2
    3f90:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    3f94:	movwls	r9, #29192	; 0x7208
    3f98:	andeq	pc, ip, #4, 2
    3f9c:	movweq	pc, #33028	; 0x8104	; <UNPREDICTABLE>
    3fa0:	movwls	r9, #20998	; 0x5206
    3fa4:	subseq	pc, r4, #4, 2
    3fa8:	cmpeq	r0, #4, 2	; <UNPREDICTABLE>
    3fac:	movwls	r9, #12804	; 0x3204
    3fb0:	subeq	pc, r0, #4, 2
    3fb4:	teqeq	r8, #4, 2	; <UNPREDICTABLE>
    3fb8:	movwls	r9, #4610	; 0x1202
    3fbc:	andseq	pc, r8, #4, 2
    3fc0:	andls	r4, r0, #36700160	; 0x2300000
    3fc4:	stcne	6, cr4, [r2, #-160]!	; 0xffffff60
    3fc8:	stmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fcc:	bicle	r2, sp, lr, lsl #16
    3fd0:	blle	84f7d8 <__assert_fail@plt+0x84e004>
    3fd4:	adcsmi	r6, r3, #2293760	; 0x230000
    3fd8:	bge	978700 <__assert_fail@plt+0x976f2c>
    3fdc:	tstcs	r2, r0, lsr r6
    3fe0:	b	d41fdc <__assert_fail@plt+0xd40808>
    3fe4:	svclt	0x00083001
    3fe8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3fec:	blls	db8004 <__assert_fail@plt+0xdb6830>
    3ff0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3ff4:	ldmdbcc	r2, {r2, r6, r7, r8, fp, sp, lr, pc}
    3ff8:			; <UNDEFINED> instruction: 0xf7fd4628
    3ffc:	bmi	13fed8c <__assert_fail@plt+0x13fd5b8>
    4000:	ldrbtmi	r4, [sl], #-2890	; 0xfffff4b6
    4004:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4008:	subsmi	r9, sl, fp, lsr fp
    400c:	addhi	pc, r9, r0, asr #32
    4010:	eorslt	r4, sp, r0, asr #12
    4014:	svchi	0x00f0e8bd
    4018:	andcs	r2, r1, r0, ror #2
    401c:	stmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4020:	stmdbmi	r7, {r3, r5, r8, fp, ip, sp, pc}^
    4024:	andcs	r2, r1, r0, ror #4
    4028:			; <UNDEFINED> instruction: 0xf7fd4479
    402c:	strvs	lr, [r0, #2594]!	; 0xa22
    4030:			; <UNDEFINED> instruction: 0xf8c04604
    4034:			; <UNDEFINED> instruction: 0x46289058
    4038:	b	fe9c2034 <__assert_fail@plt+0xfe9c0860>
    403c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    4040:	stmdacs	r0, {r0, r7, r9, sl, lr}
    4044:			; <UNDEFINED> instruction: 0xf1b8d098
    4048:	bicsle	r0, r5, r0, lsl #30
    404c:			; <UNDEFINED> instruction: 0xf7fd6838
    4050:	bfi	lr, sl, (invalid: 19:17)
    4054:	tstcs	ip, pc, lsl #20
    4058:	ldmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    405c:	bleq	40724 <__assert_fail@plt+0x3ef50>
    4060:	b	1bfadcc <__assert_fail@plt+0x1bf95f8>
    4064:	strtmi	r0, [r8], r6, lsl #20
    4068:	bicsvc	lr, sl, #323584	; 0x4f000
    406c:	beq	fe5404a8 <__assert_fail@plt+0xfe53ecd4>
    4070:	ldrbmi	r9, [r2], -sp, lsl #6
    4074:	strtmi	r2, [r8], -fp, lsl #2
    4078:	stmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    407c:	blle	10ce084 <__assert_fail@plt+0x10cc8b0>
    4080:	addmi	r9, r6, #13312	; 0x3400
    4084:	movwcs	fp, #3852	; 0xf0c
    4088:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    408c:	blcs	15af8 <__assert_fail@plt+0x14324>
    4090:	blls	978580 <__assert_fail@plt+0x976dac>
    4094:	stmdbls	lr!, {r9, sl, fp, sp}
    4098:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    409c:	rsbvs	r6, r3, r0, lsr #32
    40a0:	blls	d158c8 <__assert_fail@plt+0xd140f4>
    40a4:	mvnvc	lr, pc, asr #20
    40a8:	smlabteq	r8, r4, r9, lr
    40ac:	bls	aaa174 <__assert_fail@plt+0xaa89a0>
    40b0:	b	13dcf44 <__assert_fail@plt+0x13db770>
    40b4:	blls	de083c <__assert_fail@plt+0xddf068>
    40b8:	smlabteq	sl, r4, r9, lr
    40bc:			; <UNDEFINED> instruction: 0x61a29832
    40c0:	bls	d5d554 <__assert_fail@plt+0xd5bd80>
    40c4:	mvnvc	lr, pc, asr #20
    40c8:	stmib	r4, {r3, r5, r8, r9, fp, ip, pc}^
    40cc:	ldmib	sp, {r2, r3, r8}^
    40d0:	strtvs	r1, [r2], #-38	; 0xffffffda
    40d4:	adcvs	r9, r1, r8, lsr sl
    40d8:	movweq	lr, #14788	; 0x39c4
    40dc:	blls	a6a5bc <__assert_fail@plt+0xa68de8>
    40e0:	eorsls	pc, ip, r4, asr #17
    40e4:	subls	pc, r4, r4, asr #17
    40e8:	subls	pc, ip, r4, asr #17
    40ec:	cmnvs	r3, r2, ror #10
    40f0:	ble	fe11d37c <__assert_fail@plt+0xfe11bba8>
    40f4:	andcs	r2, r1, r0, ror #2
    40f8:	stmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40fc:	addsle	r2, r0, r0, lsl #16
    4100:	strmi	r6, [r4], -r0, lsr #11
    4104:	subsls	pc, r8, r0, asr #17
    4108:	strmi	r3, [fp, #1281]!	; 0x501
    410c:			; <UNDEFINED> instruction: 0xf1b8dab1
    4110:			; <UNDEFINED> instruction: 0xf47f0f00
    4114:	ldmdavs	r8!, {r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    4118:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    411c:	ldmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4120:			; <UNDEFINED> instruction: 0xf7fde76d
    4124:	svclt	0x0000e98e
    4128:	andeq	r5, r1, ip, lsl #30
    412c:			; <UNDEFINED> instruction: 0x000001b0
    4130:	andeq	r4, r0, sl, asr #21
    4134:			; <UNDEFINED> instruction: 0x000053b0
    4138:	andeq	r5, r0, r6, lsr #7
    413c:	andeq	r5, r1, r6, lsr #28
    4140:	andeq	r5, r0, r4, lsr #2
    4144:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
    4148:	strtmi	r4, [r0], -r4, lsl #12
    414c:			; <UNDEFINED> instruction: 0xf7fd6da4
    4150:			; <UNDEFINED> instruction: 0x2c00e91a
    4154:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
    4158:	svclt	0x00004770
    415c:	addlt	fp, r2, r0, ror r5
    4160:	strmi	r6, [ip], -lr, lsl #19
    4164:	tstcs	r1, r3, lsr sl
    4168:	vmlal.u8	q11, d6, d19
    416c:	ldrbtmi	r0, [sl], #-1544	; 0xfffff9f8
    4170:	strmi	r9, [r5], -r0, lsl #12
    4174:	b	fe642170 <__assert_fail@plt+0xfe64099c>
    4178:			; <UNDEFINED> instruction: 0xf7fd6920
    417c:	cmplt	r0, #228, 16	; 0xe40000
    4180:	tstcs	r1, sp, lsr #20
    4184:	strtmi	r6, [r8], -r3, lsl #16
    4188:			; <UNDEFINED> instruction: 0xf7fd447a
    418c:	stmdbvs	r0!, {r1, r2, r3, r7, r9, fp, sp, lr, pc}^
    4190:	bl	3c218c <__assert_fail@plt+0x3c09b8>
    4194:	bmi	a70efc <__assert_fail@plt+0xa6f728>
    4198:	stmdavs	r3, {r0, r8, sp}
    419c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    41a0:	b	fe0c219c <__assert_fail@plt+0xfe0c09c8>
    41a4:			; <UNDEFINED> instruction: 0xf7fd68a0
    41a8:	cmnlt	r0, #13500416	; 0xce0000
    41ac:	tstcs	r1, r4, lsr #20
    41b0:	strtmi	r6, [r8], -r3, lsl #16
    41b4:			; <UNDEFINED> instruction: 0xf7fd447a
    41b8:	stmiavs	r0!, {r3, r4, r5, r6, r9, fp, sp, lr, pc}^
    41bc:	b	ffe421b8 <__assert_fail@plt+0xffe409e4>
    41c0:	bmi	830f68 <__assert_fail@plt+0x82f794>
    41c4:	stmdavs	r3, {r0, r8, sp}
    41c8:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    41cc:	pop	{r1, ip, sp, pc}
    41d0:			; <UNDEFINED> instruction: 0xf7fd4070
    41d4:	bmi	732b78 <__assert_fail@plt+0x7313a4>
    41d8:	stmdbvs	r3!, {r0, r8, sp}
    41dc:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    41e0:	b	18c21dc <__assert_fail@plt+0x18c0a08>
    41e4:			; <UNDEFINED> instruction: 0xf7fd6960
    41e8:	stmdacs	r0, {r2, r5, r6, r7, r9, fp, sp, lr, pc}
    41ec:	bmi	5f8940 <__assert_fail@plt+0x5f716c>
    41f0:	stmdbvs	r3!, {r0, r8, sp}^
    41f4:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    41f8:	b	15c21f4 <__assert_fail@plt+0x15c0a20>
    41fc:			; <UNDEFINED> instruction: 0xf7fd68a0
    4200:	stmdacs	r0, {r1, r5, r7, fp, sp, lr, pc}
    4204:	bmi	4b8954 <__assert_fail@plt+0x4b7180>
    4208:	stmiavs	r3!, {r0, r8, sp}
    420c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    4210:	b	12c220c <__assert_fail@plt+0x12c0a38>
    4214:			; <UNDEFINED> instruction: 0xf7fd68e0
    4218:	stmdacs	r0, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
    421c:	bmi	378968 <__assert_fail@plt+0x377194>
    4220:	stmiavs	r3!, {r3, r5, r9, sl, lr}^
    4224:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    4228:	pop	{r1, ip, sp, pc}
    422c:			; <UNDEFINED> instruction: 0xf7fd4070
    4230:	svclt	0x0000ba39
    4234:	ldrdeq	r5, [r0], -sl
    4238:	andeq	r5, r0, ip, asr #3
    423c:			; <UNDEFINED> instruction: 0x000051b6
    4240:	andeq	r5, r0, r0, lsr #3
    4244:	muleq	r0, r2, r1
    4248:	andeq	r4, r0, r2, lsr #18
    424c:	andeq	r4, r0, sl, lsl #18
    4250:	strdeq	r4, [r0], -r2
    4254:	andeq	r5, r0, lr, lsr r1
    4258:	mvnsmi	lr, sp, lsr #18
    425c:	bmi	1395abc <__assert_fail@plt+0x13942e8>
    4260:	blmi	1395ae4 <__assert_fail@plt+0x1394310>
    4264:	ldrbtmi	fp, [sl], #-140	; 0xffffff74
    4268:			; <UNDEFINED> instruction: 0xf8dd4604
    426c:	ldmpl	r3, {r3, r6, pc}^
    4270:	movwls	r6, #47131	; 0xb81b
    4274:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4278:	subsle	r2, fp, r0, lsl #18
    427c:	strmi	r4, [sp], -r8, lsl #12
    4280:	stmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4284:			; <UNDEFINED> instruction: 0xf9104428
    4288:	blcs	f53294 <__assert_fail@plt+0xf51ac0>
    428c:	stccs	0, cr13, [r1], {76}	; 0x4c
    4290:	stccs	0, cr13, [r2], {101}	; 0x65
    4294:	stmdbmi	r2, {r0, r1, r2, r3, r5, r6, ip, lr, pc}^
    4298:	andcs	r4, r1, sl, lsr #12
    429c:			; <UNDEFINED> instruction: 0xf7fd4479
    42a0:			; <UNDEFINED> instruction: 0x2c02e9ea
    42a4:	stccs	13, cr13, [r3], {45}	; 0x2d
    42a8:	blls	4f887c <__assert_fail@plt+0x4f70a8>
    42ac:	tstcs	r1, r3, lsl #26
    42b0:	strtmi	r2, [r8], -r0, lsr #4
    42b4:	blmi	ee8ebc <__assert_fail@plt+0xee76e8>
    42b8:			; <UNDEFINED> instruction: 0xf7fd447b
    42bc:			; <UNDEFINED> instruction: 0x4632e996
    42c0:	andcs	r4, r0, fp, lsr r6
    42c4:			; <UNDEFINED> instruction: 0xff54f000
    42c8:	strmi	r4, [r4], -r9, lsr #12
    42cc:	andcs	r4, r1, r2, lsl #12
    42d0:	ldmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    42d4:			; <UNDEFINED> instruction: 0xf7fd4620
    42d8:			; <UNDEFINED> instruction: 0xf1b8e856
    42dc:	andle	r0, r5, r0, lsl #30
    42e0:			; <UNDEFINED> instruction: 0x46424931
    42e4:	ldrbtmi	r2, [r9], #-1
    42e8:	stmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    42ec:	blmi	ad6bb0 <__assert_fail@plt+0xad53dc>
    42f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    42f4:	blls	2de364 <__assert_fail@plt+0x2dcb90>
    42f8:	qdaddle	r4, sl, r8
    42fc:	pop	{r2, r3, ip, sp, pc}
    4300:	stfcsd	f0, [r1], {240}	; 0xf0
    4304:	blls	4fa420 <__assert_fail@plt+0x4f8c4c>
    4308:	eorcs	sl, r0, #768	; 0x300
    430c:	strtmi	r2, [r0], -r1, lsl #2
    4310:	blmi	9e8f18 <__assert_fail@plt+0x9e7744>
    4314:			; <UNDEFINED> instruction: 0xf7fd447b
    4318:	ldrtmi	lr, [r2], -r8, ror #18
    431c:			; <UNDEFINED> instruction: 0x4621463b
    4320:			; <UNDEFINED> instruction: 0xf7fd2001
    4324:	ldrb	lr, [r8, r8, lsr #19]
    4328:	strtmi	r4, [sl], -r2, lsr #18
    432c:	ldrbtmi	r2, [r9], #-1
    4330:	stmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4334:			; <UNDEFINED> instruction: 0xd1b42c02
    4338:			; <UNDEFINED> instruction: 0xac039b13
    433c:	tstcs	r1, r0, lsr #4
    4340:	movwls	r4, #1568	; 0x620
    4344:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    4348:	stmdb	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    434c:	b	1086e1c <__assert_fail@plt+0x1085648>
    4350:	beq	feed8d74 <__assert_fail@plt+0xfeed75a0>
    4354:	andcs	r4, r1, r1, lsr #12
    4358:	stmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    435c:	ldmdbmi	r7, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    4360:	andcs	r2, r0, r5, lsl #4
    4364:			; <UNDEFINED> instruction: 0xf7fd4479
    4368:			; <UNDEFINED> instruction: 0x462ae858
    436c:	strtmi	r4, [r0], -r1, lsl #12
    4370:	stmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4374:	ldmdbmi	r2, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    4378:	andcs	r2, r0, r5, lsl #4
    437c:			; <UNDEFINED> instruction: 0xf7fd4479
    4380:	strtmi	lr, [sl], -ip, asr #16
    4384:	andcs	r4, r1, r1, lsl #12
    4388:	ldmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    438c:			; <UNDEFINED> instruction: 0xf7fde7d4
    4390:			; <UNDEFINED> instruction: 0xf7fde858
    4394:	svclt	0x0000e9fc
    4398:	andeq	r5, r1, r2, asr #23
    439c:			; <UNDEFINED> instruction: 0x000001b0
    43a0:	strdeq	r5, [r0], -r0
    43a4:	andeq	r5, r0, r4, ror #1
    43a8:	andeq	r5, r0, lr, ror #4
    43ac:	andeq	r5, r1, r8, lsr fp
    43b0:	andeq	r5, r0, r0, lsl #1
    43b4:	andeq	r5, r0, r6, lsr #4
    43b8:	andeq	r5, r0, lr, asr #32
    43bc:	andeq	r5, r0, r8
    43c0:	andeq	r5, r0, r0
    43c4:	andeq	r0, r0, r0
    43c8:	andvs	r2, fp, r0, lsl #6
    43cc:			; <UNDEFINED> instruction: 0xb328b410
    43d0:	mulmi	r0, r0, r9
    43d4:	tstle	ip, pc, lsr #24
    43d8:	mulcc	r1, r0, r9
    43dc:	andcc	r4, r1, r4, lsl #12
    43e0:	rscsle	r2, r9, pc, lsr #22
    43e4:	andvs	r2, fp, r1, lsl #6
    43e8:	mulcc	r1, r4, r9
    43ec:	svclt	0x00182b2f
    43f0:	andle	r2, sl, r0, lsl #22
    43f4:			; <UNDEFINED> instruction: 0xf1c04603
    43f8:	ldmdane	sl, {r1}
    43fc:			; <UNDEFINED> instruction: 0xf913600a
    4400:	bcs	1000c <__assert_fail@plt+0xe838>
    4404:	bcs	bf406c <__assert_fail@plt+0xbf2898>
    4408:			; <UNDEFINED> instruction: 0x4620d1f7
    440c:	blmi	142588 <__assert_fail@plt+0x140db4>
    4410:	stccs	7, cr4, [r0], {112}	; 0x70
    4414:			; <UNDEFINED> instruction: 0x4604d0f9
    4418:	strb	r3, [r3, r1]!
    441c:	ldrb	r4, [r4, r4, lsl #12]!
    4420:			; <UNDEFINED> instruction: 0x460eb570
    4424:	mulne	r0, r0, r9
    4428:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    442c:	cmplt	r1, r8, lsl #12
    4430:			; <UNDEFINED> instruction: 0x4630295c
    4434:			; <UNDEFINED> instruction: 0xf7fdd008
    4438:	ldmdblt	r8!, {r1, r3, r4, r5, r7, fp, sp, lr, pc}^
    443c:	strpl	r3, [r9, -r1, lsl #8]!
    4440:	stmdbcs	r0, {r5, r9, sl, lr}
    4444:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    4448:			; <UNDEFINED> instruction: 0xf993192b
    444c:			; <UNDEFINED> instruction: 0xb12b3001
    4450:	strpl	r3, [r9, -r2, lsl #8]!
    4454:	stmdbcs	r0, {r5, r9, sl, lr}
    4458:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    445c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    4460:	mvnsmi	lr, sp, lsr #18
    4464:	bmi	8d5cc4 <__assert_fail@plt+0x8d44f0>
    4468:	blmi	8f0678 <__assert_fail@plt+0x8eeea4>
    446c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    4470:	strmi	r4, [r8], r4, lsl #12
    4474:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4478:			; <UNDEFINED> instruction: 0xf04f9301
    447c:	strls	r0, [r0, -r0, lsl #6]
    4480:	stmia	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4484:	tstlt	r4, r7
    4488:	mulcc	r0, r4, r9
    448c:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    4490:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    4494:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    4498:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    449c:	stmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    44a0:	ldrtmi	r4, [fp], -r5, lsl #12
    44a4:			; <UNDEFINED> instruction: 0x46694632
    44a8:			; <UNDEFINED> instruction: 0xf7fc4620
    44ac:	stmdavs	fp!, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    44b0:	blls	32b04 <__assert_fail@plt+0x31330>
    44b4:	rscle	r4, sl, r3, lsr #5
    44b8:			; <UNDEFINED> instruction: 0xf993b11b
    44bc:	blcs	104c4 <__assert_fail@plt+0xecf0>
    44c0:	bmi	438c5c <__assert_fail@plt+0x437488>
    44c4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    44c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    44cc:	subsmi	r9, sl, r1, lsl #22
    44d0:	andlt	sp, r2, sp, lsl #2
    44d4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    44d8:	blcs	896d0c <__assert_fail@plt+0x895538>
    44dc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    44e0:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    44e4:	strbmi	r4, [r2], -r3, lsr #12
    44e8:			; <UNDEFINED> instruction: 0xf7fc4479
    44ec:			; <UNDEFINED> instruction: 0xf7fcefc2
    44f0:	svclt	0x0000efa8
    44f4:			; <UNDEFINED> instruction: 0x000159ba
    44f8:			; <UNDEFINED> instruction: 0x000001b0
    44fc:	andeq	r5, r1, lr, ror #22
    4500:	andeq	r4, r0, ip, lsl #30
    4504:	andeq	r5, r1, r2, ror #18
    4508:	andeq	r5, r1, r8, lsr #22
    450c:			; <UNDEFINED> instruction: 0x00004ebc
    4510:	addlt	fp, r3, r0, lsl #10
    4514:	tstls	r0, r7, lsl #24
    4518:			; <UNDEFINED> instruction: 0xf7fd9001
    451c:	ldrbtmi	lr, [ip], #-2144	; 0xfffff7a0
    4520:	ldmib	sp, {r1, r5, r8, sp}^
    4524:	andvs	r2, r1, r0, lsl #6
    4528:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    452c:			; <UNDEFINED> instruction: 0xf7fc4479
    4530:	svclt	0x0000efa0
    4534:	andeq	r5, r1, r6, ror #21
    4538:	andeq	r4, r0, r8, ror lr
    453c:			; <UNDEFINED> instruction: 0x4604b538
    4540:			; <UNDEFINED> instruction: 0xf7ff460d
    4544:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4548:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    454c:	lfmlt	f5, 1, [r8, #-0]
    4550:	strtmi	r4, [r0], -r9, lsr #12
    4554:			; <UNDEFINED> instruction: 0xffdcf7ff
    4558:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    455c:			; <UNDEFINED> instruction: 0x47706018
    4560:	andeq	r5, r1, sl, lsr #21
    4564:	svcmi	0x00f0e92d
    4568:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    456c:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    4570:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    4574:			; <UNDEFINED> instruction: 0xf8df2500
    4578:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    457c:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    4580:	movwls	r6, #55323	; 0xd81b
    4584:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4588:	strmi	lr, [r0, #-2505]	; 0xfffff637
    458c:	strmi	r9, [r5], -r2, lsl #4
    4590:	stmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4594:	stccs	6, cr4, [r0, #-16]
    4598:	adchi	pc, r9, r0
    459c:	mulvs	r0, r5, r9
    45a0:			; <UNDEFINED> instruction: 0xf0002e00
    45a4:			; <UNDEFINED> instruction: 0xf7fc80a4
    45a8:			; <UNDEFINED> instruction: 0x462aefd8
    45ac:	strmi	r6, [r2], r1, lsl #16
    45b0:			; <UNDEFINED> instruction: 0xf912e001
    45b4:	rscslt	r6, r3, #1, 30
    45b8:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    45bc:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    45c0:	mcrcs	1, 1, sp, cr13, cr7, {7}
    45c4:	addshi	pc, r3, r0
    45c8:	bleq	c40a04 <__assert_fail@plt+0xc3f230>
    45cc:	ldrmi	r4, [sl], -r8, lsr #12
    45d0:	ldrbmi	r6, [r9], -r3, lsr #32
    45d4:			; <UNDEFINED> instruction: 0xf7fc930c
    45d8:	mcrls	15, 0, lr, cr12, cr4, {0}
    45dc:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    45e0:	smlabteq	r0, sp, r9, lr
    45e4:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    45e8:			; <UNDEFINED> instruction: 0xf0402d00
    45ec:	mcrcs	0, 0, r8, cr0, cr3, {4}
    45f0:	tsthi	r6, r0	; <UNPREDICTABLE>
    45f4:	mulpl	r0, r6, r9
    45f8:			; <UNDEFINED> instruction: 0xf0002d00
    45fc:	andcs	r8, r0, #12, 2
    4600:	cdp	3, 0, cr2, cr8, cr0, {0}
    4604:			; <UNDEFINED> instruction: 0x4657ba10
    4608:	andsls	pc, r8, sp, asr #17
    460c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4610:			; <UNDEFINED> instruction: 0x469246b1
    4614:			; <UNDEFINED> instruction: 0xf999469b
    4618:	bcs	1a4c624 <__assert_fail@plt+0x1a4ae50>
    461c:	addhi	pc, sp, r0
    4620:	msreq	CPSR_, r2, lsr #32
    4624:			; <UNDEFINED> instruction: 0xf0402942
    4628:			; <UNDEFINED> instruction: 0xf99980e9
    462c:	bcs	c63c <__assert_fail@plt+0xae68>
    4630:	bicshi	pc, r3, r0
    4634:	ldmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4638:	subsle	r2, r8, r0, lsl #16
    463c:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    4640:			; <UNDEFINED> instruction: 0x4630d055
    4644:	svc	0x00acf7fc
    4648:	movweq	lr, #47706	; 0xba5a
    464c:	cmple	lr, r5, lsl #12
    4650:	mulne	r0, r9, r9
    4654:	suble	r2, sl, r0, lsl #18
    4658:			; <UNDEFINED> instruction: 0x462a4630
    465c:			; <UNDEFINED> instruction: 0xf7fd4649
    4660:	stmdacs	r0, {r4, r7, fp, sp, lr, pc}
    4664:			; <UNDEFINED> instruction: 0xf919d143
    4668:	strbmi	ip, [sp], #-5
    466c:	svceq	0x0030f1bc
    4670:			; <UNDEFINED> instruction: 0xf108d10a
    4674:	bl	fea06680 <__assert_fail@plt+0xfea04eac>
    4678:	bl	145294 <__assert_fail@plt+0x143ac0>
    467c:			; <UNDEFINED> instruction: 0xf9150803
    4680:			; <UNDEFINED> instruction: 0xf1bccf01
    4684:	rscsle	r0, r8, r0, lsr pc
    4688:			; <UNDEFINED> instruction: 0xf833683b
    468c:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    4690:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    4694:	ldrle	r4, [lr, #1705]!	; 0x6a9
    4698:	strtmi	r2, [r8], -r0, lsl #6
    469c:	bne	43ff04 <__assert_fail@plt+0x43e730>
    46a0:	eorvs	r4, r3, sl, lsl r6
    46a4:			; <UNDEFINED> instruction: 0xf7fc930c
    46a8:			; <UNDEFINED> instruction: 0xf8ddeeac
    46ac:	strmi	r9, [r9, #48]!	; 0x30
    46b0:	strmi	r6, [r2], r5, lsr #16
    46b4:			; <UNDEFINED> instruction: 0xf000468b
    46b8:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    46bc:	adchi	pc, r6, r0
    46c0:	mvnscc	pc, #16, 2
    46c4:			; <UNDEFINED> instruction: 0xf1419304
    46c8:	movwls	r3, #21503	; 0x53ff
    46cc:	ldrdeq	lr, [r4, -sp]
    46d0:	mvnscc	pc, #79	; 0x4f
    46d4:	andeq	pc, r2, #111	; 0x6f
    46d8:	svclt	0x0008428b
    46dc:			; <UNDEFINED> instruction: 0xd3274282
    46e0:	svceq	0x0000f1b9
    46e4:			; <UNDEFINED> instruction: 0xf999d003
    46e8:	bcs	c6f0 <__assert_fail@plt+0xaf1c>
    46ec:	tstcs	r6, #-1073741788	; 0xc0000024
    46f0:	ldreq	pc, [r5, #-111]	; 0xffffff91
    46f4:	bmi	ff49c788 <__assert_fail@plt+0xff49afb4>
    46f8:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    46fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4700:	subsmi	r9, sl, sp, lsl #22
    4704:	orrshi	pc, r6, r0, asr #32
    4708:	andlt	r4, pc, r8, lsr #12
    470c:	blhi	bfa08 <__assert_fail@plt+0xbe234>
    4710:	svchi	0x00f0e8bd
    4714:			; <UNDEFINED> instruction: 0xf1109b01
    4718:			; <UNDEFINED> instruction: 0xf04f37ff
    471c:			; <UNDEFINED> instruction: 0xf06f31ff
    4720:			; <UNDEFINED> instruction: 0xf1430002
    4724:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    4728:	adcsmi	fp, r8, #8, 30
    472c:	svcge	0x005ff4bf
    4730:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    4734:	rsbmi	sp, fp, #913408	; 0xdf000
    4738:			; <UNDEFINED> instruction: 0xf999e7dc
    473c:			; <UNDEFINED> instruction: 0xf0222002
    4740:	bcs	1084fc8 <__assert_fail@plt+0x10837f4>
    4744:	svcge	0x0076f47f
    4748:	mulcs	r3, r9, r9
    474c:			; <UNDEFINED> instruction: 0xf47f2a00
    4750:			; <UNDEFINED> instruction: 0x464eaf71
    4754:	orrvs	pc, r0, #1325400064	; 0x4f000000
    4758:			; <UNDEFINED> instruction: 0x9018f8dd
    475c:	blge	13ee98 <__assert_fail@plt+0x13d6c4>
    4760:	ldcmi	3, cr9, [r8, #24]!
    4764:	mulne	r0, r6, r9
    4768:			; <UNDEFINED> instruction: 0x4628447d
    476c:			; <UNDEFINED> instruction: 0xf7fc9109
    4770:	stmdbls	r9, {r1, r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    4774:			; <UNDEFINED> instruction: 0xf0002800
    4778:	blne	10e4c64 <__assert_fail@plt+0x10e3490>
    477c:			; <UNDEFINED> instruction: 0xf1039309
    4780:			; <UNDEFINED> instruction: 0xf1be0e01
    4784:			; <UNDEFINED> instruction: 0xf0000f00
    4788:	blls	1a4cb8 <__assert_fail@plt+0x1a34e4>
    478c:	mrscs	r2, (UNDEF: 0)
    4790:	blvc	ff8ff0d4 <__assert_fail@plt+0xff8fd900>
    4794:	blls	56204 <__assert_fail@plt+0x54a30>
    4798:			; <UNDEFINED> instruction: 0xf0402b00
    479c:	b	1424c64 <__assert_fail@plt+0x1423490>
    47a0:	cmple	r7, r1, lsl #6
    47a4:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    47a8:	rdfnee	f0, f5, f0
    47ac:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    47b0:	and	r4, r4, ip, lsr #13
    47b4:	movweq	lr, #23124	; 0x5a54
    47b8:	ldfccp	f7, [pc], #48	; 47f0 <__assert_fail@plt+0x301c>
    47bc:	blx	38c9e <__assert_fail@plt+0x374ca>
    47c0:			; <UNDEFINED> instruction: 0xf1bcf20b
    47c4:	blx	2947ca <__assert_fail@plt+0x292ff6>
    47c8:	blx	fe80cfd6 <__assert_fail@plt+0xfe80b802>
    47cc:	strmi	r0, [sl], #-266	; 0xfffffef6
    47d0:			; <UNDEFINED> instruction: 0xf0004611
    47d4:	strcs	r8, [r0], #-252	; 0xffffff04
    47d8:	bcs	dbe0 <__assert_fail@plt+0xc40c>
    47dc:	blx	fe838b8e <__assert_fail@plt+0xfe8373ba>
    47e0:			; <UNDEFINED> instruction: 0xf04f670a
    47e4:	blx	fea87fee <__assert_fail@plt+0xfea8681a>
    47e8:	ldrtmi	r2, [lr], -r2, lsl #6
    47ec:	bl	10cae4c <__assert_fail@plt+0x10c9678>
    47f0:	blcs	5430 <__assert_fail@plt+0x3c5c>
    47f4:	strcs	sp, [r1], #-222	; 0xffffff22
    47f8:	ldrb	r2, [fp, r0, lsl #10]
    47fc:			; <UNDEFINED> instruction: 0xf47f2a00
    4800:			; <UNDEFINED> instruction: 0xe7a6af19
    4804:			; <UNDEFINED> instruction: 0xf43f2d00
    4808:			; <UNDEFINED> instruction: 0xe791af72
    480c:	movweq	lr, #47706	; 0xba5a
    4810:	svcge	0x0066f47f
    4814:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    4818:	stmib	r9, {sl, ip, sp}^
    481c:	strb	r3, [sl, -r0, lsl #8]!
    4820:	strcc	lr, [r0], #-2525	; 0xfffff623
    4824:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    4828:	strb	r3, [r4, -r0, lsl #8]!
    482c:			; <UNDEFINED> instruction: 0x4e0ae9dd
    4830:	smlabteq	r0, sp, r9, lr
    4834:	streq	pc, [r1, #-111]!	; 0xffffff91
    4838:	tstlt	r3, r2, lsl #22
    483c:			; <UNDEFINED> instruction: 0xf8c39b02
    4840:	ldmib	sp, {sp, lr, pc}^
    4844:	strmi	r1, [fp], -r4, lsl #4
    4848:	svclt	0x00144313
    484c:	movwcs	r2, #769	; 0x301
    4850:	svceq	0x0000f1be
    4854:	movwcs	fp, #3848	; 0xf08
    4858:			; <UNDEFINED> instruction: 0xf0002b00
    485c:	blls	264b30 <__assert_fail@plt+0x26335c>
    4860:			; <UNDEFINED> instruction: 0xf8cd2001
    4864:	tstcs	r0, r4, lsr #32
    4868:	ldfccp	f7, [pc], #12	; 487c <__assert_fail@plt+0x30a8>
    486c:	strtmi	r9, [r8], r6, lsl #22
    4870:	b	13e9880 <__assert_fail@plt+0x13e80ac>
    4874:	ldrmi	r7, [sl], r3, ror #23
    4878:	b	153c890 <__assert_fail@plt+0x153b0bc>
    487c:			; <UNDEFINED> instruction: 0xf10c0305
    4880:			; <UNDEFINED> instruction: 0xd11d3cff
    4884:	vqdmulh.s<illegal width 8>	d15, d11, d0
    4888:	svccc	0x00fff1bc
    488c:	andcs	pc, r1, #10240	; 0x2800
    4890:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    4894:	ldrmi	r4, [r1], -sl, lsl #8
    4898:	strcs	sp, [r0], #-18	; 0xffffffee
    489c:	bcs	dca4 <__assert_fail@plt+0xc4d0>
    48a0:	blx	fe838c56 <__assert_fail@plt+0xfe837482>
    48a4:			; <UNDEFINED> instruction: 0xf04f670a
    48a8:	blx	fea880b2 <__assert_fail@plt+0xfea868de>
    48ac:	ldrtmi	r2, [lr], -r2, lsl #6
    48b0:	bl	10caf10 <__assert_fail@plt+0x10c973c>
    48b4:	blcs	54f4 <__assert_fail@plt+0x3d20>
    48b8:	strcs	sp, [r1], #-223	; 0xffffff21
    48bc:	ldrb	r2, [ip, r0, lsl #10]
    48c0:	smlabteq	r6, sp, r9, lr
    48c4:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    48c8:			; <UNDEFINED> instruction: 0xf04f0104
    48cc:			; <UNDEFINED> instruction: 0x9c020a0a
    48d0:	bleq	40a14 <__assert_fail@plt+0x3f240>
    48d4:			; <UNDEFINED> instruction: 0xf8dd2900
    48d8:	svclt	0x00088024
    48dc:	tstle	r1, #720896	; 0xb0000
    48e0:	movweq	lr, #43802	; 0xab1a
    48e4:	andeq	lr, fp, #76800	; 0x12c00
    48e8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    48ec:	movweq	lr, #43795	; 0xab13
    48f0:	andeq	lr, fp, #67584	; 0x10800
    48f4:	beq	ff548 <__assert_fail@plt+0xfdd74>
    48f8:	bleq	bf608 <__assert_fail@plt+0xbde34>
    48fc:	svclt	0x0008458b
    4900:	mvnle	r4, #545259520	; 0x20800000
    4904:	svceq	0x0000f1b8
    4908:	tstcs	r0, r2, lsl r0
    490c:	movweq	lr, #43802	; 0xab1a
    4910:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    4914:	andeq	lr, fp, #76800	; 0x12c00
    4918:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    491c:	movweq	lr, #43795	; 0xab13
    4920:	andeq	lr, fp, #67584	; 0x10800
    4924:	beq	ff578 <__assert_fail@plt+0xfdda4>
    4928:	bleq	bf638 <__assert_fail@plt+0xbde64>
    492c:	mvnle	r4, r8, lsl #11
    4930:	strcs	r2, [r0, -r1, lsl #12]
    4934:	strmi	lr, [r9, #-2509]	; 0xfffff633
    4938:	strmi	lr, [r4, #-2525]	; 0xfffff623
    493c:	andsls	pc, r0, sp, asr #17
    4940:	strtmi	r4, [r9], -r0, lsr #12
    4944:	movwcs	r2, #522	; 0x20a
    4948:	blx	17c095e <__assert_fail@plt+0x17bf18a>
    494c:	strtmi	r4, [r9], -r0, lsr #12
    4950:	strmi	lr, [r2, #-2509]	; 0xfffff633
    4954:			; <UNDEFINED> instruction: 0x46994690
    4958:	movwcs	r2, #522	; 0x20a
    495c:	blx	1540972 <__assert_fail@plt+0x153f19e>
    4960:	bl	11cb034 <__assert_fail@plt+0x11c9860>
    4964:	ldmne	fp, {r0, r1, r2, sl, fp}^
    4968:			; <UNDEFINED> instruction: 0x0c0ceb4c
    496c:	bl	130afe0 <__assert_fail@plt+0x130980c>
    4970:	ldrtmi	r0, [r2], -r7, lsl #24
    4974:			; <UNDEFINED> instruction: 0x463b18de
    4978:	streq	lr, [ip, -ip, asr #22]
    497c:	strmi	r4, [sp], -r4, lsl #12
    4980:	svceq	0x0000f1b8
    4984:			; <UNDEFINED> instruction: 0x4650d014
    4988:			; <UNDEFINED> instruction: 0xf0034659
    498c:			; <UNDEFINED> instruction: 0x4642fb3d
    4990:			; <UNDEFINED> instruction: 0xf003464b
    4994:			; <UNDEFINED> instruction: 0x460bfb39
    4998:	ldmib	sp, {r1, r9, sl, lr}^
    499c:			; <UNDEFINED> instruction: 0xf0030106
    49a0:	blls	43674 <__assert_fail@plt+0x41ea0>
    49a4:	movwls	r1, #2075	; 0x81b
    49a8:	bl	106b5b4 <__assert_fail@plt+0x1069de0>
    49ac:	movwls	r0, #4867	; 0x1303
    49b0:	movwcs	lr, #10717	; 0x29dd
    49b4:	svclt	0x00082b00
    49b8:	sbcle	r2, r1, #40960	; 0xa000
    49bc:	strmi	lr, [r9, #-2525]	; 0xfffff623
    49c0:			; <UNDEFINED> instruction: 0x9010f8dd
    49c4:	movwcs	lr, #2525	; 0x9dd
    49c8:	movwcs	lr, #2505	; 0x9c9
    49cc:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    49d0:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    49d4:	smlabteq	r0, sp, r9, lr
    49d8:	strbmi	lr, [lr], -lr, lsr #14
    49dc:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    49e0:			; <UNDEFINED> instruction: 0x9018f8dd
    49e4:	blge	13f120 <__assert_fail@plt+0x13d94c>
    49e8:	ldrt	r9, [sl], r6, lsl #6
    49ec:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    49f0:			; <UNDEFINED> instruction: 0xf7fc4628
    49f4:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    49f8:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    49fc:	blls	3e3e0 <__assert_fail@plt+0x3cc0c>
    4a00:	stcls	7, cr2, [r6, #-0]
    4a04:	blx	fe896276 <__assert_fail@plt+0xfe894aa2>
    4a08:	ldrmi	r2, [lr], -r5, lsl #6
    4a0c:	blx	ff8eb61a <__assert_fail@plt+0xff8e9e46>
    4a10:	svccs	0x00006705
    4a14:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    4a18:	tstcs	r0, r1
    4a1c:	blls	be520 <__assert_fail@plt+0xbcd4c>
    4a20:	blcs	163fc <__assert_fail@plt+0x14c28>
    4a24:	svcge	0x000af47f
    4a28:	strcc	lr, [r0], #-2525	; 0xfffff623
    4a2c:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    4a30:	strbt	r3, [r0], -r0, lsl #8
    4a34:	stc	7, cr15, [r4, #-1008]	; 0xfffffc10
    4a38:	andeq	r5, r1, lr, lsr #17
    4a3c:			; <UNDEFINED> instruction: 0x000001b0
    4a40:	andeq	r5, r1, lr, lsr #14
    4a44:	andeq	r4, r0, r8, asr #24
    4a48:	andeq	r4, r0, lr, asr #19
    4a4c:			; <UNDEFINED> instruction: 0xf7ff2200
    4a50:	svclt	0x0000bd89
    4a54:	mvnsmi	lr, sp, lsr #18
    4a58:	strmi	r4, [r7], -r8, lsl #13
    4a5c:			; <UNDEFINED> instruction: 0x4605b1d8
    4a60:			; <UNDEFINED> instruction: 0xf7fce007
    4a64:	rsclt	lr, r4, #7808	; 0x1e80
    4a68:			; <UNDEFINED> instruction: 0xf8336803
    4a6c:	ldreq	r3, [fp, #-20]	; 0xffffffec
    4a70:	strtmi	sp, [lr], -r4, lsl #10
    4a74:	blmi	82ed0 <__assert_fail@plt+0x816fc>
    4a78:	mvnsle	r2, r0, lsl #24
    4a7c:	svceq	0x0000f1b8
    4a80:			; <UNDEFINED> instruction: 0xf8c8d001
    4a84:	adcsmi	r6, lr, #0
    4a88:			; <UNDEFINED> instruction: 0xf996d908
    4a8c:	andcs	r3, r1, r0
    4a90:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    4a94:	strdlt	r8, [r9, -r0]
    4a98:	andeq	pc, r0, r8, asr #17
    4a9c:	ldmfd	sp!, {sp}
    4aa0:	svclt	0x000081f0
    4aa4:	mvnsmi	lr, sp, lsr #18
    4aa8:	strmi	r4, [r7], -r8, lsl #13
    4aac:			; <UNDEFINED> instruction: 0x4605b1d8
    4ab0:			; <UNDEFINED> instruction: 0xf7fce007
    4ab4:	rsclt	lr, r4, #5248	; 0x1480
    4ab8:			; <UNDEFINED> instruction: 0xf8336803
    4abc:	ldrbeq	r3, [fp], #20
    4ac0:	strtmi	sp, [lr], -r4, lsl #10
    4ac4:	blmi	82f20 <__assert_fail@plt+0x8174c>
    4ac8:	mvnsle	r2, r0, lsl #24
    4acc:	svceq	0x0000f1b8
    4ad0:			; <UNDEFINED> instruction: 0xf8c8d001
    4ad4:	adcsmi	r6, lr, #0
    4ad8:			; <UNDEFINED> instruction: 0xf996d908
    4adc:	andcs	r3, r1, r0
    4ae0:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    4ae4:	strdlt	r8, [r9, -r0]
    4ae8:	andeq	pc, r0, r8, asr #17
    4aec:	ldmfd	sp!, {sp}
    4af0:	svclt	0x000081f0
    4af4:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    4af8:	strdlt	fp, [r2], r0
    4afc:	bmi	76f720 <__assert_fail@plt+0x76df4c>
    4b00:	cfstrsge	mvf4, [sl], {121}	; 0x79
    4b04:	blvc	142c58 <__assert_fail@plt+0x141484>
    4b08:	stmpl	sl, {r1, r2, r9, sl, lr}
    4b0c:	andls	r6, r1, #1179648	; 0x120000
    4b10:	andeq	pc, r0, #79	; 0x4f
    4b14:	and	r9, r5, r0, lsl #6
    4b18:	ldrtmi	r4, [r0], -r9, lsr #12
    4b1c:	bl	ffec2b14 <__assert_fail@plt+0xffec1340>
    4b20:	cmnlt	r0, r8, lsl #8
    4b24:	stcne	8, cr15, [r8], {84}	; 0x54
    4b28:			; <UNDEFINED> instruction: 0xf854b1b1
    4b2c:	strls	r5, [r0], #-3076	; 0xfffff3fc
    4b30:			; <UNDEFINED> instruction: 0x4630b195
    4b34:	bl	ffbc2b2c <__assert_fail@plt+0xffbc1358>
    4b38:	mvnle	r2, r0, lsl #16
    4b3c:	bmi	38cb48 <__assert_fail@plt+0x38b374>
    4b40:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    4b44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4b48:	subsmi	r9, sl, r1, lsl #22
    4b4c:	andlt	sp, r2, sp, lsl #2
    4b50:	ldrhtmi	lr, [r0], #141	; 0x8d
    4b54:	ldrbmi	fp, [r0, -r3]!
    4b58:	ldrtmi	r4, [r3], -r8, lsl #16
    4b5c:	ldrtmi	r4, [sl], -r8, lsl #18
    4b60:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    4b64:			; <UNDEFINED> instruction: 0xf7fc6800
    4b68:			; <UNDEFINED> instruction: 0xf7fcedc4
    4b6c:	svclt	0x0000ec6a
    4b70:	andeq	r5, r1, r8, lsr #6
    4b74:			; <UNDEFINED> instruction: 0x000001b0
    4b78:	andeq	r5, r1, r6, ror #5
    4b7c:	andeq	r5, r1, r4, lsr #9
    4b80:	andeq	r4, r0, r2, asr #16
    4b84:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    4b88:	subslt	r4, r4, #16777216	; 0x1000000
    4b8c:	and	r4, r3, r3, lsl #12
    4b90:	mulle	r8, r4, r2
    4b94:	andle	r4, r5, fp, lsl #5
    4b98:	mulcs	r0, r3, r9
    4b9c:	movwcc	r4, #5656	; 0x1618
    4ba0:	mvnsle	r2, r0, lsl #20
    4ba4:			; <UNDEFINED> instruction: 0xf85d2000
    4ba8:	ldrbmi	r4, [r0, -r4, lsl #22]!
    4bac:	ldrbmi	r4, [r0, -r8, lsl #12]!
    4bb0:	andcs	fp, sl, #56, 10	; 0xe000000
    4bb4:	strmi	r4, [sp], -r4, lsl #12
    4bb8:	stc2l	7, cr15, [r0], {255}	; 0xff
    4bbc:	svccc	0x0080f5b0
    4bc0:	addlt	sp, r0, #268435456	; 0x10000000
    4bc4:			; <UNDEFINED> instruction: 0x4629bd38
    4bc8:			; <UNDEFINED> instruction: 0xf7ff4620
    4bcc:	svclt	0x0000fca1
    4bd0:	andscs	fp, r0, #56, 10	; 0xe000000
    4bd4:	strmi	r4, [sp], -r4, lsl #12
    4bd8:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    4bdc:	svccc	0x0080f5b0
    4be0:	addlt	sp, r0, #268435456	; 0x10000000
    4be4:			; <UNDEFINED> instruction: 0x4629bd38
    4be8:			; <UNDEFINED> instruction: 0xf7ff4620
    4bec:	svclt	0x0000fc91
    4bf0:	strt	r2, [r3], #522	; 0x20a
    4bf4:	strt	r2, [r1], #528	; 0x210
    4bf8:	blmi	8d7488 <__assert_fail@plt+0x8d5cb4>
    4bfc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4c00:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4c04:	strmi	r2, [r4], -r0, lsl #12
    4c08:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    4c0c:			; <UNDEFINED> instruction: 0xf04f9301
    4c10:	strls	r0, [r0], -r0, lsl #6
    4c14:	stcl	7, cr15, [r2], #1008	; 0x3f0
    4c18:	tstlt	r4, r6
    4c1c:	mulcc	r0, r4, r9
    4c20:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    4c24:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    4c28:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    4c2c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4c30:	ldcl	7, cr15, [lr, #-1008]	; 0xfffffc10
    4c34:	ldrtmi	r4, [r3], -r5, lsl #12
    4c38:	strbtmi	r2, [r9], -sl, lsl #4
    4c3c:			; <UNDEFINED> instruction: 0xf7fc4620
    4c40:	stmdavs	fp!, {r1, r7, r8, sl, fp, sp, lr, pc}
    4c44:	blls	33278 <__assert_fail@plt+0x31aa4>
    4c48:	rscle	r4, sl, r3, lsr #5
    4c4c:			; <UNDEFINED> instruction: 0xf993b11b
    4c50:	blcs	10c58 <__assert_fail@plt+0xf484>
    4c54:	bmi	3f93f0 <__assert_fail@plt+0x3f7c1c>
    4c58:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    4c5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c60:	subsmi	r9, sl, r1, lsl #22
    4c64:	andlt	sp, r3, ip, lsl #2
    4c68:	bmi	2f4430 <__assert_fail@plt+0x2f2c5c>
    4c6c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    4c70:	bicsle	r6, r6, r0, lsl r8
    4c74:	strtmi	r4, [r3], -r9, lsl #18
    4c78:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    4c7c:	bl	ffe42c74 <__assert_fail@plt+0xffe414a0>
    4c80:	bl	ff7c2c78 <__assert_fail@plt+0xff7c14a4>
    4c84:	andeq	r5, r1, ip, lsr #4
    4c88:			; <UNDEFINED> instruction: 0x000001b0
    4c8c:	ldrdeq	r5, [r1], -sl
    4c90:	andeq	r4, r0, r8, ror r7
    4c94:	andeq	r5, r1, lr, asr #3
    4c98:	muleq	r1, r6, r3
    4c9c:	andeq	r4, r0, sl, lsr #14
    4ca0:			; <UNDEFINED> instruction: 0x4606b5f8
    4ca4:			; <UNDEFINED> instruction: 0xf7ff460f
    4ca8:			; <UNDEFINED> instruction: 0xf110ffa7
    4cac:			; <UNDEFINED> instruction: 0xf1414400
    4cb0:	cfstr32cs	mvfx0, [r1, #-0]
    4cb4:	stccs	15, cr11, [r0], {8}
    4cb8:	lfmlt	f5, 3, [r8]
    4cbc:	stc	7, cr15, [lr], {252}	; 0xfc
    4cc0:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    4cc4:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    4cc8:	andvs	r4, r4, sl, lsr r6
    4ccc:	stmdbmi	r3, {r3, fp, sp, lr}
    4cd0:			; <UNDEFINED> instruction: 0xf7fc4479
    4cd4:	svclt	0x0000ebce
    4cd8:	andeq	r5, r1, lr, lsr r3
    4cdc:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    4ce0:			; <UNDEFINED> instruction: 0x4605b538
    4ce4:			; <UNDEFINED> instruction: 0xf7ff460c
    4ce8:			; <UNDEFINED> instruction: 0xf500ffdb
    4cec:			; <UNDEFINED> instruction: 0xf5b34300
    4cf0:	andle	r3, r1, #128, 30	; 0x200
    4cf4:	lfmlt	f3, 1, [r8, #-0]
    4cf8:	ldcl	7, cr15, [r0], #-1008	; 0xfffffc10
    4cfc:	strtmi	r4, [r2], -r5, lsl #18
    4d00:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    4d04:	andvs	r4, r4, fp, lsr #12
    4d08:	stmdbmi	r3, {r3, fp, sp, lr}
    4d0c:			; <UNDEFINED> instruction: 0xf7fc4479
    4d10:	svclt	0x0000ebb0
    4d14:	andeq	r5, r1, r2, lsl #6
    4d18:	muleq	r0, r8, r6
    4d1c:			; <UNDEFINED> instruction: 0xf7ff220a
    4d20:	svclt	0x0000bb9f
    4d24:			; <UNDEFINED> instruction: 0xf7ff2210
    4d28:	svclt	0x0000bb9b
    4d2c:	blmi	8975b8 <__assert_fail@plt+0x895de4>
    4d30:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4d34:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4d38:	strmi	r2, [r4], -r0, lsl #12
    4d3c:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    4d40:			; <UNDEFINED> instruction: 0xf04f9301
    4d44:	strls	r0, [r0], -r0, lsl #6
    4d48:	mcrr	7, 15, pc, r8, cr12	; <UNPREDICTABLE>
    4d4c:	tstlt	r4, r6
    4d50:	mulcc	r0, r4, r9
    4d54:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    4d58:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    4d5c:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    4d60:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4d64:	stcl	7, cr15, [r4], {252}	; 0xfc
    4d68:	strbtmi	r4, [r9], -r5, lsl #12
    4d6c:			; <UNDEFINED> instruction: 0xf7fc4620
    4d70:	stmdavs	fp!, {r3, r7, sl, fp, sp, lr, pc}
    4d74:	blls	333a8 <__assert_fail@plt+0x31bd4>
    4d78:	rscle	r4, ip, r3, lsr #5
    4d7c:			; <UNDEFINED> instruction: 0xf993b11b
    4d80:	blcs	10d88 <__assert_fail@plt+0xf5b4>
    4d84:	bmi	3f9528 <__assert_fail@plt+0x3f7d54>
    4d88:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    4d8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4d90:	subsmi	r9, sl, r1, lsl #22
    4d94:	andlt	sp, r3, ip, lsl #2
    4d98:	bmi	2f4560 <__assert_fail@plt+0x2f2d8c>
    4d9c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    4da0:	bicsle	r6, r8, r0, lsl r8
    4da4:	strtmi	r4, [r3], -r9, lsl #18
    4da8:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    4dac:	bl	1842da4 <__assert_fail@plt+0x18415d0>
    4db0:	bl	11c2da8 <__assert_fail@plt+0x11c15d4>
    4db4:	strdeq	r5, [r1], -r8
    4db8:			; <UNDEFINED> instruction: 0x000001b0
    4dbc:	andeq	r5, r1, r6, lsr #5
    4dc0:	andeq	r4, r0, r4, asr #12
    4dc4:	muleq	r1, lr, r0
    4dc8:	andeq	r5, r1, r6, ror #4
    4dcc:	strdeq	r4, [r0], -sl
    4dd0:	blmi	8d7660 <__assert_fail@plt+0x8d5e8c>
    4dd4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4dd8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4ddc:	strmi	r2, [r4], -r0, lsl #12
    4de0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    4de4:			; <UNDEFINED> instruction: 0xf04f9301
    4de8:	strls	r0, [r0], -r0, lsl #6
    4dec:	bl	ffdc2de4 <__assert_fail@plt+0xffdc1610>
    4df0:	tstlt	r4, r6
    4df4:	mulcc	r0, r4, r9
    4df8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    4dfc:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    4e00:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    4e04:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4e08:	ldcl	7, cr15, [r2], #-1008	; 0xfffffc10
    4e0c:	andcs	r4, sl, #5242880	; 0x500000
    4e10:	strtmi	r4, [r0], -r9, ror #12
    4e14:	b	fe442e0c <__assert_fail@plt+0xfe441638>
    4e18:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    4e1c:	adcmi	r9, r3, #0, 22
    4e20:	tstlt	fp, fp, ror #1
    4e24:	mulcc	r0, r3, r9
    4e28:	mvnle	r2, r0, lsl #22
    4e2c:	blmi	317670 <__assert_fail@plt+0x315e9c>
    4e30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4e34:	blls	5eea4 <__assert_fail@plt+0x5d6d0>
    4e38:	qaddle	r4, sl, ip
    4e3c:	ldcllt	0, cr11, [r0, #12]!
    4e40:	blcs	897674 <__assert_fail@plt+0x895ea0>
    4e44:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    4e48:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    4e4c:	ldrtmi	r4, [sl], -r3, lsr #12
    4e50:			; <UNDEFINED> instruction: 0xf7fc4479
    4e54:			; <UNDEFINED> instruction: 0xf7fceb0e
    4e58:	svclt	0x0000eaf4
    4e5c:	andeq	r5, r1, r4, asr r0
    4e60:			; <UNDEFINED> instruction: 0x000001b0
    4e64:	andeq	r5, r1, r2, lsl #4
    4e68:	andeq	r4, r0, r0, lsr #11
    4e6c:	strdeq	r4, [r1], -r8
    4e70:	andeq	r5, r1, r0, asr #3
    4e74:	andeq	r4, r0, r4, asr r5
    4e78:	blmi	8d7708 <__assert_fail@plt+0x8d5f34>
    4e7c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4e80:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4e84:	strmi	r2, [r4], -r0, lsl #12
    4e88:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    4e8c:			; <UNDEFINED> instruction: 0xf04f9301
    4e90:	strls	r0, [r0], -r0, lsl #6
    4e94:	bl	fe8c2e8c <__assert_fail@plt+0xfe8c16b8>
    4e98:	tstlt	r4, r6
    4e9c:	mulcc	r0, r4, r9
    4ea0:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    4ea4:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    4ea8:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    4eac:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4eb0:	ldc	7, cr15, [lr], {252}	; 0xfc
    4eb4:	andcs	r4, sl, #5242880	; 0x500000
    4eb8:	strtmi	r4, [r0], -r9, ror #12
    4ebc:	bl	1ac2eb4 <__assert_fail@plt+0x1ac16e0>
    4ec0:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    4ec4:	adcmi	r9, r3, #0, 22
    4ec8:	tstlt	fp, fp, ror #1
    4ecc:	mulcc	r0, r3, r9
    4ed0:	mvnle	r2, r0, lsl #22
    4ed4:	blmi	317718 <__assert_fail@plt+0x315f44>
    4ed8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4edc:	blls	5ef4c <__assert_fail@plt+0x5d778>
    4ee0:	qaddle	r4, sl, ip
    4ee4:	ldcllt	0, cr11, [r0, #12]!
    4ee8:	blcs	89771c <__assert_fail@plt+0x895f48>
    4eec:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    4ef0:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    4ef4:	ldrtmi	r4, [sl], -r3, lsr #12
    4ef8:			; <UNDEFINED> instruction: 0xf7fc4479
    4efc:			; <UNDEFINED> instruction: 0xf7fceaba
    4f00:	svclt	0x0000eaa0
    4f04:	andeq	r4, r1, ip, lsr #31
    4f08:			; <UNDEFINED> instruction: 0x000001b0
    4f0c:	andeq	r5, r1, sl, asr r1
    4f10:	strdeq	r4, [r0], -r8
    4f14:	andeq	r4, r1, r0, asr pc
    4f18:	andeq	r5, r1, r8, lsl r1
    4f1c:	andeq	r4, r0, ip, lsr #9
    4f20:	blmi	657788 <__assert_fail@plt+0x655fb4>
    4f24:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    4f28:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    4f2c:	strbtmi	r4, [r9], -ip, lsl #12
    4f30:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    4f34:			; <UNDEFINED> instruction: 0xf04f9303
    4f38:			; <UNDEFINED> instruction: 0xf7ff0300
    4f3c:	orrslt	pc, r0, r7, lsl #27
    4f40:	bl	1342f38 <__assert_fail@plt+0x1341764>
    4f44:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    4f48:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    4f4c:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    4f50:	strtmi	r4, [r2], -fp, lsr #12
    4f54:			; <UNDEFINED> instruction: 0xf7fc4479
    4f58:	stmdbmi	lr, {r2, r3, r7, r9, fp, sp, lr, pc}
    4f5c:	strtmi	r4, [r2], -fp, lsr #12
    4f60:			; <UNDEFINED> instruction: 0xf7fc4479
    4f64:	bmi	33fe84 <__assert_fail@plt+0x33e6b0>
    4f68:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    4f6c:	ldrdeq	lr, [r0, -sp]
    4f70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4f74:	subsmi	r9, sl, r3, lsl #22
    4f78:	andlt	sp, r5, r1, lsl #2
    4f7c:			; <UNDEFINED> instruction: 0xf7fcbd30
    4f80:	svclt	0x0000ea60
    4f84:	andeq	r4, r1, r4, lsl #30
    4f88:			; <UNDEFINED> instruction: 0x000001b0
    4f8c:	strheq	r5, [r1], -lr
    4f90:	andeq	r4, r0, r0, asr r4
    4f94:	andeq	r4, r0, r4, asr #8
    4f98:			; <UNDEFINED> instruction: 0x00014ebe
    4f9c:			; <UNDEFINED> instruction: 0x460cb510
    4fa0:			; <UNDEFINED> instruction: 0xf7ff4611
    4fa4:	ldc	14, cr15, [pc, #780]	; 52b8 <__assert_fail@plt+0x3ae4>
    4fa8:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    4fac:	vcvt.f64.s32	d7, s0
    4fb0:	vstr	d21, [r4, #924]	; 0x39c
    4fb4:	vadd.f32	s14, s0, s0
    4fb8:	vnmul.f64	d0, d0, d5
    4fbc:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    4fc0:	vstr	d0, [r4, #768]	; 0x300
    4fc4:	vldrlt	s0, [r0, #-4]
    4fc8:	andeq	r0, r0, r0
    4fcc:	smlawbmi	lr, r0, r4, r8
    4fd0:	rsbsmi	pc, r0, #0, 8
    4fd4:			; <UNDEFINED> instruction: 0xf5b24603
    4fd8:			; <UNDEFINED> instruction: 0xf1014f80
    4fdc:	push	{r2, sl, fp}
    4fe0:	svclt	0x00044ff0
    4fe4:			; <UNDEFINED> instruction: 0xf04f460a
    4fe8:			; <UNDEFINED> instruction: 0xf1010a64
    4fec:			; <UNDEFINED> instruction: 0xf1010901
    4ff0:			; <UNDEFINED> instruction: 0xf1010802
    4ff4:			; <UNDEFINED> instruction: 0xf1010e03
    4ff8:			; <UNDEFINED> instruction: 0xf1010705
    4ffc:			; <UNDEFINED> instruction: 0xf1010606
    5000:			; <UNDEFINED> instruction: 0xf1010507
    5004:			; <UNDEFINED> instruction: 0xf1010408
    5008:	svclt	0x00080009
    500c:	blge	2c301c <__assert_fail@plt+0x2c1848>
    5010:			; <UNDEFINED> instruction: 0xf5b2d03f
    5014:	svclt	0x00024f20
    5018:			; <UNDEFINED> instruction: 0xf04f460a
    501c:			; <UNDEFINED> instruction: 0xf8020a6c
    5020:	eorsle	sl, r6, sl, lsl #22
    5024:	svcpl	0x0000f5b2
    5028:	strmi	fp, [sl], -r2, lsl #30
    502c:	beq	1901170 <__assert_fail@plt+0x18ff99c>
    5030:	blge	2c3040 <__assert_fail@plt+0x2c186c>
    5034:			; <UNDEFINED> instruction: 0xf5b2d02d
    5038:	svclt	0x00024fc0
    503c:			; <UNDEFINED> instruction: 0xf04f460a
    5040:			; <UNDEFINED> instruction: 0xf8020a62
    5044:	eorle	sl, r4, sl, lsl #22
    5048:	svcmi	0x0040f5b2
    504c:	strmi	fp, [sl], -r2, lsl #30
    5050:	beq	1d01194 <__assert_fail@plt+0x1cff9c0>
    5054:	blge	2c3064 <__assert_fail@plt+0x2c1890>
    5058:			; <UNDEFINED> instruction: 0xf5b2d01b
    505c:	svclt	0x00025f80
    5060:			; <UNDEFINED> instruction: 0xf04f460a
    5064:			; <UNDEFINED> instruction: 0xf8020a70
    5068:	andsle	sl, r2, sl, lsl #22
    506c:	svcmi	0x0000f5b2
    5070:	strmi	fp, [sl], -r2, lsl #30
    5074:	beq	b811b8 <__assert_fail@plt+0xb7f9e4>
    5078:	blge	2c3088 <__assert_fail@plt+0x2c18b4>
    507c:	strmi	sp, [r2], -r9
    5080:	strtmi	r4, [ip], -r0, lsr #12
    5084:			; <UNDEFINED> instruction: 0x463e4635
    5088:	ldrbtmi	r4, [r4], r7, ror #12
    508c:	strbmi	r4, [r8], r6, asr #13
    5090:			; <UNDEFINED> instruction: 0xf4134689
    5094:			; <UNDEFINED> instruction: 0xf0037f80
    5098:	svclt	0x00140a40
    509c:	bleq	1cc11e0 <__assert_fail@plt+0x1cbfa0c>
    50a0:	bleq	b811e4 <__assert_fail@plt+0xb7fa10>
    50a4:	svceq	0x0080f013
    50a8:	andlt	pc, r0, r9, lsl #17
    50ac:			; <UNDEFINED> instruction: 0xf04fbf14
    50b0:			; <UNDEFINED> instruction: 0xf04f0977
    50b4:			; <UNDEFINED> instruction: 0xf413092d
    50b8:			; <UNDEFINED> instruction: 0xf8886f00
    50bc:	eorsle	r9, pc, r0
    50c0:	svceq	0x0000f1ba
    50c4:			; <UNDEFINED> instruction: 0xf04fbf14
    50c8:			; <UNDEFINED> instruction: 0xf04f0873
    50cc:			; <UNDEFINED> instruction: 0xf0130853
    50d0:			; <UNDEFINED> instruction: 0xf88e0f20
    50d4:	svclt	0x00148000
    50d8:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    50dc:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    50e0:	svceq	0x0010f013
    50e4:	and	pc, r0, ip, lsl #17
    50e8:	stceq	0, cr15, [r8], {3}
    50ec:			; <UNDEFINED> instruction: 0xf04fbf14
    50f0:			; <UNDEFINED> instruction: 0xf04f0e77
    50f4:			; <UNDEFINED> instruction: 0xf4130e2d
    50f8:			; <UNDEFINED> instruction: 0xf8876f80
    50fc:	eorsle	lr, r1, r0
    5100:	svceq	0x0000f1bc
    5104:			; <UNDEFINED> instruction: 0x2773bf14
    5108:			; <UNDEFINED> instruction: 0xf0132753
    510c:	eorsvc	r0, r7, r4, lsl #30
    5110:	uhadd16cs	fp, r2, r4
    5114:			; <UNDEFINED> instruction: 0xf013262d
    5118:	eorvc	r0, lr, r2, lsl #30
    511c:	streq	pc, [r1, #-3]
    5120:	uhadd16cs	fp, r7, r4
    5124:	eorvc	r2, r6, sp, lsr #12
    5128:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    512c:	svclt	0x00142d00
    5130:	cmpcs	r4, #116, 6	; 0xd0000001
    5134:	movwcs	r7, #3
    5138:	andsvc	r4, r3, r8, lsl #12
    513c:	svchi	0x00f0e8bd
    5140:	svceq	0x0000f1ba
    5144:			; <UNDEFINED> instruction: 0xf04fbf14
    5148:			; <UNDEFINED> instruction: 0xf04f0878
    514c:	ldr	r0, [lr, sp, lsr #16]!
    5150:	svclt	0x00142d00
    5154:			; <UNDEFINED> instruction: 0x232d2378
    5158:	movwcs	r7, #3
    515c:	andsvc	r4, r3, r8, lsl #12
    5160:	svchi	0x00f0e8bd
    5164:	svceq	0x0000f1bc
    5168:			; <UNDEFINED> instruction: 0x2778bf14
    516c:	strb	r2, [ip, sp, lsr #14]
    5170:	svcmi	0x00f0e92d
    5174:			; <UNDEFINED> instruction: 0xf04fb097
    5178:	stmib	sp, {r0, sl, fp}^
    517c:	bmi	1f8dda4 <__assert_fail@plt+0x1f8c5d0>
    5180:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    5184:			; <UNDEFINED> instruction: 0x078258d3
    5188:			; <UNDEFINED> instruction: 0xf10dbf54
    518c:			; <UNDEFINED> instruction: 0xf10d082c
    5190:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    5194:			; <UNDEFINED> instruction: 0xf04f9315
    5198:	svclt	0x00450300
    519c:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    51a0:	strbmi	r2, [r6], r0, lsr #6
    51a4:	eorcc	pc, ip, sp, lsl #17
    51a8:			; <UNDEFINED> instruction: 0xf1a3230a
    51ac:			; <UNDEFINED> instruction: 0xf1c30120
    51b0:	blx	b05a38 <__assert_fail@plt+0xb04264>
    51b4:	blx	3419c4 <__assert_fail@plt+0x3401f0>
    51b8:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    51bc:	andne	lr, r8, #3620864	; 0x374000
    51c0:	vst1.8	{d15-d16}, [r3], ip
    51c4:	svclt	0x000842aa
    51c8:			; <UNDEFINED> instruction: 0xf0c042a1
    51cc:	movwcc	r8, #41099	; 0xa08b
    51d0:	mvnle	r2, r6, asr #22
    51d4:			; <UNDEFINED> instruction: 0xf64c223c
    51d8:			; <UNDEFINED> instruction: 0xf6cc45cd
    51dc:			; <UNDEFINED> instruction: 0xf04f45cc
    51e0:			; <UNDEFINED> instruction: 0xf1a231ff
    51e4:	blx	fe94766e <__assert_fail@plt+0xfe945e9a>
    51e8:	blx	5e5f8 <__assert_fail@plt+0x5ce24>
    51ec:	blx	841fc <__assert_fail@plt+0x82a28>
    51f0:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    51f4:			; <UNDEFINED> instruction: 0x0c09ea4c
    51f8:			; <UNDEFINED> instruction: 0xf1c24c61
    51fc:	svcls	0x00090920
    5200:			; <UNDEFINED> instruction: 0xf909fa21
    5204:	b	13163fc <__assert_fail@plt+0x1314c28>
    5208:	stmiaeq	sp!, {r0, r3, sl, fp}^
    520c:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    5210:	blx	19545c <__assert_fail@plt+0x193c88>
    5214:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    5218:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    521c:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    5220:	streq	lr, [r1], #-2598	; 0xfffff5da
    5224:			; <UNDEFINED> instruction: 0xf1ba40d6
    5228:	svclt	0x000c0f42
    522c:			; <UNDEFINED> instruction: 0xf0002100
    5230:	bcc	80563c <__assert_fail@plt+0x803e68>
    5234:	streq	lr, [r9], -r6, asr #20
    5238:	vpmax.s8	d15, d2, d23
    523c:	andge	pc, r0, lr, lsl #17
    5240:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    5244:	addhi	pc, r4, r0
    5248:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    524c:			; <UNDEFINED> instruction: 0xf88e2269
    5250:	subcs	r2, r2, #1
    5254:	andcs	pc, r2, lr, lsl #17
    5258:	andvc	r2, sl, r0, lsl #4
    525c:	andeq	lr, r5, #84, 20	; 0x54000
    5260:			; <UNDEFINED> instruction: 0xf1a3d04a
    5264:			; <UNDEFINED> instruction: 0xf1c30114
    5268:	blx	906f40 <__assert_fail@plt+0x90576c>
    526c:	blx	181a78 <__assert_fail@plt+0x1802a4>
    5270:	blcc	d42e94 <__assert_fail@plt+0xd416c0>
    5274:	blx	955f64 <__assert_fail@plt+0x954790>
    5278:	blx	981e8c <__assert_fail@plt+0x9806b8>
    527c:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    5280:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    5284:			; <UNDEFINED> instruction: 0xf04f1d50
    5288:			; <UNDEFINED> instruction: 0xf1410300
    528c:	andcs	r0, sl, #0, 2
    5290:	cdp2	0, 11, cr15, cr10, cr2, {0}
    5294:	movwcs	r2, #522	; 0x20a
    5298:	strmi	r4, [fp], r2, lsl #13
    529c:	cdp2	0, 11, cr15, cr4, cr2, {0}
    52a0:	subsle	r4, r8, r3, lsl r3
    52a4:	movweq	lr, #47706	; 0xba5a
    52a8:			; <UNDEFINED> instruction: 0xf7fcd026
    52ac:	stmdacs	r0, {r1, r3, r4, r5, r9, fp, sp, lr, pc}
    52b0:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    52b4:	subsle	r2, r7, r0, lsl #20
    52b8:	mulcc	r0, r2, r9
    52bc:	bmi	c736f0 <__assert_fail@plt+0xc71f1c>
    52c0:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    52c4:			; <UNDEFINED> instruction: 0x23204d30
    52c8:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    52cc:	ldrmi	r4, [r9], -r0, lsr #12
    52d0:			; <UNDEFINED> instruction: 0xf8cd2201
    52d4:	stmib	sp, {r3, r4, pc}^
    52d8:	strls	sl, [r1], -r4, lsl #22
    52dc:			; <UNDEFINED> instruction: 0xf7fc9500
    52e0:	ands	lr, r5, lr, ror #20
    52e4:	andeq	pc, sl, #-1073741780	; 0xc000002c
    52e8:	svcge	0x0075f47f
    52ec:	movtcs	r9, #11784	; 0x2e08
    52f0:	andcs	pc, r1, lr, lsl #17
    52f4:	andcc	pc, r0, lr, lsl #17
    52f8:			; <UNDEFINED> instruction: 0xac0d4a24
    52fc:	stmib	sp, {r5, r8, r9, sp}^
    5300:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    5304:	andls	r4, r0, #32, 12	; 0x2000000
    5308:	andcs	r4, r1, #26214400	; 0x1900000
    530c:	b	15c3304 <__assert_fail@plt+0x15c1b30>
    5310:			; <UNDEFINED> instruction: 0xf7fc4620
    5314:	bmi	7bf55c <__assert_fail@plt+0x7bdd88>
    5318:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    531c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5320:	subsmi	r9, sl, r5, lsl fp
    5324:	andslt	sp, r7, r6, lsr #2
    5328:	svchi	0x00f0e8bd
    532c:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    5330:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5334:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    5338:			; <UNDEFINED> instruction: 0xf0022264
    533c:	stmdbcs	r0, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    5340:	svclt	0x00084682
    5344:	strmi	r2, [fp], sl, lsl #16
    5348:	strcc	fp, [r1], -r8, lsl #30
    534c:	ldrb	sp, [r3, sl, lsr #3]
    5350:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    5354:	ldrbmi	lr, [r0], -r0, lsl #15
    5358:	andcs	r4, sl, #93323264	; 0x5900000
    535c:			; <UNDEFINED> instruction: 0xf0022300
    5360:	pkhtbmi	pc, r2, r3, asr #28	; <UNPREDICTABLE>
    5364:	ldr	r4, [sp, fp, lsl #13]
    5368:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    536c:	bmi	2bf218 <__assert_fail@plt+0x2bda44>
    5370:			; <UNDEFINED> instruction: 0xe7a6447a
    5374:	stmda	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5378:	andeq	r4, r1, r6, lsr #25
    537c:			; <UNDEFINED> instruction: 0x000001b0
    5380:	andeq	r4, r0, r8, asr #3
    5384:	andeq	r4, r0, r8, lsl #2
    5388:	andeq	r4, r0, sl, lsl #2
    538c:	ldrdeq	r4, [r0], -lr
    5390:	andeq	r4, r1, lr, lsl #22
    5394:	andeq	r4, r0, lr, asr r0
    5398:	andeq	r4, r0, r8, asr r0
    539c:	suble	r2, r5, r0, lsl #16
    53a0:	mvnsmi	lr, #737280	; 0xb4000
    53a4:			; <UNDEFINED> instruction: 0xf9904698
    53a8:	orrlt	r3, r3, #0
    53ac:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    53b0:	ldrmi	r4, [r7], -r9, lsl #13
    53b4:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    53b8:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    53bc:	svceq	0x0000f1b8
    53c0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    53c4:			; <UNDEFINED> instruction: 0x4605bb1c
    53c8:	strtmi	r2, [lr], -ip, lsr #22
    53cc:	svccs	0x0001f915
    53d0:	bllt	b9438 <__assert_fail@plt+0xb7c64>
    53d4:	adcsmi	r4, r0, #48234496	; 0x2e00000
    53d8:	bne	c79c44 <__assert_fail@plt+0xc78470>
    53dc:	mcrrne	7, 12, r4, r3, cr0
    53e0:			; <UNDEFINED> instruction: 0xf849d015
    53e4:	strcc	r0, [r1], #-36	; 0xffffffdc
    53e8:	mulcc	r0, r6, r9
    53ec:			; <UNDEFINED> instruction: 0xf995b1bb
    53f0:			; <UNDEFINED> instruction: 0xb1a33000
    53f4:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    53f8:	strtmi	r2, [r8], -ip, lsr #22
    53fc:			; <UNDEFINED> instruction: 0xf915462e
    5400:	mvnle	r2, r1, lsl #30
    5404:	svclt	0x00082a00
    5408:	adcsmi	r4, r0, #48234496	; 0x2e00000
    540c:			; <UNDEFINED> instruction: 0xf04fd3e5
    5410:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    5414:	adcmi	r8, r7, #248, 6	; 0xe0000003
    5418:	ldrmi	sp, [r3], -r4, lsl #18
    541c:			; <UNDEFINED> instruction: 0x4620e7d4
    5420:	mvnshi	lr, #12386304	; 0xbd0000
    5424:	andeq	pc, r1, pc, rrx
    5428:	mvnshi	lr, #12386304	; 0xbd0000
    542c:	rscscc	pc, pc, pc, asr #32
    5430:	svclt	0x00004770
    5434:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    5438:			; <UNDEFINED> instruction: 0xf990461c
    543c:	blx	fed59444 <__assert_fail@plt+0xfed57c70>
    5440:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    5444:	svclt	0x00082c00
    5448:	ldmiblt	r3, {r0, r8, r9, sp}
    544c:	addsmi	r6, r6, #2490368	; 0x260000
    5450:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    5454:	eorvs	fp, r3, r1, lsl pc
    5458:	bl	51464 <__assert_fail@plt+0x4fc90>
    545c:	blne	fe485a7c <__assert_fail@plt+0xfe4842a8>
    5460:			; <UNDEFINED> instruction: 0xf7ff9b04
    5464:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5468:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    546c:	eorvs	r4, r3, r3, lsl #8
    5470:			; <UNDEFINED> instruction: 0xf04fbd70
    5474:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    5478:	rscscc	pc, pc, pc, asr #32
    547c:	svclt	0x00004770
    5480:	mvnsmi	lr, #737280	; 0xb4000
    5484:			; <UNDEFINED> instruction: 0xf381fab1
    5488:	bcs	79fc <__assert_fail@plt+0x6228>
    548c:	movwcs	fp, #7944	; 0x1f08
    5490:	svclt	0x00082800
    5494:	blcs	e0a0 <__assert_fail@plt+0xc8cc>
    5498:			; <UNDEFINED> instruction: 0xf990d13d
    549c:	strmi	r3, [r0], r0
    54a0:	pkhbtmi	r4, r9, r6, lsl #12
    54a4:	strcs	r4, [r1, -r4, lsl #12]
    54a8:			; <UNDEFINED> instruction: 0x4625b31b
    54ac:			; <UNDEFINED> instruction: 0xf1042b2c
    54b0:	strbmi	r0, [r0], -r1, lsl #8
    54b4:	mulcs	r0, r4, r9
    54b8:	eorle	r4, r1, r0, lsr #13
    54bc:	strtmi	fp, [r5], -r2, ror #19
    54c0:	bl	fe955f68 <__assert_fail@plt+0xfe954794>
    54c4:	eorle	r0, r2, #0, 2
    54c8:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    54cc:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    54d0:	rsceq	lr, r0, #323584	; 0x4f000
    54d4:	vpmax.u8	d15, d3, d7
    54d8:			; <UNDEFINED> instruction: 0xf819db0c
    54dc:	movwmi	r1, #45058	; 0xb002
    54e0:	andcc	pc, r2, r9, lsl #16
    54e4:	mulcc	r0, r5, r9
    54e8:			; <UNDEFINED> instruction: 0xf994b11b
    54ec:	blcs	114f4 <__assert_fail@plt+0xfd20>
    54f0:	ldrdcs	sp, [r0], -fp
    54f4:	mvnshi	lr, #12386304	; 0xbd0000
    54f8:	ldrmi	r1, [r3], -ip, ror #24
    54fc:	ldrb	r4, [r4, r0, lsl #13]
    5500:	svclt	0x00082a00
    5504:	adcmi	r4, r8, #38797312	; 0x2500000
    5508:	smlatbeq	r0, r5, fp, lr
    550c:			; <UNDEFINED> instruction: 0xf04fd3dc
    5510:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    5514:			; <UNDEFINED> instruction: 0xf06f83f8
    5518:			; <UNDEFINED> instruction: 0xe7eb0015
    551c:			; <UNDEFINED> instruction: 0xf381fab1
    5520:	bcs	7a94 <__assert_fail@plt+0x62c0>
    5524:	movwcs	fp, #7944	; 0x1f08
    5528:	svclt	0x00082800
    552c:	bllt	ff0ce138 <__assert_fail@plt+0xff0cc964>
    5530:	mvnsmi	lr, sp, lsr #18
    5534:			; <UNDEFINED> instruction: 0xf9904606
    5538:	ldrmi	r3, [r7], -r0
    553c:	strmi	r4, [r4], -r8, lsl #13
    5540:	strtmi	fp, [r5], -fp, ror #3
    5544:			; <UNDEFINED> instruction: 0xf1042b2c
    5548:	ldrtmi	r0, [r0], -r1, lsl #8
    554c:	mulcs	r0, r4, r9
    5550:	andsle	r4, fp, r6, lsr #12
    5554:			; <UNDEFINED> instruction: 0x4625b9b2
    5558:	bl	fe956000 <__assert_fail@plt+0xfe95482c>
    555c:	andsle	r0, ip, #0, 2
    5560:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    5564:			; <UNDEFINED> instruction: 0xf8d8db0c
    5568:	tstmi	r8, #0
    556c:	andeq	pc, r0, r8, asr #17
    5570:	mulcc	r0, r5, r9
    5574:			; <UNDEFINED> instruction: 0xf994b11b
    5578:	blcs	11580 <__assert_fail@plt+0xfdac>
    557c:	andcs	sp, r0, r1, ror #3
    5580:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5584:	ldrmi	r1, [r3], -ip, ror #24
    5588:	ldrb	r4, [sl, r6, lsl #12]
    558c:	svclt	0x00082a00
    5590:	adcmi	r4, r8, #38797312	; 0x2500000
    5594:	smlatbeq	r0, r5, fp, lr
    5598:			; <UNDEFINED> instruction: 0xf04fd3e2
    559c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    55a0:			; <UNDEFINED> instruction: 0xf06f81f0
    55a4:			; <UNDEFINED> instruction: 0x47700015
    55a8:	mvnsmi	lr, #737280	; 0xb4000
    55ac:	bmi	f56e08 <__assert_fail@plt+0xf55634>
    55b0:	blmi	f56e30 <__assert_fail@plt+0xf5565c>
    55b4:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    55b8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    55bc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    55c0:			; <UNDEFINED> instruction: 0xf04f9303
    55c4:			; <UNDEFINED> instruction: 0xf8cd0300
    55c8:	tstlt	r8, #8
    55cc:	strmi	r6, [r4], -lr
    55d0:	strmi	r6, [r8], lr, lsr #32
    55d4:	stmda	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    55d8:	andls	pc, r0, r0, asr #17
    55dc:			; <UNDEFINED> instruction: 0xf9944607
    55e0:	blcs	e915e8 <__assert_fail@plt+0xe8fe14>
    55e4:	stmdbge	r2, {r1, r5, ip, lr, pc}
    55e8:	strtmi	r2, [r0], -sl, lsl #4
    55ec:			; <UNDEFINED> instruction: 0xf7fb9101
    55f0:			; <UNDEFINED> instruction: 0xf8c8eea4
    55f4:	eorvs	r0, r8, r0
    55f8:	bllt	1a1f6e0 <__assert_fail@plt+0x1a1df0c>
    55fc:	blcs	2c20c <__assert_fail@plt+0x2aa38>
    5600:	adcmi	fp, r3, #24, 30	; 0x60
    5604:			; <UNDEFINED> instruction: 0xf993d028
    5608:	stmdbls	r1, {sp}
    560c:	eorle	r2, r6, sl, lsr sl
    5610:	eorle	r2, r9, sp, lsr #20
    5614:	bmi	94d61c <__assert_fail@plt+0x94be48>
    5618:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    561c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5620:	subsmi	r9, sl, r3, lsl #22
    5624:	andlt	sp, r5, fp, lsr r1
    5628:	mvnshi	lr, #12386304	; 0xbd0000
    562c:	stmdbge	r2, {r0, sl, ip, sp}
    5630:	strtmi	r2, [r0], -sl, lsl #4
    5634:	mcr	7, 4, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    5638:	ldmdavs	fp!, {r3, r5, sp, lr}
    563c:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    5640:			; <UNDEFINED> instruction: 0xf990b150
    5644:	blne	1164c <__assert_fail@plt+0xfe78>
    5648:			; <UNDEFINED> instruction: 0xf080fab0
    564c:	blcs	7b54 <__assert_fail@plt+0x6380>
    5650:	andcs	fp, r1, r8, lsl pc
    5654:	sbcsle	r2, sp, r0, lsl #16
    5658:	rscscc	pc, pc, pc, asr #32
    565c:			; <UNDEFINED> instruction: 0xf993e7db
    5660:	stmdblt	sl, {r0, sp}
    5664:	ldrb	r6, [r6, lr, lsr #32]
    5668:	andcs	r1, sl, #92, 24	; 0x5c00
    566c:	eorsvs	r2, fp, r0, lsl #6
    5670:	movwls	r4, #9760	; 0x2620
    5674:	mcr	7, 3, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    5678:	ldmdavs	fp!, {r3, r5, sp, lr}
    567c:	mvnle	r2, r0, lsl #22
    5680:	blcs	2c290 <__assert_fail@plt+0x2aabc>
    5684:			; <UNDEFINED> instruction: 0xf993d0e8
    5688:	blne	6cd690 <__assert_fail@plt+0x6cbebc>
    568c:			; <UNDEFINED> instruction: 0xf383fab3
    5690:	bcs	7c04 <__assert_fail@plt+0x6430>
    5694:	movwcs	fp, #7960	; 0x1f18
    5698:	adcsle	r2, fp, r0, lsl #22
    569c:			; <UNDEFINED> instruction: 0xf7fbe7dc
    56a0:	svclt	0x0000eed0
    56a4:	andeq	r4, r1, r2, ror r8
    56a8:			; <UNDEFINED> instruction: 0x000001b0
    56ac:	andeq	r4, r1, lr, lsl #16
    56b0:	mvnsmi	lr, #737280	; 0xb4000
    56b4:	stcmi	14, cr1, [sl], #-12
    56b8:	bmi	ab18d4 <__assert_fail@plt+0xab0100>
    56bc:	movwcs	fp, #7960	; 0x1f18
    56c0:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    56c4:	movwcs	fp, #3848	; 0xf08
    56c8:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    56cc:			; <UNDEFINED> instruction: 0xf04f9203
    56d0:	blcs	5ed8 <__assert_fail@plt+0x4704>
    56d4:	svcge	0x0001d03f
    56d8:	strmi	sl, [sp], -r2, lsl #28
    56dc:	blx	fed7d730 <__assert_fail@plt+0xfed7bf5c>
    56e0:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    56e4:	svclt	0x00082c00
    56e8:	strbmi	r2, [r1, #769]	; 0x301
    56ec:			; <UNDEFINED> instruction: 0xf043bf18
    56f0:	bllt	8c62fc <__assert_fail@plt+0x8c4b28>
    56f4:	strtmi	r4, [r9], -sl, asr #12
    56f8:			; <UNDEFINED> instruction: 0xf7fc4620
    56fc:	ldmiblt	r0!, {r1, r6, fp, sp, lr, pc}^
    5700:	andeq	lr, r9, r4, lsl #22
    5704:	ldrtmi	r4, [r9], -r5, asr #8
    5708:	mrc2	7, 2, pc, cr14, cr14, {7}
    570c:			; <UNDEFINED> instruction: 0x46044631
    5710:			; <UNDEFINED> instruction: 0xf7fe4628
    5714:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    5718:	bl	66b724 <__assert_fail@plt+0x669f50>
    571c:	strmi	r0, [r5], -r8, lsl #6
    5720:	blcs	79754 <__assert_fail@plt+0x77f80>
    5724:			; <UNDEFINED> instruction: 0xb11cd1db
    5728:	mulcc	r0, r4, r9
    572c:	andle	r2, r4, pc, lsr #22
    5730:			; <UNDEFINED> instruction: 0xf995b12d
    5734:	blcs	bd173c <__assert_fail@plt+0xbcff68>
    5738:	ldrdcs	sp, [r1], -r1
    573c:	andcs	lr, r0, r0
    5740:	blmi	217f6c <__assert_fail@plt+0x216798>
    5744:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5748:	blls	df7b8 <__assert_fail@plt+0xddfe4>
    574c:	qaddle	r4, sl, r4
    5750:	pop	{r0, r2, ip, sp, pc}
    5754:			; <UNDEFINED> instruction: 0x461883f0
    5758:			; <UNDEFINED> instruction: 0xf7fbe7f2
    575c:	svclt	0x0000ee72
    5760:	andeq	r4, r1, r8, ror #14
    5764:			; <UNDEFINED> instruction: 0x000001b0
    5768:	andeq	r4, r1, r4, ror #13
    576c:	mvnsmi	lr, #737280	; 0xb4000
    5770:	movweq	lr, #6736	; 0x1a50
    5774:	strmi	sp, [ip], -r5, lsr #32
    5778:			; <UNDEFINED> instruction: 0x46054616
    577c:	cmnlt	r1, #56, 6	; 0xe0000000
    5780:	svc	0x000ef7fb
    5784:	addsmi	r4, lr, #201326595	; 0xc000003
    5788:	svclt	0x00884607
    578c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5790:	bl	1bb7e8 <__assert_fail@plt+0x1ba014>
    5794:			; <UNDEFINED> instruction: 0xf1090900
    5798:			; <UNDEFINED> instruction: 0xf7fb0001
    579c:	strmi	lr, [r0], sl, lsr #29
    57a0:	strtmi	fp, [r9], -r0, ror #2
    57a4:			; <UNDEFINED> instruction: 0xf7fb463a
    57a8:	bl	241048 <__assert_fail@plt+0x23f874>
    57ac:	ldrtmi	r0, [r2], -r7
    57b0:			; <UNDEFINED> instruction: 0xf7fb4621
    57b4:	movwcs	lr, #3616	; 0xe20
    57b8:	andcc	pc, r9, r8, lsl #16
    57bc:	pop	{r6, r9, sl, lr}
    57c0:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    57c4:	mvnsmi	lr, #12386304	; 0xbd0000
    57c8:			; <UNDEFINED> instruction: 0xf7fb4478
    57cc:			; <UNDEFINED> instruction: 0x4620be31
    57d0:	pop	{r0, r4, r9, sl, lr}
    57d4:			; <UNDEFINED> instruction: 0xf7fb43f8
    57d8:	pop	{r0, r1, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    57dc:			; <UNDEFINED> instruction: 0xf7fb43f8
    57e0:	svclt	0x0000be27
    57e4:	andeq	r3, r0, ip, lsr #5
    57e8:			; <UNDEFINED> instruction: 0x460ab538
    57ec:	strmi	r4, [ip], -r5, lsl #12
    57f0:			; <UNDEFINED> instruction: 0x4608b119
    57f4:	mrc	7, 6, APSR_nzcv, cr4, cr11, {7}
    57f8:	strtmi	r4, [r1], -r2, lsl #12
    57fc:	pop	{r3, r5, r9, sl, lr}
    5800:			; <UNDEFINED> instruction: 0xf7ff4038
    5804:	svclt	0x0000bfb3
    5808:	tstcs	r1, lr, lsl #8
    580c:	addlt	fp, r5, r0, lsl r5
    5810:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5814:			; <UNDEFINED> instruction: 0xf8dfab07
    5818:	strmi	ip, [r4], -r0, rrx
    581c:			; <UNDEFINED> instruction: 0xf85344fe
    5820:	stmdage	r2, {r2, r8, r9, fp, sp}
    5824:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    5828:	ldrdgt	pc, [r0], -ip
    582c:	andgt	pc, ip, sp, asr #17
    5830:	stceq	0, cr15, [r0], {79}	; 0x4f
    5834:			; <UNDEFINED> instruction: 0xf7fb9301
    5838:	cdpne	14, 0, cr14, cr2, cr12, {7}
    583c:	strcs	fp, [r0], #-4024	; 0xfffff048
    5840:	strtmi	sp, [r0], -r7, lsl #22
    5844:			; <UNDEFINED> instruction: 0xf7ff9902
    5848:			; <UNDEFINED> instruction: 0x4604ff91
    584c:			; <UNDEFINED> instruction: 0xf7fb9802
    5850:	bmi	2c0ec0 <__assert_fail@plt+0x2bf6ec>
    5854:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    5858:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    585c:	subsmi	r9, sl, r3, lsl #22
    5860:	strtmi	sp, [r0], -r5, lsl #2
    5864:	pop	{r0, r2, ip, sp, pc}
    5868:	andlt	r4, r3, r0, lsl r0
    586c:			; <UNDEFINED> instruction: 0xf7fb4770
    5870:	svclt	0x0000ede8
    5874:	andeq	r4, r1, ip, lsl #12
    5878:			; <UNDEFINED> instruction: 0x000001b0
    587c:	ldrdeq	r4, [r1], -r2
    5880:	mvnsmi	lr, #737280	; 0xb4000
    5884:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    5888:	bmi	d572f4 <__assert_fail@plt+0xd55b20>
    588c:	blmi	d71aa0 <__assert_fail@plt+0xd702cc>
    5890:			; <UNDEFINED> instruction: 0xf996447a
    5894:	ldmpl	r3, {lr}^
    5898:	movwls	r6, #6171	; 0x181b
    589c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    58a0:	eorsle	r2, r4, r0, lsl #24
    58a4:	strmi	r4, [r8], r5, lsl #12
    58a8:			; <UNDEFINED> instruction: 0x46394630
    58ac:	svc	0x008cf7fb
    58b0:			; <UNDEFINED> instruction: 0x56361834
    58b4:	suble	r2, ip, r0, lsl #28
    58b8:	svceq	0x0000f1b9
    58bc:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    58c0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    58c4:	mrc	7, 3, APSR_nzcv, cr2, cr11, {7}
    58c8:	eorsle	r2, r5, r0, lsl #16
    58cc:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    58d0:	movwcs	r4, #1641	; 0x669
    58d4:	andvs	pc, r0, sp, lsl #17
    58d8:			; <UNDEFINED> instruction: 0xf88d4648
    58dc:			; <UNDEFINED> instruction: 0xf7fe3001
    58e0:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    58e4:	andeq	pc, r0, r8, asr #17
    58e8:	mulcc	r1, r3, r9
    58ec:	svclt	0x00181af6
    58f0:	blcs	f0fc <__assert_fail@plt+0xd928>
    58f4:	strcs	fp, [r1], -r8, lsl #30
    58f8:	andcc	fp, r2, lr, asr fp
    58fc:	strtpl	r1, [r1], -r6, lsr #16
    5900:			; <UNDEFINED> instruction: 0x4638b119
    5904:	mrc	7, 2, APSR_nzcv, cr2, cr11, {7}
    5908:			; <UNDEFINED> instruction: 0x464cb318
    590c:	bmi	5dd9cc <__assert_fail@plt+0x5dc1f8>
    5910:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    5914:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5918:	subsmi	r9, sl, r1, lsl #22
    591c:			; <UNDEFINED> instruction: 0x4620d11e
    5920:	pop	{r0, r1, ip, sp, pc}
    5924:			; <UNDEFINED> instruction: 0x463983f0
    5928:			; <UNDEFINED> instruction: 0xf7fb4620
    592c:			; <UNDEFINED> instruction: 0xf8c8ed12
    5930:	strtmi	r0, [r0], #-0
    5934:	strb	r6, [sl, r8, lsr #32]!
    5938:			; <UNDEFINED> instruction: 0x46204639
    593c:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    5940:	andeq	pc, r0, r8, asr #17
    5944:	strtpl	r1, [r1], -r6, lsr #16
    5948:			; <UNDEFINED> instruction: 0x4638b131
    594c:	mcr	7, 1, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    5950:	eorvs	fp, ip, r0, lsl r9
    5954:	ldrb	r2, [sl, r0, lsl #8]
    5958:	ldrb	r6, [r8, lr, lsr #32]
    595c:	ldcl	7, cr15, [r0, #-1004]!	; 0xfffffc14
    5960:	muleq	r1, r8, r5
    5964:			; <UNDEFINED> instruction: 0x000001b0
    5968:	andeq	r3, r0, r6, lsr #22
    596c:	andeq	r4, r1, r6, lsl r5
    5970:			; <UNDEFINED> instruction: 0x4604b510
    5974:	stmdacs	sl, {r0, sp, lr, pc}
    5978:	strtmi	sp, [r0], -r6
    597c:	mrc	7, 3, APSR_nzcv, cr4, cr11, {7}
    5980:	mvnsle	r1, r3, asr #24
    5984:	ldclt	0, cr2, [r0, #-4]
    5988:	ldclt	0, cr2, [r0, #-0]
    598c:	bmi	7329cc <__assert_fail@plt+0x7311f8>
    5990:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    5994:	addlt	fp, r3, r0, ror r5
    5998:	ldcmi	8, cr5, [fp], {211}	; 0xd3
    599c:	movwls	r6, #6171	; 0x181b
    59a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    59a4:	ldrbtmi	r9, [ip], #-3335	; 0xfffff2f9
    59a8:	blmi	631e30 <__assert_fail@plt+0x63065c>
    59ac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    59b0:	ldrle	r0, [r9, #-475]	; 0xfffffe25
    59b4:	stmiapl	r4!, {r1, r2, r4, r8, r9, fp, lr}^
    59b8:	strtmi	sl, [sl], -r8, lsl #22
    59bc:	stmdavs	r0!, {r0, r8, sp}
    59c0:			; <UNDEFINED> instruction: 0xf7fb9300
    59c4:	stmdavs	r1!, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    59c8:			; <UNDEFINED> instruction: 0xf7fb200a
    59cc:	bmi	481464 <__assert_fail@plt+0x47fc90>
    59d0:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    59d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    59d8:	subsmi	r9, sl, r1, lsl #22
    59dc:	andlt	sp, r3, lr, lsl #2
    59e0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    59e4:	ldrbmi	fp, [r0, -r3]!
    59e8:	strmi	r4, [r3], -r9, lsl #28
    59ec:	tstcs	r1, sl, lsl #20
    59f0:	ldrbtmi	r5, [sl], #-2468	; 0xfffff65c
    59f4:			; <UNDEFINED> instruction: 0xf7fb6820
    59f8:			; <UNDEFINED> instruction: 0xe7ddee58
    59fc:	stc	7, cr15, [r0, #-1004]!	; 0xfffffc14
    5a00:	muleq	r1, r6, r4
    5a04:			; <UNDEFINED> instruction: 0x000001b0
    5a08:	andeq	r4, r1, r2, lsl #9
    5a0c:	andeq	r4, r1, r0, ror #12
    5a10:			; <UNDEFINED> instruction: 0x000001b4
    5a14:	andeq	r4, r1, r6, asr r4
    5a18:	strdeq	r3, [r0], -sl
    5a1c:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
    5a20:	ldcmi	0, cr11, [r3], {130}	; 0x82
    5a24:	ldmdbmi	r3, {r2, r8, r9, fp, sp, pc}
    5a28:	ldmdami	r3, {r2, r3, r4, r5, r6, sl, lr}
    5a2c:	blcs	143b80 <__assert_fail@plt+0x1423ac>
    5a30:	ldrbtmi	r5, [r8], #-2145	; 0xfffff79f
    5a34:	stmdavs	r9, {r0, r4, sl, fp, lr}
    5a38:			; <UNDEFINED> instruction: 0xf04f9101
    5a3c:	movwls	r0, #256	; 0x100
    5a40:	stmdbpl	r4, {r0, r8, sp}
    5a44:			; <UNDEFINED> instruction: 0xf7fb6820
    5a48:	stmdavs	r1!, {r3, r5, r6, r8, sl, fp, sp, lr, pc}
    5a4c:			; <UNDEFINED> instruction: 0xf7fb200a
    5a50:	bmi	3013e0 <__assert_fail@plt+0x2ffc0c>
    5a54:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5a58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5a5c:	subsmi	r9, sl, r1, lsl #22
    5a60:	andlt	sp, r2, r4, lsl #2
    5a64:			; <UNDEFINED> instruction: 0x4010e8bd
    5a68:	ldrbmi	fp, [r0, -r4]!
    5a6c:	stcl	7, cr15, [r8], #1004	; 0x3ec
    5a70:	andeq	r4, r1, r0, lsl #8
    5a74:			; <UNDEFINED> instruction: 0x000001b0
    5a78:	strdeq	r4, [r1], -r6
    5a7c:			; <UNDEFINED> instruction: 0x000001b4
    5a80:	ldrdeq	r4, [r1], -r2
    5a84:	mvnsmi	lr, sp, lsr #18
    5a88:	strmi	fp, [sp], -r4, lsl #1
    5a8c:			; <UNDEFINED> instruction: 0x46044616
    5a90:			; <UNDEFINED> instruction: 0xf7fb9003
    5a94:	ldrcc	lr, [r0], #-3492	; 0xfffff25c
    5a98:	orrpl	pc, r0, #1325400064	; 0x4f000000
    5a9c:	ldrmi	r2, [r9], -r0, lsl #14
    5aa0:	strmi	r2, [r0], r1, lsl #4
    5aa4:			; <UNDEFINED> instruction: 0xf8c84620
    5aa8:	strls	r7, [r1], -r0
    5aac:			; <UNDEFINED> instruction: 0xf7fb9500
    5ab0:	mcrne	12, 0, lr, cr3, cr12, {4}
    5ab4:			; <UNDEFINED> instruction: 0xf5b3db0a
    5ab8:	svclt	0x00a25f80
    5abc:			; <UNDEFINED> instruction: 0x2324463c
    5ac0:	andcc	pc, r0, r8, asr #17
    5ac4:	andlt	r4, r4, r0, lsr #12
    5ac8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5acc:	ldrdmi	pc, [r0], -r8
    5ad0:	tstcs	r6, #28, 18	; 0x70000
    5ad4:	andcc	pc, r0, r8, asr #17
    5ad8:			; <UNDEFINED> instruction: 0x463ce7f4
    5adc:	svclt	0x0000e7f2
    5ae0:	stmiavs	r1, {r1, r6, fp, sp, lr}^
    5ae4:			; <UNDEFINED> instruction: 0x4614b530
    5ae8:	bicslt	fp, r1, r5, lsl #1
    5aec:			; <UNDEFINED> instruction: 0xf992b322
    5af0:			; <UNDEFINED> instruction: 0xf1003000
    5af4:	cfldrsmi	mvf0, [r2, #-64]	; 0xffffffc0
    5af8:			; <UNDEFINED> instruction: 0xf44f2b2f
    5afc:	svclt	0x00085380
    5b00:	strtmi	r3, [r0], -r1, lsl #4
    5b04:	andne	lr, r1, #3358720	; 0x334000
    5b08:			; <UNDEFINED> instruction: 0x4619447d
    5b0c:	strls	r2, [r0, #-513]	; 0xfffffdff
    5b10:	mrc	7, 2, APSR_nzcv, cr4, cr11, {7}
    5b14:	svclt	0x00b82800
    5b18:	blle	8eb20 <__assert_fail@plt+0x8d34c>
    5b1c:	svcpl	0x0080f5b0
    5b20:	strtmi	sp, [r0], -r2, lsl #20
    5b24:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    5b28:	ldcl	7, cr15, [r8, #-1004]	; 0xfffffc14
    5b2c:			; <UNDEFINED> instruction: 0x23242400
    5b30:	strtmi	r6, [r0], -r3
    5b34:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    5b38:	strtmi	r4, [r0], -ip, lsl #12
    5b3c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    5b40:	andeq	r3, r0, ip, ror #17
    5b44:	addlt	fp, r4, r0, ror r5
    5b48:	bmi	c59410 <__assert_fail@plt+0xc57c3c>
    5b4c:	ldrbtmi	r4, [lr], #-2865	; 0xfffff4cf
    5b50:	cfldrsmi	mvf4, [r1, #-488]!	; 0xfffffe18
    5b54:	ldmpl	r3, {r2, r4, r5, fp, sp, lr}^
    5b58:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    5b5c:			; <UNDEFINED> instruction: 0xf04f9303
    5b60:	mrslt	r0, SPSR_mon
    5b64:	blmi	ad8420 <__assert_fail@plt+0xad6c4c>
    5b68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5b6c:	blls	dfbdc <__assert_fail@plt+0xde408>
    5b70:	qdaddle	r4, sl, r9
    5b74:	ldcllt	0, cr11, [r0, #-16]!
    5b78:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    5b7c:	ldc	7, cr15, [r2], #1004	; 0x3ec
    5b80:	strtmi	fp, [r2], -r0, lsl #3
    5b84:			; <UNDEFINED> instruction: 0xf7fba902
    5b88:	bls	c0fa8 <__assert_fail@plt+0xbf7d4>
    5b8c:			; <UNDEFINED> instruction: 0xb12a4604
    5b90:	ldrmi	r4, [r0], -r4, lsr #18
    5b94:			; <UNDEFINED> instruction: 0xf7fb4479
    5b98:	strhlt	lr, [r0, #-190]	; 0xffffff42
    5b9c:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    5ba0:	ldmdblt	ip!, {r2, r3, r4, sp, lr}
    5ba4:	bmi	84e7b4 <__assert_fail@plt+0x84cfe0>
    5ba8:	andsvs	r4, r3, sl, ror r4
    5bac:			; <UNDEFINED> instruction: 0xf64fe7da
    5bb0:	ldrshtvs	r7, [r4], -pc
    5bb4:	bl	ff7c3ba8 <__assert_fail@plt+0xff7c23d4>
    5bb8:			; <UNDEFINED> instruction: 0xf7fb4606
    5bbc:	addmi	lr, r6, #96, 24	; 0x6000
    5bc0:	mrcmi	0, 0, sp, cr11, cr7, {0}
    5bc4:	strvc	pc, [r0], #68	; 0x44
    5bc8:	ldrbtmi	r4, [lr], #-2586	; 0xfffff5e6
    5bcc:	stmiapl	fp!, {r2, r4, r5, sp, lr}
    5bd0:	ldmdavs	sp, {r0, r3, r4, sl, fp, lr}
    5bd4:	stcl	7, cr15, [r6], {251}	; 0xfb
    5bd8:	ldrbtmi	r4, [ip], #-2584	; 0xfffff5e8
    5bdc:	strls	r2, [r0], #-257	; 0xfffffeff
    5be0:			; <UNDEFINED> instruction: 0x4603447a
    5be4:			; <UNDEFINED> instruction: 0xf7fb4628
    5be8:	ldmdavs	r3!, {r5, r6, r8, sl, fp, sp, lr, pc}
    5bec:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    5bf0:			; <UNDEFINED> instruction: 0xf7fbe7d9
    5bf4:			; <UNDEFINED> instruction: 0x4606ed1a
    5bf8:	mcrr	7, 15, pc, lr, cr11	; <UNPREDICTABLE>
    5bfc:	svclt	0x00084286
    5c00:	movweq	pc, #8260	; 0x2044	; <UNPREDICTABLE>
    5c04:			; <UNDEFINED> instruction: 0xe7ced1dd
    5c08:	ldc	7, cr15, [sl], {251}	; 0xfb
    5c0c:			; <UNDEFINED> instruction: 0x000144be
    5c10:	ldrdeq	r4, [r1], -r8
    5c14:			; <UNDEFINED> instruction: 0x000001b0
    5c18:	ldrdeq	r4, [r1], -r0
    5c1c:	andeq	r4, r1, r0, asr #5
    5c20:	andeq	r3, r0, r2, lsl #17
    5c24:	andeq	r3, r0, r0, lsr #13
    5c28:	andeq	r4, r1, lr, ror #8
    5c2c:	andeq	r4, r1, r4, ror #8
    5c30:	andeq	r4, r1, r2, asr #8
    5c34:			; <UNDEFINED> instruction: 0x000001b4
    5c38:	andeq	r3, r0, lr, ror #16
    5c3c:	andeq	r3, r0, ip, lsr #16
    5c40:	stmvs	r3, {r4, r8, ip, sp, pc}
    5c44:	addvs	r3, r3, r1, lsl #6
    5c48:	svclt	0x00004770
    5c4c:	ldrblt	r6, [r0, #2051]!	; 0x803
    5c50:	vmulmi.f64	d2, d0, d0
    5c54:	ldrbtmi	fp, [lr], #-131	; 0xffffff7d
    5c58:	strmi	sp, [r5], -pc, lsr #20
    5c5c:			; <UNDEFINED> instruction: 0xb129460c
    5c60:			; <UNDEFINED> instruction: 0xf7fb4608
    5c64:	strmi	lr, [r4], -r8, ror #23
    5c68:	eorle	r2, pc, r0, lsl #16
    5c6c:			; <UNDEFINED> instruction: 0xf7fb68e8
    5c70:	blmi	680aa0 <__assert_fail@plt+0x67f2cc>
    5c74:	ldrbtmi	r6, [fp], #-236	; 0xffffff14
    5c78:			; <UNDEFINED> instruction: 0xf0106818
    5c7c:	tstle	r1, r4
    5c80:	ldcllt	0, cr11, [r0, #12]!
    5c84:	ldmpl	r3!, {r0, r2, r4, r8, r9, fp, lr}^
    5c88:	ldmdavs	pc, {r0, r2, r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
    5c8c:	stcl	7, cr15, [sl], #-1004	; 0xfffffc14
    5c90:	ldrbtmi	r4, [lr], #-2324	; 0xfffff6ec
    5c94:	ldrbtmi	r4, [r9], #-2580	; 0xfffff5ec
    5c98:	tstls	r1, r0, lsl #12
    5c9c:	tstcs	r1, sl, ror r4
    5ca0:	ldrtmi	r4, [r8], -r3, lsl #12
    5ca4:	stc	7, cr15, [r0, #-1004]	; 0xfffffc14
    5ca8:			; <UNDEFINED> instruction: 0x46284910
    5cac:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    5cb0:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    5cb4:	andlt	r2, r3, r0
    5cb8:	blmi	375480 <__assert_fail@plt+0x373cac>
    5cbc:	stmdbmi	sp, {r0, r2, r3, r5, r6, r9, sp}
    5cc0:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    5cc4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5cc8:	stc	7, cr15, [r4, #1004]	; 0x3ec
    5ccc:	andeq	pc, fp, pc, rrx
    5cd0:	svclt	0x0000e7d6
    5cd4:	ldrdeq	r4, [r1], -r2
    5cd8:	muleq	r1, r6, r3
    5cdc:			; <UNDEFINED> instruction: 0x000001b4
    5ce0:			; <UNDEFINED> instruction: 0x000037b6
    5ce4:	andeq	r3, r0, r6, ror #15
    5ce8:	ldrdeq	r3, [r0], -r0
    5cec:	ldrdeq	r3, [r0], -r2
    5cf0:	strdeq	r3, [r0], -r6
    5cf4:	andeq	r3, r0, ip, lsl #15
    5cf8:	muleq	r0, r6, r7
    5cfc:	stmiavs	r0, {r8, ip, sp, pc}^
    5d00:	svclt	0x00004770
    5d04:			; <UNDEFINED> instruction: 0x4605b5f0
    5d08:	addlt	r4, r3, sp, lsl lr
    5d0c:	ldrbtmi	r4, [lr], #-1548	; 0xfffff9f4
    5d10:	strmi	fp, [r8], -r1, lsr #2
    5d14:	bl	fe3c3d08 <__assert_fail@plt+0xfe3c2534>
    5d18:	cmnlt	r0, #4, 12	; 0x400000
    5d1c:	stmdacs	r0, {r3, r5, fp, sp, lr}
    5d20:			; <UNDEFINED> instruction: 0xf7fbdb04
    5d24:			; <UNDEFINED> instruction: 0xf04fed3a
    5d28:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
    5d2c:			; <UNDEFINED> instruction: 0xf7fb6868
    5d30:	blmi	5409e0 <__assert_fail@plt+0x53f20c>
    5d34:	ldrbtmi	r6, [fp], #-108	; 0xffffff94
    5d38:			; <UNDEFINED> instruction: 0xf0106818
    5d3c:	tstle	r1, r4
    5d40:	ldcllt	0, cr11, [r0, #12]!
    5d44:	ldmpl	r3!, {r4, r8, r9, fp, lr}^
    5d48:	ldmdavs	pc, {r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
    5d4c:	stc	7, cr15, [sl], {251}	; 0xfb
    5d50:	ldrbtmi	r4, [lr], #-2319	; 0xfffff6f1
    5d54:	ldrbtmi	r4, [r9], #-2575	; 0xfffff5f1
    5d58:	tstls	r1, r0, lsl #12
    5d5c:	tstcs	r1, sl, ror r4
    5d60:	ldrtmi	r4, [r8], -r3, lsl #12
    5d64:	stc	7, cr15, [r0], #1004	; 0x3ec
    5d68:	strtmi	r4, [r8], -fp, lsl #18
    5d6c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    5d70:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    5d74:	andlt	r2, r3, r0
    5d78:			; <UNDEFINED> instruction: 0xf06fbdf0
    5d7c:	ldrb	r0, [pc, fp]
    5d80:	andeq	r4, r1, sl, lsl r1
    5d84:	ldrdeq	r4, [r1], -r6
    5d88:			; <UNDEFINED> instruction: 0x000001b4
    5d8c:	strdeq	r3, [r0], -r6
    5d90:	andeq	r3, r0, r6, lsr #14
    5d94:	andeq	r3, r0, r0, lsl r7
    5d98:	andeq	r3, r0, r6, lsr #14
    5d9c:	stmdavs	r0, {r8, ip, sp, pc}^
    5da0:	svclt	0x00004770
    5da4:	ldrblt	r4, [r0, #-2838]!	; 0xfffff4ea
    5da8:			; <UNDEFINED> instruction: 0x4604447b
    5dac:	ldreq	pc, [r0, #-577]	; 0xfffffdbf
    5db0:	vtst.8	d22, d1, d8
    5db4:	cmnpl	r1, r4, lsl r3
    5db8:	rscpl	fp, r2, r2, lsl #1
    5dbc:	blmi	447acc <__assert_fail@plt+0x4462f8>
    5dc0:	strle	r4, [r2], #-1147	; 0xfffffb85
    5dc4:	andlt	r2, r2, r0
    5dc8:	bmi	3f5390 <__assert_fail@plt+0x3f3bbc>
    5dcc:	ldmpl	fp, {r0, r1, r2, r3, r8, sl, fp, lr}
    5dd0:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    5dd4:	bl	ff1c3dc8 <__assert_fail@plt+0xff1c25f4>
    5dd8:	bmi	398214 <__assert_fail@plt+0x396a40>
    5ddc:	strls	r4, [r0, #-1145]	; 0xfffffb87
    5de0:	tstls	r1, sl, ror r4
    5de4:	strmi	r2, [r3], -r1, lsl #2
    5de8:			; <UNDEFINED> instruction: 0xf7fb4630
    5dec:	stmdbmi	sl, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}
    5df0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5df4:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
    5df8:	andlt	r2, r2, r0
    5dfc:	svclt	0x0000bd70
    5e00:	andeq	r4, r1, r4, ror #4
    5e04:	andeq	r4, r1, r8, rrx
    5e08:			; <UNDEFINED> instruction: 0x000001b4
    5e0c:	andeq	r3, r0, r8, ror r6
    5e10:	andeq	r3, r0, r0, lsr #13
    5e14:	andeq	r3, r0, ip, lsl #13
    5e18:			; <UNDEFINED> instruction: 0x000036b2
    5e1c:	vand	d27, d1, d0
    5e20:	stmiapl	r0, {r4, r8, r9}^
    5e24:	svclt	0x00004770
    5e28:	vmax.s8	d20, d1, d2
    5e2c:	andcs	r0, r0, r8, lsl r3
    5e30:			; <UNDEFINED> instruction: 0x477050d1
    5e34:	strdlt	fp, [r3], r0
    5e38:	ldrbtmi	r4, [sp], #-3369	; 0xfffff2d7
    5e3c:	suble	r2, r4, r0, lsl #16
    5e40:	strmi	r6, [r4], -r3, asr #16
    5e44:	eorsle	r2, r6, r0, lsl #22
    5e48:	blcs	1fe5c <__assert_fail@plt+0x1e688>
    5e4c:	ldrmi	sp, [r8], -r2, lsl #22
    5e50:	ldcllt	0, cr11, [r0, #12]!
    5e54:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    5e58:	teqlt	r8, #6291456	; 0x600000
    5e5c:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    5e60:	smmlaeq	fp, fp, r8, r6
    5e64:	ldrtmi	sp, [r0], -r9, lsl #8
    5e68:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    5e6c:	bl	bc3e60 <__assert_fail@plt+0xbc268c>
    5e70:	eorvs	r4, r0, r3, lsl #12
    5e74:	andlt	r4, r3, r8, lsl r6
    5e78:	blmi	6f5640 <__assert_fail@plt+0x6f3e6c>
    5e7c:	ldcmi	8, cr5, [fp, #-940]	; 0xfffffc54
    5e80:			; <UNDEFINED> instruction: 0xf7fb681f
    5e84:	ldmdbmi	sl, {r4, r5, r6, r8, r9, fp, sp, lr, pc}
    5e88:	bmi	697084 <__assert_fail@plt+0x6958b0>
    5e8c:	strls	r4, [r0, #-1145]	; 0xfffffb87
    5e90:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    5e94:	strmi	r2, [r3], -r1, lsl #2
    5e98:			; <UNDEFINED> instruction: 0xf7fb4638
    5e9c:	ldmdbmi	r6, {r1, r2, sl, fp, sp, lr, pc}
    5ea0:			; <UNDEFINED> instruction: 0x46204632
    5ea4:			; <UNDEFINED> instruction: 0xf7ff4479
    5ea8:			; <UNDEFINED> instruction: 0xe7dcfd71
    5eac:	bl	fe5c3ea0 <__assert_fail@plt+0xfe5c26cc>
    5eb0:	subsmi	r6, fp, #196608	; 0x30000
    5eb4:	blmi	47fde8 <__assert_fail@plt+0x47e614>
    5eb8:	ldmdbmi	r1, {r0, r3, r6, r7, r9, sp}
    5ebc:	ldrbtmi	r4, [fp], #-2065	; 0xfffff7ef
    5ec0:	tstcc	r4, #2030043136	; 0x79000000
    5ec4:			; <UNDEFINED> instruction: 0xf7fb4478
    5ec8:	blmi	4010e8 <__assert_fail@plt+0x3ff914>
    5ecc:	stmdbmi	pc, {r3, r6, r7, r9, sp}	; <UNPREDICTABLE>
    5ed0:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    5ed4:	tstcc	r4, #2030043136	; 0x79000000
    5ed8:			; <UNDEFINED> instruction: 0xf7fb4478
    5edc:	svclt	0x0000ec7c
    5ee0:	andeq	r3, r1, lr, ror #31
    5ee4:	andeq	r4, r1, lr, lsr #3
    5ee8:			; <UNDEFINED> instruction: 0x000001b4
    5eec:	andeq	r3, r0, r0, asr #11
    5ef0:	strdeq	r3, [r0], -r0
    5ef4:	ldrdeq	r3, [r0], -sl
    5ef8:	andeq	r3, r0, r4, lsr #12
    5efc:	strdeq	r3, [r0], -sl
    5f00:	muleq	r0, r0, r5
    5f04:	strdeq	r3, [r0], -r4
    5f08:	andeq	r3, r0, r6, ror #13
    5f0c:	andeq	r3, r0, ip, ror r5
    5f10:	ldrdeq	r3, [r0], -ip
    5f14:	ldrblt	r4, [r0, #-2844]!	; 0xfffff4e4
    5f18:	addlt	r4, r2, fp, ror r4
    5f1c:	strmi	fp, [r4], -r8, asr #6
    5f20:	stmdacs	r0, {fp, sp, lr}
    5f24:	bmi	67cb50 <__assert_fail@plt+0x67b37c>
    5f28:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    5f2c:	strle	r0, [r6], #-1874	; 0xfffff8ae
    5f30:	ldc	7, cr15, [r2], #-1004	; 0xfffffc14
    5f34:	mvnscc	pc, #79	; 0x4f
    5f38:	andlt	r6, r2, r3, lsr #32
    5f3c:	bmi	535504 <__assert_fail@plt+0x533d30>
    5f40:	ldmpl	fp, {r2, r4, r8, sl, fp, lr}
    5f44:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    5f48:	bl	343f3c <__assert_fail@plt+0x342768>
    5f4c:	bmi	4d839c <__assert_fail@plt+0x4d6bc8>
    5f50:	strls	r4, [r0, #-1145]	; 0xfffffb87
    5f54:	tstls	r1, sl, ror r4
    5f58:	strmi	r2, [r3], -r1, lsl #2
    5f5c:			; <UNDEFINED> instruction: 0xf7fb4630
    5f60:	stmdbmi	pc, {r2, r5, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    5f64:	stmdavs	r2!, {r5, r9, sl, lr}^
    5f68:			; <UNDEFINED> instruction: 0xf7ff4479
    5f6c:	stmdavs	r0!, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}
    5f70:	blmi	33fef0 <__assert_fail@plt+0x33e71c>
    5f74:	stmdbmi	ip, {r1, r3, r4, r6, r7, r9, sp}
    5f78:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
    5f7c:			; <UNDEFINED> instruction: 0x33284479
    5f80:			; <UNDEFINED> instruction: 0xf7fb4478
    5f84:	svclt	0x0000ec28
    5f88:	andeq	r3, r1, r0, lsl pc
    5f8c:	andeq	r4, r1, r4, ror #1
    5f90:			; <UNDEFINED> instruction: 0x000001b4
    5f94:	andeq	r3, r0, r4, lsl #10
    5f98:	andeq	r3, r0, ip, lsr #10
    5f9c:	andeq	r3, r0, r8, lsl r5
    5fa0:	andeq	r3, r0, r4, ror r5
    5fa4:	andeq	r3, r0, lr, lsr r6
    5fa8:	ldrdeq	r3, [r0], -r4
    5fac:	andeq	r3, r0, r4, lsr r5
    5fb0:	ldrbtmi	r4, [sl], #-2593	; 0xfffff5df
    5fb4:	stmvs	r3, {r4, r5, r8, r9, ip, sp, pc}
    5fb8:	blcc	73580 <__assert_fail@plt+0x71dac>
    5fbc:	addlt	r2, r2, r0, lsl #22
    5fc0:	addvs	r4, r3, r4, lsl #12
    5fc4:	andlt	sp, r2, r1, lsl #26
    5fc8:	blmi	735590 <__assert_fail@plt+0x733dbc>
    5fcc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5fd0:	ldrle	r0, [r8], #-1883	; 0xfffff8a5
    5fd4:	tsteq	r0, #268435460	; 0x10000004	; <UNPREDICTABLE>
    5fd8:			; <UNDEFINED> instruction: 0xb12358e3
    5fdc:	tsteq	r4, #268435460	; 0x10000004	; <UNPREDICTABLE>
    5fe0:	stmiapl	r3!, {r5, r9, sl, lr}^
    5fe4:			; <UNDEFINED> instruction: 0x46204798
    5fe8:			; <UNDEFINED> instruction: 0xff94f7ff
    5fec:			; <UNDEFINED> instruction: 0xf7fb6860
    5ff0:	stmiavs	r0!, {r1, r3, r6, r7, r8, fp, sp, lr, pc}^
    5ff4:	stmib	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ff8:	andlt	r4, r2, r0, lsr #12
    5ffc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    6000:	ldmiblt	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6004:	blmi	397dcc <__assert_fail@plt+0x3965f8>
    6008:	ldmpl	r3, {r1, r2, r3, r8, sl, fp, lr}^
    600c:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    6010:	b	fea44004 <__assert_fail@plt+0xfea42830>
    6014:	bmi	35844c <__assert_fail@plt+0x356c78>
    6018:	strls	r4, [r0, #-1145]	; 0xfffffb87
    601c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    6020:	strmi	r2, [r3], -r1, lsl #2
    6024:			; <UNDEFINED> instruction: 0xf7fb4630
    6028:	stmdbmi	r9, {r6, r8, r9, fp, sp, lr, pc}
    602c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6030:	stc2	7, cr15, [ip], #1020	; 0x3fc
    6034:	svclt	0x0000e7ce
    6038:	andeq	r3, r1, r6, ror lr
    603c:	andeq	r4, r1, r0, asr #32
    6040:			; <UNDEFINED> instruction: 0x000001b4
    6044:	andeq	r3, r0, ip, lsr r4
    6048:	andeq	r3, r0, r4, ror #8
    604c:	andeq	r3, r0, lr, asr #8
    6050:	andeq	r3, r0, r2, asr #9
    6054:	vshl.s8	d27, d15, d1
    6058:	bmi	a864d0 <__assert_fail@plt+0xa84cfc>
    605c:	blmi	a8e068 <__assert_fail@plt+0xa8c894>
    6060:	ldrblt	r4, [r0, #1146]!	; 0x47a
    6064:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    6068:	ldmdavs	fp, {r1, r3, r8, sl, fp, ip, pc}
    606c:			; <UNDEFINED> instruction: 0xf04f9303
    6070:			; <UNDEFINED> instruction: 0xf7fb0300
    6074:	blmi	98058c <__assert_fail@plt+0x97edb8>
    6078:			; <UNDEFINED> instruction: 0x4604447b
    607c:	bmi	932704 <__assert_fail@plt+0x930f30>
    6080:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    6084:	ldrle	r0, [sp], #-1874	; 0xfffff8ae
    6088:			; <UNDEFINED> instruction: 0xf04f2101
    608c:	strdvs	r3, [r1], pc	; <UNPREDICTABLE>
    6090:	cmplt	sp, r3, lsr #32
    6094:	fstmdbxne	r0!, {d10-d14}	;@ Deprecated
    6098:	movwls	r4, #9770	; 0x262a
    609c:	b	fee44090 <__assert_fail@plt+0xfee428bc>
    60a0:	blle	9d00a8 <__assert_fail@plt+0x9ce8d4>
    60a4:			; <UNDEFINED> instruction: 0xb32b6863
    60a8:	blmi	5d8918 <__assert_fail@plt+0x5d7144>
    60ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    60b0:	blls	e0120 <__assert_fail@plt+0xde94c>
    60b4:	qsuble	r4, sl, r2
    60b8:	andlt	r4, r5, r0, lsr #12
    60bc:	ldrhtmi	lr, [r0], #141	; 0x8d
    60c0:	ldrbmi	fp, [r0, -r4]!
    60c4:			; <UNDEFINED> instruction: 0x4e154a14
    60c8:	ldrbtmi	r5, [lr], #-2203	; 0xfffff765
    60cc:			; <UNDEFINED> instruction: 0xf7fb681f
    60d0:	ldmdbmi	r3, {r1, r3, r6, r9, fp, sp, lr, pc}
    60d4:	ldrbtmi	r4, [r9], #-2579	; 0xfffff5ed
    60d8:	tstls	r1, r0, lsl #12
    60dc:	tstcs	r1, sl, ror r4
    60e0:	ldrtmi	r4, [r8], -r3, lsl #12
    60e4:	b	ff8440d8 <__assert_fail@plt+0xff842904>
    60e8:	strtmi	r4, [r0], -pc, lsl #18
    60ec:			; <UNDEFINED> instruction: 0xf7ff4479
    60f0:	strb	pc, [r9, sp, asr #24]	; <UNPREDICTABLE>
    60f4:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    60f8:			; <UNDEFINED> instruction: 0xff5af7ff
    60fc:			; <UNDEFINED> instruction: 0xf7fbe7d4
    6100:	svclt	0x0000e9a0
    6104:	andeq	r3, r1, r8, asr #27
    6108:			; <UNDEFINED> instruction: 0x000001b0
    610c:			; <UNDEFINED> instruction: 0x00013db0
    6110:	andeq	r3, r1, ip, lsl #31
    6114:	andeq	r3, r1, ip, ror sp
    6118:			; <UNDEFINED> instruction: 0x000001b4
    611c:	andeq	r3, r0, lr, ror r3
    6120:	andeq	r3, r0, r6, lsr #7
    6124:	muleq	r0, r0, r3
    6128:	andeq	r3, r0, ip, lsl #8
    612c:	stmdavs	r0, {r4, r8, ip, sp, pc}
    6130:	svceq	0x00c043c0
    6134:	svclt	0x00004770
    6138:	push	{r3, sl, ip, sp, pc}
    613c:			; <UNDEFINED> instruction: 0x461441f0
    6140:	addlt	r4, r7, r6, lsr sl
    6144:			; <UNDEFINED> instruction: 0x460f4b36
    6148:			; <UNDEFINED> instruction: 0xf8dd447a
    614c:	ldmpl	r3, {r2, r4, r5, pc}^
    6150:	movwls	r6, #22555	; 0x581b
    6154:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6158:	svceq	0x0000f1b8
    615c:	stmdavs	r6, {r1, r2, r6, ip, lr, pc}^
    6160:	strbmi	sl, [r1], -lr, lsl #20
    6164:	andls	r4, r4, #5242880	; 0x500000
    6168:	stc2	7, cr15, [ip], {255}	; 0xff
    616c:			; <UNDEFINED> instruction: 0xf996b126
    6170:	blcs	bd2178 <__assert_fail@plt+0xbd09a4>
    6174:	strcc	fp, [r1], -r8, lsl #30
    6178:			; <UNDEFINED> instruction: 0xf990b120
    617c:	blcs	bd2184 <__assert_fail@plt+0xbd09b0>
    6180:	andcc	fp, r1, r8, lsl #30
    6184:	ldrdgt	pc, [ip], -r5
    6188:	svceq	0x0000f1bc
    618c:	tstlt	r6, #40	; 0x28
    6190:	stfmid	f3, [r4, #-960]!	; 0xfffffc40
    6194:	mvnscc	pc, #79	; 0x4f
    6198:	andcs	r9, r1, #3
    619c:			; <UNDEFINED> instruction: 0x4621447d
    61a0:			; <UNDEFINED> instruction: 0x96024638
    61a4:	andgt	pc, r4, sp, asr #17
    61a8:			; <UNDEFINED> instruction: 0xf7fb9500
    61ac:	adcmi	lr, r0, #8, 22	; 0x2000
    61b0:	shasxmi	fp, r8, r8
    61b4:	bmi	73aa5c <__assert_fail@plt+0x739288>
    61b8:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    61bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    61c0:	subsmi	r9, sl, r5, lsl #22
    61c4:	andlt	sp, r7, r7, lsr #2
    61c8:	ldrhmi	lr, [r0, #141]!	; 0x8d
    61cc:	ldrbmi	fp, [r0, -r1]!
    61d0:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    61d4:	mrcmi	7, 0, lr, cr6, cr13, {6}
    61d8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    61dc:	ubfx	sp, r9, #3, #24
    61e0:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    61e4:	mcrcs	4, 0, r4, cr0, cr12, {7}
    61e8:	ubfx	sp, r2, #3, #21
    61ec:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    61f0:	rscle	r2, r0, r0, lsl #16
    61f4:	strmi	r3, [r1], -r1, lsl #24
    61f8:			; <UNDEFINED> instruction: 0x46224638
    61fc:	b	bc41f0 <__assert_fail@plt+0xbc2a1c>
    6200:			; <UNDEFINED> instruction: 0xf8074638
    6204:	ldrb	r8, [r6, r4]
    6208:	stmib	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    620c:	strmi	r2, [r3], -r4, lsr #4
    6210:	andsvs	r2, sl, r0
    6214:			; <UNDEFINED> instruction: 0xf7fbe7cf
    6218:	svclt	0x0000e914
    621c:	andeq	r3, r1, r0, ror #25
    6220:			; <UNDEFINED> instruction: 0x000001b0
    6224:	andeq	r3, r0, r4, ror #6
    6228:	andeq	r3, r1, lr, ror #24
    622c:	andeq	r2, r0, r2, lsr #17
    6230:	muleq	r0, ip, r8
    6234:	muleq	r0, r0, r8
    6238:	mvnsmi	lr, sp, lsr #18
    623c:	bmi	c57a98 <__assert_fail@plt+0xc562c4>
    6240:	blmi	c72460 <__assert_fail@plt+0xc70c8c>
    6244:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
    6248:	strmi	r9, [r7], -r3
    624c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6250:			; <UNDEFINED> instruction: 0xf04f9305
    6254:			; <UNDEFINED> instruction: 0xf7ff0300
    6258:	blmi	b45a14 <__assert_fail@plt+0xb44240>
    625c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    6260:	andls	r4, r4, r4, lsl #12
    6264:	bmi	abce9c <__assert_fail@plt+0xabb6c8>
    6268:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    626c:	strtle	r0, [fp], #-1874	; 0xfffff8ae
    6270:	movwcs	r4, #1568	; 0x620
    6274:			; <UNDEFINED> instruction: 0x46294632
    6278:	ldm	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    627c:	ldmdblt	r8, {r2, r9, sl, lr}^
    6280:	blmi	858b18 <__assert_fail@plt+0x857344>
    6284:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6288:	blls	1602f8 <__assert_fail@plt+0x15eb24>
    628c:	teqle	r6, sl, asr r0
    6290:	andlt	r4, r6, r0, lsr #12
    6294:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6298:	stmib	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    629c:	blcs	a02b0 <__assert_fail@plt+0x9eadc>
    62a0:	vrhadd.s8	<illegal reg q14.5>, <illegal reg q8.5>, q15
    62a4:	ldmpl	fp!, {r3, r4, r8, r9}^
    62a8:	rscle	r2, r9, r0, lsl #22
    62ac:	ldrtmi	sl, [r8], -r4, lsl #20
    62b0:	ldrmi	r4, [r8, r9, lsr #12]
    62b4:	mvnle	r2, r0, lsl #16
    62b8:	ldrtmi	r4, [r2], -r3, lsl #12
    62bc:	strtmi	r9, [r9], -r4, lsl #16
    62c0:	ldmda	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    62c4:	ldrb	r4, [fp, r4, lsl #12]
    62c8:			; <UNDEFINED> instruction: 0x4c144a13
    62cc:	ldrbtmi	r5, [ip], #-2203	; 0xfffff765
    62d0:	ldrdhi	pc, [r0], -r3
    62d4:	stmdb	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    62d8:	bmi	498724 <__assert_fail@plt+0x496f50>
    62dc:	strls	r4, [r0], #-1145	; 0xfffffb87
    62e0:	tstls	r1, sl, ror r4
    62e4:	strmi	r2, [r3], -r1, lsl #2
    62e8:			; <UNDEFINED> instruction: 0xf7fb4640
    62ec:	stmdbmi	lr, {r1, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    62f0:	ldrtmi	r4, [r8], -sl, lsr #12
    62f4:			; <UNDEFINED> instruction: 0xf7ff4479
    62f8:			; <UNDEFINED> instruction: 0x9c04fb49
    62fc:			; <UNDEFINED> instruction: 0xf7fbe7b8
    6300:	svclt	0x0000e8a0
    6304:	andeq	r3, r1, r2, ror #23
    6308:			; <UNDEFINED> instruction: 0x000001b0
    630c:	andeq	r3, r1, ip, asr #23
    6310:	andeq	r3, r1, r4, lsr #27
    6314:	andeq	r3, r1, r4, lsr #23
    6318:			; <UNDEFINED> instruction: 0x000001b4
    631c:	andeq	r3, r0, sl, ror r1
    6320:	andeq	r3, r0, r0, lsr #3
    6324:	andeq	r3, r0, ip, lsl #3
    6328:	andeq	r3, r0, r8, lsl r2
    632c:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    6330:	ldcmi	0, cr11, [r5], {131}	; 0x83
    6334:	strmi	sl, [sp], -r6, lsl #20
    6338:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    633c:	blcc	14448c <__assert_fail@plt+0x142cb8>
    6340:	strmi	r5, [r4], -r1, ror #16
    6344:	tstls	r1, r9, lsl #16
    6348:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    634c:	andls	r4, r0, #26214400	; 0x1900000
    6350:	blx	fe644356 <__assert_fail@plt+0xfe642b82>
    6354:	strmi	fp, [r2], -r8, lsl #3
    6358:	strtmi	r4, [r0], -r9, lsr #12
    635c:			; <UNDEFINED> instruction: 0xff6cf7ff
    6360:	blmi	298b94 <__assert_fail@plt+0x2973c0>
    6364:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6368:	blls	603d8 <__assert_fail@plt+0x5ec04>
    636c:	qaddle	r4, sl, r9
    6370:	pop	{r0, r1, ip, sp, pc}
    6374:	andlt	r4, r2, r0, lsr r0
    6378:			; <UNDEFINED> instruction: 0xf7fb4770
    637c:	stmdavs	r0, {r4, r5, r8, fp, sp, lr, pc}
    6380:	strb	r4, [sp, r0, asr #4]!
    6384:	ldmda	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6388:	andeq	r3, r1, lr, ror #21
    638c:			; <UNDEFINED> instruction: 0x000001b0
    6390:	andeq	r3, r1, r4, asr #21
    6394:	mvnsmi	lr, #737280	; 0xb4000
    6398:	bmi	1457bf8 <__assert_fail@plt+0x1456424>
    639c:	blmi	14725b8 <__assert_fail@plt+0x1470de4>
    63a0:	svcmi	0x0051447a
    63a4:	ldrbtmi	r5, [pc], #-2259	; 63ac <__assert_fail@plt+0x4bd8>
    63a8:	movwls	r6, #14363	; 0x381b
    63ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    63b0:			; <UNDEFINED> instruction: 0x4680b1f0
    63b4:			; <UNDEFINED> instruction: 0xf7ff460d
    63b8:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    63bc:	andls	r4, r2, r4, lsl #12
    63c0:	strtmi	sp, [sl], -sl, lsl #22
    63c4:			; <UNDEFINED> instruction: 0xf7fb4631
    63c8:	cdpne	8, 0, cr14, cr4, cr4, {0}
    63cc:	blmi	11fd098 <__assert_fail@plt+0x11fb8c4>
    63d0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    63d4:	strbtle	r0, [r0], #-1883	; 0xfffff8a5
    63d8:	blmi	1098cf4 <__assert_fail@plt+0x1097520>
    63dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    63e0:	blls	e0450 <__assert_fail@plt+0xdec7c>
    63e4:	cmnle	r3, sl, asr r0
    63e8:	andlt	r4, r5, r0, lsr #12
    63ec:	mvnshi	lr, #12386304	; 0xbd0000
    63f0:			; <UNDEFINED> instruction: 0xf7fb4630
    63f4:	blmi	10007b4 <__assert_fail@plt+0xffefe0>
    63f8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    63fc:			; <UNDEFINED> instruction: 0x46040759
    6400:	blmi	f7bbb0 <__assert_fail@plt+0xf7a3dc>
    6404:	ldmpl	fp!, {r0, r2, r3, r4, r5, r8, sl, fp, lr}^
    6408:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    640c:	stmia	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6410:	bmi	f18904 <__assert_fail@plt+0xf17130>
    6414:	strls	r4, [r0, #-1145]	; 0xfffffb87
    6418:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    641c:	strmi	r2, [r3], -r1, lsl #2
    6420:			; <UNDEFINED> instruction: 0xf7fb4638
    6424:	ldmdami	r8!, {r1, r6, r8, fp, sp, lr, pc}
    6428:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    642c:	blx	ffdc4430 <__assert_fail@plt+0xffdc2c5c>
    6430:			; <UNDEFINED> instruction: 0xf7fbe7d2
    6434:	stmdavs	r3, {r2, r4, r6, r7, fp, sp, lr, pc}
    6438:	bicle	r2, r8, r2, lsl #22
    643c:	tsteq	r8, #268435460	; 0x10000004	; <UNPREDICTABLE>
    6440:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6444:	sbcle	r2, r2, r0, lsl #22
    6448:	ldrtmi	sl, [r1], -r2, lsl #20
    644c:	ldrmi	r4, [r8, r0, asr #12]
    6450:			; <UNDEFINED> instruction: 0xd1bc2800
    6454:	stmdals	r2, {r1, r3, r5, r9, sl, lr}
    6458:			; <UNDEFINED> instruction: 0xf7fa4631
    645c:	blmi	b0234c <__assert_fail@plt+0xb00b78>
    6460:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6464:	pkhtbmi	r0, r1, sl, asr #14
    6468:	blmi	8fb94c <__assert_fail@plt+0x8fa178>
    646c:	ldmpl	fp!, {r3, r5, r8, sl, fp, lr}^
    6470:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    6474:	ldmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6478:	bmi	9d8918 <__assert_fail@plt+0x9d7144>
    647c:	strls	r4, [r0, #-1145]	; 0xfffffb87
    6480:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    6484:	strmi	r2, [r3], -r1, lsl #2
    6488:			; <UNDEFINED> instruction: 0xf7fb4638
    648c:	strbmi	lr, [ip, #-2318]	; 0xfffff6f2
    6490:	blmi	8ba518 <__assert_fail@plt+0x8b8d44>
    6494:	ldrbtmi	r4, [fp], #-1612	; 0xfffff9b4
    6498:	blmi	5fe4ec <__assert_fail@plt+0x5fcd18>
    649c:	ldmpl	fp!, {r5, r8, sl, fp, lr}^
    64a0:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    64a4:	ldmda	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    64a8:	bmi	7d8928 <__assert_fail@plt+0x7d7154>
    64ac:	strls	r4, [r0, #-1145]	; 0xfffffb87
    64b0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    64b4:	strmi	r2, [r3], -r1, lsl #2
    64b8:			; <UNDEFINED> instruction: 0xf7fb4638
    64bc:	blmi	70089c <__assert_fail@plt+0x6ff0c8>
    64c0:	ldmdbmi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    64c4:			; <UNDEFINED> instruction: 0x46404632
    64c8:			; <UNDEFINED> instruction: 0xf7ff4479
    64cc:			; <UNDEFINED> instruction: 0xe783fa5f
    64d0:	svc	0x00b6f7fa
    64d4:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    64d8:			; <UNDEFINED> instruction: 0x4604e7f3
    64dc:	svclt	0x0000e77c
    64e0:	andeq	r3, r1, r8, lsl #21
    64e4:			; <UNDEFINED> instruction: 0x000001b0
    64e8:	andeq	r3, r1, r2, lsl #21
    64ec:	andeq	r3, r1, ip, lsr ip
    64f0:	andeq	r3, r1, ip, asr #20
    64f4:	andeq	r3, r1, r4, lsl ip
    64f8:			; <UNDEFINED> instruction: 0x000001b4
    64fc:	andeq	r3, r0, r0, asr #32
    6500:	andeq	r3, r0, r8, rrx
    6504:	andeq	r3, r0, r2, asr r0
    6508:	andeq	r3, r0, r2, lsl #2
    650c:	andeq	r3, r1, ip, lsr #23
    6510:	ldrdeq	r2, [r0], -r8
    6514:	andeq	r3, r0, r0
    6518:	andeq	r2, r0, sl, ror #31
    651c:	andeq	r3, r0, r6, lsl #1
    6520:	andeq	r2, r0, r8, lsr #31
    6524:	ldrdeq	r2, [r0], -r0
    6528:			; <UNDEFINED> instruction: 0x00002fba
    652c:			; <UNDEFINED> instruction: 0x000025b4
    6530:	andeq	r3, r0, r0, lsl #1
    6534:	muleq	r0, lr, r5
    6538:			; <UNDEFINED> instruction: 0x4614b538
    653c:	ldrmi	r4, [sl], -sp, lsl #12
    6540:	strmi	r4, [r4], -r1, lsr #12
    6544:	blx	fe7c4548 <__assert_fail@plt+0xfe7c2d74>
    6548:			; <UNDEFINED> instruction: 0x4602b130
    654c:	strtmi	r4, [r0], -r9, lsr #12
    6550:	ldrhtmi	lr, [r8], -sp
    6554:	svclt	0x001ef7ff
    6558:	stmda	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    655c:	submi	r6, r0, #0, 16
    6560:	svclt	0x0000bd38
    6564:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    6568:	ldrbtmi	fp, [ip], #1036	; 0x40c
    656c:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
    6570:			; <UNDEFINED> instruction: 0xf85cb083
    6574:	blge	10e584 <__assert_fail@plt+0x10cdb0>
    6578:	andls	r6, r1, #1179648	; 0x120000
    657c:	andeq	pc, r0, #79	; 0x4f
    6580:	blcs	1446d4 <__assert_fail@plt+0x142f00>
    6584:			; <UNDEFINED> instruction: 0xf7ff9300
    6588:	bmi	2864ec <__assert_fail@plt+0x284d18>
    658c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    6590:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6594:	subsmi	r9, sl, r1, lsl #22
    6598:	andlt	sp, r3, r4, lsl #2
    659c:	bl	144718 <__assert_fail@plt+0x142f44>
    65a0:	ldrbmi	fp, [r0, -r2]!
    65a4:	svc	0x004cf7fa
    65a8:			; <UNDEFINED> instruction: 0x000138be
    65ac:			; <UNDEFINED> instruction: 0x000001b0
    65b0:	muleq	r1, sl, r8
    65b4:	mvnsmi	lr, sp, lsr #18
    65b8:	bicslt	r4, r9, ip, lsl #12
    65bc:	mulcc	r0, r1, r9
    65c0:	vmax.s8	d20, d0, d14
    65c4:	tstcs	r0, r1, lsl #24
    65c8:	stmdami	r2, {r6, r9, ip, sp, lr, pc}
    65cc:	strcs	pc, [r1, -r0, asr #4]
    65d0:	cdpcs	2, 0, cr15, cr2, cr0, {2}
    65d4:	blcs	1cb2ba8 <__assert_fail@plt+0x1cb13d4>
    65d8:	svcpl	0x0001f916
    65dc:	blcs	1dfa64c <__assert_fail@plt+0x1df8e78>
    65e0:	blcs	187a62c <__assert_fail@plt+0x1878e58>
    65e4:	blcs	197a65c <__assert_fail@plt+0x1978e88>
    65e8:	svclt	0x0008462b
    65ec:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    65f0:	mvnsle	r2, r0, lsl #22
    65f4:	mcr2	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    65f8:	blle	650600 <__assert_fail@plt+0x64ee2c>
    65fc:	pop	{r0, r5, r9, sl, lr}
    6600:			; <UNDEFINED> instruction: 0xf7fa41f0
    6604:	stccs	14, cr11, [fp, #-460]!	; 0xfffffe34
    6608:	svclt	0x000c462b
    660c:	tsteq	lr, r1, asr #20
    6610:			; <UNDEFINED> instruction: 0xe7ed4339
    6614:	strtmi	r2, [fp], -fp, lsr #26
    6618:			; <UNDEFINED> instruction: 0xf041bf08
    661c:	strb	r0, [r7, r2, lsl #2]!
    6620:	strtmi	r2, [fp], -fp, lsr #26
    6624:	b	107625c <__assert_fail@plt+0x1074a88>
    6628:	b	1046a50 <__assert_fail@plt+0x104527c>
    662c:	ldrb	r0, [pc, ip, lsl #2]
    6630:	ldmfd	sp!, {sp}
    6634:	svclt	0x000081f0
    6638:			; <UNDEFINED> instruction: 0x4614b538
    663c:	ldrmi	r4, [sl], -sp, lsl #12
    6640:	strmi	r4, [r4], -r1, lsr #12
    6644:	blx	7c4648 <__assert_fail@plt+0x7c2e74>
    6648:			; <UNDEFINED> instruction: 0x4602b130
    664c:	strtmi	r4, [r0], -r9, lsr #12
    6650:	ldrhtmi	lr, [r8], -sp
    6654:	svclt	0x00aef7ff
    6658:	svclt	0x0000bd38
    665c:	ldrbmi	lr, [r0, sp, lsr #18]!
    6660:	ldmdbmi	sl!, {r1, r2, r3, r9, sl, lr}
    6664:	stmiaeq	r2, {r1, r6, r7, r8, r9, fp, sp, lr, pc}^
    6668:	bmi	e57ec4 <__assert_fail@plt+0xe566f0>
    666c:	addlt	r4, r2, r9, ror r4
    6670:			; <UNDEFINED> instruction: 0xf1084699
    6674:	stmpl	sl, {r0, r1, r2, r8, r9}
    6678:	ldmdbmi	r6!, {r8, r9, sl, fp, sp, pc}
    667c:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    6680:	rsbsvs	r6, sl, r2, lsl r8
    6684:	andeq	pc, r0, #79	; 0x4f
    6688:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    668c:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    6690:	ldmib	r7, {r1, r4, r5, sp, lr}^
    6694:			; <UNDEFINED> instruction: 0xf7ff230a
    6698:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    669c:	strmi	sp, [r4], -fp, asr #32
    66a0:	strbmi	r4, [r1], -r2, lsl #12
    66a4:	strbtmi	r4, [sl], r8, ror #12
    66a8:	mrc	7, 3, APSR_nzcv, cr2, cr10, {7}
    66ac:	eorsle	r2, r5, r0, lsl #16
    66b0:			; <UNDEFINED> instruction: 0xf7fb4620
    66b4:	ldrbmi	lr, [r0], -r6, lsl #16
    66b8:	svc	0x0072f7fa
    66bc:	andcs	r4, r0, #59768832	; 0x3900000
    66c0:			; <UNDEFINED> instruction: 0xf91a3801
    66c4:	blcs	2926cc <__assert_fail@plt+0x290ef8>
    66c8:	movwcs	fp, #3844	; 0xf04
    66cc:	andcc	pc, r0, sl, lsl #16
    66d0:			; <UNDEFINED> instruction: 0xf0014628
    66d4:	strmi	pc, [r1], -r1, lsr #19
    66d8:	orrlt	r6, r8, #48	; 0x30
    66dc:			; <UNDEFINED> instruction: 0x4650683a
    66e0:	svceq	0x0000f1b9
    66e4:			; <UNDEFINED> instruction: 0xf001d10f
    66e8:	stmiblt	r8, {r0, r4, r8, r9, fp, ip, sp, lr, pc}
    66ec:	bmi	68e6f4 <__assert_fail@plt+0x68cf20>
    66f0:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    66f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    66f8:	subsmi	r6, sl, fp, ror r8
    66fc:	strcc	sp, [r8, -r3, lsr #2]
    6700:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    6704:	movwcs	r8, #2032	; 0x7f0
    6708:	blx	fe042716 <__assert_fail@plt+0xfe040f42>
    670c:	rscle	r2, sp, r0, lsl #16
    6710:			; <UNDEFINED> instruction: 0xf0016830
    6714:			; <UNDEFINED> instruction: 0xf06ff995
    6718:			; <UNDEFINED> instruction: 0xe7e80015
    671c:	svc	0x005ef7fa
    6720:	ldrdhi	pc, [r0], -r0
    6724:			; <UNDEFINED> instruction: 0xf7fa4620
    6728:			; <UNDEFINED> instruction: 0xf1c8efcc
    672c:			; <UNDEFINED> instruction: 0xf1b80000
    6730:	bicsle	r0, ip, r0, lsl #30
    6734:			; <UNDEFINED> instruction: 0xf7fae7bf
    6738:	stmdavs	r0, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    673c:	ldrb	r4, [r6, r0, asr #4]
    6740:	andeq	pc, fp, pc, rrx
    6744:			; <UNDEFINED> instruction: 0xf7fae7d3
    6748:	svclt	0x0000ee7c
    674c:			; <UNDEFINED> instruction: 0x000137bc
    6750:			; <UNDEFINED> instruction: 0x000001b0
    6754:	andeq	r2, r0, sl, asr #29
    6758:	andeq	r3, r1, r6, lsr r7
    675c:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    6760:	ldrbtmi	fp, [ip], #1036	; 0x40c
    6764:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
    6768:			; <UNDEFINED> instruction: 0xf85cb083
    676c:	blge	10e77c <__assert_fail@plt+0x10cfa8>
    6770:	andls	r6, r1, #1179648	; 0x120000
    6774:	andeq	pc, r0, #79	; 0x4f
    6778:	blcs	1448cc <__assert_fail@plt+0x1430f8>
    677c:			; <UNDEFINED> instruction: 0xf7ff9300
    6780:	bmi	2864f4 <__assert_fail@plt+0x284d20>
    6784:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    6788:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    678c:	subsmi	r9, sl, r1, lsl #22
    6790:	andlt	sp, r3, r4, lsl #2
    6794:	bl	144910 <__assert_fail@plt+0x14313c>
    6798:	ldrbmi	fp, [r0, -r2]!
    679c:	mrc	7, 2, APSR_nzcv, cr0, cr10, {7}
    67a0:	andeq	r3, r1, r6, asr #13
    67a4:			; <UNDEFINED> instruction: 0x000001b0
    67a8:	andeq	r3, r1, r2, lsr #13
    67ac:	ldrblt	r4, [r0, #2856]!	; 0xb28
    67b0:	addlt	r4, r3, fp, ror r4
    67b4:	orrslt	r4, r1, ip, lsl #12
    67b8:	vst1.8	{d20-d22}, [pc], sl
    67bc:			; <UNDEFINED> instruction: 0xf7ff2100
    67c0:	strmi	pc, [r5], -r9, ror #27
    67c4:	blle	751bcc <__assert_fail@plt+0x7503f8>
    67c8:			; <UNDEFINED> instruction: 0xf7fa4628
    67cc:			; <UNDEFINED> instruction: 0x4606efb6
    67d0:	eorsle	r2, r8, r0, lsl #16
    67d4:	eorsle	r2, r1, r0, lsl #24
    67d8:	andlt	r4, r3, r0, lsr r6
    67dc:	stmdavs	r2, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    67e0:	cmnlt	sl, r5, lsl #12
    67e4:	ldrbtmi	r4, [sl], #-2587	; 0xfffff5e5
    67e8:	smmlaeq	r2, r2, r8, r6
    67ec:	strtmi	sp, [r8], -lr, lsl #8
    67f0:	blx	8447f6 <__assert_fail@plt+0x843022>
    67f4:	blle	1507fc <__assert_fail@plt+0x14f028>
    67f8:			; <UNDEFINED> instruction: 0xf0012103
    67fc:			; <UNDEFINED> instruction: 0x4605f859
    6800:	ble	ff851c08 <__assert_fail@plt+0xff850434>
    6804:	ldrtmi	r2, [r0], -r0, lsl #12
    6808:	ldcllt	0, cr11, [r0, #12]!
    680c:			; <UNDEFINED> instruction: 0x4e134a12
    6810:	ldrbtmi	r5, [lr], #-2203	; 0xfffff765
    6814:			; <UNDEFINED> instruction: 0xf7fa681f
    6818:	ldmdbmi	r1, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
    681c:	ldrbtmi	r4, [r9], #-2577	; 0xfffff5ef
    6820:	tstls	r1, r0, lsl #12
    6824:	tstcs	r1, sl, ror r4
    6828:	ldrtmi	r4, [r8], -r3, lsl #12
    682c:	svc	0x003cf7fa
    6830:	strtmi	r4, [r8], -sp, lsl #18
    6834:			; <UNDEFINED> instruction: 0xf7ff4479
    6838:	ldrb	pc, [r8, r9, lsr #17]	; <UNPREDICTABLE>
    683c:	ldcl	7, cr15, [r6, #-1000]!	; 0xfffffc18
    6840:	andlt	r4, r3, r0, lsr r6
    6844:			; <UNDEFINED> instruction: 0x4628bdf0
    6848:	svc	0x00a6f7fa
    684c:	svclt	0x0000e7c4
    6850:	andeq	r3, r1, r8, ror r6
    6854:	andeq	r3, r1, r6, lsr #16
    6858:			; <UNDEFINED> instruction: 0x000001b4
    685c:	andeq	r2, r0, r6, lsr ip
    6860:	andeq	r2, r0, lr, asr ip
    6864:	andeq	r2, r0, r8, asr #24
    6868:	andeq	r2, r0, r8, lsr #26
    686c:			; <UNDEFINED> instruction: 0x4604b510
    6870:			; <UNDEFINED> instruction: 0xf908f7ff
    6874:	strmi	fp, [r1], -r8, lsr #2
    6878:	pop	{r5, r9, sl, lr}
    687c:			; <UNDEFINED> instruction: 0xf7ff4010
    6880:	ldclt	15, cr11, [r0, #-596]	; 0xfffffdac
    6884:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    6888:	addlt	fp, r2, r0, lsl #10
    688c:	bge	d94cc <__assert_fail@plt+0xd7cf8>
    6890:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    6894:	blne	1449e4 <__assert_fail@plt+0x143210>
    6898:	movwls	r6, #6171	; 0x181b
    689c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    68a0:			; <UNDEFINED> instruction: 0xf7ff9200
    68a4:	bmi	286838 <__assert_fail@plt+0x285064>
    68a8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    68ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    68b0:	subsmi	r9, sl, r1, lsl #22
    68b4:	andlt	sp, r2, r4, lsl #2
    68b8:	bl	144a34 <__assert_fail@plt+0x143260>
    68bc:	ldrbmi	fp, [r0, -r3]!
    68c0:	ldc	7, cr15, [lr, #1000]!	; 0x3e8
    68c4:	muleq	r1, r8, r5
    68c8:			; <UNDEFINED> instruction: 0x000001b0
    68cc:	andeq	r3, r1, lr, ror r5
    68d0:			; <UNDEFINED> instruction: 0x460db570
    68d4:	cmplt	fp, r6, lsl r6
    68d8:			; <UNDEFINED> instruction: 0xf7ff461c
    68dc:	vmlane.f32	s30, s7, s23
    68e0:			; <UNDEFINED> instruction: 0x4633db13
    68e4:	strtmi	r4, [r1], -sl, lsr #12
    68e8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    68ec:	mcrlt	7, 0, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    68f0:			; <UNDEFINED> instruction: 0xf8f6f7ff
    68f4:	ldrtmi	fp, [r2], -r8, lsr #2
    68f8:	pop	{r0, r3, r5, r9, sl, lr}
    68fc:			; <UNDEFINED> instruction: 0xf7fa4070
    6900:			; <UNDEFINED> instruction: 0xf7fabdc3
    6904:	stmdavs	r3, {r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    6908:			; <UNDEFINED> instruction: 0x4618425b
    690c:	svclt	0x0000bd70
    6910:	ldrblt	fp, [r0, #-1032]!	; 0xfffffbf8
    6914:	addlt	r4, r3, sp, lsl #12
    6918:	blge	1d8d78 <__assert_fail@plt+0x1d75a4>
    691c:	bmi	59817c <__assert_fail@plt+0x5969a8>
    6920:			; <UNDEFINED> instruction: 0xf8534479
    6924:	stmpl	sl, {r2, r8, r9, fp, lr}
    6928:	strmi	r4, [r4], -r1, lsr #12
    692c:	andls	r6, r1, #1179648	; 0x120000
    6930:	andeq	pc, r0, #79	; 0x4f
    6934:	movwls	r4, #1562	; 0x61a
    6938:			; <UNDEFINED> instruction: 0xf8a4f7ff
    693c:			; <UNDEFINED> instruction: 0x4603b190
    6940:			; <UNDEFINED> instruction: 0x46294632
    6944:			; <UNDEFINED> instruction: 0xf7ff4620
    6948:	bmi	34685c <__assert_fail@plt+0x345088>
    694c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    6950:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6954:	subsmi	r9, sl, r1, lsl #22
    6958:	andlt	sp, r3, r9, lsl #2
    695c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    6960:	ldrbmi	fp, [r0, -r1]!
    6964:	mrc	7, 1, APSR_nzcv, cr10, cr10, {7}
    6968:	submi	r6, r0, #0, 16
    696c:			; <UNDEFINED> instruction: 0xf7fae7ed
    6970:	svclt	0x0000ed68
    6974:	andeq	r3, r1, r8, lsl #10
    6978:			; <UNDEFINED> instruction: 0x000001b0
    697c:	ldrdeq	r3, [r1], -sl
    6980:	svcmi	0x00f0e92d
    6984:	svcmi	0x004a461d
    6988:			; <UNDEFINED> instruction: 0x461a4614
    698c:	ldrbtmi	r4, [pc], #-2889	; 6994 <__assert_fail@plt+0x51c0>
    6990:	strmi	fp, [lr], -r9, lsl #1
    6994:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    6998:			; <UNDEFINED> instruction: 0xf8df58fb
    699c:	ldmdavs	fp, {r2, r3, r4, r8, ip, pc}
    69a0:			; <UNDEFINED> instruction: 0xf04f9307
    69a4:			; <UNDEFINED> instruction: 0xf7ff0300
    69a8:	ldrbtmi	pc, [r9], #3317	; 0xcf5	; <UNPREDICTABLE>
    69ac:			; <UNDEFINED> instruction: 0xf7fa4607
    69b0:	svccs	0x0000ee16
    69b4:	stmdavs	r5, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    69b8:	svclt	0x00b84680
    69bc:	blle	f17378 <__assert_fail@plt+0xf15ba4>
    69c0:	ldrbtmi	r4, [fp], #-2878	; 0xfffff4c2
    69c4:	smmlaeq	fp, fp, r8, r6
    69c8:	strtmi	sp, [r2], -r3, asr #8
    69cc:	ldrtmi	r2, [r0], -r0, lsl #2
    69d0:	mrc	7, 1, APSR_nzcv, cr8, cr10, {7}
    69d4:	rsble	r2, r4, r0, lsl #24
    69d8:	vrshl.s8	d18, d0, d11
    69dc:			; <UNDEFINED> instruction: 0xf6c02b80
    69e0:	strtmi	r6, [r9], r6, ror #23
    69e4:	movwls	sl, #15109	; 0x3b05
    69e8:	ldrtmi	r4, [r1], -r2, lsr #12
    69ec:			; <UNDEFINED> instruction: 0xf7fa4638
    69f0:	stmdacs	r0, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    69f4:	bne	93de2c <__assert_fail@plt+0x93c658>
    69f8:	strmi	r4, [r5], #-1030	; 0xfffffbfa
    69fc:	strtmi	sp, [r2], -lr, asr #32
    6a00:			; <UNDEFINED> instruction: 0x46384631
    6a04:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6a08:	stc	7, cr15, [lr], #1000	; 0x3e8
    6a0c:	ldclle	8, cr2, [r2]
    6a10:	ldrdge	pc, [r0], -r8
    6a14:			; <UNDEFINED> instruction: 0xf1bad008
    6a18:	svclt	0x00180f04
    6a1c:	svceq	0x000bf1ba
    6a20:			; <UNDEFINED> instruction: 0xf1b9d102
    6a24:	ldcle	15, cr0, [r0, #-16]!
    6a28:	svclt	0x00082d00
    6a2c:	ldrbcc	pc, [pc, #79]!	; 6a83 <__assert_fail@plt+0x52af>	; <UNPREDICTABLE>
    6a30:			; <UNDEFINED> instruction: 0xf7fa4638
    6a34:			; <UNDEFINED> instruction: 0xf8c8eeb2
    6a38:	bmi	86ea40 <__assert_fail@plt+0x86d26c>
    6a3c:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    6a40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6a44:	subsmi	r9, sl, r7, lsl #22
    6a48:	strtmi	sp, [r8], -pc, lsr #2
    6a4c:	pop	{r0, r3, ip, sp, pc}
    6a50:	blmi	72aa18 <__assert_fail@plt+0x729244>
    6a54:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6a58:	ldrdls	pc, [r0], -r3
    6a5c:	stc	7, cr15, [r2, #1000]	; 0x3e8
    6a60:			; <UNDEFINED> instruction: 0xf8df4919
    6a64:	bmi	6b6c0c <__assert_fail@plt+0x6b5438>
    6a68:	ldrbtmi	r4, [ip], #1145	; 0x479
    6a6c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    6a70:			; <UNDEFINED> instruction: 0xf8cd2101
    6a74:	strmi	ip, [r3], -r0
    6a78:			; <UNDEFINED> instruction: 0xf7fa4648
    6a7c:	ldmdami	r5, {r1, r2, r4, r9, sl, fp, sp, lr, pc}
    6a80:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    6a84:			; <UNDEFINED> instruction: 0xffcaf7fe
    6a88:			; <UNDEFINED> instruction: 0x2100e79f
    6a8c:			; <UNDEFINED> instruction: 0xf1099803
    6a90:	stmib	sp, {r0, r8, fp}^
    6a94:			; <UNDEFINED> instruction: 0xf7fa1b05
    6a98:	str	lr, [r5, r2, lsl #25]!
    6a9c:	ldrdge	pc, [r0], -r8
    6aa0:			; <UNDEFINED> instruction: 0xf8d8e7c6
    6aa4:	strtmi	sl, [r5], -r0
    6aa8:			; <UNDEFINED> instruction: 0xf7fae7c2
    6aac:	svclt	0x0000ecca
    6ab0:	muleq	r1, sl, r4
    6ab4:			; <UNDEFINED> instruction: 0x000001b0
    6ab8:	andeq	r3, r1, lr, ror r4
    6abc:	andeq	r3, r1, sl, asr #12
    6ac0:	andeq	r3, r1, sl, ror #7
    6ac4:			; <UNDEFINED> instruction: 0x000001b4
    6ac8:	andeq	r2, r0, r4, lsl sl
    6acc:	ldrdeq	r2, [r0], -lr
    6ad0:	strdeq	r2, [r0], -lr
    6ad4:	andeq	r2, r0, lr, ror #21
    6ad8:			; <UNDEFINED> instruction: 0x460db570
    6adc:			; <UNDEFINED> instruction: 0x46194616
    6ae0:	strmi	r9, [r4], -r4, lsl #20
    6ae4:			; <UNDEFINED> instruction: 0xffcef7fe
    6ae8:			; <UNDEFINED> instruction: 0x4603b138
    6aec:			; <UNDEFINED> instruction: 0x46294632
    6af0:	pop	{r5, r9, sl, lr}
    6af4:			; <UNDEFINED> instruction: 0xf7ff4070
    6af8:			; <UNDEFINED> instruction: 0xf7fabf43
    6afc:	stmdavs	r0, {r4, r5, r6, r8, sl, fp, sp, lr, pc}
    6b00:	lfmlt	f4, 2, [r0, #-256]!	; 0xffffff00
    6b04:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    6b08:	ldrbtmi	fp, [ip], #1032	; 0x408
    6b0c:	ldrlt	r4, [r0, #-2832]	; 0xfffff4f0
    6b10:			; <UNDEFINED> instruction: 0xf85cb085
    6b14:	stcge	0, cr3, [r7], {3}
    6b18:	movwls	r6, #14363	; 0x381b
    6b1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6b20:	blcc	144c78 <__assert_fail@plt+0x1434a4>
    6b24:	strls	r9, [r2], #-1024	; 0xfffffc00
    6b28:			; <UNDEFINED> instruction: 0xffd6f7ff
    6b2c:	blmi	219358 <__assert_fail@plt+0x217b84>
    6b30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6b34:	blls	e0ba4 <__assert_fail@plt+0xdf3d0>
    6b38:	qaddle	r4, sl, r4
    6b3c:	pop	{r0, r2, ip, sp, pc}
    6b40:	andlt	r4, r1, r0, lsl r0
    6b44:			; <UNDEFINED> instruction: 0xf7fa4770
    6b48:	svclt	0x0000ec7c
    6b4c:	andeq	r3, r1, lr, lsl r3
    6b50:			; <UNDEFINED> instruction: 0x000001b0
    6b54:	strdeq	r3, [r1], -r8
    6b58:			; <UNDEFINED> instruction: 0xf5adb5f0
    6b5c:	stcmi	13, cr5, [r0, #-0]
    6b60:	stcmi	0, cr11, [r0], #-524	; 0xfffffdf4
    6b64:	ldrbtmi	r4, [sp], #-1555	; 0xfffff9ed
    6b68:	andpl	pc, r0, #54525952	; 0x3400000
    6b6c:	stmdbpl	ip!, {r2, r9, ip, sp}
    6b70:	andsvs	r6, r4, r4, lsr #16
    6b74:	streq	pc, [r0], #-79	; 0xffffffb1
    6b78:	cdpge	3, 0, cr11, cr1, cr9, {3}
    6b7c:	strmi	r2, [sp], -r0, lsl #4
    6b80:			; <UNDEFINED> instruction: 0xf641600a
    6b84:			; <UNDEFINED> instruction: 0x463172ff
    6b88:	mrc2	7, 7, pc, cr10, cr15, {7}
    6b8c:	cdpne	15, 0, cr10, cr4, cr2, {0}
    6b90:	tstle	r9, sl, lsl #22
    6b94:	movwcs	r4, #1584	; 0x630
    6b98:			; <UNDEFINED> instruction: 0xf7fa5533
    6b9c:	stmdacs	r0, {r2, r3, r6, sl, fp, sp, lr, pc}
    6ba0:	svclt	0x00086028
    6ba4:	streq	pc, [fp], #-111	; 0xffffff91
    6ba8:			; <UNDEFINED> instruction: 0xf50d490f
    6bac:	bmi	35b7b4 <__assert_fail@plt+0x359fe0>
    6bb0:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    6bb4:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    6bb8:	subsmi	r6, r1, sl, lsl r8
    6bbc:	strtmi	sp, [r0], -lr, lsl #2
    6bc0:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    6bc4:	ldcllt	0, cr11, [r0, #12]!
    6bc8:	ldrpl	r3, [fp, -r5, lsl #30]!
    6bcc:	svclt	0x00082b0a
    6bd0:	ldrbtcc	pc, [pc], #260	; 6bd8 <__assert_fail@plt+0x5404>	; <UNPREDICTABLE>
    6bd4:			; <UNDEFINED> instruction: 0xf06fe7de
    6bd8:			; <UNDEFINED> instruction: 0xe7e50415
    6bdc:	ldc	7, cr15, [r0], #-1000	; 0xfffffc18
    6be0:	andeq	r3, r1, r2, asr #5
    6be4:			; <UNDEFINED> instruction: 0x000001b0
    6be8:	andeq	r3, r1, r6, ror r2
    6bec:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    6bf0:	ldcmi	0, cr11, [r5], {131}	; 0x83
    6bf4:	strmi	sl, [sp], -r6, lsl #20
    6bf8:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    6bfc:	blcc	144d4c <__assert_fail@plt+0x143578>
    6c00:	strmi	r5, [r4], -r1, ror #16
    6c04:	tstls	r1, r9, lsl #16
    6c08:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    6c0c:	andls	r4, r0, #26214400	; 0x1900000
    6c10:			; <UNDEFINED> instruction: 0xff38f7fe
    6c14:	strmi	fp, [r2], -r8, lsl #3
    6c18:	strtmi	r4, [r0], -r9, lsr #12
    6c1c:			; <UNDEFINED> instruction: 0xff9cf7ff
    6c20:	blmi	299454 <__assert_fail@plt+0x297c80>
    6c24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6c28:	blls	60c98 <__assert_fail@plt+0x5f4c4>
    6c2c:	qaddle	r4, sl, r9
    6c30:	pop	{r0, r1, ip, sp, pc}
    6c34:	andlt	r4, r2, r0, lsr r0
    6c38:			; <UNDEFINED> instruction: 0xf7fa4770
    6c3c:	stmdavs	r0, {r4, r6, r7, sl, fp, sp, lr, pc}
    6c40:	strb	r4, [sp, r0, asr #4]!
    6c44:	bl	fff44c34 <__assert_fail@plt+0xfff43460>
    6c48:	andeq	r3, r1, lr, lsr #4
    6c4c:			; <UNDEFINED> instruction: 0x000001b0
    6c50:	andeq	r3, r1, r4, lsl #4
    6c54:	bcc	7409c <__assert_fail@plt+0x728c8>
    6c58:			; <UNDEFINED> instruction: 0xf7ff460c
    6c5c:	stmdacs	r0, {r0, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    6c60:	andle	sp, r8, fp, lsl #22
    6c64:			; <UNDEFINED> instruction: 0xf9131823
    6c68:	bcs	291c74 <__assert_fail@plt+0x2904a0>
    6c6c:			; <UNDEFINED> instruction: 0xf100bf06
    6c70:	stmdane	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    6c74:	movwcs	r4, #1564	; 0x61c
    6c78:	ldclt	0, cr7, [r0, #-140]	; 0xffffff74
    6c7c:	ldrblt	fp, [r0, #-1032]!	; 0xfffffbf8
    6c80:	addlt	r4, r3, sp, lsl #12
    6c84:	blge	1d90e4 <__assert_fail@plt+0x1d7910>
    6c88:	bmi	5984e8 <__assert_fail@plt+0x596d14>
    6c8c:			; <UNDEFINED> instruction: 0xf8534479
    6c90:	stmpl	sl, {r2, r8, r9, fp, lr}
    6c94:	strmi	r4, [r4], -r1, lsr #12
    6c98:	andls	r6, r1, #1179648	; 0x120000
    6c9c:	andeq	pc, r0, #79	; 0x4f
    6ca0:	movwls	r4, #1562	; 0x61a
    6ca4:	mcr2	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    6ca8:			; <UNDEFINED> instruction: 0x4603b190
    6cac:			; <UNDEFINED> instruction: 0x46294632
    6cb0:			; <UNDEFINED> instruction: 0xf7ff4620
    6cb4:	bmi	346bf8 <__assert_fail@plt+0x345424>
    6cb8:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    6cbc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6cc0:	subsmi	r9, sl, r1, lsl #22
    6cc4:	andlt	sp, r3, r9, lsl #2
    6cc8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    6ccc:	ldrbmi	fp, [r0, -r1]!
    6cd0:	stc	7, cr15, [r4], {250}	; 0xfa
    6cd4:	submi	r6, r0, #0, 16
    6cd8:			; <UNDEFINED> instruction: 0xf7fae7ed
    6cdc:	svclt	0x0000ebb2
    6ce0:	muleq	r1, ip, r1
    6ce4:			; <UNDEFINED> instruction: 0x000001b0
    6ce8:	andeq	r3, r1, lr, ror #2
    6cec:	bmi	ab3d24 <__assert_fail@plt+0xab2550>
    6cf0:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    6cf4:	mvnsmi	lr, sp, lsr #18
    6cf8:	stmdbmi	r9!, {r0, r2, r3, r9, sl, lr}
    6cfc:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    6d00:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    6d04:	ldmdavs	fp, {r1, r3, r9, sl, fp, ip, pc}
    6d08:			; <UNDEFINED> instruction: 0xf04f9303
    6d0c:			; <UNDEFINED> instruction: 0xf7ff0300
    6d10:	blmi	945e5c <__assert_fail@plt+0x944688>
    6d14:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    6d18:	bmi	8fae00 <__assert_fail@plt+0x8f962c>
    6d1c:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    6d20:	smmlaeq	r2, r2, r8, r6
    6d24:	bge	2fbd8c <__assert_fail@plt+0x2fa5b8>
    6d28:	ldrtmi	r4, [r1], -r0, lsr #12
    6d2c:			; <UNDEFINED> instruction: 0xf7fa9202
    6d30:			; <UNDEFINED> instruction: 0x4603eb7a
    6d34:	ldrmi	r4, [ip], -r0, lsr #12
    6d38:	stcl	7, cr15, [r2], {250}	; 0xfa
    6d3c:	blmi	5d95b0 <__assert_fail@plt+0x5d7ddc>
    6d40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6d44:	blls	e0db4 <__assert_fail@plt+0xdf5e0>
    6d48:	qsuble	r4, sl, r2
    6d4c:	andlt	r4, r4, r0, lsr #12
    6d50:	ldrhmi	lr, [r0, #141]!	; 0x8d
    6d54:	ldrbmi	fp, [r0, -r2]!
    6d58:	svcmi	0x00164a15
    6d5c:	ldrbtmi	r5, [pc], #-2203	; 6d64 <__assert_fail@plt+0x5590>
    6d60:	ldrdhi	pc, [r0], -r3
    6d64:	bl	fffc4d54 <__assert_fail@plt+0xfffc3580>
    6d68:	bmi	5191bc <__assert_fail@plt+0x5179e8>
    6d6c:	smlsdxls	r0, r9, r4, r4
    6d70:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    6d74:	strmi	r2, [r3], -r1, lsl #2
    6d78:			; <UNDEFINED> instruction: 0xf7fa4640
    6d7c:	ldmdami	r0, {r1, r2, r4, r7, sl, fp, sp, lr, pc}
    6d80:	ldrtmi	r4, [r1], -sl, lsr #12
    6d84:			; <UNDEFINED> instruction: 0xf7fe4478
    6d88:	strb	pc, [ip, r9, asr #28]	; <UNPREDICTABLE>
    6d8c:	ldreq	pc, [r5], #-111	; 0xffffff91
    6d90:			; <UNDEFINED> instruction: 0xf7fae7d4
    6d94:	svclt	0x0000eb56
    6d98:	andeq	r3, r1, r6, lsr r1
    6d9c:			; <UNDEFINED> instruction: 0x000001b0
    6da0:	andeq	r2, r0, r6, asr r8
    6da4:	andeq	r3, r1, r4, lsl r1
    6da8:	andeq	r3, r1, lr, ror #5
    6dac:	andeq	r3, r1, r8, ror #1
    6db0:			; <UNDEFINED> instruction: 0x000001b4
    6db4:	andeq	r2, r0, sl, ror #13
    6db8:	andeq	r2, r0, r0, lsl r7
    6dbc:	strdeq	r2, [r0], -sl
    6dc0:	strdeq	r2, [r0], -ip
    6dc4:	ldrmi	fp, [r3], -r8, lsl #8
    6dc8:			; <UNDEFINED> instruction: 0x460ab530
    6dcc:	addlt	r4, r2, r6, lsl sp
    6dd0:	ldrbtmi	r4, [sp], #-3094	; 0xfffff3ea
    6dd4:	stmdbpl	ip!, {r1, r2, r4, r8, fp, lr}
    6dd8:	cfstrsls	mvf4, [r5, #-484]	; 0xfffffe1c
    6ddc:	strls	r6, [r1], #-2084	; 0xfffff7dc
    6de0:	streq	pc, [r0], #-79	; 0xffffffb1
    6de4:	stc2	7, cr15, [r8], #-1020	; 0xfffffc04
    6de8:	bge	1b34f0 <__assert_fail@plt+0x1b1d1c>
    6dec:	strmi	r4, [r4], -r9, lsr #12
    6df0:			; <UNDEFINED> instruction: 0xf7fa9200
    6df4:			; <UNDEFINED> instruction: 0x4603eb18
    6df8:	ldrmi	r4, [ip], -r0, lsr #12
    6dfc:	stcl	7, cr15, [r0], #-1000	; 0xfffffc18
    6e00:	blmi	299638 <__assert_fail@plt+0x297e64>
    6e04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6e08:	blls	60e78 <__assert_fail@plt+0x5f6a4>
    6e0c:	qaddle	r4, sl, r8
    6e10:	andlt	r4, r2, r0, lsr #12
    6e14:	ldrhtmi	lr, [r0], -sp
    6e18:	ldrbmi	fp, [r0, -r1]!
    6e1c:	ldreq	pc, [r5], #-111	; 0xffffff91
    6e20:			; <UNDEFINED> instruction: 0xf7fae7ee
    6e24:	svclt	0x0000eb0e
    6e28:	andeq	r3, r1, r6, asr r0
    6e2c:			; <UNDEFINED> instruction: 0x000001b0
    6e30:	andeq	r2, r0, r0, lsl #15
    6e34:	andeq	r3, r1, r4, lsr #32
    6e38:			; <UNDEFINED> instruction: 0x460cb5d0
    6e3c:			; <UNDEFINED> instruction: 0x46114e15
    6e40:	addlt	r4, r4, r5, lsl sl
    6e44:	smlsdxcs	r0, lr, r4, r4
    6e48:	ldmpl	r2!, {r0, r1, r3, r5, r6, r9, sl, lr}
    6e4c:	ldmdavs	r2, {r9, sl, sp}
    6e50:			; <UNDEFINED> instruction: 0xf04f9203
    6e54:	bmi	44765c <__assert_fail@plt+0x445e88>
    6e58:	strvs	lr, [r0, -sp, asr #19]
    6e5c:			; <UNDEFINED> instruction: 0xf7ff447a
    6e60:	stmdacs	r1, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    6e64:			; <UNDEFINED> instruction: 0x4620d110
    6e68:	ldmib	sp, {r2, r5, r8, ip, sp, pc}^
    6e6c:	andcs	r2, r0, r0, lsl #6
    6e70:	movwcs	lr, #2500	; 0x9c4
    6e74:	blmi	2196a4 <__assert_fail@plt+0x217ed0>
    6e78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6e7c:	blls	e0eec <__assert_fail@plt+0xdf718>
    6e80:	qaddle	r4, sl, r4
    6e84:	ldcllt	0, cr11, [r0, #16]
    6e88:	rscscc	pc, pc, pc, asr #32
    6e8c:			; <UNDEFINED> instruction: 0xf7fae7f2
    6e90:	svclt	0x0000ead8
    6e94:	andeq	r2, r1, r4, ror #31
    6e98:			; <UNDEFINED> instruction: 0x000001b0
    6e9c:	andeq	r2, r0, r8, lsr r7
    6ea0:			; <UNDEFINED> instruction: 0x00012fb0
    6ea4:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    6ea8:	ldcmi	0, cr11, [r5], {131}	; 0x83
    6eac:	strmi	sl, [sp], -r6, lsl #20
    6eb0:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    6eb4:	blcc	145004 <__assert_fail@plt+0x143830>
    6eb8:	strmi	r5, [r4], -r1, ror #16
    6ebc:	tstls	r1, r9, lsl #16
    6ec0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    6ec4:	andls	r4, r0, #26214400	; 0x1900000
    6ec8:	ldc2l	7, cr15, [ip, #1016]	; 0x3f8
    6ecc:	strmi	fp, [r2], -r8, lsl #3
    6ed0:	strtmi	r4, [r0], -r9, lsr #12
    6ed4:			; <UNDEFINED> instruction: 0xffb0f7ff
    6ed8:	blmi	29970c <__assert_fail@plt+0x297f38>
    6edc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6ee0:	blls	60f50 <__assert_fail@plt+0x5f77c>
    6ee4:	qaddle	r4, sl, r9
    6ee8:	pop	{r0, r1, ip, sp, pc}
    6eec:	andlt	r4, r2, r0, lsr r0
    6ef0:			; <UNDEFINED> instruction: 0xf7fa4770
    6ef4:	stmdavs	r0, {r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    6ef8:	strb	r4, [sp, r0, asr #4]!
    6efc:	b	fe844eec <__assert_fail@plt+0xfe843718>
    6f00:	andeq	r2, r1, r6, ror pc
    6f04:			; <UNDEFINED> instruction: 0x000001b0
    6f08:	andeq	r2, r1, ip, asr #30
    6f0c:			; <UNDEFINED> instruction: 0x460cb5d0
    6f10:			; <UNDEFINED> instruction: 0x46114e15
    6f14:	addlt	r4, r4, r5, lsl sl
    6f18:	smlsdxcs	r0, lr, r4, r4
    6f1c:	ldmpl	r2!, {r0, r1, r3, r5, r6, r9, sl, lr}
    6f20:	ldmdavs	r2, {r9, sl, sp}
    6f24:			; <UNDEFINED> instruction: 0xf04f9203
    6f28:	bmi	447730 <__assert_fail@plt+0x445f5c>
    6f2c:	strvs	lr, [r0, -sp, asr #19]
    6f30:			; <UNDEFINED> instruction: 0xf7ff447a
    6f34:	stmdacs	r1, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    6f38:			; <UNDEFINED> instruction: 0x4620d110
    6f3c:	ldmib	sp, {r2, r5, r8, ip, sp, pc}^
    6f40:	andcs	r2, r0, r0, lsl #6
    6f44:	movwcs	lr, #2500	; 0x9c4
    6f48:	blmi	219778 <__assert_fail@plt+0x217fa4>
    6f4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6f50:	blls	e0fc0 <__assert_fail@plt+0xdf7ec>
    6f54:	qaddle	r4, sl, r4
    6f58:	ldcllt	0, cr11, [r0, #16]
    6f5c:	rscscc	pc, pc, pc, asr #32
    6f60:			; <UNDEFINED> instruction: 0xf7fae7f2
    6f64:	svclt	0x0000ea6e
    6f68:	andeq	r2, r1, r0, lsl pc
    6f6c:			; <UNDEFINED> instruction: 0x000001b0
    6f70:	andeq	r2, r0, ip, ror #12
    6f74:	ldrdeq	r2, [r1], -ip
    6f78:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    6f7c:	ldcmi	0, cr11, [r5], {131}	; 0x83
    6f80:	strmi	sl, [sp], -r6, lsl #20
    6f84:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    6f88:	blcc	1450d8 <__assert_fail@plt+0x143904>
    6f8c:	strmi	r5, [r4], -r1, ror #16
    6f90:	tstls	r1, r9, lsl #16
    6f94:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    6f98:	andls	r4, r0, #26214400	; 0x1900000
    6f9c:	ldc2l	7, cr15, [r2, #-1016]!	; 0xfffffc08
    6fa0:	strmi	fp, [r2], -r8, lsl #3
    6fa4:	strtmi	r4, [r0], -r9, lsr #12
    6fa8:			; <UNDEFINED> instruction: 0xffb0f7ff
    6fac:	blmi	2997e0 <__assert_fail@plt+0x29800c>
    6fb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6fb4:	blls	61024 <__assert_fail@plt+0x5f850>
    6fb8:	qaddle	r4, sl, r9
    6fbc:	pop	{r0, r1, ip, sp, pc}
    6fc0:	andlt	r4, r2, r0, lsr r0
    6fc4:			; <UNDEFINED> instruction: 0xf7fa4770
    6fc8:	stmdavs	r0, {r1, r3, r8, r9, fp, sp, lr, pc}
    6fcc:	strb	r4, [sp, r0, asr #4]!
    6fd0:	b	dc4fc0 <__assert_fail@plt+0xdc37ec>
    6fd4:	andeq	r2, r1, r2, lsr #29
    6fd8:			; <UNDEFINED> instruction: 0x000001b0
    6fdc:	andeq	r2, r1, r8, ror lr
    6fe0:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6fe4:	ldrbtmi	fp, [ip], #1328	; 0x530
    6fe8:	addlt	r4, r3, r4, lsl sp
    6fec:	ldrmi	r4, [r1], -ip, lsl #12
    6ff0:			; <UNDEFINED> instruction: 0x466b4a13
    6ff4:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    6ff8:	stmdavs	sp!, {r1, r3, r4, r5, r6, sl, lr}
    6ffc:			; <UNDEFINED> instruction: 0xf04f9501
    7000:	strcs	r0, [r0, #-1280]	; 0xfffffb00
    7004:			; <UNDEFINED> instruction: 0xf7ff9500
    7008:	stmdacs	r1, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    700c:	strtmi	sp, [r0], -lr, lsl #2
    7010:	blls	33468 <__assert_fail@plt+0x31c94>
    7014:	eorvs	r4, r3, r8, lsr #12
    7018:	blmi	219848 <__assert_fail@plt+0x218074>
    701c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7020:	blls	61090 <__assert_fail@plt+0x5f8bc>
    7024:	qaddle	r4, sl, r4
    7028:	ldclt	0, cr11, [r0, #-12]!
    702c:	rscscc	pc, pc, pc, asr #32
    7030:			; <UNDEFINED> instruction: 0xf7fae7f2
    7034:	svclt	0x0000ea06
    7038:	andeq	r2, r1, r2, asr #28
    703c:			; <UNDEFINED> instruction: 0x000001b0
    7040:	andeq	r2, r0, ip, lsr #11
    7044:	andeq	r2, r1, ip, lsl #28
    7048:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    704c:	ldcmi	0, cr11, [r5], {131}	; 0x83
    7050:	strmi	sl, [sp], -r6, lsl #20
    7054:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    7058:	blcc	1451a8 <__assert_fail@plt+0x1439d4>
    705c:	strmi	r5, [r4], -r1, ror #16
    7060:	tstls	r1, r9, lsl #16
    7064:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    7068:	andls	r4, r0, #26214400	; 0x1900000
    706c:	stc2	7, cr15, [sl, #-1016]	; 0xfffffc08
    7070:	strmi	fp, [r2], -r8, lsl #3
    7074:	strtmi	r4, [r0], -r9, lsr #12
    7078:			; <UNDEFINED> instruction: 0xffb2f7ff
    707c:	blmi	2998b0 <__assert_fail@plt+0x2980dc>
    7080:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7084:	blls	610f4 <__assert_fail@plt+0x5f920>
    7088:	qaddle	r4, sl, r9
    708c:	pop	{r0, r1, ip, sp, pc}
    7090:	andlt	r4, r2, r0, lsr r0
    7094:			; <UNDEFINED> instruction: 0xf7fa4770
    7098:	stmdavs	r0, {r1, r5, r7, r9, fp, sp, lr, pc}
    709c:	strb	r4, [sp, r0, asr #4]!
    70a0:	stmib	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    70a4:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    70a8:			; <UNDEFINED> instruction: 0x000001b0
    70ac:	andeq	r2, r1, r8, lsr #27
    70b0:			; <UNDEFINED> instruction: 0x460cb510
    70b4:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    70b8:			; <UNDEFINED> instruction: 0xf8dfb082
    70bc:			; <UNDEFINED> instruction: 0x4611c050
    70c0:	bmi	4d84c0 <__assert_fail@plt+0x4d6cec>
    70c4:			; <UNDEFINED> instruction: 0xf85e466b
    70c8:	ldrbtmi	ip, [sl], #-12
    70cc:	ldrdgt	pc, [r0], -ip
    70d0:	andgt	pc, r4, sp, asr #17
    70d4:	stceq	0, cr15, [r0], {79}	; 0x4f
    70d8:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    70dc:	tstle	lr, r1, lsl #16
    70e0:	tstlt	r4, r0, lsr #12
    70e4:	andcs	r9, r0, r0, lsl #22
    70e8:	bmi	29f17c <__assert_fail@plt+0x29d9a8>
    70ec:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    70f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    70f4:	subsmi	r9, sl, r1, lsl #22
    70f8:	andlt	sp, r2, r4, lsl #2
    70fc:			; <UNDEFINED> instruction: 0xf04fbd10
    7100:	udf	#8975	; 0x230f
    7104:	ldmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7108:	andeq	r2, r1, r8, ror #26
    710c:			; <UNDEFINED> instruction: 0x000001b0
    7110:	ldrdeq	r2, [r0], -lr
    7114:	andeq	r2, r1, sl, lsr sp
    7118:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    711c:	ldcmi	0, cr11, [r5], {131}	; 0x83
    7120:	strmi	sl, [sp], -r6, lsl #20
    7124:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    7128:	blcc	145278 <__assert_fail@plt+0x143aa4>
    712c:	strmi	r5, [r4], -r1, ror #16
    7130:	tstls	r1, r9, lsl #16
    7134:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    7138:	andls	r4, r0, #26214400	; 0x1900000
    713c:	stc2	7, cr15, [r2], #1016	; 0x3f8
    7140:	strmi	fp, [r2], -r8, lsl #3
    7144:	strtmi	r4, [r0], -r9, lsr #12
    7148:			; <UNDEFINED> instruction: 0xffb2f7ff
    714c:	blmi	299980 <__assert_fail@plt+0x2981ac>
    7150:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7154:	blls	611c4 <__assert_fail@plt+0x5f9f0>
    7158:	qaddle	r4, sl, r9
    715c:	pop	{r0, r1, ip, sp, pc}
    7160:	andlt	r4, r2, r0, lsr r0
    7164:			; <UNDEFINED> instruction: 0xf7fa4770
    7168:	stmdavs	r0, {r1, r3, r4, r5, r9, fp, sp, lr, pc}
    716c:	strb	r4, [sp, r0, asr #4]!
    7170:	stmdb	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7174:	andeq	r2, r1, r2, lsl #26
    7178:			; <UNDEFINED> instruction: 0x000001b0
    717c:	ldrdeq	r2, [r1], -r8
    7180:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
    7184:	ldrbtmi	fp, [ip], #1328	; 0x530
    7188:	addlt	r4, r7, pc, lsl sp
    718c:	ldrmi	r4, [r1], -ip, lsl #12
    7190:	blge	119a10 <__assert_fail@plt+0x11823c>
    7194:	blge	ebd9c <__assert_fail@plt+0xea5c8>
    7198:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    719c:	stmdavs	sp!, {r1, r3, r4, r5, r6, sl, lr}
    71a0:			; <UNDEFINED> instruction: 0xf04f9505
    71a4:			; <UNDEFINED> instruction: 0xf7ff0500
    71a8:	stmdacs	r2, {r0, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    71ac:	strtmi	sp, [r0], -r4, lsr #2
    71b0:	stmdals	r3, {r2, r6, r7, r8, ip, sp, pc}
    71b4:	cmnmi	pc, pc, asr #8	; <UNPREDICTABLE>
    71b8:	vqdmull.s<illegal width 8>	<illegal reg q12.5>, d0, d4
    71bc:	vld4.8	{d0,d2,d4,d6}, [r0]
    71c0:	movwcs	r6, #639	; 0x27f
    71c4:	tstcs	r0, r1, lsl #20
    71c8:	mvnsvc	pc, #217055232	; 0xcf00000
    71cc:			; <UNDEFINED> instruction: 0xf022b2e8
    71d0:	movwmi	r0, #4623	; 0x120f
    71d4:	movwcc	lr, #23043	; 0x5a03
    71d8:	b	108f1e0 <__assert_fail@plt+0x108da0c>
    71dc:	movwmi	r5, #45589	; 0xb215
    71e0:	eorvs	r6, r3, r2, rrx
    71e4:	blmi	219a14 <__assert_fail@plt+0x218240>
    71e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    71ec:	blls	16125c <__assert_fail@plt+0x15fa88>
    71f0:	qaddle	r4, sl, r4
    71f4:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    71f8:	rscscc	pc, pc, pc, asr #32
    71fc:			; <UNDEFINED> instruction: 0xf7fae7f2
    7200:	svclt	0x0000e920
    7204:	andeq	r2, r1, r2, lsr #25
    7208:			; <UNDEFINED> instruction: 0x000001b0
    720c:	andeq	r2, r0, r0, lsl r4
    7210:	andeq	r2, r1, r0, asr #24
    7214:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    7218:	ldcmi	0, cr11, [r5], {131}	; 0x83
    721c:	strmi	sl, [sp], -r6, lsl #20
    7220:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    7224:	blcc	145374 <__assert_fail@plt+0x143ba0>
    7228:	strmi	r5, [r4], -r1, ror #16
    722c:	tstls	r1, r9, lsl #16
    7230:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    7234:	andls	r4, r0, #26214400	; 0x1900000
    7238:	stc2	7, cr15, [r4], #-1016	; 0xfffffc08
    723c:	strmi	fp, [r2], -r8, lsl #3
    7240:	strtmi	r4, [r0], -r9, lsr #12
    7244:			; <UNDEFINED> instruction: 0xff9cf7ff
    7248:	blmi	299a7c <__assert_fail@plt+0x2982a8>
    724c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7250:	blls	612c0 <__assert_fail@plt+0x5faec>
    7254:	qaddle	r4, sl, r9
    7258:	pop	{r0, r1, ip, sp, pc}
    725c:	andlt	r4, r2, r0, lsr r0
    7260:			; <UNDEFINED> instruction: 0xf7fa4770
    7264:	stmdavs	r0, {r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    7268:	strb	r4, [sp, r0, asr #4]!
    726c:	stmia	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7270:	andeq	r2, r1, r6, lsl #24
    7274:			; <UNDEFINED> instruction: 0x000001b0
    7278:	ldrdeq	r2, [r1], -ip
    727c:	svcmi	0x00f0e92d
    7280:	ldcmi	6, cr4, [r2], #-60	; 0xffffffc4
    7284:	blmi	cb34a0 <__assert_fail@plt+0xcb1ccc>
    7288:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    728c:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    7290:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    7294:			; <UNDEFINED> instruction: 0xf04f9303
    7298:			; <UNDEFINED> instruction: 0xf7ff0300
    729c:	sxtab16mi	pc, r0, fp, ror #16	; <UNPREDICTABLE>
    72a0:	ldmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    72a4:	svceq	0x0000f1b8
    72a8:	blle	1198ac8 <__assert_fail@plt+0x11972f4>
    72ac:			; <UNDEFINED> instruction: 0xf7fa4638
    72b0:			; <UNDEFINED> instruction: 0x4604e978
    72b4:	vcgt.s8	<illegal reg q13.5>, <illegal reg q5.5>, q4
    72b8:			; <UNDEFINED> instruction: 0xf10d2b80
    72bc:			; <UNDEFINED> instruction: 0xf6c00a04
    72c0:			; <UNDEFINED> instruction: 0xf04f6be6
    72c4:	strtmi	r0, [r2], -r0, lsl #18
    72c8:			; <UNDEFINED> instruction: 0x46404639
    72cc:	andls	pc, r0, r6, asr #17
    72d0:	ldmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    72d4:	mcrne	8, 0, r6, cr3, cr5, {1}
    72d8:	bne	ff93e780 <__assert_fail@plt+0xff93cfac>
    72dc:	stccs	0, cr13, [fp, #-36]	; 0xffffffdc
    72e0:	mvnsle	r4, pc, lsl r4
    72e4:	ldrbmi	r2, [r0], -r0, lsl #2
    72e8:	blls	81a24 <__assert_fail@plt+0x80250>
    72ec:	ldmda	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    72f0:	stccs	7, cr14, [fp, #-932]	; 0xfffffc5c
    72f4:	stmdage	r1, {r1, r3, r8, ip, lr, pc}
    72f8:	vmax.s8	d20, d11, d17
    72fc:	strls	r2, [r1], #-896	; 0xfffffc80
    7300:	mvnvs	pc, #192, 12	; 0xc000000
    7304:			; <UNDEFINED> instruction: 0xf7fa9302
    7308:	ldmdavs	r5!, {r1, r3, r6, fp, sp, lr, pc}
    730c:			; <UNDEFINED> instruction: 0xf7fa4640
    7310:	eorsvs	lr, r5, r4, asr #20
    7314:	blmi	399b58 <__assert_fail@plt+0x398384>
    7318:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    731c:	blls	e138c <__assert_fail@plt+0xdfbb8>
    7320:	tstle	r0, sl, asr r0
    7324:	andlt	r4, r5, r0, lsr #12
    7328:	svchi	0x00f0e8bd
    732c:	svclt	0x00182d04
    7330:	tstle	r5, fp, lsl #26
    7334:	bicle	r2, r6, fp, lsl #26
    7338:	stmdavs	r4, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    733c:	strb	r4, [r9, r4, ror #4]!
    7340:	ldrbtcc	pc, [pc], #79	; 7348 <__assert_fail@plt+0x5b74>	; <UNPREDICTABLE>
    7344:			; <UNDEFINED> instruction: 0xf7fae7e2
    7348:	svclt	0x0000e87c
    734c:	muleq	r1, lr, fp
    7350:			; <UNDEFINED> instruction: 0x000001b0
    7354:	andeq	r2, r1, r0, lsl fp
    7358:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    735c:	ldcmi	0, cr11, [r5], {131}	; 0x83
    7360:	strmi	sl, [sp], -r6, lsl #20
    7364:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    7368:	blcc	1454b8 <__assert_fail@plt+0x143ce4>
    736c:	strmi	r5, [r4], -r1, ror #16
    7370:	tstls	r1, r9, lsl #16
    7374:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    7378:	andls	r4, r0, #26214400	; 0x1900000
    737c:	blx	fe0c537e <__assert_fail@plt+0xfe0c3baa>
    7380:	strmi	fp, [r2], -r8, lsl #3
    7384:	strtmi	r4, [r0], -r9, lsr #12
    7388:			; <UNDEFINED> instruction: 0xff78f7ff
    738c:	blmi	299bc0 <__assert_fail@plt+0x2983ec>
    7390:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7394:	blls	61404 <__assert_fail@plt+0x5fc30>
    7398:	qaddle	r4, sl, r9
    739c:	pop	{r0, r1, ip, sp, pc}
    73a0:	andlt	r4, r2, r0, lsr r0
    73a4:			; <UNDEFINED> instruction: 0xf7fa4770
    73a8:	stmdavs	r0, {r1, r3, r4, r8, fp, sp, lr, pc}
    73ac:	strb	r4, [sp, r0, asr #4]!
    73b0:	stmda	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    73b4:	andeq	r2, r1, r2, asr #21
    73b8:			; <UNDEFINED> instruction: 0x000001b0
    73bc:	muleq	r1, r8, sl
    73c0:	svcmi	0x00f0e92d
    73c4:	ldcmi	6, cr4, [r7, #-112]!	; 0xffffff90
    73c8:	blmi	df360c <__assert_fail@plt+0xdf1e38>
    73cc:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    73d0:	tstcs	r1, r8, lsl sl
    73d4:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    73d8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    73dc:			; <UNDEFINED> instruction: 0xf04f930d
    73e0:			; <UNDEFINED> instruction: 0xf7fe0300
    73e4:	pkhtbmi	pc, r0, r7, asr #31	; <UNPREDICTABLE>
    73e8:	ldm	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    73ec:	svceq	0x0000f1b8
    73f0:	blle	1398c0c <__assert_fail@plt+0x1397438>
    73f4:	svcge	0x00074a2d
    73f8:	stmib	sp, {r0, r2, r4, r8, r9, sp}^
    73fc:	ldrbtmi	r6, [sl], #-1026	; 0xfffffbfe
    7400:	andls	r4, r0, #56, 12	; 0x3800000
    7404:	andcs	r4, r1, #26214400	; 0x1900000
    7408:	stmibcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    740c:	ldmib	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7410:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    7414:	beq	543850 <__assert_fail@plt+0x54207c>
    7418:	bleq	4355c <__assert_fail@plt+0x41d88>
    741c:	strtmi	r4, [r2], -r4, lsl #12
    7420:			; <UNDEFINED> instruction: 0x46404639
    7424:	andlt	pc, r0, r5, asr #17
    7428:	ldmdb	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    742c:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr}
    7430:	bne	93e864 <__assert_fail@plt+0x93d090>
    7434:	mcrcs	0, 0, sp, cr11, cr0, {0}
    7438:	mvnsle	r4, r7, lsl #8
    743c:	ldrbmi	r2, [r0], -r0, lsl #2
    7440:	stmdblt	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    7444:	svc	0x00aaf7f9
    7448:	cdpcs	7, 0, cr14, cr4, cr9, {7}
    744c:	mcrcs	15, 0, fp, cr11, cr8, {0}
    7450:	mvfcsep	f5, f2
    7454:	ldrb	sp, [r1, r3, ror #3]!
    7458:	tstle	sl, fp, lsl #28
    745c:	strtmi	sl, [r1], -r5, lsl #16
    7460:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    7464:			; <UNDEFINED> instruction: 0xf6c09405
    7468:	movwls	r6, #25574	; 0x63e6
    746c:	svc	0x0096f7f9
    7470:	strbmi	r6, [r0], -lr, lsr #16
    7474:	ldmib	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7478:	bmi	35f538 <__assert_fail@plt+0x35dd64>
    747c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    7480:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7484:	subsmi	r9, sl, sp, lsl #22
    7488:	strtmi	sp, [r0], -r9, lsl #2
    748c:	pop	{r0, r1, r2, r3, ip, sp, pc}
    7490:	stmdavs	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7494:	ldrb	r4, [r0, r4, ror #4]!
    7498:	ldrbtcc	pc, [pc], #79	; 74a0 <__assert_fail@plt+0x5ccc>	; <UNPREDICTABLE>
    749c:			; <UNDEFINED> instruction: 0xf7f9e7e9
    74a0:	svclt	0x0000efd0
    74a4:	andeq	r2, r1, sl, asr sl
    74a8:			; <UNDEFINED> instruction: 0x000001b0
    74ac:	muleq	r0, r6, r1
    74b0:	andeq	r2, r1, sl, lsr #19
    74b4:	svcmi	0x00f0e92d
    74b8:	ldcmi	6, cr4, [r7, #-112]!	; 0xffffff90
    74bc:	blmi	df3710 <__assert_fail@plt+0xdf1f3c>
    74c0:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    74c4:	tstcs	r1, ip, lsl sl
    74c8:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    74cc:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    74d0:			; <UNDEFINED> instruction: 0xf04f9311
    74d4:			; <UNDEFINED> instruction: 0xf7fe0300
    74d8:	pkhtbmi	pc, r0, sp, asr #30	; <UNPREDICTABLE>
    74dc:	ldmda	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    74e0:	svceq	0x0000f1b8
    74e4:	blle	1398d00 <__assert_fail@plt+0x139752c>
    74e8:	svcge	0x00074a2d
    74ec:	stmib	sp, {r0, r2, r5, r8, r9, sp}^
    74f0:	ldrbtmi	r6, [sl], #-1026	; 0xfffffbfe
    74f4:	andls	r4, r0, #56, 12	; 0x3800000
    74f8:	andcs	r4, r1, #26214400	; 0x1900000
    74fc:	stmibcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    7500:	ldmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7504:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    7508:	beq	543944 <__assert_fail@plt+0x542170>
    750c:	bleq	43650 <__assert_fail@plt+0x41e7c>
    7510:	strtmi	r4, [r2], -r4, lsl #12
    7514:			; <UNDEFINED> instruction: 0x46404639
    7518:	andlt	pc, r0, r5, asr #17
    751c:	ldm	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7520:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr}
    7524:	bne	93e958 <__assert_fail@plt+0x93d184>
    7528:	mcrcs	0, 0, sp, cr11, cr0, {0}
    752c:	mvnsle	r4, r7, lsl #8
    7530:	ldrbmi	r2, [r0], -r0, lsl #2
    7534:	stmdblt	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    7538:	svc	0x0030f7f9
    753c:	cdpcs	7, 0, cr14, cr4, cr9, {7}
    7540:	mcrcs	15, 0, fp, cr11, cr8, {0}
    7544:	mvfcsep	f5, f2
    7548:	ldrb	sp, [r1, r3, ror #3]!
    754c:	tstle	sl, fp, lsl #28
    7550:	strtmi	sl, [r1], -r5, lsl #16
    7554:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    7558:			; <UNDEFINED> instruction: 0xf6c09405
    755c:	movwls	r6, #25574	; 0x63e6
    7560:	svc	0x001cf7f9
    7564:	strbmi	r6, [r0], -lr, lsr #16
    7568:	ldmdb	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    756c:	bmi	35f62c <__assert_fail@plt+0x35de58>
    7570:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    7574:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7578:	subsmi	r9, sl, r1, lsl fp
    757c:	strtmi	sp, [r0], -r9, lsl #2
    7580:	pop	{r0, r1, r4, ip, sp, pc}
    7584:	stmdavs	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7588:	ldrb	r4, [r0, r4, ror #4]!
    758c:	ldrbtcc	pc, [pc], #79	; 7594 <__assert_fail@plt+0x5dc0>	; <UNPREDICTABLE>
    7590:			; <UNDEFINED> instruction: 0xf7f9e7e9
    7594:	svclt	0x0000ef56
    7598:	andeq	r2, r1, r6, ror #18
    759c:			; <UNDEFINED> instruction: 0x000001b0
    75a0:	andeq	r2, r0, sl, lsr #1
    75a4:			; <UNDEFINED> instruction: 0x000128b6
    75a8:	addlt	fp, r4, r0, ror r5
    75ac:	ldrmi	sl, [r6], -r8, lsl #24
    75b0:			; <UNDEFINED> instruction: 0x461d4a13
    75b4:			; <UNDEFINED> instruction: 0xf8544b13
    75b8:	ldrbtmi	r1, [sl], #-2820	; 0xfffff4fc
    75bc:			; <UNDEFINED> instruction: 0x462258d3
    75c0:	movwls	r6, #14363	; 0x381b
    75c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    75c8:	strmi	r9, [r4], -r2, lsl #8
    75cc:	blx	16c55cc <__assert_fail@plt+0x16c3df8>
    75d0:	andls	fp, r0, r8, ror r1
    75d4:			; <UNDEFINED> instruction: 0x462b4632
    75d8:			; <UNDEFINED> instruction: 0xf7ff4620
    75dc:	bmi	2c7390 <__assert_fail@plt+0x2c5bbc>
    75e0:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    75e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    75e8:	subsmi	r9, sl, r3, lsl #22
    75ec:	andlt	sp, r4, r6, lsl #2
    75f0:			; <UNDEFINED> instruction: 0xf7f9bd70
    75f4:	stmdavs	r0, {r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    75f8:	ldrb	r4, [r0, r0, asr #4]!
    75fc:	svc	0x0020f7f9
    7600:	andeq	r2, r1, lr, ror #16
    7604:			; <UNDEFINED> instruction: 0x000001b0
    7608:	andeq	r2, r1, r6, asr #16
    760c:			; <UNDEFINED> instruction: 0xf7ffb538
    7610:	strcs	pc, [r0], #-2253	; 0xfffff733
    7614:	teqlt	r0, #5242880	; 0x500000
    7618:			; <UNDEFINED> instruction: 0xf7fa4628
    761c:			; <UNDEFINED> instruction: 0xf100e888
    7620:	cmnlt	r8, r3, lsl r3
    7624:	bcs	ba6934 <__assert_fail@plt+0xba5160>
    7628:	stclvc	0, cr13, [r2], {15}
    762c:	andsle	r2, r2, lr, lsr #20
    7630:	strcc	r4, [r1], #-1576	; 0xfffff9d8
    7634:	ldmda	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7638:	tsteq	r3, #0, 2	; <UNPREDICTABLE>
    763c:	mvnsle	r2, r0, lsl #16
    7640:			; <UNDEFINED> instruction: 0xf7fa4628
    7644:			; <UNDEFINED> instruction: 0x4620e8b0
    7648:	ldmdavc	sl, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    764c:	rscle	r2, r3, r0, lsl #20
    7650:	bcs	ba6960 <__assert_fail@plt+0xba518c>
    7654:	ldmdavc	sl, {r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    7658:	bcs	b94264 <__assert_fail@plt+0xb92a90>
    765c:	ldmdavc	fp, {r3, r5, r6, r7, r8, ip, lr, pc}^
    7660:	sbcsle	r2, r9, r0, lsl #22
    7664:	strmi	lr, [r4], -r4, ror #15
    7668:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    766c:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    7670:	ldcmi	0, cr11, [r4], {131}	; 0x83
    7674:	blmi	531e90 <__assert_fail@plt+0x5306bc>
    7678:			; <UNDEFINED> instruction: 0xf852447c
    767c:	stmiapl	r3!, {r2, r8, r9, fp, ip}^
    7680:	ldmdavs	fp, {r2, r9, sl, lr}
    7684:			; <UNDEFINED> instruction: 0xf04f9301
    7688:	andls	r0, r0, #0, 6
    768c:			; <UNDEFINED> instruction: 0xf9faf7fe
    7690:	strmi	fp, [r1], -r0, lsl #3
    7694:			; <UNDEFINED> instruction: 0xf7ff4620
    7698:	bmi	347584 <__assert_fail@plt+0x345db0>
    769c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    76a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    76a4:	subsmi	r9, sl, r1, lsl #22
    76a8:	andlt	sp, r3, r9, lsl #2
    76ac:			; <UNDEFINED> instruction: 0x4010e8bd
    76b0:	ldrbmi	fp, [r0, -r3]!
    76b4:	svc	0x0092f7f9
    76b8:	submi	r6, r0, #0, 16
    76bc:			; <UNDEFINED> instruction: 0xf7f9e7ed
    76c0:	svclt	0x0000eec0
    76c4:			; <UNDEFINED> instruction: 0x000127b0
    76c8:			; <UNDEFINED> instruction: 0x000001b0
    76cc:	andeq	r2, r1, sl, lsl #15
    76d0:			; <UNDEFINED> instruction: 0x4615b530
    76d4:			; <UNDEFINED> instruction: 0xf5ad4c1c
    76d8:	bmi	71ece0 <__assert_fail@plt+0x71d50c>
    76dc:	ldrbtmi	fp, [ip], #-135	; 0xffffff79
    76e0:	orrpl	pc, r0, #54525952	; 0x3400000
    76e4:	stmiapl	r2!, {r2, r4, r8, r9, ip, sp}
    76e8:	ldmdavs	r2, {r2, r3, r9, sl, lr}
    76ec:			; <UNDEFINED> instruction: 0xf04f601a
    76f0:			; <UNDEFINED> instruction: 0xb3290200
    76f4:			; <UNDEFINED> instruction: 0xf991b188
    76f8:	bmi	553700 <__assert_fail@plt+0x551f2c>
    76fc:			; <UNDEFINED> instruction: 0xf44f2b2f
    7700:	svclt	0x00085380
    7704:	stmib	sp, {r0, sl, ip, sp}^
    7708:	cfstrsge	mvf0, [r5], {1}
    770c:			; <UNDEFINED> instruction: 0x4619447a
    7710:	strtmi	r9, [r0], -r0, lsl #4
    7714:			; <UNDEFINED> instruction: 0xf7fa2201
    7718:			; <UNDEFINED> instruction: 0x4629e852
    771c:			; <UNDEFINED> instruction: 0xf7fa4620
    7720:	stmdbmi	ip, {r3, r4, fp, sp, lr, pc}
    7724:	orrpl	pc, r0, #54525952	; 0x3400000
    7728:	tstcc	r4, #8, 20	; 0x8000
    772c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    7730:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    7734:	qaddle	r4, r1, r5
    7738:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    773c:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    7740:	strb	r4, [lr, r8, lsl #12]!
    7744:	mrc	7, 3, APSR_nzcv, cr12, cr9, {7}
    7748:	andeq	r2, r1, sl, asr #14
    774c:			; <UNDEFINED> instruction: 0x000001b0
    7750:	andeq	r1, r0, r8, ror #25
    7754:	strdeq	r2, [r1], -ip
    7758:	ldrlt	fp, [r0, #-1032]!	; 0xfffffbf8
    775c:	ldcmi	0, cr11, [r0, #-528]	; 0xfffffdf0
    7760:	blmi	432784 <__assert_fail@plt+0x430fb0>
    7764:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    7768:	blpl	1458c0 <__assert_fail@plt+0x1440ec>
    776c:	movwls	r6, #14363	; 0x381b
    7770:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7774:	stmib	sp, {r8, r9, sp}^
    7778:	strls	r5, [r2], #-1024	; 0xfffffc00
    777c:			; <UNDEFINED> instruction: 0xff6ef7fe
    7780:	blmi	219fac <__assert_fail@plt+0x2187d8>
    7784:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7788:	blls	e17f8 <__assert_fail@plt+0xe0024>
    778c:	qaddle	r4, sl, r4
    7790:	pop	{r2, ip, sp, pc}
    7794:	andlt	r4, r1, r0, lsr r0
    7798:			; <UNDEFINED> instruction: 0xf7f94770
    779c:	svclt	0x0000ee52
    77a0:	andeq	r2, r1, r4, asr #13
    77a4:			; <UNDEFINED> instruction: 0x000001b0
    77a8:	andeq	r2, r1, r4, lsr #13
    77ac:	ldrlt	fp, [r0, #-1032]!	; 0xfffffbf8
    77b0:	ldcmi	0, cr11, [r0, #-528]	; 0xfffffdf0
    77b4:	blmi	4327d8 <__assert_fail@plt+0x431004>
    77b8:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    77bc:	blpl	145914 <__assert_fail@plt+0x144140>
    77c0:	movwls	r6, #14363	; 0x381b
    77c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    77c8:	stmib	sp, {r0, r8, r9, sp}^
    77cc:	strls	r5, [r2], #-1024	; 0xfffffc00
    77d0:			; <UNDEFINED> instruction: 0xff44f7fe
    77d4:	blmi	21a000 <__assert_fail@plt+0x21882c>
    77d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    77dc:	blls	e184c <__assert_fail@plt+0xe0078>
    77e0:	qaddle	r4, sl, r4
    77e4:	pop	{r2, ip, sp, pc}
    77e8:	andlt	r4, r1, r0, lsr r0
    77ec:			; <UNDEFINED> instruction: 0xf7f94770
    77f0:	svclt	0x0000ee28
    77f4:	andeq	r2, r1, r0, ror r6
    77f8:			; <UNDEFINED> instruction: 0x000001b0
    77fc:	andeq	r2, r1, r0, asr r6
    7800:	vmla.f<illegal width 8>	d18, d16, d2[0]
    7804:			; <UNDEFINED> instruction: 0xf7f90108
    7808:	svclt	0x0000be4d
    780c:			; <UNDEFINED> instruction: 0x4614b570
    7810:	addlt	r4, r4, r1, lsr #20
    7814:	strmi	r4, [r5], -r1, lsr #22
    7818:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    781c:	movwls	r6, #14363	; 0x381b
    7820:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7824:	tstlt	r1, #11534336	; 0xb00000
    7828:	stmdage	r2, {r0, r2, r3, r4, r9, fp, lr}
    782c:	strls	r2, [r0], #-257	; 0xfffffeff
    7830:			; <UNDEFINED> instruction: 0xf7f9447a
    7834:	stmdacs	r0, {r1, r4, r6, r9, sl, fp, sp, lr, pc}
    7838:	eorscs	sp, pc, r8, lsr #22
    783c:	svc	0x0094f7f9
    7840:	stmdals	r2, {r1, r2, r9, sl, lr}
    7844:			; <UNDEFINED> instruction: 0xffdcf7ff
    7848:	ldrtmi	r4, [r0], -r4, lsl #12
    784c:	svc	0x008cf7f9
    7850:	andsle	r1, r6, r3, ror #24
    7854:	eorvs	r9, fp, r2, lsl #22
    7858:	blmi	41a0a8 <__assert_fail@plt+0x4188d4>
    785c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7860:	blls	e18d0 <__assert_fail@plt+0xe00fc>
    7864:	tstle	r4, sl, asr r0
    7868:	andlt	r4, r4, r0, lsr #12
    786c:	stmdami	lr, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    7870:			; <UNDEFINED> instruction: 0xf7f94478
    7874:			; <UNDEFINED> instruction: 0x4603ee38
    7878:	bicsle	r2, r5, r0, lsl #16
    787c:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    7880:	stmdals	r2, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    7884:	ldcl	7, cr15, [lr, #-996]!	; 0xfffffc1c
    7888:	strb	r2, [r4, r0, lsl #6]!
    788c:	ldrbtcc	pc, [pc], #79	; 7894 <__assert_fail@plt+0x60c0>	; <UNPREDICTABLE>
    7890:			; <UNDEFINED> instruction: 0xf7f9e7e2
    7894:	svclt	0x0000edd6
    7898:	andeq	r2, r1, r0, lsl r6
    789c:			; <UNDEFINED> instruction: 0x000001b0
    78a0:	ldrdeq	r1, [r0], -r4
    78a4:	andeq	r2, r1, ip, asr #11
    78a8:	andeq	r1, r0, ip, lsl #27
    78ac:	andeq	r1, r0, r6, ror sp
    78b0:			; <UNDEFINED> instruction: 0x460ab570
    78b4:	tstmi	r6, r0, asr #4	; <UNPREDICTABLE>
    78b8:			; <UNDEFINED> instruction: 0xf7f94605
    78bc:	cdpne	15, 0, cr14, cr4, cr8, {0}
    78c0:	strtmi	sp, [r0], -r1, lsl #22
    78c4:			; <UNDEFINED> instruction: 0x4628bd70
    78c8:	stcl	7, cr15, [r6, #996]	; 0x3e4
    78cc:	blle	ffe0f0e4 <__assert_fail@plt+0xffe0d910>
    78d0:			; <UNDEFINED> instruction: 0xf7f92101
    78d4:	mcrne	14, 0, lr, cr2, cr12, {7}
    78d8:			; <UNDEFINED> instruction: 0xf042db07
    78dc:	tstcs	r2, r1, lsl #4
    78e0:			; <UNDEFINED> instruction: 0xf7f94620
    78e4:	stmdacs	r0, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    78e8:			; <UNDEFINED> instruction: 0xf7f9daeb
    78ec:			; <UNDEFINED> instruction: 0x4605ee78
    78f0:	stmdavs	lr!, {r5, r9, sl, lr}
    78f4:	ldrbtcc	pc, [pc], #79	; 78fc <__assert_fail@plt+0x6128>	; <UNPREDICTABLE>
    78f8:	svc	0x004ef7f9
    78fc:	strb	r6, [r0, lr, lsr #32]!
    7900:	mrclt	7, 0, APSR_nzcv, cr0, cr9, {7}
    7904:	mvnsmi	lr, #737280	; 0xb4000
    7908:	suble	r2, fp, r0, lsl #16
    790c:	mulcc	r0, r0, r9
    7910:	suble	r2, r7, r0, lsl #22
    7914:			; <UNDEFINED> instruction: 0xf7f94689
    7918:	strmi	lr, [r7], -lr, lsl #27
    791c:	suble	r2, r4, r0, lsl #16
    7920:	mulcc	r0, r0, r9
    7924:	svclt	0x00062b2f
    7928:			; <UNDEFINED> instruction: 0xf9901c45
    792c:	strmi	r3, [r5], -r1
    7930:			; <UNDEFINED> instruction: 0x262fb3b3
    7934:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7938:			; <UNDEFINED> instruction: 0xf880e00a
    793c:			; <UNDEFINED> instruction: 0xf9958000
    7940:	bllt	d3948 <__assert_fail@plt+0xd2174>
    7944:			; <UNDEFINED> instruction: 0xf8054625
    7948:			; <UNDEFINED> instruction: 0xf9946b01
    794c:	teqlt	fp, #1
    7950:	strtmi	r2, [r8], -pc, lsr #2
    7954:	mcr	7, 1, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    7958:	stmdacs	r0, {r2, r9, sl, lr}
    795c:			; <UNDEFINED> instruction: 0xf995d1ed
    7960:	mvnlt	r3, r0
    7964:	ldrtmi	r4, [r8], -r9, asr #12
    7968:	mrc	7, 2, APSR_nzcv, cr8, cr9, {7}
    796c:			; <UNDEFINED> instruction: 0xb1b84605
    7970:	mrc	7, 1, APSR_nzcv, cr4, cr9, {7}
    7974:	blcs	461988 <__assert_fail@plt+0x4601b4>
    7978:			; <UNDEFINED> instruction: 0x4638d012
    797c:	stc	7, cr15, [r2, #-996]	; 0xfffffc1c
    7980:	pop	{r3, r5, r9, sl, lr}
    7984:			; <UNDEFINED> instruction: 0x464983f8
    7988:			; <UNDEFINED> instruction: 0xf7f94638
    798c:	strmi	lr, [r5], -r8, asr #28
    7990:	sbcsle	r2, r7, r0, lsl #16
    7994:	mcr	7, 1, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    7998:	blcs	4619ac <__assert_fail@plt+0x4601d8>
    799c:	ubfx	sp, r2, #1, #13
    79a0:	strb	r2, [sl, r0, lsl #10]!
    79a4:	ldreq	pc, [r5, #-111]	; 0xffffff91
    79a8:			; <UNDEFINED> instruction: 0xf06fe7ea
    79ac:	strb	r0, [r7, fp, lsl #10]!
    79b0:	teqlt	r0, r8, lsl #10
    79b4:			; <UNDEFINED> instruction: 0xf7f9212f
    79b8:	tstlt	r0, r2, lsr #29
    79bc:			; <UNDEFINED> instruction: 0xf8002300
    79c0:	vstrlt	d3, [r8, #-4]
    79c4:	mvnsmi	lr, sp, lsr #18
    79c8:	strmi	r4, [pc], -r4, lsl #12
    79cc:			; <UNDEFINED> instruction: 0xf7f94690
    79d0:	movwcs	lr, #3590	; 0xe06
    79d4:	bicslt	r6, ip, r3
    79d8:	mulvs	r0, r4, r9
    79dc:	strmi	fp, [r5], -r6, asr #3
    79e0:	ldc	7, cr15, [sl, #996]!	; 0x3e4
    79e4:			; <UNDEFINED> instruction: 0xf8336803
    79e8:	ldreq	r3, [fp, #-22]	; 0xffffffea
    79ec:	andcs	sp, sl, #16, 10	; 0x4000000
    79f0:			; <UNDEFINED> instruction: 0x46204639
    79f4:	stcl	7, cr15, [lr, #996]	; 0x3e4
    79f8:	andeq	pc, r0, r8, asr #17
    79fc:	stmdblt	r0!, {r3, r5, fp, sp, lr}
    7a00:	adcmi	r6, r3, #3866624	; 0x3b0000
    7a04:	pop	{r2, ip, lr, pc}
    7a08:	submi	r8, r0, #240, 2	; 0x3c
    7a0c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7a10:	andseq	pc, r5, pc, rrx
    7a14:	svclt	0x0000e7f7
    7a18:			; <UNDEFINED> instruction: 0x460eb570
    7a1c:			; <UNDEFINED> instruction: 0x46044615
    7a20:	mrc	7, 1, APSR_nzcv, cr10, cr9, {7}
    7a24:			; <UNDEFINED> instruction: 0xb126b150
    7a28:	tsteq	pc, #4, 2	; <UNPREDICTABLE>
    7a2c:	addseq	r0, fp, fp, asr r9
    7a30:	tstlt	sp, r3, lsr r0
    7a34:			; <UNDEFINED> instruction: 0xf024341f
    7a38:	eorvs	r0, ip, pc, lsl r4
    7a3c:	svclt	0x0000bd70
    7a40:	ldcllt	7, cr15, [r8, #996]!	; 0x3e4
    7a44:	andcs	r4, r0, #638976	; 0x9c000
    7a48:			; <UNDEFINED> instruction: 0xf44f4b27
    7a4c:	ldrblt	r6, [r0, #0]!
    7a50:	addlt	r4, r3, r9, ror r4
    7a54:	strvs	pc, [r0, -pc, asr #8]
    7a58:	strbtmi	r5, [lr], -fp, asr #17
    7a5c:	ldmdavs	fp, {r0, r4, r5, r9, sl, lr}
    7a60:			; <UNDEFINED> instruction: 0xf04f9301
    7a64:			; <UNDEFINED> instruction: 0xf7ff0300
    7a68:			; <UNDEFINED> instruction: 0x4604ffd7
    7a6c:	eors	fp, r4, r8, asr r9
    7a70:			; <UNDEFINED> instruction: 0x4620007f
    7a74:			; <UNDEFINED> instruction: 0xffe4f7ff
    7a78:	ldrtmi	r2, [r8], -r0, lsl #4
    7a7c:			; <UNDEFINED> instruction: 0xf7ff4631
    7a80:	strmi	pc, [r4], -fp, asr #31
    7a84:	bls	347ac <__assert_fail@plt+0x32fd8>
    7a88:	strtmi	r2, [r0], -r0, lsl #2
    7a8c:	ldcl	7, cr15, [sl, #996]	; 0x3e4
    7a90:	strtmi	r9, [r3], -r0, lsl #20
    7a94:	rscscs	r2, r2, r0, lsl #2
    7a98:	ldcl	7, cr15, [r0, #-996]!	; 0xfffffc1c
    7a9c:	ble	38f2b8 <__assert_fail@plt+0x38dae4>
    7aa0:	ldc	7, cr15, [ip, #996]	; 0x3e4
    7aa4:	svcne	0x0080f5b7
    7aa8:			; <UNDEFINED> instruction: 0xf1a36803
    7aac:	blx	fecc870c <__assert_fail@plt+0xfecc6f38>
    7ab0:	b	14048c4 <__assert_fail@plt+0x14030f0>
    7ab4:	svclt	0x00a81353
    7ab8:	blcs	106c0 <__assert_fail@plt+0xeeec>
    7abc:			; <UNDEFINED> instruction: 0x4620d1d8
    7ac0:			; <UNDEFINED> instruction: 0xffbef7ff
    7ac4:	bmi	247e6c <__assert_fail@plt+0x246698>
    7ac8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    7acc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7ad0:	subsmi	r9, sl, r1, lsl #22
    7ad4:	andlt	sp, r3, r4, lsl #2
    7ad8:			; <UNDEFINED> instruction: 0xf04fbdf0
    7adc:	udf	#8975	; 0x230f
    7ae0:	stc	7, cr15, [lr], #996	; 0x3e4
    7ae4:	ldrdeq	r2, [r1], -r8
    7ae8:			; <UNDEFINED> instruction: 0x000001b0
    7aec:	andeq	r2, r1, lr, asr r3
    7af0:	svcmi	0x00f0e92d
    7af4:	stmibeq	r3, {r0, r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}^
    7af8:	andls	fp, r4, r9, lsl #1
    7afc:	addhi	pc, r5, r0
    7b00:	blmi	10d9384 <__assert_fail@plt+0x10d7bb0>
    7b04:	andcs	r4, r0, r2, lsl #13
    7b08:	movwls	r4, #25723	; 0x647b
    7b0c:	strmi	r4, [fp], r1, asr #22
    7b10:			; <UNDEFINED> instruction: 0x46054690
    7b14:	movwls	r4, #21627	; 0x547b
    7b18:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    7b1c:	bl	fedec740 <__assert_fail@plt+0xfedeaf6c>
    7b20:			; <UNDEFINED> instruction: 0xf1050fd5
    7b24:	stmdble	r8, {r0, sl}
    7b28:			; <UNDEFINED> instruction: 0xf005096a
    7b2c:			; <UNDEFINED> instruction: 0xf858031f
    7b30:	blx	88fbc0 <__assert_fail@plt+0x88e3ec>
    7b34:	ldrbeq	pc, [sl, r3, lsl #6]	; <UNPREDICTABLE>
    7b38:	strtmi	sp, [r5], -fp, lsl #8
    7b3c:	stmiale	lr!, {r0, r3, r5, r7, r8, sl, lr}^
    7b40:	beq	429f0 <__assert_fail@plt+0x4121c>
    7b44:	movwcs	r9, #2052	; 0x804
    7b48:	andcc	pc, r0, sl, lsl #17
    7b4c:	pop	{r0, r3, ip, sp, pc}
    7b50:	strmi	r8, [r1, #4080]!	; 0xff0
    7b54:	bl	fedfe054 <__assert_fail@plt+0xfedfc880>
    7b58:	ldmdble	fp!, {r2, r4, r6, r7, r8, r9, sl, fp}
    7b5c:			; <UNDEFINED> instruction: 0xf0040963
    7b60:			; <UNDEFINED> instruction: 0xf858021f
    7b64:	blx	8d3bf8 <__assert_fail@plt+0x8d2424>
    7b68:			; <UNDEFINED> instruction: 0xf012f202
    7b6c:	eorsle	r0, r1, r1, lsl #4
    7b70:	ldrbtcc	pc, [pc], r9, lsl #2	; <UNPREDICTABLE>
    7b74:	and	r1, r9, r6, ror fp
    7b78:	svceq	0x00d3ebb7
    7b7c:			; <UNDEFINED> instruction: 0xf858d90f
    7b80:	blx	8d3c0c <__assert_fail@plt+0x8d2438>
    7b84:	ldrbeq	pc, [fp, ip, lsl #6]	; <UNPREDICTABLE>
    7b88:	strmi	sp, [r2], -r9, lsl #10
    7b8c:	addsmi	r1, r6, #311296	; 0x4c000
    7b90:	ldceq	0, cr15, [pc], {3}
    7b94:	andeq	pc, r1, r2, lsl #2
    7b98:	cmpne	r3, pc, asr #20
    7b9c:	bcs	7c354 <__assert_fail@plt+0x7ab80>
    7ba0:	stmiane	ip!, {r2, r5, ip, lr, pc}
    7ba4:			; <UNDEFINED> instruction: 0xf04f9a05
    7ba8:			; <UNDEFINED> instruction: 0x465933ff
    7bac:	stmib	sp, {r4, r6, r9, sl, lr}^
    7bb0:	andls	r5, r0, #16777216	; 0x1000000
    7bb4:			; <UNDEFINED> instruction: 0xf7f92201
    7bb8:	ldrbmi	lr, [r8, #-3586]	; 0xfffff1fe
    7bbc:	movwcs	fp, #3892	; 0xf34
    7bc0:	b	14d07cc <__assert_fail@plt+0x14ceff8>
    7bc4:			; <UNDEFINED> instruction: 0xd11c73d0
    7bc8:	bl	fead8dd8 <__assert_fail@plt+0xfead7604>
    7bcc:			; <UNDEFINED> instruction: 0x1c650b00
    7bd0:	ldr	r2, [r3, r1]!
    7bd4:			; <UNDEFINED> instruction: 0xf04f9a06
    7bd8:			; <UNDEFINED> instruction: 0x465933ff
    7bdc:	strls	r4, [r1, #-1616]	; 0xfffff9b0
    7be0:	andls	r4, r0, #44, 12	; 0x2c00000
    7be4:			; <UNDEFINED> instruction: 0xf7f92201
    7be8:	strb	lr, [r6, sl, ror #27]!
    7bec:			; <UNDEFINED> instruction: 0xf04f9907
    7bf0:			; <UNDEFINED> instruction: 0x465033ff
    7bf4:	strpl	lr, [r1], #-2509	; 0xfffff633
    7bf8:	ldrbmi	r9, [r9], -r0, lsl #2
    7bfc:	ldcl	7, cr15, [lr, #996]	; 0x3e4
    7c00:	ldrdcs	lr, [r0], -fp
    7c04:	pop	{r0, r3, ip, sp, pc}
    7c08:			; <UNDEFINED> instruction: 0xf8dd8ff0
    7c0c:			; <UNDEFINED> instruction: 0xe799a010
    7c10:	andeq	r1, r0, r0, lsl fp
    7c14:	andeq	r1, r0, ip, lsl #22
    7c18:	strdeq	r1, [r0], -sl
    7c1c:	mvnsmi	lr, sp, lsr #18
    7c20:	stccc	0, cr0, [r4], {220}	; 0xdc
    7c24:	strmi	r4, [r4], r6, lsl #13
    7c28:	stmdbcs	r0, {r1, r3, r5, r6, sl, ip, lr, pc}
    7c2c:	andcs	sp, r0, r8, rrx
    7c30:	b	13ffcb0 <__assert_fail@plt+0x13fe4dc>
    7c34:			; <UNDEFINED> instruction: 0xf0071857
    7c38:			; <UNDEFINED> instruction: 0xf852071f
    7c3c:	blx	a27ce4 <__assert_fail@plt+0xa26510>
    7c40:	ldrbeq	pc, [pc, r7, lsl #14]!	; <UNPREDICTABLE>
    7c44:			; <UNDEFINED> instruction: 0xf045d54a
    7c48:	stmdacs	r0, {r3, r9, sl}
    7c4c:	strbtmi	fp, [r0], -r8, lsl #30
    7c50:	ldrtmi	r2, [r5], -r9, lsl #28
    7c54:			; <UNDEFINED> instruction: 0xf106bfc8
    7c58:	cfstr64le	mvdx0, [r5, #-348]	; 0xfffffea4
    7c5c:	strbtmi	r3, [r6], -r4, lsl #24
    7c60:	blpl	85c80 <__assert_fail@plt+0x844ac>
    7c64:	bl	fe9bcd88 <__assert_fail@plt+0xfe9bb5b4>
    7c68:	addmi	r0, sp, #58720256	; 0x3800000
    7c6c:	ldrtmi	sp, [r4], r3, asr #32
    7c70:	svceq	0x00d4ebb3
    7c74:	stmdbeq	r6!, {r0, r2, r7, r8, r9, sl, fp, ip, sp, pc}^
    7c78:	ldreq	pc, [pc, #-4]	; 7c7c <__assert_fail@plt+0x64a8>
    7c7c:			; <UNDEFINED> instruction: 0xf8522500
    7c80:	svclt	0x00886026
    7c84:			; <UNDEFINED> instruction: 0xf505fa26
    7c88:	streq	pc, [r1], -r4, lsl #2
    7c8c:			; <UNDEFINED> instruction: 0xf005bf88
    7c90:	bl	fecc909c <__assert_fail@plt+0xfecc78c8>
    7c94:	stmdble	sl, {r1, r2, r4, r6, r7, r8, r9, sl, fp}
    7c98:			; <UNDEFINED> instruction: 0xf0060977
    7c9c:			; <UNDEFINED> instruction: 0xf852061f
    7ca0:	blx	9e3d44 <__assert_fail@plt+0x9e2570>
    7ca4:	ldrbeq	pc, [r7, r6, lsl #12]!	; <UNPREDICTABLE>
    7ca8:			; <UNDEFINED> instruction: 0xf045bf48
    7cac:	cfstr32ne	mvfx0, [r6], #8
    7cb0:	svceq	0x00d6ebb3
    7cb4:	ldmdbeq	r7!, {r1, r3, r8, fp, ip, lr, pc}^
    7cb8:	ldreq	pc, [pc], -r6
    7cbc:	eorvc	pc, r7, r2, asr r8	; <UNPREDICTABLE>
    7cc0:			; <UNDEFINED> instruction: 0xf606fa27
    7cc4:	svclt	0x004807f6
    7cc8:	streq	pc, [r4, #-69]	; 0xffffffbb
    7ccc:	blx	fec0f070 <__assert_fail@plt+0xfec0d89c>
    7cd0:	bl	fed056d8 <__assert_fail@plt+0xfed03f04>
    7cd4:	b	13cbc38 <__assert_fail@plt+0x13ca464>
    7cd8:	stmiale	sl!, {r1, r2, r4, r6, r9, sl, ip}
    7cdc:	svclt	0x00082d00
    7ce0:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
    7ce4:	uqadd16mi	fp, r0, r8
    7ce8:	strbtmi	r3, [r6], -r4, lsl #24
    7cec:	ldreq	pc, [r0, #-261]!	; 0xfffffefb
    7cf0:	blpl	85d10 <__assert_fail@plt+0x8453c>
    7cf4:	movwcs	sp, #1463	; 0x5b7
    7cf8:			; <UNDEFINED> instruction: 0xb1207033
    7cfc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7d00:			; <UNDEFINED> instruction: 0xf80c2300
    7d04:	strbtmi	r3, [r0], -r1, lsl #18
    7d08:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7d0c:	ldrbmi	lr, [r0, sp, lsr #18]!
    7d10:	strmi	r4, [r9], r7, lsl #12
    7d14:			; <UNDEFINED> instruction: 0xf7f94692
    7d18:	stmdacs	r1, {r2, r6, sl, fp, sp, lr, pc}
    7d1c:	ldrbtcc	pc, [pc], #256	; 7d24 <__assert_fail@plt+0x6550>	; <UNPREDICTABLE>
    7d20:	stmdble	r2, {r2, r3, r4, r5, sl, lr}
    7d24:	blcs	c25e18 <__assert_fail@plt+0xc24644>
    7d28:	ldrbmi	sp, [r2], -r6, rrx
    7d2c:	strbmi	r2, [r8], -r0, lsl #2
    7d30:	stc	7, cr15, [r8], {249}	; 0xf9
    7d34:	svclt	0x009c42a7
    7d38:			; <UNDEFINED> instruction: 0xf04f2500
    7d3c:	ldmdale	r8, {r0, fp}^
    7d40:	mulvs	r0, r4, r9
    7d44:	svclt	0x00042e2c
    7d48:			; <UNDEFINED> instruction: 0x6c01f914
    7d4c:	ldrbtcc	pc, [pc], #260	; 7d54 <__assert_fail@plt+0x6580>	; <UNPREDICTABLE>
    7d50:	teqeq	r0, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    7d54:	stmdble	r9, {r0, r3, r8, r9, fp, sp}
    7d58:	bl	ffb45d44 <__assert_fail@plt+0xffb44570>
    7d5c:			; <UNDEFINED> instruction: 0xf8536803
    7d60:			; <UNDEFINED> instruction: 0xf1a33026
    7d64:	bcs	1486f0 <__assert_fail@plt+0x146f1c>
    7d68:	blcc	15fde9c <__assert_fail@plt+0x15fc6c8>
    7d6c:	strle	r0, [ip, #-2010]	; 0xfffff826
    7d70:	svceq	0x00d5ebba
    7d74:	stmdbeq	r8!, {r0, r3, r8, fp, ip, lr, pc}^
    7d78:	andseq	pc, pc, #5
    7d7c:			; <UNDEFINED> instruction: 0xf102fa08
    7d80:	eorcs	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    7d84:			; <UNDEFINED> instruction: 0xf849430a
    7d88:	ldreq	r2, [lr, r0, lsr #32]
    7d8c:	cfstr64ne	mvdx13, [sl], #-52	; 0xffffffcc
    7d90:	svceq	0x00d2ebba
    7d94:	ldmdbeq	r0, {r0, r3, r8, fp, ip, lr, pc}^
    7d98:	andseq	pc, pc, #2
    7d9c:	vpmax.s8	d15, d2, d8
    7da0:	eorne	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    7da4:			; <UNDEFINED> instruction: 0xf849430a
    7da8:	ldrbeq	r2, [r8, -r0, lsr #32]
    7dac:	cfstr32ne	mvfx13, [sl], #52	; 0x34
    7db0:	svceq	0x00d2ebba
    7db4:	ldmdbeq	r0, {r0, r3, r8, fp, ip, lr, pc}^
    7db8:	andseq	pc, pc, #2
    7dbc:	vpmax.s8	d15, d2, d8
    7dc0:	eorne	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    7dc4:			; <UNDEFINED> instruction: 0xf849430a
    7dc8:	ldreq	r2, [r9, -r0, lsr #32]
    7dcc:	cfstr64ne	mvdx13, [fp], #52	; 0x34
    7dd0:	svceq	0x00d3ebba
    7dd4:	ldmdbeq	r9, {r0, r3, r8, fp, ip, lr, pc}^
    7dd8:	tsteq	pc, #3	; <UNPREDICTABLE>
    7ddc:	vpmax.u8	d15, d3, d8
    7de0:	eorcs	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    7de4:			; <UNDEFINED> instruction: 0xf8494313
    7de8:	stccc	0, cr3, [r1], {33}	; 0x21
    7dec:	adcmi	r3, r7, #4, 10	; 0x1000000
    7df0:	andcs	sp, r0, r6, lsr #19
    7df4:			; <UNDEFINED> instruction: 0x87f0e8bd
    7df8:	blcs	1e25fec <__assert_fail@plt+0x1e24818>
    7dfc:	strcc	fp, [r2, -r8, lsl #30]
    7e00:			; <UNDEFINED> instruction: 0xf04fe793
    7e04:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    7e08:	svclt	0x000087f0
    7e0c:	svcmi	0x00f0e92d
    7e10:	ldclmi	0, cr11, [r2, #-556]	; 0xfffffdd4
    7e14:	movwls	r4, #9743	; 0x260f
    7e18:	blmi	1450220 <__assert_fail@plt+0x144ea4c>
    7e1c:			; <UNDEFINED> instruction: 0x4616447d
    7e20:	ldrtmi	r4, [r8], -r4, lsl #12
    7e24:	stmiaeq	r6, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    7e28:			; <UNDEFINED> instruction: 0xf10d58eb
    7e2c:			; <UNDEFINED> instruction: 0xf10d0a18
    7e30:	ldmdavs	fp, {r2, r4, r8, r9, fp}
    7e34:			; <UNDEFINED> instruction: 0xf04f9309
    7e38:	mrsls	r0, SP_abt
    7e3c:	stc	7, cr15, [r2], {249}	; 0xf9
    7e40:	suble	r2, sl, r0, lsl #24
    7e44:	strtmi	r2, [r0], -ip, lsr #2
    7e48:	bl	fec45e34 <__assert_fail@plt+0xfec44660>
    7e4c:	smlabblt	r8, r1, r6, r4
    7e50:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    7e54:	ldrbmi	r4, [r2], -r0, lsr #12
    7e58:			; <UNDEFINED> instruction: 0xf7ff4659
    7e5c:			; <UNDEFINED> instruction: 0x9003fdb3
    7e60:	cmnle	r7, r0, lsl #16
    7e64:	strcs	r9, [r1, #-3078]	; 0xfffff3fa
    7e68:	stmib	sp, {r0, r2, r8, r9, fp, ip, pc}^
    7e6c:			; <UNDEFINED> instruction: 0xb1a34507
    7e70:	ldrmi	r2, [r8], -sp, lsr #2
    7e74:			; <UNDEFINED> instruction: 0xf7f99301
    7e78:			; <UNDEFINED> instruction: 0x4602eb9a
    7e7c:	blls	74424 <__assert_fail@plt+0x72c50>
    7e80:	strtmi	r2, [sl], #-300	; 0xfffffed4
    7e84:	ldrmi	r9, [r8], -r1, lsl #4
    7e88:	bl	fe445e74 <__assert_fail@plt+0xfe4446a0>
    7e8c:	strmi	r9, [r3], -r1, lsl #20
    7e90:	eorsle	r2, r8, r0, lsl #16
    7e94:	addsmi	r4, r3, #721420288	; 0x2b000000
    7e98:			; <UNDEFINED> instruction: 0x46a4d834
    7e9c:			; <UNDEFINED> instruction: 0xf04f9b02
    7ea0:	cdpne	14, 1, cr0, cr8, cr1, {0}
    7ea4:	andcs	fp, r1, r8, lsl pc
    7ea8:	svclt	0x008c45a0
    7eac:			; <UNDEFINED> instruction: 0xf0002300
    7eb0:	ldmiblt	fp, {r0, r8, r9}^
    7eb4:	svceq	0x00d4ebb6
    7eb8:	stmdbeq	r1!, {r0, r3, r8, fp, ip, lr, pc}^
    7ebc:	tsteq	pc, #4	; <UNPREDICTABLE>
    7ec0:	vpmax.s8	d15, d3, d14
    7ec4:	eorcc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    7ec8:			; <UNDEFINED> instruction: 0xf8474313
    7ecc:	strtmi	r3, [ip], #-33	; 0xffffffdf
    7ed0:	stmible	r9!, {r2, r5, r6, r8, sl, lr}^
    7ed4:	stccs	6, cr4, [r0], {76}	; 0x4c
    7ed8:	blls	17c5b0 <__assert_fail@plt+0x17addc>
    7edc:	teqlt	r3, r0, lsr #12
    7ee0:	muleq	r0, r3, r9
    7ee4:	svclt	0x00183800
    7ee8:	and	r2, r0, r1
    7eec:	bmi	74fefc <__assert_fail@plt+0x74e728>
    7ef0:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    7ef4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7ef8:	subsmi	r9, sl, r9, lsl #22
    7efc:	andlt	sp, fp, ip, lsr #2
    7f00:	svchi	0x00f0e8bd
    7f04:	ldrmi	r9, [r0], -r3, lsl #26
    7f08:	bge	1d9874 <__assert_fail@plt+0x1d80a0>
    7f0c:			; <UNDEFINED> instruction: 0xf7ff9301
    7f10:	blls	8747c <__assert_fail@plt+0x85ca8>
    7f14:	stmdals	r5, {r4, r5, r6, r7, r8, fp, ip, sp, pc}
    7f18:			; <UNDEFINED> instruction: 0xf990b170
    7f1c:	movwls	r2, #4096	; 0x1000
    7f20:	teqcs	sl, r2, asr r1
    7f24:	bl	10c5f10 <__assert_fail@plt+0x10c473c>
    7f28:	blls	743f0 <__assert_fail@plt+0x72c1c>
    7f2c:	addsmi	r3, r8, #1
    7f30:			; <UNDEFINED> instruction: 0xf045bf38
    7f34:	pushlt	{r0, r8, sl}
    7f38:			; <UNDEFINED> instruction: 0x4c06e9dd
    7f3c:	stmdale	r9, {r2, r5, r6, r8, sl, lr}
    7f40:	str	r9, [fp, r8, lsl #26]!
    7f44:	ldrbmi	sl, [r9], -r8, lsl #20
    7f48:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    7f4c:	blls	236394 <__assert_fail@plt+0x234bc0>
    7f50:	mvnsle	r2, r0, lsl #22
    7f54:	strb	r2, [sl, r1]
    7f58:	b	1cc5f44 <__assert_fail@plt+0x1cc4770>
    7f5c:	andeq	r2, r1, ip
    7f60:			; <UNDEFINED> instruction: 0x000001b0
    7f64:	andeq	r1, r1, r6, lsr pc
    7f68:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    7f6c:	svclt	0x00be2900
    7f70:			; <UNDEFINED> instruction: 0xf04f2000
    7f74:	and	r4, r6, r0, lsl #2
    7f78:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    7f7c:			; <UNDEFINED> instruction: 0xf06fbf1c
    7f80:			; <UNDEFINED> instruction: 0xf04f4100
    7f84:			; <UNDEFINED> instruction: 0xf00030ff
    7f88:			; <UNDEFINED> instruction: 0xf1adb857
    7f8c:	stmdb	sp!, {r3, sl, fp}^
    7f90:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    7f94:	blcs	3ebc0 <__assert_fail@plt+0x3d3ec>
    7f98:			; <UNDEFINED> instruction: 0xf000db1a
    7f9c:			; <UNDEFINED> instruction: 0xf8ddf853
    7fa0:	ldmib	sp, {r2, sp, lr, pc}^
    7fa4:	andlt	r2, r4, r2, lsl #6
    7fa8:	submi	r4, r0, #112, 14	; 0x1c00000
    7fac:	cmpeq	r1, r1, ror #22
    7fb0:	blle	6d2bb8 <__assert_fail@plt+0x6d13e4>
    7fb4:			; <UNDEFINED> instruction: 0xf846f000
    7fb8:	ldrd	pc, [r4], -sp
    7fbc:	movwcs	lr, #10717	; 0x29dd
    7fc0:	submi	fp, r0, #4
    7fc4:	cmpeq	r1, r1, ror #22
    7fc8:	bl	18d8918 <__assert_fail@plt+0x18d7144>
    7fcc:	ldrbmi	r0, [r0, -r3, asr #6]!
    7fd0:	bl	18d8920 <__assert_fail@plt+0x18d714c>
    7fd4:			; <UNDEFINED> instruction: 0xf0000343
    7fd8:			; <UNDEFINED> instruction: 0xf8ddf835
    7fdc:	ldmib	sp, {r2, sp, lr, pc}^
    7fe0:	andlt	r2, r4, r2, lsl #6
    7fe4:	bl	18588ec <__assert_fail@plt+0x1857118>
    7fe8:	ldrbmi	r0, [r0, -r1, asr #2]!
    7fec:	bl	18d893c <__assert_fail@plt+0x18d7168>
    7ff0:			; <UNDEFINED> instruction: 0xf0000343
    7ff4:			; <UNDEFINED> instruction: 0xf8ddf827
    7ff8:	ldmib	sp, {r2, sp, lr, pc}^
    7ffc:	andlt	r2, r4, r2, lsl #6
    8000:	bl	18d8950 <__assert_fail@plt+0x18d717c>
    8004:	ldrbmi	r0, [r0, -r3, asr #6]!
    8008:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    800c:	svclt	0x00082900
    8010:	svclt	0x001c2800
    8014:	mvnscc	pc, pc, asr #32
    8018:	rscscc	pc, pc, pc, asr #32
    801c:	stmdalt	ip, {ip, sp, lr, pc}
    8020:	stfeqd	f7, [r8], {173}	; 0xad
    8024:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    8028:			; <UNDEFINED> instruction: 0xf80cf000
    802c:	ldrd	pc, [r4], -sp
    8030:	movwcs	lr, #10717	; 0x29dd
    8034:	ldrbmi	fp, [r0, -r4]!
    8038:			; <UNDEFINED> instruction: 0xf04fb502
    803c:			; <UNDEFINED> instruction: 0xf7f90008
    8040:	vstrlt.16	s28, [r2, #-200]	; 0xffffff38	; <UNPREDICTABLE>
    8044:	svclt	0x00084299
    8048:	push	{r4, r7, r9, lr}
    804c:			; <UNDEFINED> instruction: 0x46044ff0
    8050:	andcs	fp, r0, r8, lsr pc
    8054:			; <UNDEFINED> instruction: 0xf8dd460d
    8058:	svclt	0x0038c024
    805c:	cmnle	fp, #1048576	; 0x100000
    8060:			; <UNDEFINED> instruction: 0x46994690
    8064:			; <UNDEFINED> instruction: 0xf283fab3
    8068:	rsbsle	r2, r0, r0, lsl #22
    806c:			; <UNDEFINED> instruction: 0xf385fab5
    8070:	rsble	r2, r8, r0, lsl #26
    8074:			; <UNDEFINED> instruction: 0xf1a21ad2
    8078:	blx	24b900 <__assert_fail@plt+0x24a12c>
    807c:	blx	246c8c <__assert_fail@plt+0x2454b8>
    8080:			; <UNDEFINED> instruction: 0xf1c2f30e
    8084:	b	12c9d0c <__assert_fail@plt+0x12c8538>
    8088:	blx	a0ac9c <__assert_fail@plt+0xa094c8>
    808c:	b	1304cb0 <__assert_fail@plt+0x13034dc>
    8090:	blx	20aca4 <__assert_fail@plt+0x2094d0>
    8094:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    8098:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    809c:	andcs	fp, r0, ip, lsr pc
    80a0:	movwle	r4, #42497	; 0xa601
    80a4:	bl	fed100b0 <__assert_fail@plt+0xfed0e8dc>
    80a8:	blx	90d8 <__assert_fail@plt+0x7904>
    80ac:	blx	8444ec <__assert_fail@plt+0x842d18>
    80b0:	bl	1984cd4 <__assert_fail@plt+0x1983500>
    80b4:	tstmi	r9, #46137344	; 0x2c00000
    80b8:	bcs	18300 <__assert_fail@plt+0x16b2c>
    80bc:	b	13fc1b4 <__assert_fail@plt+0x13fa9e0>
    80c0:	b	13ca230 <__assert_fail@plt+0x13c8a5c>
    80c4:	b	120a638 <__assert_fail@plt+0x1208e64>
    80c8:	ldrmi	r7, [r6], -fp, asr #17
    80cc:	bl	fed40100 <__assert_fail@plt+0xfed3e92c>
    80d0:	bl	1948cf8 <__assert_fail@plt+0x1947524>
    80d4:	ldmne	fp, {r0, r3, r9, fp}^
    80d8:	beq	2c2e08 <__assert_fail@plt+0x2c1634>
    80dc:			; <UNDEFINED> instruction: 0xf14a1c5c
    80e0:	cfsh32cc	mvfx0, mvfx1, #0
    80e4:	strbmi	sp, [sp, #-7]
    80e8:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    80ec:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    80f0:	adfccsz	f4, f1, #5.0
    80f4:	blx	17c8d8 <__assert_fail@plt+0x17b104>
    80f8:	blx	945d1c <__assert_fail@plt+0x944548>
    80fc:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    8100:	vseleq.f32	s30, s28, s11
    8104:	blx	94e50c <__assert_fail@plt+0x94cd38>
    8108:	b	1106118 <__assert_fail@plt+0x1104944>
    810c:			; <UNDEFINED> instruction: 0xf1a2040e
    8110:			; <UNDEFINED> instruction: 0xf1c20720
    8114:	blx	20999c <__assert_fail@plt+0x2081c8>
    8118:	blx	144d28 <__assert_fail@plt+0x143554>
    811c:	blx	145d40 <__assert_fail@plt+0x14456c>
    8120:	b	1104930 <__assert_fail@plt+0x110315c>
    8124:	blx	908d48 <__assert_fail@plt+0x907574>
    8128:	bl	1185948 <__assert_fail@plt+0x1184174>
    812c:	teqmi	r3, #1073741824	; 0x40000000
    8130:	strbmi	r1, [r5], -r0, lsl #21
    8134:	tsteq	r3, r1, ror #22
    8138:	svceq	0x0000f1bc
    813c:	stmib	ip, {r0, ip, lr, pc}^
    8140:	pop	{r8, sl, lr}
    8144:	blx	fed2c10c <__assert_fail@plt+0xfed2a938>
    8148:	msrcc	CPSR_, #132, 6	; 0x10000002
    814c:	blx	fee41f9c <__assert_fail@plt+0xfee407c8>
    8150:	blx	fed84b78 <__assert_fail@plt+0xfed833a4>
    8154:	eorcc	pc, r0, #335544322	; 0x14000002
    8158:	orrle	r2, fp, r0, lsl #26
    815c:	svclt	0x0000e7f3
    8160:	mvnsmi	lr, #737280	; 0xb4000
    8164:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    8168:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    816c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    8170:	stmia	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8174:	blne	1d99370 <__assert_fail@plt+0x1d97b9c>
    8178:	strhle	r1, [sl], -r6
    817c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    8180:	svccc	0x0004f855
    8184:	strbmi	r3, [sl], -r1, lsl #8
    8188:	ldrtmi	r4, [r8], -r1, asr #12
    818c:	adcmi	r4, r6, #152, 14	; 0x2600000
    8190:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    8194:	svclt	0x000083f8
    8198:	andeq	r1, r1, r6, asr #21
    819c:			; <UNDEFINED> instruction: 0x00011abc
    81a0:	svclt	0x00004770
    81a4:	tstcs	r0, r2, lsl #22
    81a8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    81ac:	blt	8c6198 <__assert_fail@plt+0x8c49c4>
    81b0:	andeq	r1, r1, r8, asr lr

Disassembly of section .fini:

000081b4 <.fini>:
    81b4:	push	{r3, lr}
    81b8:	pop	{r3, pc}
