#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-39-g83834959)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0xc93710 .scope module, "ProcTest_v" "ProcTest_v" 2 7;
 .timescale -9 -12;
v0xd6d170_0 .var "CLK", 0 0;
v0xd6d230_0 .var "ClkNum", 7 0;
v0xd6d310_0 .var "Reset_L", 0 0;
v0xd6d410_0 .net "WB_data", 63 0, v0xd63a80_0;  1 drivers
v0xd6d4b0_0 .net "currentPC", 63 0, v0xd6baf0_0;  1 drivers
v0xd6d5a0_0 .net "first_instruction", 31 0, v0xd6a9f0_0;  1 drivers
v0xd6d660_0 .net "instruction", 31 0, v0xd6bdd0_0;  1 drivers
v0xd6d730_0 .var "passed", 7 0;
v0xd6d7f0_0 .var "startPC", 63 0;
v0xd6d970_0 .var "watchdog", 15 0;
E_0xcdda00 .event edge, v0xd6d970_0;
S_0xd19eb0 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0xc93710;
 .timescale -9 -12;
v0xd43240_0 .var "numTests", 7 0;
v0xd47670_0 .var "passed", 7 0;
TD_ProcTest_v.allPassed ;
    %load/vec4 v0xd47670_0;
    %load/vec4 v0xd43240_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0xd47670_0, v0xd43240_0 {0 0 0};
T_0.1 ;
    %end;
S_0xd5f090 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0xc93710;
 .timescale -9 -12;
v0xd2eea0_0 .var "actualOut", 63 0;
v0xd5f280_0 .var "expectedOut", 63 0;
v0xd5f360_0 .var "passed", 7 0;
v0xd5f420_0 .var "testType", 256 0;
TD_ProcTest_v.passTest ;
    %load/vec4 v0xd2eea0_0;
    %load/vec4 v0xd5f280_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0xd5f420_0 {0 0 0};
    %load/vec4 v0xd5f360_0;
    %addi 1, 0, 8;
    %store/vec4 v0xd5f360_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0xd5f420_0, v0xd2eea0_0, v0xd5f280_0 {0 0 0};
T_1.3 ;
    %end;
S_0xd5f500 .scope module, "uut" "processor" 2 49, 3 15 0, S_0xc93710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "WB_data";
    .port_info 4 /OUTPUT 32 "instructionOut";
    .port_info 5 /OUTPUT 32 "IFID_instruction_debug";
    .port_info 6 /INPUT 1 "CLK";
L_0xd670f0 .functor OR 1, L_0xd6e130, L_0xd6e220, C4<0>, C4<0>;
L_0xd6e4b0 .functor OR 1, L_0xd670f0, L_0xd6e3b0, C4<0>, C4<0>;
L_0xd6e660 .functor OR 1, L_0xd6e4b0, L_0xd6e570, C4<0>, C4<0>;
v0xd69090_0 .net "ALUB_in1_choice", 63 0, v0xd61220_0;  1 drivers
v0xd691a0_0 .net "ALUinA", 63 0, v0xd60810_0;  1 drivers
v0xd692b0_0 .net "ALUinB", 63 0, v0xd618f0_0;  1 drivers
v0xd693a0_0 .net "BranchPC", 63 0, v0xd66b00_0;  1 drivers
v0xd69460_0 .net "CLK", 0 0, v0xd6d170_0;  1 drivers
v0xd69550_0 .net "Control_Sel", 0 0, v0xd68950_0;  1 drivers
v0xd695f0_0 .var "EXMEM_ALUout", 63 0;
v0xd69690_0 .var "EXMEM_M", 4 0;
v0xd69750_0 .var "EXMEM_PC", 63 0;
v0xd69810_0 .var "EXMEM_WB", 1 0;
v0xd698d0_0 .var "EXMEM_WReg", 4 0;
v0xd699c0_0 .var "EXMEM_Zero", 0 0;
v0xd69a90_0 .var "EXMEM_rDataB", 63 0;
v0xd69b60_0 .net "ForwardA", 1 0, v0xd62f80_0;  1 drivers
v0xd69c00_0 .net "ForwardB", 1 0, v0xd63040_0;  1 drivers
v0xd69cf0_0 .var "IDEX_ALUfield", 10 0;
v0xd69dd0_0 .var "IDEX_ALUop", 0 0;
v0xd69f80_0 .var "IDEX_EX", 3 0;
v0xd6a020_0 .var "IDEX_M", 4 0;
v0xd6a0e0_0 .var "IDEX_PC", 63 0;
v0xd6a1d0_0 .var "IDEX_SignExtender", 63 0;
v0xd6a2c0_0 .var "IDEX_WB", 1 0;
v0xd6a3a0_0 .var "IDEX_WReg", 4 0;
v0xd6a460_0 .var "IDEX_rDataA", 63 0;
v0xd6a530_0 .var "IDEX_rDataB", 63 0;
v0xd6a600_0 .var "IDEX_rm", 4 0;
v0xd6a6d0_0 .var "IDEX_rn", 4 0;
v0xd6a7a0_0 .var "IFID_PC", 63 0;
v0xd6a860_0 .net "IFID_WriteEn", 0 0, v0xd68500_0;  1 drivers
v0xd6a930_0 .var "IFID_instruction", 31 0;
v0xd6a9f0_0 .var "IFID_instruction_debug", 31 0;
v0xd6aad0_0 .var "MEMWB_ALUout", 63 0;
v0xd6abc0_0 .var "MEMWB_WB", 1 0;
v0xd6ac80_0 .var "MEMWB_WReg", 4 0;
v0xd6ad90_0 .var "MEMWB_rData", 63 0;
v0xd6ae50_0 .net "PC_WriteEn", 0 0, v0xd68880_0;  1 drivers
v0xd6af40_0 .net "WB_data", 63 0, v0xd63a80_0;  alias, 1 drivers
v0xd6afe0_0 .net *"_ivl_15", 0 0, L_0xd6e130;  1 drivers
v0xd6b0c0_0 .net *"_ivl_17", 0 0, L_0xd6e220;  1 drivers
v0xd6b1a0_0 .net *"_ivl_18", 0 0, L_0xd670f0;  1 drivers
v0xd6b280_0 .net *"_ivl_21", 0 0, L_0xd6e3b0;  1 drivers
v0xd6b360_0 .net *"_ivl_22", 0 0, L_0xd6e4b0;  1 drivers
v0xd6b440_0 .net *"_ivl_25", 0 0, L_0xd6e570;  1 drivers
v0xd6b520_0 .net *"_ivl_5", 0 0, L_0xd6dbc0;  1 drivers
v0xd6b600_0 .net *"_ivl_7", 4 0, L_0xd6dc60;  1 drivers
v0xd6b6e0_0 .net *"_ivl_9", 4 0, L_0xd6ddf0;  1 drivers
v0xd6b7c0_0 .net "aluctrl", 3 0, v0xd673e0_0;  1 drivers
v0xd6b880_0 .net "aluout", 63 0, v0xd5fcb0_0;  1 drivers
v0xd6b950_0 .net "alusrc", 0 0, v0xd674c0_0;  1 drivers
v0xd6ba20_0 .net "branch", 0 0, v0xd67560_0;  1 drivers
v0xd6baf0_0 .var "currentpc", 63 0;
v0xd6bb90_0 .net "dmemout", 63 0, v0xd62570_0;  1 drivers
v0xd6bc30_0 .net "extimm", 63 0, v0xd66380_0;  1 drivers
v0xd6bd00_0 .net "instruction", 31 0, v0xd68f70_0;  1 drivers
v0xd6bdd0_0 .var "instructionOut", 31 0;
v0xd6be70_0 .net "mem2reg", 0 0, v0xd67620_0;  1 drivers
v0xd6bf40_0 .net "memread", 0 0, v0xd67730_0;  1 drivers
v0xd6c010_0 .net "memwrite", 0 0, v0xd677f0_0;  1 drivers
v0xd6c0e0_0 .net "nextPC", 63 0, v0xd642c0_0;  1 drivers
v0xd6c1b0_0 .net "opcode", 10 0, L_0xd6e040;  1 drivers
v0xd6c280_0 .net "rd", 4 0, L_0xd6da30;  1 drivers
v0xd6c350_0 .net "reg2loc", 0 0, v0xd67990_0;  1 drivers
v0xd6c420_0 .net "regoutA", 63 0, L_0xd7f040;  1 drivers
v0xd6c4f0_0 .net "regoutB", 63 0, L_0xd7f750;  1 drivers
v0xd6c5c0_0 .net "regwrite", 0 0, v0xd67a50_0;  1 drivers
v0xd6caa0_0 .net "resetl", 0 0, v0xd6d310_0;  1 drivers
v0xd6cb40_0 .net "rm", 4 0, L_0xd6dad0;  1 drivers
v0xd6cc30_0 .net "rn", 4 0, L_0xd6dec0;  1 drivers
v0xd6cd20_0 .net "signop", 2 0, v0xd67b10_0;  1 drivers
v0xd6ce10_0 .net "startpc", 63 0, v0xd6d7f0_0;  1 drivers
v0xd6ced0_0 .net "uncond_branch", 0 0, v0xd67bd0_0;  1 drivers
v0xd6cf70_0 .net "zero", 0 0, v0xd5fea0_0;  1 drivers
v0xd6d010_0 .net "zornz", 0 0, v0xd67c70_0;  1 drivers
L_0xd6da30 .part v0xd6a930_0, 0, 5;
L_0xd6dad0 .part v0xd6a930_0, 5, 5;
L_0xd6dbc0 .part v0xd6a930_0, 28, 1;
L_0xd6dc60 .part v0xd6a930_0, 0, 5;
L_0xd6ddf0 .part v0xd6a930_0, 16, 5;
L_0xd6dec0 .functor MUXZ 5, L_0xd6ddf0, L_0xd6dc60, L_0xd6dbc0, C4<>;
L_0xd6e040 .part v0xd6a930_0, 21, 11;
L_0xd6e130 .part v0xd69690_0, 2, 1;
L_0xd6e220 .part v0xd69690_0, 3, 1;
L_0xd6e3b0 .part v0xd6a020_0, 2, 1;
L_0xd6e570 .part v0xd6a020_0, 3, 1;
L_0xd6e770 .part v0xd69810_0, 0, 1;
L_0xd6e880 .part v0xd6abc0_0, 0, 1;
L_0xd6e920 .part v0xd6a020_0, 0, 1;
L_0xd7f940 .part v0xd6abc0_0, 0, 1;
L_0xd7fad0 .part v0xd6a930_0, 0, 26;
L_0xd7fce0 .part v0xd6abc0_0, 1, 1;
L_0xd7fd80 .part v0xd69690_0, 0, 1;
L_0xd7fec0 .part v0xd69690_0, 1, 1;
L_0xd7ff60 .part v0xd69690_0, 2, 1;
L_0xd7fe20 .part v0xd69690_0, 4, 1;
L_0xd800b0 .part v0xd69690_0, 3, 1;
S_0xd5f740 .scope module, "ALU" "ALU" 3 251, 4 10 0, S_0xd5f500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /OUTPUT 1 "Zero";
    .port_info 2 /INPUT 64 "BusA";
    .port_info 3 /INPUT 64 "BusB";
    .port_info 4 /INPUT 4 "ALUCtrl";
    .port_info 5 /INPUT 1 "Clk";
v0xd5fa10_0 .net "ALUCtrl", 3 0, v0xd69f80_0;  1 drivers
v0xd5fb10_0 .net "BusA", 63 0, v0xd60810_0;  alias, 1 drivers
v0xd5fbf0_0 .net "BusB", 63 0, v0xd618f0_0;  alias, 1 drivers
v0xd5fcb0_0 .var "BusW", 63 0;
v0xd5fd90_0 .net "Clk", 0 0, v0xd6d170_0;  alias, 1 drivers
v0xd5fea0_0 .var "Zero", 0 0;
E_0xcdd6a0 .event edge, v0xd5fa10_0, v0xd5fb10_0, v0xd5fbf0_0, v0xd5fcb0_0;
S_0xd60020 .scope module, "ALUA" "Mux3to1" 3 247, 5 1 0, S_0xd5f500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "out";
    .port_info 1 /INPUT 64 "in1";
    .port_info 2 /INPUT 64 "in2";
    .port_info 3 /INPUT 64 "in3";
    .port_info 4 /INPUT 2 "ctrl";
    .port_info 5 /INPUT 1 "Clk";
    .port_info 6 /INPUT 1 "en";
v0xd60300_0 .net "Clk", 0 0, v0xd6d170_0;  alias, 1 drivers
v0xd603c0_0 .net "ctrl", 1 0, v0xd62f80_0;  alias, 1 drivers
L_0x7fb10fc342a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd60480_0 .net "en", 0 0, L_0x7fb10fc342a0;  1 drivers
v0xd60520_0 .net "in1", 63 0, v0xd6a460_0;  1 drivers
v0xd60600_0 .net "in2", 63 0, v0xd63a80_0;  alias, 1 drivers
v0xd60730_0 .net "in3", 63 0, v0xd695f0_0;  1 drivers
v0xd60810_0 .var "out", 63 0;
E_0xd49cd0 .event edge, v0xd603c0_0, v0xd60520_0, v0xd60600_0, v0xd60730_0;
S_0xd609d0 .scope module, "ALUB" "Mux3to1" 3 243, 5 1 0, S_0xd5f500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "out";
    .port_info 1 /INPUT 64 "in1";
    .port_info 2 /INPUT 64 "in2";
    .port_info 3 /INPUT 64 "in3";
    .port_info 4 /INPUT 2 "ctrl";
    .port_info 5 /INPUT 1 "Clk";
    .port_info 6 /INPUT 1 "en";
v0xd60cd0_0 .net "Clk", 0 0, v0xd6d170_0;  alias, 1 drivers
v0xd60de0_0 .net "ctrl", 1 0, v0xd63040_0;  alias, 1 drivers
L_0x7fb10fc34258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xd60ec0_0 .net "en", 0 0, L_0x7fb10fc34258;  1 drivers
v0xd60f60_0 .net "in1", 63 0, v0xd6a530_0;  1 drivers
v0xd61040_0 .net "in2", 63 0, v0xd63a80_0;  alias, 1 drivers
v0xd61150_0 .net "in3", 63 0, v0xd695f0_0;  alias, 1 drivers
v0xd61220_0 .var "out", 63 0;
E_0xd60c60 .event edge, v0xd60de0_0, v0xd60f60_0, v0xd60600_0, v0xd60730_0;
S_0xd61400 .scope module, "ALUB_in1_src" "Mux2to1" 3 239, 6 1 0, S_0xd5f500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "out";
    .port_info 1 /INPUT 64 "in1";
    .port_info 2 /INPUT 64 "in2";
    .port_info 3 /INPUT 1 "ctrl";
v0xd61650_0 .net "ctrl", 0 0, v0xd69dd0_0;  1 drivers
v0xd61730_0 .net "in1", 63 0, v0xd61220_0;  alias, 1 drivers
v0xd61820_0 .net "in2", 63 0, v0xd6a1d0_0;  1 drivers
v0xd618f0_0 .var "out", 63 0;
E_0xcddb90 .event edge, v0xd61650_0, v0xd61220_0, v0xd61820_0;
S_0xd61a70 .scope module, "DataMemory" "DataMemory" 3 259, 7 5 0, S_0xd5f500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0xd62240_0 .net "Address", 63 0, v0xd695f0_0;  alias, 1 drivers
v0xd62370_0 .net "Clock", 0 0, v0xd6d170_0;  alias, 1 drivers
v0xd62430_0 .net "MemoryRead", 0 0, L_0xd7fd80;  1 drivers
v0xd624d0_0 .net "MemoryWrite", 0 0, L_0xd7fec0;  1 drivers
v0xd62570_0 .var "ReadData", 63 0;
v0xd626a0_0 .net "WriteData", 63 0, v0xd69a90_0;  1 drivers
v0xd62780 .array "memBank", 0 1023, 7 0;
E_0xd61d80 .event posedge, v0xd5fd90_0;
E_0xd61e00/0 .event edge, v0xd62430_0, v0xd60730_0;
E_0xd61e00/1 .event posedge, v0xd5fd90_0;
E_0xd61e00 .event/or E_0xd61e00/0, E_0xd61e00/1;
S_0xd61e60 .scope task, "initset" "initset" 7 16, 7 16 0, S_0xd61a70;
 .timescale -9 -12;
v0xd62060_0 .var "addr", 63 0;
v0xd62160_0 .var "data", 63 0;
TD_ProcTest_v.uut.DataMemory.initset ;
    %load/vec4 v0xd62160_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0xd62060_0;
    %store/vec4a v0xd62780, 4, 0;
    %load/vec4 v0xd62160_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0xd62060_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xd62780, 4, 0;
    %load/vec4 v0xd62160_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0xd62060_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xd62780, 4, 0;
    %load/vec4 v0xd62160_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0xd62060_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xd62780, 4, 0;
    %load/vec4 v0xd62160_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0xd62060_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xd62780, 4, 0;
    %load/vec4 v0xd62160_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0xd62060_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xd62780, 4, 0;
    %load/vec4 v0xd62160_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0xd62060_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xd62780, 4, 0;
    %load/vec4 v0xd62160_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0xd62060_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xd62780, 4, 0;
    %end;
S_0xd62940 .scope module, "FU" "ForwardingUnit" 3 188, 8 1 0, S_0xd5f500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "ForwardA";
    .port_info 1 /OUTPUT 2 "ForwardB";
    .port_info 2 /INPUT 1 "Branching";
    .port_info 3 /INPUT 1 "EXMEM_RegWrite";
    .port_info 4 /INPUT 1 "MEMWB_RegWrite";
    .port_info 5 /INPUT 5 "EXMEM_WriteRegister";
    .port_info 6 /INPUT 5 "MEMWB_WriteRegister";
    .port_info 7 /INPUT 5 "IDEX_rm";
    .port_info 8 /INPUT 5 "IDEX_rn";
    .port_info 9 /INPUT 1 "Clk";
v0xd62c80_0 .net "Branching", 0 0, L_0xd6e660;  1 drivers
v0xd62d60_0 .net "Clk", 0 0, v0xd6d170_0;  alias, 1 drivers
v0xd62e20_0 .net "EXMEM_RegWrite", 0 0, L_0xd6e770;  1 drivers
v0xd62ec0_0 .net "EXMEM_WriteRegister", 4 0, v0xd698d0_0;  1 drivers
v0xd62f80_0 .var "ForwardA", 1 0;
v0xd63040_0 .var "ForwardB", 1 0;
v0xd630e0_0 .net "IDEX_rm", 4 0, v0xd6a600_0;  1 drivers
v0xd631a0_0 .net "IDEX_rn", 4 0, v0xd6a6d0_0;  1 drivers
v0xd63280_0 .net "MEMWB_RegWrite", 0 0, L_0xd6e880;  1 drivers
v0xd63340_0 .net "MEMWB_WriteRegister", 4 0, v0xd6ac80_0;  1 drivers
E_0xd61ca0/0 .event edge, v0xd631a0_0, v0xd630e0_0, v0xd63340_0, v0xd62ec0_0;
E_0xd61ca0/1 .event edge, v0xd63280_0, v0xd62e20_0;
E_0xd61ca0/2 .event posedge, v0xd5fd90_0;
E_0xd61ca0 .event/or E_0xd61ca0/0, E_0xd61ca0/1, E_0xd61ca0/2;
S_0xd635c0 .scope module, "Memory_WB_Mux" "Mux2to1" 3 255, 6 1 0, S_0xd5f500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "out";
    .port_info 1 /INPUT 64 "in1";
    .port_info 2 /INPUT 64 "in2";
    .port_info 3 /INPUT 1 "ctrl";
v0xd637d0_0 .net "ctrl", 0 0, L_0xd7fce0;  1 drivers
v0xd638b0_0 .net "in1", 63 0, v0xd6aad0_0;  1 drivers
v0xd63990_0 .net "in2", 63 0, v0xd6ad90_0;  1 drivers
v0xd63a80_0 .var "out", 63 0;
E_0xd63750 .event edge, v0xd637d0_0, v0xd638b0_0, v0xd63990_0;
S_0xd63c10 .scope module, "PCLogic" "PCLogic" 3 269, 9 3 0, S_0xd5f500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "ZorNZ";
    .port_info 6 /INPUT 1 "Unconditional";
    .port_info 7 /INPUT 1 "WriteEn";
    .port_info 8 /INPUT 1 "Clk";
v0xd63fc0_0 .net "ALUZero", 0 0, v0xd699c0_0;  1 drivers
v0xd640a0_0 .net "Branch", 0 0, L_0xd7ff60;  1 drivers
v0xd64160_0 .net "Clk", 0 0, v0xd6d170_0;  alias, 1 drivers
v0xd64200_0 .net "CurrPC", 63 0, v0xd6baf0_0;  alias, 1 drivers
v0xd642c0_0 .var "NextPC", 63 0;
v0xd643f0_0 .net "SignExtImm64", 63 0, v0xd69750_0;  1 drivers
v0xd644d0_0 .net "Unconditional", 0 0, L_0xd800b0;  1 drivers
v0xd64590_0 .net "WriteEn", 0 0, v0xd68880_0;  alias, 1 drivers
v0xd64650_0 .net "ZorNZ", 0 0, L_0xd7fe20;  1 drivers
E_0xd63f20/0 .event edge, v0xd64590_0, v0xd640a0_0, v0xd63fc0_0, v0xd64650_0;
E_0xd63f20/1 .event edge, v0xd644d0_0, v0xd643f0_0, v0xd64200_0;
E_0xd63f20 .event/or E_0xd63f20/0, E_0xd63f20/1;
S_0xd64830 .scope module, "RegisterFile" "RegisterFile" 3 229, 10 3 0, S_0xd5f500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
v0xd64a40_0 .net "BusA", 63 0, L_0xd7f040;  alias, 1 drivers
v0xd64b40_0 .net "BusB", 63 0, L_0xd7f750;  alias, 1 drivers
v0xd64c20_0 .net "BusW", 63 0, v0xd63a80_0;  alias, 1 drivers
v0xd64cc0_0 .net "Clk", 0 0, v0xd6d170_0;  alias, 1 drivers
v0xd64d60_0 .net "RA", 4 0, L_0xd6dad0;  alias, 1 drivers
v0xd64e90_0 .net "RB", 4 0, L_0xd6dec0;  alias, 1 drivers
v0xd64f70_0 .net "RW", 4 0, v0xd6ac80_0;  alias, 1 drivers
v0xd65030_0 .net "RegWr", 0 0, L_0xd7f940;  1 drivers
v0xd650d0_0 .net *"_ivl_0", 31 0, L_0xd6ea70;  1 drivers
v0xd651b0_0 .net *"_ivl_10", 63 0, L_0xd7ee00;  1 drivers
v0xd65290_0 .net *"_ivl_12", 6 0, L_0xd7eed0;  1 drivers
L_0x7fb10fc340f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xd65370_0 .net *"_ivl_15", 1 0, L_0x7fb10fc340f0;  1 drivers
v0xd65450_0 .net *"_ivl_18", 31 0, L_0xd7f220;  1 drivers
L_0x7fb10fc34138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd65530_0 .net *"_ivl_21", 26 0, L_0x7fb10fc34138;  1 drivers
L_0x7fb10fc34180 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0xd65610_0 .net/2u *"_ivl_22", 31 0, L_0x7fb10fc34180;  1 drivers
v0xd656f0_0 .net *"_ivl_24", 0 0, L_0xd7f3e0;  1 drivers
L_0x7fb10fc341c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd657b0_0 .net/2u *"_ivl_26", 63 0, L_0x7fb10fc341c8;  1 drivers
v0xd65890_0 .net *"_ivl_28", 63 0, L_0xd7f520;  1 drivers
L_0x7fb10fc34018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd65970_0 .net *"_ivl_3", 26 0, L_0x7fb10fc34018;  1 drivers
v0xd65a50_0 .net *"_ivl_30", 6 0, L_0xd7f610;  1 drivers
L_0x7fb10fc34210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xd65b30_0 .net *"_ivl_33", 1 0, L_0x7fb10fc34210;  1 drivers
L_0x7fb10fc34060 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0xd65c10_0 .net/2u *"_ivl_4", 31 0, L_0x7fb10fc34060;  1 drivers
v0xd65cf0_0 .net *"_ivl_6", 0 0, L_0xd7ec40;  1 drivers
L_0x7fb10fc340a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd65db0_0 .net/2u *"_ivl_8", 63 0, L_0x7fb10fc340a8;  1 drivers
v0xd65e90_0 .var/i "i", 31 0;
v0xd65f70 .array "registers", 0 31, 63 0;
E_0xd649c0 .event negedge, v0xd5fd90_0;
L_0xd6ea70 .concat [ 5 27 0 0], L_0xd6dad0, L_0x7fb10fc34018;
L_0xd7ec40 .cmp/eq 32, L_0xd6ea70, L_0x7fb10fc34060;
L_0xd7ee00 .array/port v0xd65f70, L_0xd7eed0;
L_0xd7eed0 .concat [ 5 2 0 0], L_0xd6dad0, L_0x7fb10fc340f0;
L_0xd7f040 .functor MUXZ 64, L_0xd7ee00, L_0x7fb10fc340a8, L_0xd7ec40, C4<>;
L_0xd7f220 .concat [ 5 27 0 0], L_0xd6dec0, L_0x7fb10fc34138;
L_0xd7f3e0 .cmp/eq 32, L_0xd7f220, L_0x7fb10fc34180;
L_0xd7f520 .array/port v0xd65f70, L_0xd7f610;
L_0xd7f610 .concat [ 5 2 0 0], L_0xd6dec0, L_0x7fb10fc34210;
L_0xd7f750 .functor MUXZ 64, L_0xd7f520, L_0x7fb10fc341c8, L_0xd7f3e0, C4<>;
S_0xd66130 .scope module, "SignExtender" "SignExtender" 3 235, 11 3 0, S_0xd5f500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 26 "Imm26";
    .port_info 2 /INPUT 3 "Ctrl";
    .port_info 3 /INPUT 1 "Clk";
v0xd66380_0 .var "BusImm", 63 0;
v0xd66480_0 .net "Clk", 0 0, v0xd6d170_0;  alias, 1 drivers
v0xd66540_0 .net "Ctrl", 2 0, v0xd67b10_0;  alias, 1 drivers
v0xd66610_0 .net "Imm26", 25 0, L_0xd7fad0;  1 drivers
v0xd666f0_0 .net "shift", 1 0, L_0xd7fa30;  1 drivers
E_0xd662f0 .event edge, v0xd66540_0, v0xd66610_0, v0xd66380_0, v0xd666f0_0;
L_0xd7fa30 .part L_0xd7fad0, 21, 2;
S_0xd668a0 .scope module, "branchPC" "BranchPC" 3 265, 9 27 0, S_0xd5f500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BranchPC";
    .port_info 1 /INPUT 64 "ExtendedImm";
    .port_info 2 /INPUT 64 "CurrentPC";
    .port_info 3 /INPUT 1 "Clk";
v0xd66b00_0 .var "BranchPC", 63 0;
v0xd66c00_0 .net "Clk", 0 0, v0xd6d170_0;  alias, 1 drivers
v0xd66cc0_0 .net "CurrentPC", 63 0, v0xd6a0e0_0;  1 drivers
v0xd66d90_0 .net "ExtendedImm", 63 0, v0xd6a1d0_0;  alias, 1 drivers
E_0xd66a80 .event edge, v0xd66cc0_0, v0xd61820_0;
S_0xd66f10 .scope module, "control" "control" 3 213, 12 20 0, S_0xd5f500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 1 "zornz";
    .port_info 9 /OUTPUT 4 "aluop";
    .port_info 10 /OUTPUT 3 "signop";
    .port_info 11 /INPUT 11 "opcode";
    .port_info 12 /INPUT 1 "Clk";
v0xd67320_0 .net "Clk", 0 0, v0xd6d170_0;  alias, 1 drivers
v0xd673e0_0 .var "aluop", 3 0;
v0xd674c0_0 .var "alusrc", 0 0;
v0xd67560_0 .var "branch", 0 0;
v0xd67620_0 .var "mem2reg", 0 0;
v0xd67730_0 .var "memread", 0 0;
v0xd677f0_0 .var "memwrite", 0 0;
v0xd678b0_0 .net "opcode", 10 0, L_0xd6e040;  alias, 1 drivers
v0xd67990_0 .var "reg2loc", 0 0;
v0xd67a50_0 .var "regwrite", 0 0;
v0xd67b10_0 .var "signop", 2 0;
v0xd67bd0_0 .var "uncond_branch", 0 0;
v0xd67c70_0 .var "zornz", 0 0;
E_0xd672a0 .event edge, v0xd678b0_0;
S_0xd67f40 .scope module, "hdu" "HazardDetectionUnit" 3 201, 13 3 0, S_0xd5f500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "PC_WriteEn";
    .port_info 1 /OUTPUT 1 "IFID_WriteEn";
    .port_info 2 /OUTPUT 1 "Stall_flush";
    .port_info 3 /INPUT 1 "IDEX_MemRead";
    .port_info 4 /INPUT 5 "IDEX_rd";
    .port_info 5 /INPUT 5 "IFID_rn";
    .port_info 6 /INPUT 5 "IFID_rm";
    .port_info 7 /INPUT 5 "IFID_rd";
    .port_info 8 /INPUT 1 "Clk";
v0xd68290_0 .net "Clk", 0 0, v0xd6d170_0;  alias, 1 drivers
v0xd68350_0 .net "IDEX_MemRead", 0 0, L_0xd6e920;  1 drivers
v0xd68410_0 .net "IDEX_rd", 4 0, v0xd6a3a0_0;  1 drivers
v0xd68500_0 .var "IFID_WriteEn", 0 0;
v0xd685c0_0 .net "IFID_rd", 4 0, L_0xd6da30;  alias, 1 drivers
v0xd686f0_0 .net "IFID_rm", 4 0, L_0xd6dad0;  alias, 1 drivers
v0xd687b0_0 .net "IFID_rn", 4 0, L_0xd6dec0;  alias, 1 drivers
v0xd68880_0 .var "PC_WriteEn", 0 0;
v0xd68950_0 .var "Stall_flush", 0 0;
E_0xd68200 .event edge, v0xd64e90_0, v0xd64d60_0, v0xd68410_0, v0xd68350_0;
S_0xd68af0 .scope module, "imem" "InstructionMemory" 3 208, 14 3 0, S_0xd5f500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0xd484f0 .param/l "MemSize" 0 14 5, +C4<00000000000000000000000000101000>;
P_0xd48530 .param/l "T_rd" 0 14 4, +C4<00000000000000000000000000010100>;
v0xd68e60_0 .net "Address", 63 0, v0xd6baf0_0;  alias, 1 drivers
v0xd68f70_0 .var "Data", 31 0;
E_0xd68de0 .event edge, v0xd64200_0;
    .scope S_0xd62940;
T_3 ;
    %wait E_0xd61ca0;
    %load/vec4 v0xd62c80_0;
    %inv;
    %load/vec4 v0xd62e20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0xd62ec0_0;
    %load/vec4 v0xd630e0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %inv;
    %load/vec4 v0xd63280_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0xd63340_0;
    %load/vec4 v0xd630e0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %and;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd62f80_0, 4, 1;
    %load/vec4 v0xd62c80_0;
    %inv;
    %load/vec4 v0xd62e20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0xd62ec0_0;
    %load/vec4 v0xd630e0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd62f80_0, 4, 1;
    %load/vec4 v0xd62c80_0;
    %inv;
    %load/vec4 v0xd62e20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0xd62ec0_0;
    %load/vec4 v0xd631a0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %inv;
    %and;
    %load/vec4 v0xd63280_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0xd63340_0;
    %load/vec4 v0xd631a0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd63040_0, 4, 1;
    %load/vec4 v0xd62c80_0;
    %inv;
    %load/vec4 v0xd62e20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0xd62ec0_0;
    %load/vec4 v0xd631a0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd63040_0, 4, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0xd67f40;
T_4 ;
    %wait E_0xd68200;
    %load/vec4 v0xd68350_0;
    %load/vec4 v0xd68410_0;
    %load/vec4 v0xd687b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xd68410_0;
    %load/vec4 v0xd686f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd68880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd68500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd68950_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd68880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd68500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd68950_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xd68af0;
T_5 ;
    %wait E_0xd68de0;
    %load/vec4 v0xd68e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0xd68f70_0, 0, 32;
    %jmp T_5.7;
T_5.0 ;
    %pushi/vec4 2432697313, 0, 32;
    %store/vec4 v0xd68f70_0, 0, 32;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 2432698338, 0, 32;
    %store/vec4 v0xd68f70_0, 0, 32;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 2432697315, 0, 32;
    %store/vec4 v0xd68f70_0, 0, 32;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 2332164129, 0, 32;
    %store/vec4 v0xd68f70_0, 0, 32;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 2332164130, 0, 32;
    %store/vec4 v0xd68f70_0, 0, 32;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 3028287555, 0, 32;
    %store/vec4 v0xd68f70_0, 0, 32;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xd66f10;
T_6 ;
    %wait E_0xd672a0;
    %load/vec4 v0xd678b0_0;
    %dup/vec4;
    %pushi/vec4 1104, 0, 11;
    %cmp/x;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 1360, 0, 11;
    %cmp/x;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/x;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 1624, 0, 11;
    %cmp/x;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 1161, 1, 11;
    %cmp/x;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 1673, 1, 11;
    %cmp/x;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 1687, 3, 11;
    %cmp/x;
    %jmp/1 T_6.6, 4;
    %dup/vec4;
    %pushi/vec4 191, 31, 11;
    %cmp/x;
    %jmp/1 T_6.7, 4;
    %dup/vec4;
    %pushi/vec4 1447, 7, 11;
    %cmp/x;
    %jmp/1 T_6.8, 4;
    %dup/vec4;
    %pushi/vec4 1455, 7, 11;
    %cmp/x;
    %jmp/1 T_6.9, 4;
    %dup/vec4;
    %pushi/vec4 1986, 0, 11;
    %cmp/x;
    %jmp/1 T_6.10, 4;
    %dup/vec4;
    %pushi/vec4 1984, 0, 11;
    %cmp/x;
    %jmp/1 T_6.11, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xd67990_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xd674c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xd67620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd677f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67c70_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0xd673e0_0, 0;
    %pushi/vec4 3, 3, 3;
    %assign/vec4 v0xd67b10_0, 0;
    %jmp T_6.13;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd674c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd67a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd677f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67c70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xd673e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd67b10_0, 0;
    %jmp T_6.13;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd674c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd67a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd677f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67c70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0xd673e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd67b10_0, 0;
    %jmp T_6.13;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd674c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd67a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd677f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67c70_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xd673e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd67b10_0, 0;
    %jmp T_6.13;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd674c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd67a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd677f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67c70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0xd673e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd67b10_0, 0;
    %jmp T_6.13;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd674c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd67a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd677f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67c70_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xd673e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd67b10_0, 0;
    %jmp T_6.13;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd674c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd67a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd677f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67c70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0xd673e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd67b10_0, 0;
    %jmp T_6.13;
T_6.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xd67990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd674c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd67a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd677f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67c70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0xd673e0_0, 0;
    %pushi/vec4 7, 3, 3;
    %assign/vec4 v0xd67b10_0, 0;
    %jmp T_6.13;
T_6.7 ;
    %vpi_call 12 140 "$display", "Unconditional Branch" {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xd67990_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xd674c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xd67620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd677f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xd67560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd67bd0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0xd673e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xd67b10_0, 0;
    %jmp T_6.13;
T_6.8 ;
    %vpi_call 12 154 "$display", "Conditional Branch" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd67990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd674c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xd67620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd677f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd67560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd67c70_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0xd673e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xd67b10_0, 0;
    %jmp T_6.13;
T_6.9 ;
    %vpi_call 12 169 "$display", "Conditional Branch" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd67990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd674c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xd67620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd677f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd67560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67c70_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0xd673e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xd67b10_0, 0;
    %jmp T_6.13;
T_6.10 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xd67990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd674c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd67620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd67a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd67730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd677f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67c70_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xd673e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xd67b10_0, 0;
    %jmp T_6.13;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd67990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd674c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xd67620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd677f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67c70_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xd673e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xd67b10_0, 0;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xd64830;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd65e90_0, 0, 32;
T_7.0 ;
    %load/vec4 v0xd65e90_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0xd65e90_0;
    %store/vec4a v0xd65f70, 4, 0;
    %load/vec4 v0xd65e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd65e90_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xd64830;
T_8 ;
    %wait E_0xd61d80;
    %vpi_call 10 22 "$display", "reg1: %d, reg2: %d reg3: %d", &A<v0xd65f70, 1>, &A<v0xd65f70, 2>, &A<v0xd65f70, 3> {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0xd64830;
T_9 ;
    %wait E_0xd649c0;
    %load/vec4 v0xd65030_0;
    %load/vec4 v0xd64f70_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %delay 1000, 0;
    %load/vec4 v0xd64c20_0;
    %load/vec4 v0xd64f70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd65f70, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xd66130;
T_10 ;
    %wait E_0xd662f0;
    %vpi_call 11 15 "$display", "Ctrl: %b Imm26: %h BusImm: %h", v0xd66540_0, v0xd66610_0, v0xd66380_0 {0 0 0};
    %load/vec4 v0xd66540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 3, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xd66380_0, 0, 64;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0xd66610_0;
    %parti/s 1, 21, 6;
    %replicate 53;
    %load/vec4 v0xd66610_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %assign/vec4 v0xd66380_0, 0;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0xd66610_0;
    %parti/s 1, 20, 6;
    %replicate 56;
    %load/vec4 v0xd66610_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xd66380_0, 0;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0xd66610_0;
    %parti/s 1, 25, 6;
    %replicate 39;
    %load/vec4 v0xd66610_0;
    %parti/s 25, 0, 2;
    %inv;
    %addi 1, 0, 25;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xd66380_0, 0;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0xd66610_0;
    %parti/s 1, 23, 6;
    %replicate 46;
    %load/vec4 v0xd66610_0;
    %parti/s 18, 5, 4;
    %inv;
    %addi 1, 0, 18;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xd66380_0, 0;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0xd666f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0xd66610_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xd66380_0, 0, 64;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xd66610_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0xd66380_0, 0, 64;
    %jmp T_10.11;
T_10.9 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0xd66610_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 32;
    %store/vec4 v0xd66380_0, 0, 64;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0xd66610_0;
    %parti/s 16, 5, 4;
    %concati/vec4 0, 0, 48;
    %store/vec4 v0xd66380_0, 0, 64;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xd61400;
T_11 ;
    %wait E_0xcddb90;
    %load/vec4 v0xd61650_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0xd61730_0;
    %assign/vec4 v0xd618f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xd61650_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0xd61820_0;
    %assign/vec4 v0xd618f0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xd609d0;
T_12 ;
    %wait E_0xd60c60;
    %load/vec4 v0xd60de0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xd60f60_0;
    %assign/vec4 v0xd61220_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xd60de0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0xd61040_0;
    %assign/vec4 v0xd61220_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0xd60de0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0xd61150_0;
    %assign/vec4 v0xd61220_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xd60020;
T_13 ;
    %wait E_0xd49cd0;
    %load/vec4 v0xd603c0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0xd60520_0;
    %assign/vec4 v0xd60810_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xd603c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0xd60600_0;
    %assign/vec4 v0xd60810_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0xd603c0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0xd60730_0;
    %assign/vec4 v0xd60810_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xd5f740;
T_14 ;
    %wait E_0xcdd6a0;
    %load/vec4 v0xd5fa10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0xd5fb10_0;
    %load/vec4 v0xd5fbf0_0;
    %and;
    %assign/vec4 v0xd5fcb0_0, 0;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0xd5fb10_0;
    %load/vec4 v0xd5fbf0_0;
    %or;
    %assign/vec4 v0xd5fcb0_0, 0;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0xd5fb10_0;
    %load/vec4 v0xd5fbf0_0;
    %add;
    %assign/vec4 v0xd5fcb0_0, 0;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0xd5fb10_0;
    %load/vec4 v0xd5fbf0_0;
    %sub;
    %assign/vec4 v0xd5fcb0_0, 0;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0xd5fbf0_0;
    %concati/vec4 0, 0, 16;
    %pad/u 64;
    %assign/vec4 v0xd5fcb0_0, 0;
    %jmp T_14.6;
T_14.5 ;
    %load/vec4 v0xd5fbf0_0;
    %assign/vec4 v0xd5fcb0_0, 0;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %load/vec4 v0xd5fcb0_0;
    %cmpi/e 0, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_14.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.8, 8;
T_14.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.8, 8;
 ; End of false expr.
    %blend;
T_14.8;
    %pad/s 1;
    %assign/vec4 v0xd5fea0_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0xd635c0;
T_15 ;
    %wait E_0xd63750;
    %load/vec4 v0xd637d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0xd638b0_0;
    %assign/vec4 v0xd63a80_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xd637d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0xd63990_0;
    %assign/vec4 v0xd63a80_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xd61a70;
T_16 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xd62060_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xd62160_0, 0, 64;
    %fork TD_ProcTest_v.uut.DataMemory.initset, S_0xd61e60;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0xd62060_0, 0, 64;
    %pushi/vec4 6, 0, 64;
    %store/vec4 v0xd62160_0, 0, 64;
    %fork TD_ProcTest_v.uut.DataMemory.initset, S_0xd61e60;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0xd62060_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0xd62160_0, 0, 64;
    %fork TD_ProcTest_v.uut.DataMemory.initset, S_0xd61e60;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0xd62060_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0xd62160_0, 0, 64;
    %fork TD_ProcTest_v.uut.DataMemory.initset, S_0xd61e60;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0xd62060_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xd62160_0, 0, 64;
    %fork TD_ProcTest_v.uut.DataMemory.initset, S_0xd61e60;
    %join;
    %end;
    .thread T_16;
    .scope S_0xd61a70;
T_17 ;
    %wait E_0xd61e00;
    %load/vec4 v0xd62430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %ix/getv 4, v0xd62240_0;
    %load/vec4a v0xd62780, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd62570_0, 4, 5;
    %load/vec4 v0xd62240_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xd62780, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd62570_0, 4, 5;
    %load/vec4 v0xd62240_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xd62780, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd62570_0, 4, 5;
    %load/vec4 v0xd62240_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xd62780, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd62570_0, 4, 5;
    %load/vec4 v0xd62240_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xd62780, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd62570_0, 4, 5;
    %load/vec4 v0xd62240_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xd62780, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd62570_0, 4, 5;
    %load/vec4 v0xd62240_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xd62780, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd62570_0, 4, 5;
    %load/vec4 v0xd62240_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xd62780, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd62570_0, 4, 5;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xd61a70;
T_18 ;
    %wait E_0xd61d80;
    %load/vec4 v0xd624d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0xd626a0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0xd62240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd62780, 0, 4;
    %load/vec4 v0xd626a0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0xd62240_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd62780, 0, 4;
    %load/vec4 v0xd626a0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0xd62240_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd62780, 0, 4;
    %load/vec4 v0xd626a0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0xd62240_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd62780, 0, 4;
    %load/vec4 v0xd626a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0xd62240_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd62780, 0, 4;
    %load/vec4 v0xd626a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0xd62240_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd62780, 0, 4;
    %load/vec4 v0xd626a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0xd62240_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd62780, 0, 4;
    %load/vec4 v0xd626a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0xd62240_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd62780, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xd668a0;
T_19 ;
    %wait E_0xd66a80;
    %load/vec4 v0xd66cc0_0;
    %load/vec4 v0xd66d90_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0xd66b00_0, 0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0xd63c10;
T_20 ;
    %wait E_0xd63f20;
    %load/vec4 v0xd64590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0xd640a0_0;
    %load/vec4 v0xd63fc0_0;
    %and;
    %load/vec4 v0xd64650_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0xd640a0_0;
    %load/vec4 v0xd63fc0_0;
    %nor/r;
    %and;
    %load/vec4 v0xd64650_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0xd644d0_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0xd643f0_0;
    %store/vec4 v0xd642c0_0, 0, 64;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0xd64200_0;
    %addi 4, 0, 64;
    %store/vec4 v0xd642c0_0, 0, 64;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0xd64200_0;
    %store/vec4 v0xd642c0_0, 0, 64;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0xd5f500;
T_21 ;
    %wait E_0xd649c0;
    %load/vec4 v0xd6caa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0xd6c0e0_0;
    %assign/vec4 v0xd6baf0_0, 0;
    %load/vec4 v0xd6bd00_0;
    %assign/vec4 v0xd6bdd0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0xd6ce10_0;
    %assign/vec4 v0xd6baf0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xd5f500;
T_22 ;
    %wait E_0xd61d80;
    %vpi_call 3 127 "$display", "Instruction: %h", v0xd6a930_0 {0 0 0};
    %vpi_call 3 128 "$display", "Current PC: %h", v0xd6baf0_0 {0 0 0};
    %load/vec4 v0xd6caa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0xd6a860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0xd6baf0_0;
    %assign/vec4 v0xd6a7a0_0, 0;
    %load/vec4 v0xd6bd00_0;
    %assign/vec4 v0xd6a930_0, 0;
    %load/vec4 v0xd6bd00_0;
    %assign/vec4 v0xd6a9f0_0, 0;
T_22.2 ;
    %load/vec4 v0xd69550_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.4, 4;
    %load/vec4 v0xd6c5c0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd6a2c0_0, 4, 5;
    %load/vec4 v0xd6be70_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd6a2c0_0, 4, 5;
    %load/vec4 v0xd6b950_0;
    %assign/vec4 v0xd69dd0_0, 0;
    %load/vec4 v0xd6a930_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0xd6a3a0_0, 0;
    %load/vec4 v0xd6bf40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd6a020_0, 4, 5;
    %load/vec4 v0xd6c010_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd6a020_0, 4, 5;
    %load/vec4 v0xd6ba20_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd6a020_0, 4, 5;
    %load/vec4 v0xd6ced0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd6a020_0, 4, 5;
    %load/vec4 v0xd6d010_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd6a020_0, 4, 5;
    %load/vec4 v0xd6b7c0_0;
    %assign/vec4 v0xd69f80_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd6a2c0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd6a2c0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd69dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xd6a3a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xd6a020_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xd69f80_0, 0;
T_22.5 ;
    %load/vec4 v0xd6a7a0_0;
    %assign/vec4 v0xd6a0e0_0, 0;
    %load/vec4 v0xd6c420_0;
    %assign/vec4 v0xd6a460_0, 0;
    %load/vec4 v0xd6c4f0_0;
    %assign/vec4 v0xd6a530_0, 0;
    %load/vec4 v0xd6bc30_0;
    %assign/vec4 v0xd6a1d0_0, 0;
    %load/vec4 v0xd6bd00_0;
    %parti/s 11, 21, 6;
    %assign/vec4 v0xd69cf0_0, 0;
    %load/vec4 v0xd6cb40_0;
    %assign/vec4 v0xd6a600_0, 0;
    %load/vec4 v0xd6cc30_0;
    %assign/vec4 v0xd6a6d0_0, 0;
    %load/vec4 v0xd6a2c0_0;
    %assign/vec4 v0xd69810_0, 0;
    %load/vec4 v0xd6a020_0;
    %assign/vec4 v0xd69690_0, 0;
    %load/vec4 v0xd6c0e0_0;
    %assign/vec4 v0xd69750_0, 0;
    %load/vec4 v0xd6cf70_0;
    %assign/vec4 v0xd699c0_0, 0;
    %load/vec4 v0xd6b880_0;
    %assign/vec4 v0xd695f0_0, 0;
    %load/vec4 v0xd6a530_0;
    %assign/vec4 v0xd69a90_0, 0;
    %load/vec4 v0xd6a3a0_0;
    %assign/vec4 v0xd698d0_0, 0;
    %load/vec4 v0xd693a0_0;
    %assign/vec4 v0xd69750_0, 0;
    %load/vec4 v0xd69810_0;
    %assign/vec4 v0xd6abc0_0, 0;
    %load/vec4 v0xd6bb90_0;
    %assign/vec4 v0xd6ad90_0, 0;
    %load/vec4 v0xd695f0_0;
    %assign/vec4 v0xd6aad0_0, 0;
    %load/vec4 v0xd698d0_0;
    %assign/vec4 v0xd6ac80_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0xc93710;
T_23 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_23;
    .scope S_0xc93710;
T_24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd6d310_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xd6d7f0_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xd6d730_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xd6d230_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xd6d970_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd6d310_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xd6d7f0_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd6d310_0, 0, 1;
T_24.0 ;
    %load/vec4 v0xd6d4b0_0;
    %cmpi/u 52, 0, 64;
    %jmp/0xz T_24.1, 5;
    %delay 120000, 0;
    %jmp T_24.0;
T_24.1 ;
    %delay 120000, 0;
    %vpi_call 2 102 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_0xc93710;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd6d170_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0xc93710;
T_26 ;
    %delay 60000, 0;
    %load/vec4 v0xd6d170_0;
    %inv;
    %store/vec4 v0xd6d170_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0xd6d170_0;
    %inv;
    %store/vec4 v0xd6d170_0, 0, 1;
    %load/vec4 v0xd6d230_0;
    %addi 1, 0, 8;
    %store/vec4 v0xd6d230_0, 0, 8;
    %vpi_call 2 114 "$display", " " {0 0 0};
    %vpi_call 2 115 "$display", "CLOCK: %d", v0xd6d230_0 {0 0 0};
    %load/vec4 v0xd6d970_0;
    %addi 1, 0, 16;
    %store/vec4 v0xd6d970_0, 0, 16;
    %jmp T_26;
    .thread T_26;
    .scope S_0xc93710;
T_27 ;
    %wait E_0xcdda00;
    %load/vec4 v0xd6d970_0;
    %cmpi/e 32, 0, 16;
    %jmp/0xz  T_27.0, 4;
    %vpi_call 2 123 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 124 "$finish" {0 0 0};
T_27.0 ;
    %jmp T_27;
    .thread T_27, $push;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "Processor_tb.v";
    "Processor.v";
    "./ALU.v";
    "./3To1Mux.v";
    "./2To1Mux.v";
    "./DataMemory.v";
    "./ForwardingUnitSequential.v";
    "./PC.v";
    "./RegisterFile.v";
    "./SignExtender.v";
    "./Controller.v";
    "./HazardDetectionUnit.v";
    "./InstructionMemory.v";
