[["RISC assessment: A high-level language experiment.", ["David A. Patterson", "Richard S. Piepho"], "http://doi.acm.org/10.1145/800048.801708"], ["Measurement and analysis of instruction use in the VAX-11/780.", ["Douglas W. Clark", "Henry M. Levy"], "http://doi.acm.org/10.1145/800048.801709"], ["HLL architectures: Pitfalls and predilections.", ["Krishna M. Kavi", "Boumediene Belkhouche", "Evelyn Bullard", "Lois M. L. Delcambre", "Stephen M. Nemecek"], "http://doi.acm.org/10.1145/800048.801710"], ["The NYU Ultracomputer-designing a MIMD, shared-memory parallel machine (Extended Abstract).", ["Allan Gottlieb", "Ralph Grishman", "Clyde P. Kruskal", "Kevin P. McAuliffe", "Larry Rudolph", "Marc Snir"], "http://doi.acm.org/10.1145/800048.801711"], ["VLSI architectures for high speed recognition of context-free languages and finite-state languages.", ["King-Hang Chu", "King-Sun Fu"], "http://doi.acm.org/10.1145/800048.801712"], ["Asynchronous and clocked control structures for VLSI based interconnection networks.", ["Mark A. Franklin", "Donald F. Wann"], "http://doi.acm.org/10.1145/800048.801713"], ["Performance and fault tolerance improvements in the Inverse Augmented Data Manipulator network.", ["Robert J. McMillen", "Howard Jay Siegel"], "http://doi.acm.org/10.1145/800048.801714"], ["The Gamma network: A multiprocessor interconnection network with redundant paths.", ["Douglas Stott Parker Jr.", "C. S. Raghavendra"], "http://doi.acm.org/10.1145/800048.801715"], ["A control processor for a reconfigurable array computer.", ["Roy M. Jenevein", "James C. Browne"], "http://doi.acm.org/10.1145/800048.801716"], ["A general class of processor interconnection strategies.", ["Laxmi N. Bhuyan", "Dharma P. Agrawal"], "http://doi.acm.org/10.1145/800048.801717"], ["Instruction set design issues relating to a static dataflow computer.", ["Forbes J. Burkowski"], "http://doi.acm.org/10.1145/800048.801718"], ["Decoupled access/execute computer architectures.", ["James E. Smith"], "http://doi.acm.org/10.1145/800048.801719"], ["A data flow architecture with a paged memory system.", ["L. J. Caluwaerts", "J. Debacker", "J. A. Peperstraete"], "http://doi.acm.org/10.1145/800048.801720"], ["Efficient code generation for horizontal architectures: Compiler techniques and architectural support.", ["B. Ramakrishna Rau", "Christopher D. Glaeser", "Raymond L. Picard"], "http://doi.acm.org/10.1145/800048.801721"], ["Sentry: A novel hardware implementation of classic operating system mechanisms.", ["Gene C. Barton"], "http://doi.acm.org/10.1145/800048.801722"], ["A logic simulation machine.", ["Miron Abramovici", "Ytzhak H. Levendel", "Premachandran R. Menon"], "http://doi.acm.org/10.1145/800048.801723"], ["Towards a family of languages for the design and implementation of machine architectures.", ["Subrata Dasgupta", "Marius Olafsson"], "http://doi.acm.org/10.1145/800048.801724"], ["Design of a 2 \u00d7 2 fault-tolerant switching element.", ["Woei Lin", "Chuan-lin Wu"], "http://doi.acm.org/10.1145/800048.801726"], ["Fault-tolerant wafer-scale architectures for VLSI.", ["Donald S. Fussell", "Peter J. Varman"], "http://doi.acm.org/10.1145/800048.801727"], ["Database filters.", ["Sakti Pramanik"], "http://doi.acm.org/10.1145/800048.801728"], ["On the semantic structure of information - A proposal of the abstract storage architecture.", ["Mario Tokoro", "Takashi Takizuka"], "http://doi.acm.org/10.1145/800048.801729"], ["Hardware sorter and its application to data base machine.", ["Yasunori Dohi", "Akira Suzuki", "Noriyuki Matsui"], "http://doi.acm.org/10.1145/800048.801730"], ["A recursive computer architecture for VLSI.", ["Philip C. Treleaven", "Richard P. Hopkins"], "http://doi.acm.org/10.1145/800048.801731"], ["\u00b53L: An HLL-RISC processor for parallel execution of FP-language programs.", ["M. Castan", "Elliott I. Organick"], "http://doi.acm.org/10.1145/800048.801732"], ["The heap/substitution concept - an implementation of functional operations on data structures for a reduction machine.", ["Ferdinand Hommes"], "http://doi.acm.org/10.1145/800048.801733"], ["A shared resource algorithm for distributed simulation.", ["Paul F. Reynolds Jr."], "http://doi.acm.org/10.1145/800048.801734"], ["Duplication of packets and their detection in X.25 communication protocols.", ["Bijendra N. Jain"], "http://doi.acm.org/10.1145/800048.801735"], ["A multiple processor system for real time control tasks.", ["Pauline Markenscoff"], "http://doi.acm.org/10.1145/800048.801736"], ["A heterogeneous multiprocessor design and the distributed scheduling of its task group workload.", ["Leslie Jill Miller"], "http://doi.acm.org/10.1145/800048.801737"], ["A dual processor VAX 11/780.", ["George H. Goble", "Michael H. Marsh"], "http://doi.acm.org/10.1145/800048.801738"], ["Effects of cache coherency in multiprocessors.", ["Michel Dubois", "Faye A. Briggs"], "http://doi.acm.org/10.1145/800048.801739"], ["Probabilistic analysis of a crossbar switch.", ["Trevor N. Mudge", "B. A. Makrucki"], "http://doi.acm.org/10.1145/800048.801740"], ["Finding an extremum in a network.", ["Steven P. Levitan", "Caxton C. Foster"], "http://doi.acm.org/10.1145/800048.801741"], ["Resource allocation in rectangular SW banyans.", ["U. V. Premkumar", "James C. Browne"], "http://doi.acm.org/10.1145/800048.801742"]]