$date
	Wed May 17 15:22:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 1 ! Branch_Enable $end
$var wire 7 " AluCtl_wire [6:0] $end
$var wire 32 # ALUOut [31:0] $end
$var reg 32 $ A [31:0] $end
$var reg 32 % B [31:0] $end
$var reg 4 & FuncCode [3:0] $end
$var reg 7 ' Opcode [6:0] $end
$var reg 1 ( clk $end
$scope module aluCtrl_inst $end
$var wire 4 ) FuncCode [3:0] $end
$var wire 7 * Opcode [6:0] $end
$var reg 7 + ALUCtl [6:0] $end
$upscope $end
$scope module alu_inst $end
$var wire 32 , A [31:0] $end
$var wire 7 - ALUctl [6:0] $end
$var wire 32 . B [31:0] $end
$var reg 32 / ALUOut [31:0] $end
$var reg 1 ! Branch_Enable $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 /
b0 .
b1111 -
b0 ,
b1111 +
b0 *
b0 )
0(
b0 '
b0 &
b0 %
b0 $
b0 #
b1111 "
0!
$end
#1
b101 #
b101 /
b0 "
b0 +
b0 -
b110011 '
b110011 *
b111 &
b111 )
b1010101 %
b1010101 .
b1111 $
b1111 ,
1(
#2
b1011111 #
b1011111 /
b1 "
b1 +
b1 -
b110 &
b110 )
0(
#3
b10 "
b10 +
b10 -
b10011101111111 #
b10011101111111 /
b0 &
b0 )
b1101111 %
b1101111 .
b10011100010000 $
b10011100010000 ,
1(
#4
b10011010100001 #
b10011010100001 /
b110 "
b110 +
b110 -
b1000 &
b1000 )
0(
#5
b111 "
b111 +
b111 -
b1 #
b1 /
b10 &
b10 )
b10 %
b10 .
b0 $
b0 ,
1(
#6
b11 "
b11 +
b11 -
b100 #
b100 /
b101 &
b101 )
b10000 $
b10000 ,
0(
#7
b100 "
b100 +
b100 -
b1101 &
b1101 )
b1 %
b1 .
b1000 $
b1000 ,
1(
#8
b101 "
b101 +
b101 -
b1000 #
b1000 /
b1 &
b1 )
b10 %
b10 .
b10 $
b10 ,
0(
#9
b1000 "
b1000 +
b1000 -
b10101010 #
b10101010 /
b100 &
b100 )
b11111111 %
b11111111 .
b1010101 $
b1010101 ,
1(
#10
0(
