<dec f='llvm/llvm/include/llvm/IR/InlineAsm.h' l='130' type='int'/>
<use f='llvm/llvm/include/llvm/IR/InlineAsm.h' l='134' u='r' c='_ZNK4llvm9InlineAsm14ConstraintInfo16hasMatchingInputEv'/>
<offset>64</offset>
<doc f='llvm/llvm/include/llvm/IR/InlineAsm.h' l='126'>/// MatchingInput - If this is not -1, this is an output constraint where an
    /// input constraint is required to match it (e.g. &quot;0&quot;).  The value is the
    /// constraint number that matches this one (for example, if this is
    /// constraint #0 and constraint #4 has the value &quot;0&quot;, this will be 4).</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='8127' u='r' c='_ZN4llvm19SelectionDAGBuilder14visitInlineAsmENS_17ImmutableCallSiteE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='3835' u='r' c='_ZNK4llvm14TargetLowering16ParseConstraintsERKNS_10DataLayoutEPKNS_18TargetRegisterInfoENS_17ImmutableCallSiteE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='3881' u='r' c='_ZNK4llvm14TargetLowering16ParseConstraintsERKNS_10DataLayoutEPKNS_18TargetRegisterInfoENS_17ImmutableCallSiteE'/>
<use f='llvm/llvm/lib/IR/InlineAsm.cpp' l='78' u='w' c='_ZN4llvm9InlineAsm14ConstraintInfo5ParseENS_9StringRefERSt6vectorIS1_SaIS1_EE'/>
<use f='llvm/llvm/lib/IR/InlineAsm.cpp' l='168' u='r' c='_ZN4llvm9InlineAsm14ConstraintInfo5ParseENS_9StringRefERSt6vectorIS1_SaIS1_EE'/>
<use f='llvm/llvm/lib/IR/InlineAsm.cpp' l='172' u='w' c='_ZN4llvm9InlineAsm14ConstraintInfo5ParseENS_9StringRefERSt6vectorIS1_SaIS1_EE'/>
<use f='llvm/llvm/lib/IR/InlineAsm.cpp' l='173' u='r' c='_ZN4llvm9InlineAsm14ConstraintInfo5ParseENS_9StringRefERSt6vectorIS1_SaIS1_EE'/>
<use f='llvm/llvm/lib/IR/InlineAsm.cpp' l='201' u='w' c='_ZN4llvm9InlineAsm14ConstraintInfo17selectAlternativeEj'/>
