Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d5894e8e3316436a9d12ab5bf4f946c0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot uart_transceiver_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.uart_transceiver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.transmitter_WR_module
Compiling module xil_defaultlib.trasmitter_baud
Compiling module xil_defaultlib.transmit_module
Compiling module xil_defaultlib.baud_controller
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.receiver_baud
Compiling module xil_defaultlib.receive_module
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_transceiver
Compiling module xil_defaultlib.uart_transceiver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_transceiver_tb_time_impl
