// Seed: 1697766706
module module_0 (
    input wand id_0,
    input uwire id_1,
    input wand id_2,
    input tri id_3,
    output tri0 id_4,
    input wire id_5,
    output wor id_6,
    output tri0 id_7,
    input supply1 id_8,
    input wand id_9,
    input wand id_10,
    input supply0 id_11,
    input tri1 id_12,
    input wire id_13
    , id_18,
    input wor id_14,
    input wire id_15,
    input tri0 id_16
);
  assign id_7 = id_5;
  integer id_19 = 1;
  wire id_20;
  assign {1'b0, id_12, id_15, id_18, id_16, 1'b0, 1} = id_14;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output tri id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5
    , id_16,
    output supply1 id_6,
    input wor id_7,
    input wor id_8,
    input tri1 id_9,
    output tri id_10,
    input wand id_11,
    output supply1 id_12,
    output wand id_13,
    input wire id_14
);
  wire id_17;
  id_18();
  wire id_19;
  module_0(
      id_4,
      id_3,
      id_7,
      id_5,
      id_1,
      id_3,
      id_10,
      id_10,
      id_9,
      id_3,
      id_14,
      id_9,
      id_9,
      id_7,
      id_4,
      id_9,
      id_4
  );
endmodule
