;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 106
	SUB 0, 2
	ADD 10, 31
	ADD 10, 31
	ADD 30, 9
	JMN 300, 50
	SPL <-628, 100
	ADD 0, 2
	CMP -0, 0
	CMP -0, 0
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	SPL 300, 50
	SPL 300, 50
	DAT #800, <7
	JMZ @800, 11
	SLT #0, 474
	JMN -1, @-20
	ADD <800, 11
	SUB -0, 0
	SPL 0, 2
	JMP @12, #201
	SPL @-80, 601
	DAT #0, <402
	JMP 0, <402
	DAT #50, #9
	SUB @101, 103
	DJN -1, @-20
	SLT #0, 474
	DAT #101, #103
	JMZ @800, -51
	SPL 0, <400
	SPL 300, 50
	SPL 0, 2
	SPL 300, 50
	SPL 0, 2
	JMP @12, #201
	ADD 210, 30
	CMP -1, -20
	DJN -1, @-20
	SPL -207, @-120
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 106
