// Seed: 1580619358
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  wor  id_4;
  wire id_5;
  assign id_4 = 1'b0;
  wire id_6;
  module_0(
      id_3
  );
  wire id_7;
  wire id_8;
endmodule
module module_2 (
    output tri1 id_0,
    input tri id_1,
    output logic id_2,
    input supply0 id_3
);
  wire id_5;
  always @(id_1) id_2 <= 1'd0;
  wire id_6;
  wire id_7;
  module_0(
      id_5
  );
  assign id_2 = 1;
endmodule
