#ChipScope Core Inserter Project File Version 3.0
#Tue Sep 13 21:20:24 CEST 2016
Project.device.designInputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\EDID test\\PANDA_LIGHT_cs.ngc
Project.device.designOutputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\EDID test\\PANDA_LIGHT_cs.ngc
Project.device.deviceFamily=18
Project.device.enableRPMs=true
Project.device.outputDirectory=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\EDID test\\_ngo
Project.device.useSRL16=true
Project.filter.dimension=16
Project.filter<0>=*ddc_slave*
Project.filter<10>=*.O*
Project.filter<11>=*SCL*
Project.filter<12>=E_DDC_MASTER_inst/*
Project.filter<13>=*pmod2_deb*
Project.filter<14>=*E_DDC*
Project.filter<15>=*tx_det*
Project.filter<1>=*scl_out*
Project.filter<2>=*sda_out*
Project.filter<3>=*scl_in*
Project.filter<4>=*sda_in*
Project.filter<5>=
Project.filter<6>=*sda*
Project.filter<7>=*SDA*
Project.filter<8>=*scl*
Project.filter<9>=*TX_SDA*
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=g_clk
Project.unit<0>.clockEdge=Rising
Project.unit<0>.dataChannel<0>=E_DDC_SLAVE_inst/SDA_IN_SIGNAL_SYNC_inst/DOUT
Project.unit<0>.dataChannel<1>=E_DDC_SLAVE_inst/SCL_IN_SIGNAL_SYNC_inst/DOUT
Project.unit<0>.dataChannel<2>=E_DDC_SLAVE_inst/cur_reg_sda_out
Project.unit<0>.dataChannel<3>=E_DDC_SLAVE_inst/cur_reg_scl_out
Project.unit<0>.dataChannel<4>=E_DDC_SLAVE_inst/cur_reg_state_FSM_FFd1
Project.unit<0>.dataChannel<5>=E_DDC_SLAVE_inst/cur_reg_state_FSM_FFd2
Project.unit<0>.dataChannel<6>=E_DDC_SLAVE_inst/cur_reg_state_FSM_FFd3
Project.unit<0>.dataChannel<7>=E_DDC_SLAVE_inst/cur_reg_state_FSM_FFd4
Project.unit<0>.dataChannel<8>=E_DDC_SLAVE_inst/cur_reg_state_FSM_FFd5
Project.unit<0>.dataDepth=8192
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=9
Project.unit<0>.enableGaps=false
Project.unit<0>.enableStorageQualification=false
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=E_DDC_SLAVE_inst/SDA_IN_SIGNAL_SYNC_inst/DOUT
Project.unit<0>.triggerChannel<0><1>=E_DDC_SLAVE_inst/SCL_IN_SIGNAL_SYNC_inst/DOUT
Project.unit<0>.triggerChannel<0><2>=E_DDC_SLAVE_inst/cur_reg_sda_out
Project.unit<0>.triggerChannel<0><3>=E_DDC_SLAVE_inst/cur_reg_scl_out
Project.unit<0>.triggerChannel<1><0>=E_DDC_SLAVE_inst/cur_reg_state_FSM_FFd1
Project.unit<0>.triggerChannel<1><1>=E_DDC_SLAVE_inst/cur_reg_state_FSM_FFd2
Project.unit<0>.triggerChannel<1><2>=E_DDC_SLAVE_inst/cur_reg_state_FSM_FFd3
Project.unit<0>.triggerChannel<1><3>=E_DDC_SLAVE_inst/cur_reg_state_FSM_FFd4
Project.unit<0>.triggerChannel<1><4>=E_DDC_SLAVE_inst/cur_reg_state_FSM_FFd5
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCount<1>=1
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchCountWidth<1><0>=0
Project.unit<0>.triggerMatchType<0><0>=1
Project.unit<0>.triggerMatchType<1><0>=1
Project.unit<0>.triggerPortCount=2
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortIsData<1>=true
Project.unit<0>.triggerPortWidth<0>=4
Project.unit<0>.triggerPortWidth<1>=5
Project.unit<0>.triggerSequencerLevels=1
Project.unit<0>.triggerSequencerType=0
Project.unit<0>.type=ilapro
