
practica1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d3c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08005f0c  08005f0c  00006f0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fa0  08005fa0  00007074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005fa0  08005fa0  00006fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005fa8  08005fa8  00007074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005fa8  08005fa8  00006fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005fac  08005fac  00006fac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08005fb0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004260  20000074  08006024  00007074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200042d4  08006024  000072d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013b38  00000000  00000000  000070a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f3a  00000000  00000000  0001abdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001210  00000000  00000000  0001db18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e09  00000000  00000000  0001ed28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023dd0  00000000  00000000  0001fb31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013fb3  00000000  00000000  00043901  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9efd  00000000  00000000  000578b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001317b1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000551c  00000000  00000000  001317f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  00136d10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005ef4 	.word	0x08005ef4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	08005ef4 	.word	0x08005ef4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000230:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800054c:	b480      	push	{r7}
 800054e:	b085      	sub	sp, #20
 8000550:	af00      	add	r7, sp, #0
 8000552:	60f8      	str	r0, [r7, #12]
 8000554:	60b9      	str	r1, [r7, #8]
 8000556:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000558:	68fb      	ldr	r3, [r7, #12]
 800055a:	4a07      	ldr	r2, [pc, #28]	@ (8000578 <vApplicationGetIdleTaskMemory+0x2c>)
 800055c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800055e:	68bb      	ldr	r3, [r7, #8]
 8000560:	4a06      	ldr	r2, [pc, #24]	@ (800057c <vApplicationGetIdleTaskMemory+0x30>)
 8000562:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	2280      	movs	r2, #128	@ 0x80
 8000568:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800056a:	bf00      	nop
 800056c:	3714      	adds	r7, #20
 800056e:	46bd      	mov	sp, r7
 8000570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	20000090 	.word	0x20000090
 800057c:	200000e4 	.word	0x200000e4

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b5b0      	push	{r4, r5, r7, lr}
 8000582:	b090      	sub	sp, #64	@ 0x40
 8000584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	initialise_monitor_handles();
 8000586:	f004 ff7d 	bl	8005484 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800058a:	f000 fb33 	bl	8000bf4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800058e:	f000 f849 	bl	8000624 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000592:	f000 f8df 	bl	8000754 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000596:	f000 f8b3 	bl	8000700 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("Hello World!\n");
 800059a:	481c      	ldr	r0, [pc, #112]	@ (800060c <main+0x8c>)
 800059c:	f005 f908 	bl	80057b0 <puts>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of Binary_Sem */
  osSemaphoreDef(Binary_Sem);
 80005a0:	2300      	movs	r3, #0
 80005a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80005a4:	2300      	movs	r3, #0
 80005a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  Binary_SemHandle = osSemaphoreCreate(osSemaphore(Binary_Sem), 1);
 80005a8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80005ac:	2101      	movs	r1, #1
 80005ae:	4618      	mov	r0, r3
 80005b0:	f002 fa15 	bl	80029de <osSemaphoreCreate>
 80005b4:	4603      	mov	r3, r0
 80005b6:	4a16      	ldr	r2, [pc, #88]	@ (8000610 <main+0x90>)
 80005b8:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task1 */
  osThreadDef(Task1, Task1_App, osPriorityNormal, 0, 128);
 80005ba:	4b16      	ldr	r3, [pc, #88]	@ (8000614 <main+0x94>)
 80005bc:	f107 041c 	add.w	r4, r7, #28
 80005c0:	461d      	mov	r5, r3
 80005c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005c6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task1Handle = osThreadCreate(osThread(Task1), NULL);
 80005ce:	f107 031c 	add.w	r3, r7, #28
 80005d2:	2100      	movs	r1, #0
 80005d4:	4618      	mov	r0, r3
 80005d6:	f002 f9a2 	bl	800291e <osThreadCreate>
 80005da:	4603      	mov	r3, r0
 80005dc:	4a0e      	ldr	r2, [pc, #56]	@ (8000618 <main+0x98>)
 80005de:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task2 */
  osThreadDef(Task2, Task2_App, osPriorityIdle, 0, 128);
 80005e0:	4b0e      	ldr	r3, [pc, #56]	@ (800061c <main+0x9c>)
 80005e2:	463c      	mov	r4, r7
 80005e4:	461d      	mov	r5, r3
 80005e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005ea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task2Handle = osThreadCreate(osThread(Task2), NULL);
 80005f2:	463b      	mov	r3, r7
 80005f4:	2100      	movs	r1, #0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f002 f991 	bl	800291e <osThreadCreate>
 80005fc:	4603      	mov	r3, r0
 80005fe:	4a08      	ldr	r2, [pc, #32]	@ (8000620 <main+0xa0>)
 8000600:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000602:	f002 f985 	bl	8002910 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000606:	bf00      	nop
 8000608:	e7fd      	b.n	8000606 <main+0x86>
 800060a:	bf00      	nop
 800060c:	08005f0c 	.word	0x08005f0c
 8000610:	20000334 	.word	0x20000334
 8000614:	08005f24 	.word	0x08005f24
 8000618:	2000032c 	.word	0x2000032c
 800061c:	08005f48 	.word	0x08005f48
 8000620:	20000330 	.word	0x20000330

08000624 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b094      	sub	sp, #80	@ 0x50
 8000628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800062a:	f107 031c 	add.w	r3, r7, #28
 800062e:	2234      	movs	r2, #52	@ 0x34
 8000630:	2100      	movs	r1, #0
 8000632:	4618      	mov	r0, r3
 8000634:	f005 f99c 	bl	8005970 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000638:	f107 0308 	add.w	r3, r7, #8
 800063c:	2200      	movs	r2, #0
 800063e:	601a      	str	r2, [r3, #0]
 8000640:	605a      	str	r2, [r3, #4]
 8000642:	609a      	str	r2, [r3, #8]
 8000644:	60da      	str	r2, [r3, #12]
 8000646:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000648:	2300      	movs	r3, #0
 800064a:	607b      	str	r3, [r7, #4]
 800064c:	4b2a      	ldr	r3, [pc, #168]	@ (80006f8 <SystemClock_Config+0xd4>)
 800064e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000650:	4a29      	ldr	r2, [pc, #164]	@ (80006f8 <SystemClock_Config+0xd4>)
 8000652:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000656:	6413      	str	r3, [r2, #64]	@ 0x40
 8000658:	4b27      	ldr	r3, [pc, #156]	@ (80006f8 <SystemClock_Config+0xd4>)
 800065a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800065c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000660:	607b      	str	r3, [r7, #4]
 8000662:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000664:	2300      	movs	r3, #0
 8000666:	603b      	str	r3, [r7, #0]
 8000668:	4b24      	ldr	r3, [pc, #144]	@ (80006fc <SystemClock_Config+0xd8>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000670:	4a22      	ldr	r2, [pc, #136]	@ (80006fc <SystemClock_Config+0xd8>)
 8000672:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000676:	6013      	str	r3, [r2, #0]
 8000678:	4b20      	ldr	r3, [pc, #128]	@ (80006fc <SystemClock_Config+0xd8>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000680:	603b      	str	r3, [r7, #0]
 8000682:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000684:	2302      	movs	r3, #2
 8000686:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000688:	2301      	movs	r3, #1
 800068a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800068c:	2310      	movs	r3, #16
 800068e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000690:	2302      	movs	r3, #2
 8000692:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000694:	2300      	movs	r3, #0
 8000696:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000698:	2310      	movs	r3, #16
 800069a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800069c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006a0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006a2:	2304      	movs	r3, #4
 80006a4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006a6:	2302      	movs	r3, #2
 80006a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006aa:	2302      	movs	r3, #2
 80006ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ae:	f107 031c 	add.w	r3, r7, #28
 80006b2:	4618      	mov	r0, r3
 80006b4:	f001 f904 	bl	80018c0 <HAL_RCC_OscConfig>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006be:	f000 f90d 	bl	80008dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c2:	230f      	movs	r3, #15
 80006c4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006c6:	2302      	movs	r3, #2
 80006c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ca:	2300      	movs	r3, #0
 80006cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d4:	2300      	movs	r3, #0
 80006d6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006d8:	f107 0308 	add.w	r3, r7, #8
 80006dc:	2102      	movs	r1, #2
 80006de:	4618      	mov	r0, r3
 80006e0:	f000 fd72 	bl	80011c8 <HAL_RCC_ClockConfig>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <SystemClock_Config+0xca>
  {
    Error_Handler();
 80006ea:	f000 f8f7 	bl	80008dc <Error_Handler>
  }
}
 80006ee:	bf00      	nop
 80006f0:	3750      	adds	r7, #80	@ 0x50
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	40023800 	.word	0x40023800
 80006fc:	40007000 	.word	0x40007000

08000700 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000704:	4b11      	ldr	r3, [pc, #68]	@ (800074c <MX_USART2_UART_Init+0x4c>)
 8000706:	4a12      	ldr	r2, [pc, #72]	@ (8000750 <MX_USART2_UART_Init+0x50>)
 8000708:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800070a:	4b10      	ldr	r3, [pc, #64]	@ (800074c <MX_USART2_UART_Init+0x4c>)
 800070c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000710:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000712:	4b0e      	ldr	r3, [pc, #56]	@ (800074c <MX_USART2_UART_Init+0x4c>)
 8000714:	2200      	movs	r2, #0
 8000716:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000718:	4b0c      	ldr	r3, [pc, #48]	@ (800074c <MX_USART2_UART_Init+0x4c>)
 800071a:	2200      	movs	r2, #0
 800071c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800071e:	4b0b      	ldr	r3, [pc, #44]	@ (800074c <MX_USART2_UART_Init+0x4c>)
 8000720:	2200      	movs	r2, #0
 8000722:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000724:	4b09      	ldr	r3, [pc, #36]	@ (800074c <MX_USART2_UART_Init+0x4c>)
 8000726:	220c      	movs	r2, #12
 8000728:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800072a:	4b08      	ldr	r3, [pc, #32]	@ (800074c <MX_USART2_UART_Init+0x4c>)
 800072c:	2200      	movs	r2, #0
 800072e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000730:	4b06      	ldr	r3, [pc, #24]	@ (800074c <MX_USART2_UART_Init+0x4c>)
 8000732:	2200      	movs	r2, #0
 8000734:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000736:	4805      	ldr	r0, [pc, #20]	@ (800074c <MX_USART2_UART_Init+0x4c>)
 8000738:	f001 fdfc 	bl	8002334 <HAL_UART_Init>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000742:	f000 f8cb 	bl	80008dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000746:	bf00      	nop
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	200002e4 	.word	0x200002e4
 8000750:	40004400 	.word	0x40004400

08000754 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b08a      	sub	sp, #40	@ 0x28
 8000758:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800075a:	f107 0314 	add.w	r3, r7, #20
 800075e:	2200      	movs	r2, #0
 8000760:	601a      	str	r2, [r3, #0]
 8000762:	605a      	str	r2, [r3, #4]
 8000764:	609a      	str	r2, [r3, #8]
 8000766:	60da      	str	r2, [r3, #12]
 8000768:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800076a:	2300      	movs	r3, #0
 800076c:	613b      	str	r3, [r7, #16]
 800076e:	4b31      	ldr	r3, [pc, #196]	@ (8000834 <MX_GPIO_Init+0xe0>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000772:	4a30      	ldr	r2, [pc, #192]	@ (8000834 <MX_GPIO_Init+0xe0>)
 8000774:	f043 0304 	orr.w	r3, r3, #4
 8000778:	6313      	str	r3, [r2, #48]	@ 0x30
 800077a:	4b2e      	ldr	r3, [pc, #184]	@ (8000834 <MX_GPIO_Init+0xe0>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077e:	f003 0304 	and.w	r3, r3, #4
 8000782:	613b      	str	r3, [r7, #16]
 8000784:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	60fb      	str	r3, [r7, #12]
 800078a:	4b2a      	ldr	r3, [pc, #168]	@ (8000834 <MX_GPIO_Init+0xe0>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078e:	4a29      	ldr	r2, [pc, #164]	@ (8000834 <MX_GPIO_Init+0xe0>)
 8000790:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000794:	6313      	str	r3, [r2, #48]	@ 0x30
 8000796:	4b27      	ldr	r3, [pc, #156]	@ (8000834 <MX_GPIO_Init+0xe0>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800079e:	60fb      	str	r3, [r7, #12]
 80007a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	60bb      	str	r3, [r7, #8]
 80007a6:	4b23      	ldr	r3, [pc, #140]	@ (8000834 <MX_GPIO_Init+0xe0>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007aa:	4a22      	ldr	r2, [pc, #136]	@ (8000834 <MX_GPIO_Init+0xe0>)
 80007ac:	f043 0301 	orr.w	r3, r3, #1
 80007b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007b2:	4b20      	ldr	r3, [pc, #128]	@ (8000834 <MX_GPIO_Init+0xe0>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b6:	f003 0301 	and.w	r3, r3, #1
 80007ba:	60bb      	str	r3, [r7, #8]
 80007bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	607b      	str	r3, [r7, #4]
 80007c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000834 <MX_GPIO_Init+0xe0>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	4a1b      	ldr	r2, [pc, #108]	@ (8000834 <MX_GPIO_Init+0xe0>)
 80007c8:	f043 0302 	orr.w	r3, r3, #2
 80007cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ce:	4b19      	ldr	r3, [pc, #100]	@ (8000834 <MX_GPIO_Init+0xe0>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d2:	f003 0302 	and.w	r3, r3, #2
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007da:	2200      	movs	r2, #0
 80007dc:	2120      	movs	r1, #32
 80007de:	4816      	ldr	r0, [pc, #88]	@ (8000838 <MX_GPIO_Init+0xe4>)
 80007e0:	f000 fcc0 	bl	8001164 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007ea:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80007ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f0:	2300      	movs	r3, #0
 80007f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007f4:	f107 0314 	add.w	r3, r7, #20
 80007f8:	4619      	mov	r1, r3
 80007fa:	4810      	ldr	r0, [pc, #64]	@ (800083c <MX_GPIO_Init+0xe8>)
 80007fc:	f000 fb1e 	bl	8000e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000800:	2320      	movs	r3, #32
 8000802:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000804:	2301      	movs	r3, #1
 8000806:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000808:	2300      	movs	r3, #0
 800080a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080c:	2300      	movs	r3, #0
 800080e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000810:	f107 0314 	add.w	r3, r7, #20
 8000814:	4619      	mov	r1, r3
 8000816:	4808      	ldr	r0, [pc, #32]	@ (8000838 <MX_GPIO_Init+0xe4>)
 8000818:	f000 fb10 	bl	8000e3c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800081c:	2200      	movs	r2, #0
 800081e:	2105      	movs	r1, #5
 8000820:	2028      	movs	r0, #40	@ 0x28
 8000822:	f000 fae1 	bl	8000de8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000826:	2028      	movs	r0, #40	@ 0x28
 8000828:	f000 fafa 	bl	8000e20 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800082c:	bf00      	nop
 800082e:	3728      	adds	r7, #40	@ 0x28
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	40023800 	.word	0x40023800
 8000838:	40020000 	.word	0x40020000
 800083c:	40020800 	.word	0x40020800

08000840 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	4603      	mov	r3, r0
 8000848:	80fb      	strh	r3, [r7, #6]
	if (B1_Pin == GPIO_Pin) {
 800084a:	88fb      	ldrh	r3, [r7, #6]
 800084c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000850:	d104      	bne.n	800085c <HAL_GPIO_EXTI_Callback+0x1c>
		osSemaphoreRelease(Binary_SemHandle);
 8000852:	4b04      	ldr	r3, [pc, #16]	@ (8000864 <HAL_GPIO_EXTI_Callback+0x24>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4618      	mov	r0, r3
 8000858:	f002 f942 	bl	8002ae0 <osSemaphoreRelease>
	}
}
 800085c:	bf00      	nop
 800085e:	3708      	adds	r7, #8
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	20000334 	.word	0x20000334

08000868 <Task1_App>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Task1_App */
void Task1_App(void const * argument)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000870:	2201      	movs	r2, #1
 8000872:	2120      	movs	r1, #32
 8000874:	4805      	ldr	r0, [pc, #20]	@ (800088c <Task1_App+0x24>)
 8000876:	f000 fc75 	bl	8001164 <HAL_GPIO_WritePin>
	  osSemaphoreWait(Binary_SemHandle, osWaitForever);
 800087a:	4b05      	ldr	r3, [pc, #20]	@ (8000890 <Task1_App+0x28>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000882:	4618      	mov	r0, r3
 8000884:	f002 f8de 	bl	8002a44 <osSemaphoreWait>
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000888:	bf00      	nop
 800088a:	e7f1      	b.n	8000870 <Task1_App+0x8>
 800088c:	40020000 	.word	0x40020000
 8000890:	20000334 	.word	0x20000334

08000894 <Task2_App>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task2_App */
void Task2_App(void const * argument)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task2_App */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800089c:	2200      	movs	r2, #0
 800089e:	2120      	movs	r1, #32
 80008a0:	4804      	ldr	r0, [pc, #16]	@ (80008b4 <Task2_App+0x20>)
 80008a2:	f000 fc5f 	bl	8001164 <HAL_GPIO_WritePin>
	  osDelay(1000);
 80008a6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008aa:	f002 f884 	bl	80029b6 <osDelay>
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008ae:	bf00      	nop
 80008b0:	e7f4      	b.n	800089c <Task2_App+0x8>
 80008b2:	bf00      	nop
 80008b4:	40020000 	.word	0x40020000

080008b8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4a04      	ldr	r2, [pc, #16]	@ (80008d8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008c6:	4293      	cmp	r3, r2
 80008c8:	d101      	bne.n	80008ce <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80008ca:	f000 f9b5 	bl	8000c38 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008ce:	bf00      	nop
 80008d0:	3708      	adds	r7, #8
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	40010000 	.word	0x40010000

080008dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008e0:	b672      	cpsid	i
}
 80008e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008e4:	bf00      	nop
 80008e6:	e7fd      	b.n	80008e4 <Error_Handler+0x8>

080008e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ee:	2300      	movs	r3, #0
 80008f0:	607b      	str	r3, [r7, #4]
 80008f2:	4b12      	ldr	r3, [pc, #72]	@ (800093c <HAL_MspInit+0x54>)
 80008f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008f6:	4a11      	ldr	r2, [pc, #68]	@ (800093c <HAL_MspInit+0x54>)
 80008f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80008fe:	4b0f      	ldr	r3, [pc, #60]	@ (800093c <HAL_MspInit+0x54>)
 8000900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000902:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000906:	607b      	str	r3, [r7, #4]
 8000908:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	603b      	str	r3, [r7, #0]
 800090e:	4b0b      	ldr	r3, [pc, #44]	@ (800093c <HAL_MspInit+0x54>)
 8000910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000912:	4a0a      	ldr	r2, [pc, #40]	@ (800093c <HAL_MspInit+0x54>)
 8000914:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000918:	6413      	str	r3, [r2, #64]	@ 0x40
 800091a:	4b08      	ldr	r3, [pc, #32]	@ (800093c <HAL_MspInit+0x54>)
 800091c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800091e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000922:	603b      	str	r3, [r7, #0]
 8000924:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000926:	2200      	movs	r2, #0
 8000928:	210f      	movs	r1, #15
 800092a:	f06f 0001 	mvn.w	r0, #1
 800092e:	f000 fa5b 	bl	8000de8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000932:	bf00      	nop
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	40023800 	.word	0x40023800

08000940 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b08a      	sub	sp, #40	@ 0x28
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000948:	f107 0314 	add.w	r3, r7, #20
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]
 8000950:	605a      	str	r2, [r3, #4]
 8000952:	609a      	str	r2, [r3, #8]
 8000954:	60da      	str	r2, [r3, #12]
 8000956:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4a19      	ldr	r2, [pc, #100]	@ (80009c4 <HAL_UART_MspInit+0x84>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d12b      	bne.n	80009ba <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000962:	2300      	movs	r3, #0
 8000964:	613b      	str	r3, [r7, #16]
 8000966:	4b18      	ldr	r3, [pc, #96]	@ (80009c8 <HAL_UART_MspInit+0x88>)
 8000968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800096a:	4a17      	ldr	r2, [pc, #92]	@ (80009c8 <HAL_UART_MspInit+0x88>)
 800096c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000970:	6413      	str	r3, [r2, #64]	@ 0x40
 8000972:	4b15      	ldr	r3, [pc, #84]	@ (80009c8 <HAL_UART_MspInit+0x88>)
 8000974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800097a:	613b      	str	r3, [r7, #16]
 800097c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800097e:	2300      	movs	r3, #0
 8000980:	60fb      	str	r3, [r7, #12]
 8000982:	4b11      	ldr	r3, [pc, #68]	@ (80009c8 <HAL_UART_MspInit+0x88>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000986:	4a10      	ldr	r2, [pc, #64]	@ (80009c8 <HAL_UART_MspInit+0x88>)
 8000988:	f043 0301 	orr.w	r3, r3, #1
 800098c:	6313      	str	r3, [r2, #48]	@ 0x30
 800098e:	4b0e      	ldr	r3, [pc, #56]	@ (80009c8 <HAL_UART_MspInit+0x88>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000992:	f003 0301 	and.w	r3, r3, #1
 8000996:	60fb      	str	r3, [r7, #12]
 8000998:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800099a:	230c      	movs	r3, #12
 800099c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800099e:	2302      	movs	r3, #2
 80009a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	2300      	movs	r3, #0
 80009a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009a6:	2303      	movs	r3, #3
 80009a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80009aa:	2307      	movs	r3, #7
 80009ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ae:	f107 0314 	add.w	r3, r7, #20
 80009b2:	4619      	mov	r1, r3
 80009b4:	4805      	ldr	r0, [pc, #20]	@ (80009cc <HAL_UART_MspInit+0x8c>)
 80009b6:	f000 fa41 	bl	8000e3c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80009ba:	bf00      	nop
 80009bc:	3728      	adds	r7, #40	@ 0x28
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	40004400 	.word	0x40004400
 80009c8:	40023800 	.word	0x40023800
 80009cc:	40020000 	.word	0x40020000

080009d0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b08c      	sub	sp, #48	@ 0x30
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80009d8:	2300      	movs	r3, #0
 80009da:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80009dc:	2300      	movs	r3, #0
 80009de:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80009e0:	2300      	movs	r3, #0
 80009e2:	60bb      	str	r3, [r7, #8]
 80009e4:	4b2e      	ldr	r3, [pc, #184]	@ (8000aa0 <HAL_InitTick+0xd0>)
 80009e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009e8:	4a2d      	ldr	r2, [pc, #180]	@ (8000aa0 <HAL_InitTick+0xd0>)
 80009ea:	f043 0301 	orr.w	r3, r3, #1
 80009ee:	6453      	str	r3, [r2, #68]	@ 0x44
 80009f0:	4b2b      	ldr	r3, [pc, #172]	@ (8000aa0 <HAL_InitTick+0xd0>)
 80009f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009f4:	f003 0301 	and.w	r3, r3, #1
 80009f8:	60bb      	str	r3, [r7, #8]
 80009fa:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009fc:	f107 020c 	add.w	r2, r7, #12
 8000a00:	f107 0310 	add.w	r3, r7, #16
 8000a04:	4611      	mov	r1, r2
 8000a06:	4618      	mov	r0, r3
 8000a08:	f000 fcf8 	bl	80013fc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000a0c:	f000 fce2 	bl	80013d4 <HAL_RCC_GetPCLK2Freq>
 8000a10:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a14:	4a23      	ldr	r2, [pc, #140]	@ (8000aa4 <HAL_InitTick+0xd4>)
 8000a16:	fba2 2303 	umull	r2, r3, r2, r3
 8000a1a:	0c9b      	lsrs	r3, r3, #18
 8000a1c:	3b01      	subs	r3, #1
 8000a1e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000a20:	4b21      	ldr	r3, [pc, #132]	@ (8000aa8 <HAL_InitTick+0xd8>)
 8000a22:	4a22      	ldr	r2, [pc, #136]	@ (8000aac <HAL_InitTick+0xdc>)
 8000a24:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000a26:	4b20      	ldr	r3, [pc, #128]	@ (8000aa8 <HAL_InitTick+0xd8>)
 8000a28:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a2c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000a2e:	4a1e      	ldr	r2, [pc, #120]	@ (8000aa8 <HAL_InitTick+0xd8>)
 8000a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a32:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000a34:	4b1c      	ldr	r3, [pc, #112]	@ (8000aa8 <HAL_InitTick+0xd8>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a3a:	4b1b      	ldr	r3, [pc, #108]	@ (8000aa8 <HAL_InitTick+0xd8>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a40:	4b19      	ldr	r3, [pc, #100]	@ (8000aa8 <HAL_InitTick+0xd8>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000a46:	4818      	ldr	r0, [pc, #96]	@ (8000aa8 <HAL_InitTick+0xd8>)
 8000a48:	f001 f9d8 	bl	8001dfc <HAL_TIM_Base_Init>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000a52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d11b      	bne.n	8000a92 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000a5a:	4813      	ldr	r0, [pc, #76]	@ (8000aa8 <HAL_InitTick+0xd8>)
 8000a5c:	f001 fa28 	bl	8001eb0 <HAL_TIM_Base_Start_IT>
 8000a60:	4603      	mov	r3, r0
 8000a62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000a66:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d111      	bne.n	8000a92 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000a6e:	2019      	movs	r0, #25
 8000a70:	f000 f9d6 	bl	8000e20 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	2b0f      	cmp	r3, #15
 8000a78:	d808      	bhi.n	8000a8c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	6879      	ldr	r1, [r7, #4]
 8000a7e:	2019      	movs	r0, #25
 8000a80:	f000 f9b2 	bl	8000de8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a84:	4a0a      	ldr	r2, [pc, #40]	@ (8000ab0 <HAL_InitTick+0xe0>)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	6013      	str	r3, [r2, #0]
 8000a8a:	e002      	b.n	8000a92 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000a92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3730      	adds	r7, #48	@ 0x30
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	40023800 	.word	0x40023800
 8000aa4:	431bde83 	.word	0x431bde83
 8000aa8:	20000338 	.word	0x20000338
 8000aac:	40010000 	.word	0x40010000
 8000ab0:	20000004 	.word	0x20000004

08000ab4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ab8:	bf00      	nop
 8000aba:	e7fd      	b.n	8000ab8 <NMI_Handler+0x4>

08000abc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ac0:	bf00      	nop
 8000ac2:	e7fd      	b.n	8000ac0 <HardFault_Handler+0x4>

08000ac4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ac8:	bf00      	nop
 8000aca:	e7fd      	b.n	8000ac8 <MemManage_Handler+0x4>

08000acc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ad0:	bf00      	nop
 8000ad2:	e7fd      	b.n	8000ad0 <BusFault_Handler+0x4>

08000ad4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ad8:	bf00      	nop
 8000ada:	e7fd      	b.n	8000ad8 <UsageFault_Handler+0x4>

08000adc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ae0:	bf00      	nop
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr
	...

08000aec <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000af0:	4802      	ldr	r0, [pc, #8]	@ (8000afc <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000af2:	f001 fa4d 	bl	8001f90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000af6:	bf00      	nop
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	20000338 	.word	0x20000338

08000b00 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000b04:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000b08:	f000 fb46 	bl	8001198 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000b0c:	bf00      	nop
 8000b0e:	bd80      	pop	{r7, pc}

08000b10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b086      	sub	sp, #24
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b18:	4a14      	ldr	r2, [pc, #80]	@ (8000b6c <_sbrk+0x5c>)
 8000b1a:	4b15      	ldr	r3, [pc, #84]	@ (8000b70 <_sbrk+0x60>)
 8000b1c:	1ad3      	subs	r3, r2, r3
 8000b1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b24:	4b13      	ldr	r3, [pc, #76]	@ (8000b74 <_sbrk+0x64>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d102      	bne.n	8000b32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b2c:	4b11      	ldr	r3, [pc, #68]	@ (8000b74 <_sbrk+0x64>)
 8000b2e:	4a12      	ldr	r2, [pc, #72]	@ (8000b78 <_sbrk+0x68>)
 8000b30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b32:	4b10      	ldr	r3, [pc, #64]	@ (8000b74 <_sbrk+0x64>)
 8000b34:	681a      	ldr	r2, [r3, #0]
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	4413      	add	r3, r2
 8000b3a:	693a      	ldr	r2, [r7, #16]
 8000b3c:	429a      	cmp	r2, r3
 8000b3e:	d207      	bcs.n	8000b50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b40:	f004 ff64 	bl	8005a0c <__errno>
 8000b44:	4603      	mov	r3, r0
 8000b46:	220c      	movs	r2, #12
 8000b48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b4e:	e009      	b.n	8000b64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b50:	4b08      	ldr	r3, [pc, #32]	@ (8000b74 <_sbrk+0x64>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b56:	4b07      	ldr	r3, [pc, #28]	@ (8000b74 <_sbrk+0x64>)
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	4413      	add	r3, r2
 8000b5e:	4a05      	ldr	r2, [pc, #20]	@ (8000b74 <_sbrk+0x64>)
 8000b60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b62:	68fb      	ldr	r3, [r7, #12]
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	3718      	adds	r7, #24
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	20020000 	.word	0x20020000
 8000b70:	00000400 	.word	0x00000400
 8000b74:	20000380 	.word	0x20000380
 8000b78:	200042d8 	.word	0x200042d8

08000b7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b80:	4b06      	ldr	r3, [pc, #24]	@ (8000b9c <SystemInit+0x20>)
 8000b82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b86:	4a05      	ldr	r2, [pc, #20]	@ (8000b9c <SystemInit+0x20>)
 8000b88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b90:	bf00      	nop
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	e000ed00 	.word	0xe000ed00

08000ba0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ba0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bd8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ba4:	f7ff ffea 	bl	8000b7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ba8:	480c      	ldr	r0, [pc, #48]	@ (8000bdc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000baa:	490d      	ldr	r1, [pc, #52]	@ (8000be0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000bac:	4a0d      	ldr	r2, [pc, #52]	@ (8000be4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000bae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bb0:	e002      	b.n	8000bb8 <LoopCopyDataInit>

08000bb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bb6:	3304      	adds	r3, #4

08000bb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bbc:	d3f9      	bcc.n	8000bb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bbe:	4a0a      	ldr	r2, [pc, #40]	@ (8000be8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000bc0:	4c0a      	ldr	r4, [pc, #40]	@ (8000bec <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bc4:	e001      	b.n	8000bca <LoopFillZerobss>

08000bc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bc8:	3204      	adds	r2, #4

08000bca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bcc:	d3fb      	bcc.n	8000bc6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000bce:	f004 ff23 	bl	8005a18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bd2:	f7ff fcd5 	bl	8000580 <main>
  bx  lr    
 8000bd6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000bd8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000be0:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000be4:	08005fb0 	.word	0x08005fb0
  ldr r2, =_sbss
 8000be8:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000bec:	200042d4 	.word	0x200042d4

08000bf0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bf0:	e7fe      	b.n	8000bf0 <ADC_IRQHandler>
	...

08000bf4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bf8:	4b0e      	ldr	r3, [pc, #56]	@ (8000c34 <HAL_Init+0x40>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8000c34 <HAL_Init+0x40>)
 8000bfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c04:	4b0b      	ldr	r3, [pc, #44]	@ (8000c34 <HAL_Init+0x40>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a0a      	ldr	r2, [pc, #40]	@ (8000c34 <HAL_Init+0x40>)
 8000c0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c10:	4b08      	ldr	r3, [pc, #32]	@ (8000c34 <HAL_Init+0x40>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a07      	ldr	r2, [pc, #28]	@ (8000c34 <HAL_Init+0x40>)
 8000c16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c1c:	2003      	movs	r0, #3
 8000c1e:	f000 f8d8 	bl	8000dd2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c22:	200f      	movs	r0, #15
 8000c24:	f7ff fed4 	bl	80009d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c28:	f7ff fe5e 	bl	80008e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c2c:	2300      	movs	r3, #0
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40023c00 	.word	0x40023c00

08000c38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c3c:	4b06      	ldr	r3, [pc, #24]	@ (8000c58 <HAL_IncTick+0x20>)
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	461a      	mov	r2, r3
 8000c42:	4b06      	ldr	r3, [pc, #24]	@ (8000c5c <HAL_IncTick+0x24>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4413      	add	r3, r2
 8000c48:	4a04      	ldr	r2, [pc, #16]	@ (8000c5c <HAL_IncTick+0x24>)
 8000c4a:	6013      	str	r3, [r2, #0]
}
 8000c4c:	bf00      	nop
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	20000008 	.word	0x20000008
 8000c5c:	20000384 	.word	0x20000384

08000c60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  return uwTick;
 8000c64:	4b03      	ldr	r3, [pc, #12]	@ (8000c74 <HAL_GetTick+0x14>)
 8000c66:	681b      	ldr	r3, [r3, #0]
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop
 8000c74:	20000384 	.word	0x20000384

08000c78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b085      	sub	sp, #20
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	f003 0307 	and.w	r3, r3, #7
 8000c86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c88:	4b0c      	ldr	r3, [pc, #48]	@ (8000cbc <__NVIC_SetPriorityGrouping+0x44>)
 8000c8a:	68db      	ldr	r3, [r3, #12]
 8000c8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c8e:	68ba      	ldr	r2, [r7, #8]
 8000c90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c94:	4013      	ands	r3, r2
 8000c96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ca0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ca4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ca8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000caa:	4a04      	ldr	r2, [pc, #16]	@ (8000cbc <__NVIC_SetPriorityGrouping+0x44>)
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	60d3      	str	r3, [r2, #12]
}
 8000cb0:	bf00      	nop
 8000cb2:	3714      	adds	r7, #20
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr
 8000cbc:	e000ed00 	.word	0xe000ed00

08000cc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cc4:	4b04      	ldr	r3, [pc, #16]	@ (8000cd8 <__NVIC_GetPriorityGrouping+0x18>)
 8000cc6:	68db      	ldr	r3, [r3, #12]
 8000cc8:	0a1b      	lsrs	r3, r3, #8
 8000cca:	f003 0307 	and.w	r3, r3, #7
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd6:	4770      	bx	lr
 8000cd8:	e000ed00 	.word	0xe000ed00

08000cdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	db0b      	blt.n	8000d06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cee:	79fb      	ldrb	r3, [r7, #7]
 8000cf0:	f003 021f 	and.w	r2, r3, #31
 8000cf4:	4907      	ldr	r1, [pc, #28]	@ (8000d14 <__NVIC_EnableIRQ+0x38>)
 8000cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cfa:	095b      	lsrs	r3, r3, #5
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	fa00 f202 	lsl.w	r2, r0, r2
 8000d02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d06:	bf00      	nop
 8000d08:	370c      	adds	r7, #12
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop
 8000d14:	e000e100 	.word	0xe000e100

08000d18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b083      	sub	sp, #12
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	4603      	mov	r3, r0
 8000d20:	6039      	str	r1, [r7, #0]
 8000d22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	db0a      	blt.n	8000d42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	b2da      	uxtb	r2, r3
 8000d30:	490c      	ldr	r1, [pc, #48]	@ (8000d64 <__NVIC_SetPriority+0x4c>)
 8000d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d36:	0112      	lsls	r2, r2, #4
 8000d38:	b2d2      	uxtb	r2, r2
 8000d3a:	440b      	add	r3, r1
 8000d3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d40:	e00a      	b.n	8000d58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	b2da      	uxtb	r2, r3
 8000d46:	4908      	ldr	r1, [pc, #32]	@ (8000d68 <__NVIC_SetPriority+0x50>)
 8000d48:	79fb      	ldrb	r3, [r7, #7]
 8000d4a:	f003 030f 	and.w	r3, r3, #15
 8000d4e:	3b04      	subs	r3, #4
 8000d50:	0112      	lsls	r2, r2, #4
 8000d52:	b2d2      	uxtb	r2, r2
 8000d54:	440b      	add	r3, r1
 8000d56:	761a      	strb	r2, [r3, #24]
}
 8000d58:	bf00      	nop
 8000d5a:	370c      	adds	r7, #12
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d62:	4770      	bx	lr
 8000d64:	e000e100 	.word	0xe000e100
 8000d68:	e000ed00 	.word	0xe000ed00

08000d6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b089      	sub	sp, #36	@ 0x24
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	60f8      	str	r0, [r7, #12]
 8000d74:	60b9      	str	r1, [r7, #8]
 8000d76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	f003 0307 	and.w	r3, r3, #7
 8000d7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d80:	69fb      	ldr	r3, [r7, #28]
 8000d82:	f1c3 0307 	rsb	r3, r3, #7
 8000d86:	2b04      	cmp	r3, #4
 8000d88:	bf28      	it	cs
 8000d8a:	2304      	movcs	r3, #4
 8000d8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d8e:	69fb      	ldr	r3, [r7, #28]
 8000d90:	3304      	adds	r3, #4
 8000d92:	2b06      	cmp	r3, #6
 8000d94:	d902      	bls.n	8000d9c <NVIC_EncodePriority+0x30>
 8000d96:	69fb      	ldr	r3, [r7, #28]
 8000d98:	3b03      	subs	r3, #3
 8000d9a:	e000      	b.n	8000d9e <NVIC_EncodePriority+0x32>
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000da0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000da4:	69bb      	ldr	r3, [r7, #24]
 8000da6:	fa02 f303 	lsl.w	r3, r2, r3
 8000daa:	43da      	mvns	r2, r3
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	401a      	ands	r2, r3
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000db4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000db8:	697b      	ldr	r3, [r7, #20]
 8000dba:	fa01 f303 	lsl.w	r3, r1, r3
 8000dbe:	43d9      	mvns	r1, r3
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dc4:	4313      	orrs	r3, r2
         );
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	3724      	adds	r7, #36	@ 0x24
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr

08000dd2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dd2:	b580      	push	{r7, lr}
 8000dd4:	b082      	sub	sp, #8
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dda:	6878      	ldr	r0, [r7, #4]
 8000ddc:	f7ff ff4c 	bl	8000c78 <__NVIC_SetPriorityGrouping>
}
 8000de0:	bf00      	nop
 8000de2:	3708      	adds	r7, #8
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}

08000de8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b086      	sub	sp, #24
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	4603      	mov	r3, r0
 8000df0:	60b9      	str	r1, [r7, #8]
 8000df2:	607a      	str	r2, [r7, #4]
 8000df4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000df6:	2300      	movs	r3, #0
 8000df8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dfa:	f7ff ff61 	bl	8000cc0 <__NVIC_GetPriorityGrouping>
 8000dfe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e00:	687a      	ldr	r2, [r7, #4]
 8000e02:	68b9      	ldr	r1, [r7, #8]
 8000e04:	6978      	ldr	r0, [r7, #20]
 8000e06:	f7ff ffb1 	bl	8000d6c <NVIC_EncodePriority>
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e10:	4611      	mov	r1, r2
 8000e12:	4618      	mov	r0, r3
 8000e14:	f7ff ff80 	bl	8000d18 <__NVIC_SetPriority>
}
 8000e18:	bf00      	nop
 8000e1a:	3718      	adds	r7, #24
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}

08000e20 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f7ff ff54 	bl	8000cdc <__NVIC_EnableIRQ>
}
 8000e34:	bf00      	nop
 8000e36:	3708      	adds	r7, #8
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}

08000e3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b089      	sub	sp, #36	@ 0x24
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
 8000e44:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e46:	2300      	movs	r3, #0
 8000e48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e52:	2300      	movs	r3, #0
 8000e54:	61fb      	str	r3, [r7, #28]
 8000e56:	e165      	b.n	8001124 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e58:	2201      	movs	r2, #1
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e60:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	697a      	ldr	r2, [r7, #20]
 8000e68:	4013      	ands	r3, r2
 8000e6a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e6c:	693a      	ldr	r2, [r7, #16]
 8000e6e:	697b      	ldr	r3, [r7, #20]
 8000e70:	429a      	cmp	r2, r3
 8000e72:	f040 8154 	bne.w	800111e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	f003 0303 	and.w	r3, r3, #3
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d005      	beq.n	8000e8e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e8a:	2b02      	cmp	r3, #2
 8000e8c:	d130      	bne.n	8000ef0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	689b      	ldr	r3, [r3, #8]
 8000e92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e94:	69fb      	ldr	r3, [r7, #28]
 8000e96:	005b      	lsls	r3, r3, #1
 8000e98:	2203      	movs	r2, #3
 8000e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9e:	43db      	mvns	r3, r3
 8000ea0:	69ba      	ldr	r2, [r7, #24]
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	68da      	ldr	r2, [r3, #12]
 8000eaa:	69fb      	ldr	r3, [r7, #28]
 8000eac:	005b      	lsls	r3, r3, #1
 8000eae:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb2:	69ba      	ldr	r2, [r7, #24]
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	69ba      	ldr	r2, [r7, #24]
 8000ebc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	69fb      	ldr	r3, [r7, #28]
 8000ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ecc:	43db      	mvns	r3, r3
 8000ece:	69ba      	ldr	r2, [r7, #24]
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	091b      	lsrs	r3, r3, #4
 8000eda:	f003 0201 	and.w	r2, r3, #1
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee4:	69ba      	ldr	r2, [r7, #24]
 8000ee6:	4313      	orrs	r3, r2
 8000ee8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	69ba      	ldr	r2, [r7, #24]
 8000eee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	f003 0303 	and.w	r3, r3, #3
 8000ef8:	2b03      	cmp	r3, #3
 8000efa:	d017      	beq.n	8000f2c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	68db      	ldr	r3, [r3, #12]
 8000f00:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f02:	69fb      	ldr	r3, [r7, #28]
 8000f04:	005b      	lsls	r3, r3, #1
 8000f06:	2203      	movs	r2, #3
 8000f08:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0c:	43db      	mvns	r3, r3
 8000f0e:	69ba      	ldr	r2, [r7, #24]
 8000f10:	4013      	ands	r3, r2
 8000f12:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	689a      	ldr	r2, [r3, #8]
 8000f18:	69fb      	ldr	r3, [r7, #28]
 8000f1a:	005b      	lsls	r3, r3, #1
 8000f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f20:	69ba      	ldr	r2, [r7, #24]
 8000f22:	4313      	orrs	r3, r2
 8000f24:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	69ba      	ldr	r2, [r7, #24]
 8000f2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f003 0303 	and.w	r3, r3, #3
 8000f34:	2b02      	cmp	r3, #2
 8000f36:	d123      	bne.n	8000f80 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f38:	69fb      	ldr	r3, [r7, #28]
 8000f3a:	08da      	lsrs	r2, r3, #3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	3208      	adds	r2, #8
 8000f40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f44:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	f003 0307 	and.w	r3, r3, #7
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	220f      	movs	r2, #15
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	43db      	mvns	r3, r3
 8000f56:	69ba      	ldr	r2, [r7, #24]
 8000f58:	4013      	ands	r3, r2
 8000f5a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	691a      	ldr	r2, [r3, #16]
 8000f60:	69fb      	ldr	r3, [r7, #28]
 8000f62:	f003 0307 	and.w	r3, r3, #7
 8000f66:	009b      	lsls	r3, r3, #2
 8000f68:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6c:	69ba      	ldr	r2, [r7, #24]
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	08da      	lsrs	r2, r3, #3
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	3208      	adds	r2, #8
 8000f7a:	69b9      	ldr	r1, [r7, #24]
 8000f7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f86:	69fb      	ldr	r3, [r7, #28]
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	2203      	movs	r2, #3
 8000f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f90:	43db      	mvns	r3, r3
 8000f92:	69ba      	ldr	r2, [r7, #24]
 8000f94:	4013      	ands	r3, r2
 8000f96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f003 0203 	and.w	r2, r3, #3
 8000fa0:	69fb      	ldr	r3, [r7, #28]
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa8:	69ba      	ldr	r2, [r7, #24]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	69ba      	ldr	r2, [r7, #24]
 8000fb2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	f000 80ae 	beq.w	800111e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60fb      	str	r3, [r7, #12]
 8000fc6:	4b5d      	ldr	r3, [pc, #372]	@ (800113c <HAL_GPIO_Init+0x300>)
 8000fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fca:	4a5c      	ldr	r2, [pc, #368]	@ (800113c <HAL_GPIO_Init+0x300>)
 8000fcc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fd2:	4b5a      	ldr	r3, [pc, #360]	@ (800113c <HAL_GPIO_Init+0x300>)
 8000fd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fda:	60fb      	str	r3, [r7, #12]
 8000fdc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000fde:	4a58      	ldr	r2, [pc, #352]	@ (8001140 <HAL_GPIO_Init+0x304>)
 8000fe0:	69fb      	ldr	r3, [r7, #28]
 8000fe2:	089b      	lsrs	r3, r3, #2
 8000fe4:	3302      	adds	r3, #2
 8000fe6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000fec:	69fb      	ldr	r3, [r7, #28]
 8000fee:	f003 0303 	and.w	r3, r3, #3
 8000ff2:	009b      	lsls	r3, r3, #2
 8000ff4:	220f      	movs	r2, #15
 8000ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffa:	43db      	mvns	r3, r3
 8000ffc:	69ba      	ldr	r2, [r7, #24]
 8000ffe:	4013      	ands	r3, r2
 8001000:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4a4f      	ldr	r2, [pc, #316]	@ (8001144 <HAL_GPIO_Init+0x308>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d025      	beq.n	8001056 <HAL_GPIO_Init+0x21a>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4a4e      	ldr	r2, [pc, #312]	@ (8001148 <HAL_GPIO_Init+0x30c>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d01f      	beq.n	8001052 <HAL_GPIO_Init+0x216>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4a4d      	ldr	r2, [pc, #308]	@ (800114c <HAL_GPIO_Init+0x310>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d019      	beq.n	800104e <HAL_GPIO_Init+0x212>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4a4c      	ldr	r2, [pc, #304]	@ (8001150 <HAL_GPIO_Init+0x314>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d013      	beq.n	800104a <HAL_GPIO_Init+0x20e>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4a4b      	ldr	r2, [pc, #300]	@ (8001154 <HAL_GPIO_Init+0x318>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d00d      	beq.n	8001046 <HAL_GPIO_Init+0x20a>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	4a4a      	ldr	r2, [pc, #296]	@ (8001158 <HAL_GPIO_Init+0x31c>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d007      	beq.n	8001042 <HAL_GPIO_Init+0x206>
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4a49      	ldr	r2, [pc, #292]	@ (800115c <HAL_GPIO_Init+0x320>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d101      	bne.n	800103e <HAL_GPIO_Init+0x202>
 800103a:	2306      	movs	r3, #6
 800103c:	e00c      	b.n	8001058 <HAL_GPIO_Init+0x21c>
 800103e:	2307      	movs	r3, #7
 8001040:	e00a      	b.n	8001058 <HAL_GPIO_Init+0x21c>
 8001042:	2305      	movs	r3, #5
 8001044:	e008      	b.n	8001058 <HAL_GPIO_Init+0x21c>
 8001046:	2304      	movs	r3, #4
 8001048:	e006      	b.n	8001058 <HAL_GPIO_Init+0x21c>
 800104a:	2303      	movs	r3, #3
 800104c:	e004      	b.n	8001058 <HAL_GPIO_Init+0x21c>
 800104e:	2302      	movs	r3, #2
 8001050:	e002      	b.n	8001058 <HAL_GPIO_Init+0x21c>
 8001052:	2301      	movs	r3, #1
 8001054:	e000      	b.n	8001058 <HAL_GPIO_Init+0x21c>
 8001056:	2300      	movs	r3, #0
 8001058:	69fa      	ldr	r2, [r7, #28]
 800105a:	f002 0203 	and.w	r2, r2, #3
 800105e:	0092      	lsls	r2, r2, #2
 8001060:	4093      	lsls	r3, r2
 8001062:	69ba      	ldr	r2, [r7, #24]
 8001064:	4313      	orrs	r3, r2
 8001066:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001068:	4935      	ldr	r1, [pc, #212]	@ (8001140 <HAL_GPIO_Init+0x304>)
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	089b      	lsrs	r3, r3, #2
 800106e:	3302      	adds	r3, #2
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001076:	4b3a      	ldr	r3, [pc, #232]	@ (8001160 <HAL_GPIO_Init+0x324>)
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	43db      	mvns	r3, r3
 8001080:	69ba      	ldr	r2, [r7, #24]
 8001082:	4013      	ands	r3, r2
 8001084:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800108e:	2b00      	cmp	r3, #0
 8001090:	d003      	beq.n	800109a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001092:	69ba      	ldr	r2, [r7, #24]
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	4313      	orrs	r3, r2
 8001098:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800109a:	4a31      	ldr	r2, [pc, #196]	@ (8001160 <HAL_GPIO_Init+0x324>)
 800109c:	69bb      	ldr	r3, [r7, #24]
 800109e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010a0:	4b2f      	ldr	r3, [pc, #188]	@ (8001160 <HAL_GPIO_Init+0x324>)
 80010a2:	68db      	ldr	r3, [r3, #12]
 80010a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010a6:	693b      	ldr	r3, [r7, #16]
 80010a8:	43db      	mvns	r3, r3
 80010aa:	69ba      	ldr	r2, [r7, #24]
 80010ac:	4013      	ands	r3, r2
 80010ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d003      	beq.n	80010c4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	693b      	ldr	r3, [r7, #16]
 80010c0:	4313      	orrs	r3, r2
 80010c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80010c4:	4a26      	ldr	r2, [pc, #152]	@ (8001160 <HAL_GPIO_Init+0x324>)
 80010c6:	69bb      	ldr	r3, [r7, #24]
 80010c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80010ca:	4b25      	ldr	r3, [pc, #148]	@ (8001160 <HAL_GPIO_Init+0x324>)
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	43db      	mvns	r3, r3
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	4013      	ands	r3, r2
 80010d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d003      	beq.n	80010ee <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80010e6:	69ba      	ldr	r2, [r7, #24]
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	4313      	orrs	r3, r2
 80010ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010ee:	4a1c      	ldr	r2, [pc, #112]	@ (8001160 <HAL_GPIO_Init+0x324>)
 80010f0:	69bb      	ldr	r3, [r7, #24]
 80010f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001160 <HAL_GPIO_Init+0x324>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	43db      	mvns	r3, r3
 80010fe:	69ba      	ldr	r2, [r7, #24]
 8001100:	4013      	ands	r3, r2
 8001102:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800110c:	2b00      	cmp	r3, #0
 800110e:	d003      	beq.n	8001118 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	4313      	orrs	r3, r2
 8001116:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001118:	4a11      	ldr	r2, [pc, #68]	@ (8001160 <HAL_GPIO_Init+0x324>)
 800111a:	69bb      	ldr	r3, [r7, #24]
 800111c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	3301      	adds	r3, #1
 8001122:	61fb      	str	r3, [r7, #28]
 8001124:	69fb      	ldr	r3, [r7, #28]
 8001126:	2b0f      	cmp	r3, #15
 8001128:	f67f ae96 	bls.w	8000e58 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800112c:	bf00      	nop
 800112e:	bf00      	nop
 8001130:	3724      	adds	r7, #36	@ 0x24
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	40023800 	.word	0x40023800
 8001140:	40013800 	.word	0x40013800
 8001144:	40020000 	.word	0x40020000
 8001148:	40020400 	.word	0x40020400
 800114c:	40020800 	.word	0x40020800
 8001150:	40020c00 	.word	0x40020c00
 8001154:	40021000 	.word	0x40021000
 8001158:	40021400 	.word	0x40021400
 800115c:	40021800 	.word	0x40021800
 8001160:	40013c00 	.word	0x40013c00

08001164 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001164:	b480      	push	{r7}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	460b      	mov	r3, r1
 800116e:	807b      	strh	r3, [r7, #2]
 8001170:	4613      	mov	r3, r2
 8001172:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001174:	787b      	ldrb	r3, [r7, #1]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d003      	beq.n	8001182 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800117a:	887a      	ldrh	r2, [r7, #2]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001180:	e003      	b.n	800118a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001182:	887b      	ldrh	r3, [r7, #2]
 8001184:	041a      	lsls	r2, r3, #16
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	619a      	str	r2, [r3, #24]
}
 800118a:	bf00      	nop
 800118c:	370c      	adds	r7, #12
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
	...

08001198 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80011a2:	4b08      	ldr	r3, [pc, #32]	@ (80011c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80011a4:	695a      	ldr	r2, [r3, #20]
 80011a6:	88fb      	ldrh	r3, [r7, #6]
 80011a8:	4013      	ands	r3, r2
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d006      	beq.n	80011bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80011ae:	4a05      	ldr	r2, [pc, #20]	@ (80011c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80011b0:	88fb      	ldrh	r3, [r7, #6]
 80011b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80011b4:	88fb      	ldrh	r3, [r7, #6]
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff fb42 	bl	8000840 <HAL_GPIO_EXTI_Callback>
  }
}
 80011bc:	bf00      	nop
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	40013c00 	.word	0x40013c00

080011c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d101      	bne.n	80011dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	e0cc      	b.n	8001376 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011dc:	4b68      	ldr	r3, [pc, #416]	@ (8001380 <HAL_RCC_ClockConfig+0x1b8>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f003 030f 	and.w	r3, r3, #15
 80011e4:	683a      	ldr	r2, [r7, #0]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d90c      	bls.n	8001204 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011ea:	4b65      	ldr	r3, [pc, #404]	@ (8001380 <HAL_RCC_ClockConfig+0x1b8>)
 80011ec:	683a      	ldr	r2, [r7, #0]
 80011ee:	b2d2      	uxtb	r2, r2
 80011f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011f2:	4b63      	ldr	r3, [pc, #396]	@ (8001380 <HAL_RCC_ClockConfig+0x1b8>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f003 030f 	and.w	r3, r3, #15
 80011fa:	683a      	ldr	r2, [r7, #0]
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d001      	beq.n	8001204 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001200:	2301      	movs	r3, #1
 8001202:	e0b8      	b.n	8001376 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f003 0302 	and.w	r3, r3, #2
 800120c:	2b00      	cmp	r3, #0
 800120e:	d020      	beq.n	8001252 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f003 0304 	and.w	r3, r3, #4
 8001218:	2b00      	cmp	r3, #0
 800121a:	d005      	beq.n	8001228 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800121c:	4b59      	ldr	r3, [pc, #356]	@ (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	4a58      	ldr	r2, [pc, #352]	@ (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 8001222:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001226:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f003 0308 	and.w	r3, r3, #8
 8001230:	2b00      	cmp	r3, #0
 8001232:	d005      	beq.n	8001240 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001234:	4b53      	ldr	r3, [pc, #332]	@ (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	4a52      	ldr	r2, [pc, #328]	@ (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 800123a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800123e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001240:	4b50      	ldr	r3, [pc, #320]	@ (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 8001242:	689b      	ldr	r3, [r3, #8]
 8001244:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	689b      	ldr	r3, [r3, #8]
 800124c:	494d      	ldr	r1, [pc, #308]	@ (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 800124e:	4313      	orrs	r3, r2
 8001250:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	2b00      	cmp	r3, #0
 800125c:	d044      	beq.n	80012e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	2b01      	cmp	r3, #1
 8001264:	d107      	bne.n	8001276 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001266:	4b47      	ldr	r3, [pc, #284]	@ (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800126e:	2b00      	cmp	r3, #0
 8001270:	d119      	bne.n	80012a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001272:	2301      	movs	r3, #1
 8001274:	e07f      	b.n	8001376 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	2b02      	cmp	r3, #2
 800127c:	d003      	beq.n	8001286 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001282:	2b03      	cmp	r3, #3
 8001284:	d107      	bne.n	8001296 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001286:	4b3f      	ldr	r3, [pc, #252]	@ (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800128e:	2b00      	cmp	r3, #0
 8001290:	d109      	bne.n	80012a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	e06f      	b.n	8001376 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001296:	4b3b      	ldr	r3, [pc, #236]	@ (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f003 0302 	and.w	r3, r3, #2
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d101      	bne.n	80012a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e067      	b.n	8001376 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012a6:	4b37      	ldr	r3, [pc, #220]	@ (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	f023 0203 	bic.w	r2, r3, #3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	4934      	ldr	r1, [pc, #208]	@ (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 80012b4:	4313      	orrs	r3, r2
 80012b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012b8:	f7ff fcd2 	bl	8000c60 <HAL_GetTick>
 80012bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012be:	e00a      	b.n	80012d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012c0:	f7ff fcce 	bl	8000c60 <HAL_GetTick>
 80012c4:	4602      	mov	r2, r0
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d901      	bls.n	80012d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012d2:	2303      	movs	r3, #3
 80012d4:	e04f      	b.n	8001376 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012d6:	4b2b      	ldr	r3, [pc, #172]	@ (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	f003 020c 	and.w	r2, r3, #12
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d1eb      	bne.n	80012c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012e8:	4b25      	ldr	r3, [pc, #148]	@ (8001380 <HAL_RCC_ClockConfig+0x1b8>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 030f 	and.w	r3, r3, #15
 80012f0:	683a      	ldr	r2, [r7, #0]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d20c      	bcs.n	8001310 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012f6:	4b22      	ldr	r3, [pc, #136]	@ (8001380 <HAL_RCC_ClockConfig+0x1b8>)
 80012f8:	683a      	ldr	r2, [r7, #0]
 80012fa:	b2d2      	uxtb	r2, r2
 80012fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012fe:	4b20      	ldr	r3, [pc, #128]	@ (8001380 <HAL_RCC_ClockConfig+0x1b8>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 030f 	and.w	r3, r3, #15
 8001306:	683a      	ldr	r2, [r7, #0]
 8001308:	429a      	cmp	r2, r3
 800130a:	d001      	beq.n	8001310 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	e032      	b.n	8001376 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 0304 	and.w	r3, r3, #4
 8001318:	2b00      	cmp	r3, #0
 800131a:	d008      	beq.n	800132e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800131c:	4b19      	ldr	r3, [pc, #100]	@ (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	68db      	ldr	r3, [r3, #12]
 8001328:	4916      	ldr	r1, [pc, #88]	@ (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 800132a:	4313      	orrs	r3, r2
 800132c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 0308 	and.w	r3, r3, #8
 8001336:	2b00      	cmp	r3, #0
 8001338:	d009      	beq.n	800134e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800133a:	4b12      	ldr	r3, [pc, #72]	@ (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	691b      	ldr	r3, [r3, #16]
 8001346:	00db      	lsls	r3, r3, #3
 8001348:	490e      	ldr	r1, [pc, #56]	@ (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 800134a:	4313      	orrs	r3, r2
 800134c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800134e:	f000 f887 	bl	8001460 <HAL_RCC_GetSysClockFreq>
 8001352:	4602      	mov	r2, r0
 8001354:	4b0b      	ldr	r3, [pc, #44]	@ (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	091b      	lsrs	r3, r3, #4
 800135a:	f003 030f 	and.w	r3, r3, #15
 800135e:	490a      	ldr	r1, [pc, #40]	@ (8001388 <HAL_RCC_ClockConfig+0x1c0>)
 8001360:	5ccb      	ldrb	r3, [r1, r3]
 8001362:	fa22 f303 	lsr.w	r3, r2, r3
 8001366:	4a09      	ldr	r2, [pc, #36]	@ (800138c <HAL_RCC_ClockConfig+0x1c4>)
 8001368:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800136a:	4b09      	ldr	r3, [pc, #36]	@ (8001390 <HAL_RCC_ClockConfig+0x1c8>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff fb2e 	bl	80009d0 <HAL_InitTick>

  return HAL_OK;
 8001374:	2300      	movs	r3, #0
}
 8001376:	4618      	mov	r0, r3
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	40023c00 	.word	0x40023c00
 8001384:	40023800 	.word	0x40023800
 8001388:	08005f6c 	.word	0x08005f6c
 800138c:	20000000 	.word	0x20000000
 8001390:	20000004 	.word	0x20000004

08001394 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001398:	4b03      	ldr	r3, [pc, #12]	@ (80013a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800139a:	681b      	ldr	r3, [r3, #0]
}
 800139c:	4618      	mov	r0, r3
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	20000000 	.word	0x20000000

080013ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80013b0:	f7ff fff0 	bl	8001394 <HAL_RCC_GetHCLKFreq>
 80013b4:	4602      	mov	r2, r0
 80013b6:	4b05      	ldr	r3, [pc, #20]	@ (80013cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	0a9b      	lsrs	r3, r3, #10
 80013bc:	f003 0307 	and.w	r3, r3, #7
 80013c0:	4903      	ldr	r1, [pc, #12]	@ (80013d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80013c2:	5ccb      	ldrb	r3, [r1, r3]
 80013c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	40023800 	.word	0x40023800
 80013d0:	08005f7c 	.word	0x08005f7c

080013d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80013d8:	f7ff ffdc 	bl	8001394 <HAL_RCC_GetHCLKFreq>
 80013dc:	4602      	mov	r2, r0
 80013de:	4b05      	ldr	r3, [pc, #20]	@ (80013f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	0b5b      	lsrs	r3, r3, #13
 80013e4:	f003 0307 	and.w	r3, r3, #7
 80013e8:	4903      	ldr	r1, [pc, #12]	@ (80013f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80013ea:	5ccb      	ldrb	r3, [r1, r3]
 80013ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40023800 	.word	0x40023800
 80013f8:	08005f7c 	.word	0x08005f7c

080013fc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	220f      	movs	r2, #15
 800140a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800140c:	4b12      	ldr	r3, [pc, #72]	@ (8001458 <HAL_RCC_GetClockConfig+0x5c>)
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	f003 0203 	and.w	r2, r3, #3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001418:	4b0f      	ldr	r3, [pc, #60]	@ (8001458 <HAL_RCC_GetClockConfig+0x5c>)
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001424:	4b0c      	ldr	r3, [pc, #48]	@ (8001458 <HAL_RCC_GetClockConfig+0x5c>)
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001430:	4b09      	ldr	r3, [pc, #36]	@ (8001458 <HAL_RCC_GetClockConfig+0x5c>)
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	08db      	lsrs	r3, r3, #3
 8001436:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800143e:	4b07      	ldr	r3, [pc, #28]	@ (800145c <HAL_RCC_GetClockConfig+0x60>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f003 020f 	and.w	r2, r3, #15
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	601a      	str	r2, [r3, #0]
}
 800144a:	bf00      	nop
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	40023800 	.word	0x40023800
 800145c:	40023c00 	.word	0x40023c00

08001460 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001460:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001464:	b0ae      	sub	sp, #184	@ 0xb8
 8001466:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001468:	2300      	movs	r3, #0
 800146a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800146e:	2300      	movs	r3, #0
 8001470:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001474:	2300      	movs	r3, #0
 8001476:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800147a:	2300      	movs	r3, #0
 800147c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001480:	2300      	movs	r3, #0
 8001482:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001486:	4bcb      	ldr	r3, [pc, #812]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x354>)
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	f003 030c 	and.w	r3, r3, #12
 800148e:	2b0c      	cmp	r3, #12
 8001490:	f200 8206 	bhi.w	80018a0 <HAL_RCC_GetSysClockFreq+0x440>
 8001494:	a201      	add	r2, pc, #4	@ (adr r2, 800149c <HAL_RCC_GetSysClockFreq+0x3c>)
 8001496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800149a:	bf00      	nop
 800149c:	080014d1 	.word	0x080014d1
 80014a0:	080018a1 	.word	0x080018a1
 80014a4:	080018a1 	.word	0x080018a1
 80014a8:	080018a1 	.word	0x080018a1
 80014ac:	080014d9 	.word	0x080014d9
 80014b0:	080018a1 	.word	0x080018a1
 80014b4:	080018a1 	.word	0x080018a1
 80014b8:	080018a1 	.word	0x080018a1
 80014bc:	080014e1 	.word	0x080014e1
 80014c0:	080018a1 	.word	0x080018a1
 80014c4:	080018a1 	.word	0x080018a1
 80014c8:	080018a1 	.word	0x080018a1
 80014cc:	080016d1 	.word	0x080016d1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80014d0:	4bb9      	ldr	r3, [pc, #740]	@ (80017b8 <HAL_RCC_GetSysClockFreq+0x358>)
 80014d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80014d6:	e1e7      	b.n	80018a8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80014d8:	4bb8      	ldr	r3, [pc, #736]	@ (80017bc <HAL_RCC_GetSysClockFreq+0x35c>)
 80014da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80014de:	e1e3      	b.n	80018a8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80014e0:	4bb4      	ldr	r3, [pc, #720]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80014e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80014ec:	4bb1      	ldr	r3, [pc, #708]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d071      	beq.n	80015dc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014f8:	4bae      	ldr	r3, [pc, #696]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	099b      	lsrs	r3, r3, #6
 80014fe:	2200      	movs	r2, #0
 8001500:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001504:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001508:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800150c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001510:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001514:	2300      	movs	r3, #0
 8001516:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800151a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800151e:	4622      	mov	r2, r4
 8001520:	462b      	mov	r3, r5
 8001522:	f04f 0000 	mov.w	r0, #0
 8001526:	f04f 0100 	mov.w	r1, #0
 800152a:	0159      	lsls	r1, r3, #5
 800152c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001530:	0150      	lsls	r0, r2, #5
 8001532:	4602      	mov	r2, r0
 8001534:	460b      	mov	r3, r1
 8001536:	4621      	mov	r1, r4
 8001538:	1a51      	subs	r1, r2, r1
 800153a:	6439      	str	r1, [r7, #64]	@ 0x40
 800153c:	4629      	mov	r1, r5
 800153e:	eb63 0301 	sbc.w	r3, r3, r1
 8001542:	647b      	str	r3, [r7, #68]	@ 0x44
 8001544:	f04f 0200 	mov.w	r2, #0
 8001548:	f04f 0300 	mov.w	r3, #0
 800154c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001550:	4649      	mov	r1, r9
 8001552:	018b      	lsls	r3, r1, #6
 8001554:	4641      	mov	r1, r8
 8001556:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800155a:	4641      	mov	r1, r8
 800155c:	018a      	lsls	r2, r1, #6
 800155e:	4641      	mov	r1, r8
 8001560:	1a51      	subs	r1, r2, r1
 8001562:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001564:	4649      	mov	r1, r9
 8001566:	eb63 0301 	sbc.w	r3, r3, r1
 800156a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800156c:	f04f 0200 	mov.w	r2, #0
 8001570:	f04f 0300 	mov.w	r3, #0
 8001574:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001578:	4649      	mov	r1, r9
 800157a:	00cb      	lsls	r3, r1, #3
 800157c:	4641      	mov	r1, r8
 800157e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001582:	4641      	mov	r1, r8
 8001584:	00ca      	lsls	r2, r1, #3
 8001586:	4610      	mov	r0, r2
 8001588:	4619      	mov	r1, r3
 800158a:	4603      	mov	r3, r0
 800158c:	4622      	mov	r2, r4
 800158e:	189b      	adds	r3, r3, r2
 8001590:	633b      	str	r3, [r7, #48]	@ 0x30
 8001592:	462b      	mov	r3, r5
 8001594:	460a      	mov	r2, r1
 8001596:	eb42 0303 	adc.w	r3, r2, r3
 800159a:	637b      	str	r3, [r7, #52]	@ 0x34
 800159c:	f04f 0200 	mov.w	r2, #0
 80015a0:	f04f 0300 	mov.w	r3, #0
 80015a4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80015a8:	4629      	mov	r1, r5
 80015aa:	024b      	lsls	r3, r1, #9
 80015ac:	4621      	mov	r1, r4
 80015ae:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80015b2:	4621      	mov	r1, r4
 80015b4:	024a      	lsls	r2, r1, #9
 80015b6:	4610      	mov	r0, r2
 80015b8:	4619      	mov	r1, r3
 80015ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80015be:	2200      	movs	r2, #0
 80015c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80015c4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80015c8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80015cc:	f7fe fe28 	bl	8000220 <__aeabi_uldivmod>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	4613      	mov	r3, r2
 80015d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80015da:	e067      	b.n	80016ac <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015dc:	4b75      	ldr	r3, [pc, #468]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	099b      	lsrs	r3, r3, #6
 80015e2:	2200      	movs	r2, #0
 80015e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80015e8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80015ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80015f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015f4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80015f6:	2300      	movs	r3, #0
 80015f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80015fa:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80015fe:	4622      	mov	r2, r4
 8001600:	462b      	mov	r3, r5
 8001602:	f04f 0000 	mov.w	r0, #0
 8001606:	f04f 0100 	mov.w	r1, #0
 800160a:	0159      	lsls	r1, r3, #5
 800160c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001610:	0150      	lsls	r0, r2, #5
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	4621      	mov	r1, r4
 8001618:	1a51      	subs	r1, r2, r1
 800161a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800161c:	4629      	mov	r1, r5
 800161e:	eb63 0301 	sbc.w	r3, r3, r1
 8001622:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001624:	f04f 0200 	mov.w	r2, #0
 8001628:	f04f 0300 	mov.w	r3, #0
 800162c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001630:	4649      	mov	r1, r9
 8001632:	018b      	lsls	r3, r1, #6
 8001634:	4641      	mov	r1, r8
 8001636:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800163a:	4641      	mov	r1, r8
 800163c:	018a      	lsls	r2, r1, #6
 800163e:	4641      	mov	r1, r8
 8001640:	ebb2 0a01 	subs.w	sl, r2, r1
 8001644:	4649      	mov	r1, r9
 8001646:	eb63 0b01 	sbc.w	fp, r3, r1
 800164a:	f04f 0200 	mov.w	r2, #0
 800164e:	f04f 0300 	mov.w	r3, #0
 8001652:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001656:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800165a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800165e:	4692      	mov	sl, r2
 8001660:	469b      	mov	fp, r3
 8001662:	4623      	mov	r3, r4
 8001664:	eb1a 0303 	adds.w	r3, sl, r3
 8001668:	623b      	str	r3, [r7, #32]
 800166a:	462b      	mov	r3, r5
 800166c:	eb4b 0303 	adc.w	r3, fp, r3
 8001670:	627b      	str	r3, [r7, #36]	@ 0x24
 8001672:	f04f 0200 	mov.w	r2, #0
 8001676:	f04f 0300 	mov.w	r3, #0
 800167a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800167e:	4629      	mov	r1, r5
 8001680:	028b      	lsls	r3, r1, #10
 8001682:	4621      	mov	r1, r4
 8001684:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001688:	4621      	mov	r1, r4
 800168a:	028a      	lsls	r2, r1, #10
 800168c:	4610      	mov	r0, r2
 800168e:	4619      	mov	r1, r3
 8001690:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001694:	2200      	movs	r2, #0
 8001696:	673b      	str	r3, [r7, #112]	@ 0x70
 8001698:	677a      	str	r2, [r7, #116]	@ 0x74
 800169a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800169e:	f7fe fdbf 	bl	8000220 <__aeabi_uldivmod>
 80016a2:	4602      	mov	r2, r0
 80016a4:	460b      	mov	r3, r1
 80016a6:	4613      	mov	r3, r2
 80016a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80016ac:	4b41      	ldr	r3, [pc, #260]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	0c1b      	lsrs	r3, r3, #16
 80016b2:	f003 0303 	and.w	r3, r3, #3
 80016b6:	3301      	adds	r3, #1
 80016b8:	005b      	lsls	r3, r3, #1
 80016ba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80016be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80016c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80016c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80016ce:	e0eb      	b.n	80018a8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016d0:	4b38      	ldr	r3, [pc, #224]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80016d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016dc:	4b35      	ldr	r3, [pc, #212]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d06b      	beq.n	80017c0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016e8:	4b32      	ldr	r3, [pc, #200]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	099b      	lsrs	r3, r3, #6
 80016ee:	2200      	movs	r2, #0
 80016f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80016f2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80016f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80016f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016fa:	663b      	str	r3, [r7, #96]	@ 0x60
 80016fc:	2300      	movs	r3, #0
 80016fe:	667b      	str	r3, [r7, #100]	@ 0x64
 8001700:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001704:	4622      	mov	r2, r4
 8001706:	462b      	mov	r3, r5
 8001708:	f04f 0000 	mov.w	r0, #0
 800170c:	f04f 0100 	mov.w	r1, #0
 8001710:	0159      	lsls	r1, r3, #5
 8001712:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001716:	0150      	lsls	r0, r2, #5
 8001718:	4602      	mov	r2, r0
 800171a:	460b      	mov	r3, r1
 800171c:	4621      	mov	r1, r4
 800171e:	1a51      	subs	r1, r2, r1
 8001720:	61b9      	str	r1, [r7, #24]
 8001722:	4629      	mov	r1, r5
 8001724:	eb63 0301 	sbc.w	r3, r3, r1
 8001728:	61fb      	str	r3, [r7, #28]
 800172a:	f04f 0200 	mov.w	r2, #0
 800172e:	f04f 0300 	mov.w	r3, #0
 8001732:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001736:	4659      	mov	r1, fp
 8001738:	018b      	lsls	r3, r1, #6
 800173a:	4651      	mov	r1, sl
 800173c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001740:	4651      	mov	r1, sl
 8001742:	018a      	lsls	r2, r1, #6
 8001744:	4651      	mov	r1, sl
 8001746:	ebb2 0801 	subs.w	r8, r2, r1
 800174a:	4659      	mov	r1, fp
 800174c:	eb63 0901 	sbc.w	r9, r3, r1
 8001750:	f04f 0200 	mov.w	r2, #0
 8001754:	f04f 0300 	mov.w	r3, #0
 8001758:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800175c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001760:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001764:	4690      	mov	r8, r2
 8001766:	4699      	mov	r9, r3
 8001768:	4623      	mov	r3, r4
 800176a:	eb18 0303 	adds.w	r3, r8, r3
 800176e:	613b      	str	r3, [r7, #16]
 8001770:	462b      	mov	r3, r5
 8001772:	eb49 0303 	adc.w	r3, r9, r3
 8001776:	617b      	str	r3, [r7, #20]
 8001778:	f04f 0200 	mov.w	r2, #0
 800177c:	f04f 0300 	mov.w	r3, #0
 8001780:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001784:	4629      	mov	r1, r5
 8001786:	024b      	lsls	r3, r1, #9
 8001788:	4621      	mov	r1, r4
 800178a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800178e:	4621      	mov	r1, r4
 8001790:	024a      	lsls	r2, r1, #9
 8001792:	4610      	mov	r0, r2
 8001794:	4619      	mov	r1, r3
 8001796:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800179a:	2200      	movs	r2, #0
 800179c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800179e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80017a0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80017a4:	f7fe fd3c 	bl	8000220 <__aeabi_uldivmod>
 80017a8:	4602      	mov	r2, r0
 80017aa:	460b      	mov	r3, r1
 80017ac:	4613      	mov	r3, r2
 80017ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80017b2:	e065      	b.n	8001880 <HAL_RCC_GetSysClockFreq+0x420>
 80017b4:	40023800 	.word	0x40023800
 80017b8:	00f42400 	.word	0x00f42400
 80017bc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017c0:	4b3d      	ldr	r3, [pc, #244]	@ (80018b8 <HAL_RCC_GetSysClockFreq+0x458>)
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	099b      	lsrs	r3, r3, #6
 80017c6:	2200      	movs	r2, #0
 80017c8:	4618      	mov	r0, r3
 80017ca:	4611      	mov	r1, r2
 80017cc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80017d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80017d2:	2300      	movs	r3, #0
 80017d4:	657b      	str	r3, [r7, #84]	@ 0x54
 80017d6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80017da:	4642      	mov	r2, r8
 80017dc:	464b      	mov	r3, r9
 80017de:	f04f 0000 	mov.w	r0, #0
 80017e2:	f04f 0100 	mov.w	r1, #0
 80017e6:	0159      	lsls	r1, r3, #5
 80017e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017ec:	0150      	lsls	r0, r2, #5
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	4641      	mov	r1, r8
 80017f4:	1a51      	subs	r1, r2, r1
 80017f6:	60b9      	str	r1, [r7, #8]
 80017f8:	4649      	mov	r1, r9
 80017fa:	eb63 0301 	sbc.w	r3, r3, r1
 80017fe:	60fb      	str	r3, [r7, #12]
 8001800:	f04f 0200 	mov.w	r2, #0
 8001804:	f04f 0300 	mov.w	r3, #0
 8001808:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800180c:	4659      	mov	r1, fp
 800180e:	018b      	lsls	r3, r1, #6
 8001810:	4651      	mov	r1, sl
 8001812:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001816:	4651      	mov	r1, sl
 8001818:	018a      	lsls	r2, r1, #6
 800181a:	4651      	mov	r1, sl
 800181c:	1a54      	subs	r4, r2, r1
 800181e:	4659      	mov	r1, fp
 8001820:	eb63 0501 	sbc.w	r5, r3, r1
 8001824:	f04f 0200 	mov.w	r2, #0
 8001828:	f04f 0300 	mov.w	r3, #0
 800182c:	00eb      	lsls	r3, r5, #3
 800182e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001832:	00e2      	lsls	r2, r4, #3
 8001834:	4614      	mov	r4, r2
 8001836:	461d      	mov	r5, r3
 8001838:	4643      	mov	r3, r8
 800183a:	18e3      	adds	r3, r4, r3
 800183c:	603b      	str	r3, [r7, #0]
 800183e:	464b      	mov	r3, r9
 8001840:	eb45 0303 	adc.w	r3, r5, r3
 8001844:	607b      	str	r3, [r7, #4]
 8001846:	f04f 0200 	mov.w	r2, #0
 800184a:	f04f 0300 	mov.w	r3, #0
 800184e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001852:	4629      	mov	r1, r5
 8001854:	028b      	lsls	r3, r1, #10
 8001856:	4621      	mov	r1, r4
 8001858:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800185c:	4621      	mov	r1, r4
 800185e:	028a      	lsls	r2, r1, #10
 8001860:	4610      	mov	r0, r2
 8001862:	4619      	mov	r1, r3
 8001864:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001868:	2200      	movs	r2, #0
 800186a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800186c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800186e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001872:	f7fe fcd5 	bl	8000220 <__aeabi_uldivmod>
 8001876:	4602      	mov	r2, r0
 8001878:	460b      	mov	r3, r1
 800187a:	4613      	mov	r3, r2
 800187c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001880:	4b0d      	ldr	r3, [pc, #52]	@ (80018b8 <HAL_RCC_GetSysClockFreq+0x458>)
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	0f1b      	lsrs	r3, r3, #28
 8001886:	f003 0307 	and.w	r3, r3, #7
 800188a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800188e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001892:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001896:	fbb2 f3f3 	udiv	r3, r2, r3
 800189a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800189e:	e003      	b.n	80018a8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80018a0:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <HAL_RCC_GetSysClockFreq+0x45c>)
 80018a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80018a6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018a8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	37b8      	adds	r7, #184	@ 0xb8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018b6:	bf00      	nop
 80018b8:	40023800 	.word	0x40023800
 80018bc:	00f42400 	.word	0x00f42400

080018c0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b086      	sub	sp, #24
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d101      	bne.n	80018d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e28d      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0301 	and.w	r3, r3, #1
 80018da:	2b00      	cmp	r3, #0
 80018dc:	f000 8083 	beq.w	80019e6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80018e0:	4b94      	ldr	r3, [pc, #592]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	f003 030c 	and.w	r3, r3, #12
 80018e8:	2b04      	cmp	r3, #4
 80018ea:	d019      	beq.n	8001920 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80018ec:	4b91      	ldr	r3, [pc, #580]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	f003 030c 	and.w	r3, r3, #12
        || \
 80018f4:	2b08      	cmp	r3, #8
 80018f6:	d106      	bne.n	8001906 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80018f8:	4b8e      	ldr	r3, [pc, #568]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001900:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001904:	d00c      	beq.n	8001920 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001906:	4b8b      	ldr	r3, [pc, #556]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800190e:	2b0c      	cmp	r3, #12
 8001910:	d112      	bne.n	8001938 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001912:	4b88      	ldr	r3, [pc, #544]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800191a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800191e:	d10b      	bne.n	8001938 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001920:	4b84      	ldr	r3, [pc, #528]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001928:	2b00      	cmp	r3, #0
 800192a:	d05b      	beq.n	80019e4 <HAL_RCC_OscConfig+0x124>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d157      	bne.n	80019e4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001934:	2301      	movs	r3, #1
 8001936:	e25a      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001940:	d106      	bne.n	8001950 <HAL_RCC_OscConfig+0x90>
 8001942:	4b7c      	ldr	r3, [pc, #496]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a7b      	ldr	r2, [pc, #492]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001948:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800194c:	6013      	str	r3, [r2, #0]
 800194e:	e01d      	b.n	800198c <HAL_RCC_OscConfig+0xcc>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001958:	d10c      	bne.n	8001974 <HAL_RCC_OscConfig+0xb4>
 800195a:	4b76      	ldr	r3, [pc, #472]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a75      	ldr	r2, [pc, #468]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001960:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001964:	6013      	str	r3, [r2, #0]
 8001966:	4b73      	ldr	r3, [pc, #460]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a72      	ldr	r2, [pc, #456]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 800196c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001970:	6013      	str	r3, [r2, #0]
 8001972:	e00b      	b.n	800198c <HAL_RCC_OscConfig+0xcc>
 8001974:	4b6f      	ldr	r3, [pc, #444]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a6e      	ldr	r2, [pc, #440]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 800197a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800197e:	6013      	str	r3, [r2, #0]
 8001980:	4b6c      	ldr	r3, [pc, #432]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a6b      	ldr	r2, [pc, #428]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001986:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800198a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d013      	beq.n	80019bc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001994:	f7ff f964 	bl	8000c60 <HAL_GetTick>
 8001998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800199a:	e008      	b.n	80019ae <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800199c:	f7ff f960 	bl	8000c60 <HAL_GetTick>
 80019a0:	4602      	mov	r2, r0
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	2b64      	cmp	r3, #100	@ 0x64
 80019a8:	d901      	bls.n	80019ae <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80019aa:	2303      	movs	r3, #3
 80019ac:	e21f      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ae:	4b61      	ldr	r3, [pc, #388]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d0f0      	beq.n	800199c <HAL_RCC_OscConfig+0xdc>
 80019ba:	e014      	b.n	80019e6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019bc:	f7ff f950 	bl	8000c60 <HAL_GetTick>
 80019c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019c2:	e008      	b.n	80019d6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019c4:	f7ff f94c 	bl	8000c60 <HAL_GetTick>
 80019c8:	4602      	mov	r2, r0
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	2b64      	cmp	r3, #100	@ 0x64
 80019d0:	d901      	bls.n	80019d6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80019d2:	2303      	movs	r3, #3
 80019d4:	e20b      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019d6:	4b57      	ldr	r3, [pc, #348]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d1f0      	bne.n	80019c4 <HAL_RCC_OscConfig+0x104>
 80019e2:	e000      	b.n	80019e6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d06f      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80019f2:	4b50      	ldr	r3, [pc, #320]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	f003 030c 	and.w	r3, r3, #12
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d017      	beq.n	8001a2e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80019fe:	4b4d      	ldr	r3, [pc, #308]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	f003 030c 	and.w	r3, r3, #12
        || \
 8001a06:	2b08      	cmp	r3, #8
 8001a08:	d105      	bne.n	8001a16 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001a0a:	4b4a      	ldr	r3, [pc, #296]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d00b      	beq.n	8001a2e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a16:	4b47      	ldr	r3, [pc, #284]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001a1e:	2b0c      	cmp	r3, #12
 8001a20:	d11c      	bne.n	8001a5c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a22:	4b44      	ldr	r3, [pc, #272]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d116      	bne.n	8001a5c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a2e:	4b41      	ldr	r3, [pc, #260]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d005      	beq.n	8001a46 <HAL_RCC_OscConfig+0x186>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	68db      	ldr	r3, [r3, #12]
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d001      	beq.n	8001a46 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e1d3      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a46:	4b3b      	ldr	r3, [pc, #236]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	691b      	ldr	r3, [r3, #16]
 8001a52:	00db      	lsls	r3, r3, #3
 8001a54:	4937      	ldr	r1, [pc, #220]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001a56:	4313      	orrs	r3, r2
 8001a58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a5a:	e03a      	b.n	8001ad2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d020      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a64:	4b34      	ldr	r3, [pc, #208]	@ (8001b38 <HAL_RCC_OscConfig+0x278>)
 8001a66:	2201      	movs	r2, #1
 8001a68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a6a:	f7ff f8f9 	bl	8000c60 <HAL_GetTick>
 8001a6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a70:	e008      	b.n	8001a84 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a72:	f7ff f8f5 	bl	8000c60 <HAL_GetTick>
 8001a76:	4602      	mov	r2, r0
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	1ad3      	subs	r3, r2, r3
 8001a7c:	2b02      	cmp	r3, #2
 8001a7e:	d901      	bls.n	8001a84 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001a80:	2303      	movs	r3, #3
 8001a82:	e1b4      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a84:	4b2b      	ldr	r3, [pc, #172]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d0f0      	beq.n	8001a72 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a90:	4b28      	ldr	r3, [pc, #160]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	691b      	ldr	r3, [r3, #16]
 8001a9c:	00db      	lsls	r3, r3, #3
 8001a9e:	4925      	ldr	r1, [pc, #148]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	600b      	str	r3, [r1, #0]
 8001aa4:	e015      	b.n	8001ad2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001aa6:	4b24      	ldr	r3, [pc, #144]	@ (8001b38 <HAL_RCC_OscConfig+0x278>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aac:	f7ff f8d8 	bl	8000c60 <HAL_GetTick>
 8001ab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ab2:	e008      	b.n	8001ac6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ab4:	f7ff f8d4 	bl	8000c60 <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d901      	bls.n	8001ac6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e193      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ac6:	4b1b      	ldr	r3, [pc, #108]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0302 	and.w	r3, r3, #2
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d1f0      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 0308 	and.w	r3, r3, #8
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d036      	beq.n	8001b4c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	695b      	ldr	r3, [r3, #20]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d016      	beq.n	8001b14 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ae6:	4b15      	ldr	r3, [pc, #84]	@ (8001b3c <HAL_RCC_OscConfig+0x27c>)
 8001ae8:	2201      	movs	r2, #1
 8001aea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aec:	f7ff f8b8 	bl	8000c60 <HAL_GetTick>
 8001af0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001af2:	e008      	b.n	8001b06 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001af4:	f7ff f8b4 	bl	8000c60 <HAL_GetTick>
 8001af8:	4602      	mov	r2, r0
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d901      	bls.n	8001b06 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001b02:	2303      	movs	r3, #3
 8001b04:	e173      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b06:	4b0b      	ldr	r3, [pc, #44]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001b08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b0a:	f003 0302 	and.w	r3, r3, #2
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d0f0      	beq.n	8001af4 <HAL_RCC_OscConfig+0x234>
 8001b12:	e01b      	b.n	8001b4c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b14:	4b09      	ldr	r3, [pc, #36]	@ (8001b3c <HAL_RCC_OscConfig+0x27c>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b1a:	f7ff f8a1 	bl	8000c60 <HAL_GetTick>
 8001b1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b20:	e00e      	b.n	8001b40 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b22:	f7ff f89d 	bl	8000c60 <HAL_GetTick>
 8001b26:	4602      	mov	r2, r0
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	1ad3      	subs	r3, r2, r3
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d907      	bls.n	8001b40 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001b30:	2303      	movs	r3, #3
 8001b32:	e15c      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
 8001b34:	40023800 	.word	0x40023800
 8001b38:	42470000 	.word	0x42470000
 8001b3c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b40:	4b8a      	ldr	r3, [pc, #552]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001b42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b44:	f003 0302 	and.w	r3, r3, #2
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d1ea      	bne.n	8001b22 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0304 	and.w	r3, r3, #4
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	f000 8097 	beq.w	8001c88 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b5e:	4b83      	ldr	r3, [pc, #524]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d10f      	bne.n	8001b8a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60bb      	str	r3, [r7, #8]
 8001b6e:	4b7f      	ldr	r3, [pc, #508]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b72:	4a7e      	ldr	r2, [pc, #504]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001b74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b78:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b7a:	4b7c      	ldr	r3, [pc, #496]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b82:	60bb      	str	r3, [r7, #8]
 8001b84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b86:	2301      	movs	r3, #1
 8001b88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b8a:	4b79      	ldr	r3, [pc, #484]	@ (8001d70 <HAL_RCC_OscConfig+0x4b0>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d118      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b96:	4b76      	ldr	r3, [pc, #472]	@ (8001d70 <HAL_RCC_OscConfig+0x4b0>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a75      	ldr	r2, [pc, #468]	@ (8001d70 <HAL_RCC_OscConfig+0x4b0>)
 8001b9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ba0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ba2:	f7ff f85d 	bl	8000c60 <HAL_GetTick>
 8001ba6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba8:	e008      	b.n	8001bbc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001baa:	f7ff f859 	bl	8000c60 <HAL_GetTick>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d901      	bls.n	8001bbc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e118      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bbc:	4b6c      	ldr	r3, [pc, #432]	@ (8001d70 <HAL_RCC_OscConfig+0x4b0>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d0f0      	beq.n	8001baa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d106      	bne.n	8001bde <HAL_RCC_OscConfig+0x31e>
 8001bd0:	4b66      	ldr	r3, [pc, #408]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001bd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bd4:	4a65      	ldr	r2, [pc, #404]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001bd6:	f043 0301 	orr.w	r3, r3, #1
 8001bda:	6713      	str	r3, [r2, #112]	@ 0x70
 8001bdc:	e01c      	b.n	8001c18 <HAL_RCC_OscConfig+0x358>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	2b05      	cmp	r3, #5
 8001be4:	d10c      	bne.n	8001c00 <HAL_RCC_OscConfig+0x340>
 8001be6:	4b61      	ldr	r3, [pc, #388]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001be8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bea:	4a60      	ldr	r2, [pc, #384]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001bec:	f043 0304 	orr.w	r3, r3, #4
 8001bf0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001bf2:	4b5e      	ldr	r3, [pc, #376]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001bf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bf6:	4a5d      	ldr	r2, [pc, #372]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001bf8:	f043 0301 	orr.w	r3, r3, #1
 8001bfc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001bfe:	e00b      	b.n	8001c18 <HAL_RCC_OscConfig+0x358>
 8001c00:	4b5a      	ldr	r3, [pc, #360]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001c02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c04:	4a59      	ldr	r2, [pc, #356]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001c06:	f023 0301 	bic.w	r3, r3, #1
 8001c0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c0c:	4b57      	ldr	r3, [pc, #348]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001c0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c10:	4a56      	ldr	r2, [pc, #344]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001c12:	f023 0304 	bic.w	r3, r3, #4
 8001c16:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d015      	beq.n	8001c4c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c20:	f7ff f81e 	bl	8000c60 <HAL_GetTick>
 8001c24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c26:	e00a      	b.n	8001c3e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c28:	f7ff f81a 	bl	8000c60 <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d901      	bls.n	8001c3e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e0d7      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c3e:	4b4b      	ldr	r3, [pc, #300]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001c40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d0ee      	beq.n	8001c28 <HAL_RCC_OscConfig+0x368>
 8001c4a:	e014      	b.n	8001c76 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c4c:	f7ff f808 	bl	8000c60 <HAL_GetTick>
 8001c50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c52:	e00a      	b.n	8001c6a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c54:	f7ff f804 	bl	8000c60 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d901      	bls.n	8001c6a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001c66:	2303      	movs	r3, #3
 8001c68:	e0c1      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c6a:	4b40      	ldr	r3, [pc, #256]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d1ee      	bne.n	8001c54 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001c76:	7dfb      	ldrb	r3, [r7, #23]
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d105      	bne.n	8001c88 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c7c:	4b3b      	ldr	r3, [pc, #236]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c80:	4a3a      	ldr	r2, [pc, #232]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001c82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c86:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	699b      	ldr	r3, [r3, #24]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	f000 80ad 	beq.w	8001dec <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c92:	4b36      	ldr	r3, [pc, #216]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	f003 030c 	and.w	r3, r3, #12
 8001c9a:	2b08      	cmp	r3, #8
 8001c9c:	d060      	beq.n	8001d60 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	699b      	ldr	r3, [r3, #24]
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d145      	bne.n	8001d32 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ca6:	4b33      	ldr	r3, [pc, #204]	@ (8001d74 <HAL_RCC_OscConfig+0x4b4>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cac:	f7fe ffd8 	bl	8000c60 <HAL_GetTick>
 8001cb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cb2:	e008      	b.n	8001cc6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cb4:	f7fe ffd4 	bl	8000c60 <HAL_GetTick>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	2b02      	cmp	r3, #2
 8001cc0:	d901      	bls.n	8001cc6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e093      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cc6:	4b29      	ldr	r3, [pc, #164]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d1f0      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	69da      	ldr	r2, [r3, #28]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6a1b      	ldr	r3, [r3, #32]
 8001cda:	431a      	orrs	r2, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ce0:	019b      	lsls	r3, r3, #6
 8001ce2:	431a      	orrs	r2, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ce8:	085b      	lsrs	r3, r3, #1
 8001cea:	3b01      	subs	r3, #1
 8001cec:	041b      	lsls	r3, r3, #16
 8001cee:	431a      	orrs	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cf4:	061b      	lsls	r3, r3, #24
 8001cf6:	431a      	orrs	r2, r3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfc:	071b      	lsls	r3, r3, #28
 8001cfe:	491b      	ldr	r1, [pc, #108]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001d00:	4313      	orrs	r3, r2
 8001d02:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d04:	4b1b      	ldr	r3, [pc, #108]	@ (8001d74 <HAL_RCC_OscConfig+0x4b4>)
 8001d06:	2201      	movs	r2, #1
 8001d08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d0a:	f7fe ffa9 	bl	8000c60 <HAL_GetTick>
 8001d0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d10:	e008      	b.n	8001d24 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d12:	f7fe ffa5 	bl	8000c60 <HAL_GetTick>
 8001d16:	4602      	mov	r2, r0
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d901      	bls.n	8001d24 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001d20:	2303      	movs	r3, #3
 8001d22:	e064      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d24:	4b11      	ldr	r3, [pc, #68]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d0f0      	beq.n	8001d12 <HAL_RCC_OscConfig+0x452>
 8001d30:	e05c      	b.n	8001dec <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d32:	4b10      	ldr	r3, [pc, #64]	@ (8001d74 <HAL_RCC_OscConfig+0x4b4>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d38:	f7fe ff92 	bl	8000c60 <HAL_GetTick>
 8001d3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d3e:	e008      	b.n	8001d52 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d40:	f7fe ff8e 	bl	8000c60 <HAL_GetTick>
 8001d44:	4602      	mov	r2, r0
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	2b02      	cmp	r3, #2
 8001d4c:	d901      	bls.n	8001d52 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e04d      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d52:	4b06      	ldr	r3, [pc, #24]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1f0      	bne.n	8001d40 <HAL_RCC_OscConfig+0x480>
 8001d5e:	e045      	b.n	8001dec <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d107      	bne.n	8001d78 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e040      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	40007000 	.word	0x40007000
 8001d74:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001d78:	4b1f      	ldr	r3, [pc, #124]	@ (8001df8 <HAL_RCC_OscConfig+0x538>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	699b      	ldr	r3, [r3, #24]
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d030      	beq.n	8001de8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d129      	bne.n	8001de8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	d122      	bne.n	8001de8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001da2:	68fa      	ldr	r2, [r7, #12]
 8001da4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001da8:	4013      	ands	r3, r2
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001dae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d119      	bne.n	8001de8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dbe:	085b      	lsrs	r3, r3, #1
 8001dc0:	3b01      	subs	r3, #1
 8001dc2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d10f      	bne.n	8001de8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dd2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d107      	bne.n	8001de8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d001      	beq.n	8001dec <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e000      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001dec:	2300      	movs	r3, #0
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3718      	adds	r7, #24
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40023800 	.word	0x40023800

08001dfc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d101      	bne.n	8001e0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e041      	b.n	8001e92 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d106      	bne.n	8001e28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f000 f839 	bl	8001e9a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2202      	movs	r2, #2
 8001e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	3304      	adds	r3, #4
 8001e38:	4619      	mov	r1, r3
 8001e3a:	4610      	mov	r0, r2
 8001e3c:	f000 f9c0 	bl	80021c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2201      	movs	r2, #1
 8001e44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2201      	movs	r2, #1
 8001e64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2201      	movs	r2, #1
 8001e74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2201      	movs	r2, #1
 8001e84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001e90:	2300      	movs	r3, #0
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001e9a:	b480      	push	{r7}
 8001e9c:	b083      	sub	sp, #12
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001ea2:	bf00      	nop
 8001ea4:	370c      	adds	r7, #12
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
	...

08001eb0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b085      	sub	sp, #20
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d001      	beq.n	8001ec8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e04e      	b.n	8001f66 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2202      	movs	r2, #2
 8001ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	68da      	ldr	r2, [r3, #12]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f042 0201 	orr.w	r2, r2, #1
 8001ede:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a23      	ldr	r2, [pc, #140]	@ (8001f74 <HAL_TIM_Base_Start_IT+0xc4>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d022      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ef2:	d01d      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a1f      	ldr	r2, [pc, #124]	@ (8001f78 <HAL_TIM_Base_Start_IT+0xc8>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d018      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a1e      	ldr	r2, [pc, #120]	@ (8001f7c <HAL_TIM_Base_Start_IT+0xcc>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d013      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a1c      	ldr	r2, [pc, #112]	@ (8001f80 <HAL_TIM_Base_Start_IT+0xd0>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d00e      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a1b      	ldr	r2, [pc, #108]	@ (8001f84 <HAL_TIM_Base_Start_IT+0xd4>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d009      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a19      	ldr	r2, [pc, #100]	@ (8001f88 <HAL_TIM_Base_Start_IT+0xd8>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d004      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a18      	ldr	r2, [pc, #96]	@ (8001f8c <HAL_TIM_Base_Start_IT+0xdc>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d111      	bne.n	8001f54 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	f003 0307 	and.w	r3, r3, #7
 8001f3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2b06      	cmp	r3, #6
 8001f40:	d010      	beq.n	8001f64 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f042 0201 	orr.w	r2, r2, #1
 8001f50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f52:	e007      	b.n	8001f64 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f042 0201 	orr.w	r2, r2, #1
 8001f62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f64:	2300      	movs	r3, #0
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3714      	adds	r7, #20
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	40010000 	.word	0x40010000
 8001f78:	40000400 	.word	0x40000400
 8001f7c:	40000800 	.word	0x40000800
 8001f80:	40000c00 	.word	0x40000c00
 8001f84:	40010400 	.word	0x40010400
 8001f88:	40014000 	.word	0x40014000
 8001f8c:	40001800 	.word	0x40001800

08001f90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68db      	ldr	r3, [r3, #12]
 8001f9e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	691b      	ldr	r3, [r3, #16]
 8001fa6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	f003 0302 	and.w	r3, r3, #2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d020      	beq.n	8001ff4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	f003 0302 	and.w	r3, r3, #2
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d01b      	beq.n	8001ff4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f06f 0202 	mvn.w	r2, #2
 8001fc4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2201      	movs	r2, #1
 8001fca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	699b      	ldr	r3, [r3, #24]
 8001fd2:	f003 0303 	and.w	r3, r3, #3
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d003      	beq.n	8001fe2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f000 f8d2 	bl	8002184 <HAL_TIM_IC_CaptureCallback>
 8001fe0:	e005      	b.n	8001fee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f000 f8c4 	bl	8002170 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f000 f8d5 	bl	8002198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	f003 0304 	and.w	r3, r3, #4
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d020      	beq.n	8002040 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	f003 0304 	and.w	r3, r3, #4
 8002004:	2b00      	cmp	r3, #0
 8002006:	d01b      	beq.n	8002040 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f06f 0204 	mvn.w	r2, #4
 8002010:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2202      	movs	r2, #2
 8002016:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	699b      	ldr	r3, [r3, #24]
 800201e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002022:	2b00      	cmp	r3, #0
 8002024:	d003      	beq.n	800202e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f000 f8ac 	bl	8002184 <HAL_TIM_IC_CaptureCallback>
 800202c:	e005      	b.n	800203a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f000 f89e 	bl	8002170 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f000 f8af 	bl	8002198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2200      	movs	r2, #0
 800203e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	f003 0308 	and.w	r3, r3, #8
 8002046:	2b00      	cmp	r3, #0
 8002048:	d020      	beq.n	800208c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	f003 0308 	and.w	r3, r3, #8
 8002050:	2b00      	cmp	r3, #0
 8002052:	d01b      	beq.n	800208c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f06f 0208 	mvn.w	r2, #8
 800205c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2204      	movs	r2, #4
 8002062:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	69db      	ldr	r3, [r3, #28]
 800206a:	f003 0303 	and.w	r3, r3, #3
 800206e:	2b00      	cmp	r3, #0
 8002070:	d003      	beq.n	800207a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f000 f886 	bl	8002184 <HAL_TIM_IC_CaptureCallback>
 8002078:	e005      	b.n	8002086 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f000 f878 	bl	8002170 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	f000 f889 	bl	8002198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2200      	movs	r2, #0
 800208a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	f003 0310 	and.w	r3, r3, #16
 8002092:	2b00      	cmp	r3, #0
 8002094:	d020      	beq.n	80020d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	f003 0310 	and.w	r3, r3, #16
 800209c:	2b00      	cmp	r3, #0
 800209e:	d01b      	beq.n	80020d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f06f 0210 	mvn.w	r2, #16
 80020a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2208      	movs	r2, #8
 80020ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	69db      	ldr	r3, [r3, #28]
 80020b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d003      	beq.n	80020c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f000 f860 	bl	8002184 <HAL_TIM_IC_CaptureCallback>
 80020c4:	e005      	b.n	80020d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f000 f852 	bl	8002170 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f000 f863 	bl	8002198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	f003 0301 	and.w	r3, r3, #1
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d00c      	beq.n	80020fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f003 0301 	and.w	r3, r3, #1
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d007      	beq.n	80020fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f06f 0201 	mvn.w	r2, #1
 80020f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f7fe fbde 	bl	80008b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00c      	beq.n	8002120 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800210c:	2b00      	cmp	r3, #0
 800210e:	d007      	beq.n	8002120 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002118:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f000 f900 	bl	8002320 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002126:	2b00      	cmp	r3, #0
 8002128:	d00c      	beq.n	8002144 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002130:	2b00      	cmp	r3, #0
 8002132:	d007      	beq.n	8002144 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800213c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f000 f834 	bl	80021ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	f003 0320 	and.w	r3, r3, #32
 800214a:	2b00      	cmp	r3, #0
 800214c:	d00c      	beq.n	8002168 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f003 0320 	and.w	r3, r3, #32
 8002154:	2b00      	cmp	r3, #0
 8002156:	d007      	beq.n	8002168 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f06f 0220 	mvn.w	r2, #32
 8002160:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 f8d2 	bl	800230c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002168:	bf00      	nop
 800216a:	3710      	adds	r7, #16
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}

08002170 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002178:	bf00      	nop
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800218c:	bf00      	nop
 800218e:	370c      	adds	r7, #12
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80021a0:	bf00      	nop
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80021b4:	bf00      	nop
 80021b6:	370c      	adds	r7, #12
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr

080021c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	4a43      	ldr	r2, [pc, #268]	@ (80022e0 <TIM_Base_SetConfig+0x120>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d013      	beq.n	8002200 <TIM_Base_SetConfig+0x40>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021de:	d00f      	beq.n	8002200 <TIM_Base_SetConfig+0x40>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	4a40      	ldr	r2, [pc, #256]	@ (80022e4 <TIM_Base_SetConfig+0x124>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d00b      	beq.n	8002200 <TIM_Base_SetConfig+0x40>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	4a3f      	ldr	r2, [pc, #252]	@ (80022e8 <TIM_Base_SetConfig+0x128>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d007      	beq.n	8002200 <TIM_Base_SetConfig+0x40>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4a3e      	ldr	r2, [pc, #248]	@ (80022ec <TIM_Base_SetConfig+0x12c>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d003      	beq.n	8002200 <TIM_Base_SetConfig+0x40>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	4a3d      	ldr	r2, [pc, #244]	@ (80022f0 <TIM_Base_SetConfig+0x130>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d108      	bne.n	8002212 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002206:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	68fa      	ldr	r2, [r7, #12]
 800220e:	4313      	orrs	r3, r2
 8002210:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a32      	ldr	r2, [pc, #200]	@ (80022e0 <TIM_Base_SetConfig+0x120>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d02b      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002220:	d027      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a2f      	ldr	r2, [pc, #188]	@ (80022e4 <TIM_Base_SetConfig+0x124>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d023      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a2e      	ldr	r2, [pc, #184]	@ (80022e8 <TIM_Base_SetConfig+0x128>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d01f      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a2d      	ldr	r2, [pc, #180]	@ (80022ec <TIM_Base_SetConfig+0x12c>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d01b      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a2c      	ldr	r2, [pc, #176]	@ (80022f0 <TIM_Base_SetConfig+0x130>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d017      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a2b      	ldr	r2, [pc, #172]	@ (80022f4 <TIM_Base_SetConfig+0x134>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d013      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a2a      	ldr	r2, [pc, #168]	@ (80022f8 <TIM_Base_SetConfig+0x138>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d00f      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a29      	ldr	r2, [pc, #164]	@ (80022fc <TIM_Base_SetConfig+0x13c>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d00b      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a28      	ldr	r2, [pc, #160]	@ (8002300 <TIM_Base_SetConfig+0x140>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d007      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a27      	ldr	r2, [pc, #156]	@ (8002304 <TIM_Base_SetConfig+0x144>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d003      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a26      	ldr	r2, [pc, #152]	@ (8002308 <TIM_Base_SetConfig+0x148>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d108      	bne.n	8002284 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002278:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	68fa      	ldr	r2, [r7, #12]
 8002280:	4313      	orrs	r3, r2
 8002282:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	695b      	ldr	r3, [r3, #20]
 800228e:	4313      	orrs	r3, r2
 8002290:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	689a      	ldr	r2, [r3, #8]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a0e      	ldr	r2, [pc, #56]	@ (80022e0 <TIM_Base_SetConfig+0x120>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d003      	beq.n	80022b2 <TIM_Base_SetConfig+0xf2>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a10      	ldr	r2, [pc, #64]	@ (80022f0 <TIM_Base_SetConfig+0x130>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d103      	bne.n	80022ba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	691a      	ldr	r2, [r3, #16]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f043 0204 	orr.w	r2, r3, #4
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2201      	movs	r2, #1
 80022ca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	68fa      	ldr	r2, [r7, #12]
 80022d0:	601a      	str	r2, [r3, #0]
}
 80022d2:	bf00      	nop
 80022d4:	3714      	adds	r7, #20
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	40010000 	.word	0x40010000
 80022e4:	40000400 	.word	0x40000400
 80022e8:	40000800 	.word	0x40000800
 80022ec:	40000c00 	.word	0x40000c00
 80022f0:	40010400 	.word	0x40010400
 80022f4:	40014000 	.word	0x40014000
 80022f8:	40014400 	.word	0x40014400
 80022fc:	40014800 	.word	0x40014800
 8002300:	40001800 	.word	0x40001800
 8002304:	40001c00 	.word	0x40001c00
 8002308:	40002000 	.word	0x40002000

0800230c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002314:	bf00      	nop
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002328:	bf00      	nop
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d101      	bne.n	8002346 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	e042      	b.n	80023cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800234c:	b2db      	uxtb	r3, r3
 800234e:	2b00      	cmp	r3, #0
 8002350:	d106      	bne.n	8002360 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2200      	movs	r2, #0
 8002356:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f7fe faf0 	bl	8000940 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2224      	movs	r2, #36	@ 0x24
 8002364:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	68da      	ldr	r2, [r3, #12]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002376:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f000 f82b 	bl	80023d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	691a      	ldr	r2, [r3, #16]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800238c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	695a      	ldr	r2, [r3, #20]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800239c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	68da      	ldr	r2, [r3, #12]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80023ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2200      	movs	r2, #0
 80023b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2220      	movs	r2, #32
 80023b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2220      	movs	r2, #32
 80023c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2200      	movs	r2, #0
 80023c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80023ca:	2300      	movs	r3, #0
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3708      	adds	r7, #8
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80023d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023d8:	b0c0      	sub	sp, #256	@ 0x100
 80023da:	af00      	add	r7, sp, #0
 80023dc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80023e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	691b      	ldr	r3, [r3, #16]
 80023e8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80023ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023f0:	68d9      	ldr	r1, [r3, #12]
 80023f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	ea40 0301 	orr.w	r3, r0, r1
 80023fc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80023fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002402:	689a      	ldr	r2, [r3, #8]
 8002404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002408:	691b      	ldr	r3, [r3, #16]
 800240a:	431a      	orrs	r2, r3
 800240c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002410:	695b      	ldr	r3, [r3, #20]
 8002412:	431a      	orrs	r2, r3
 8002414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002418:	69db      	ldr	r3, [r3, #28]
 800241a:	4313      	orrs	r3, r2
 800241c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800242c:	f021 010c 	bic.w	r1, r1, #12
 8002430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800243a:	430b      	orrs	r3, r1
 800243c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800243e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	695b      	ldr	r3, [r3, #20]
 8002446:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800244a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800244e:	6999      	ldr	r1, [r3, #24]
 8002450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	ea40 0301 	orr.w	r3, r0, r1
 800245a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800245c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	4b8f      	ldr	r3, [pc, #572]	@ (80026a0 <UART_SetConfig+0x2cc>)
 8002464:	429a      	cmp	r2, r3
 8002466:	d005      	beq.n	8002474 <UART_SetConfig+0xa0>
 8002468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	4b8d      	ldr	r3, [pc, #564]	@ (80026a4 <UART_SetConfig+0x2d0>)
 8002470:	429a      	cmp	r2, r3
 8002472:	d104      	bne.n	800247e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002474:	f7fe ffae 	bl	80013d4 <HAL_RCC_GetPCLK2Freq>
 8002478:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800247c:	e003      	b.n	8002486 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800247e:	f7fe ff95 	bl	80013ac <HAL_RCC_GetPCLK1Freq>
 8002482:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002486:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800248a:	69db      	ldr	r3, [r3, #28]
 800248c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002490:	f040 810c 	bne.w	80026ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002494:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002498:	2200      	movs	r2, #0
 800249a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800249e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80024a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80024a6:	4622      	mov	r2, r4
 80024a8:	462b      	mov	r3, r5
 80024aa:	1891      	adds	r1, r2, r2
 80024ac:	65b9      	str	r1, [r7, #88]	@ 0x58
 80024ae:	415b      	adcs	r3, r3
 80024b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80024b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80024b6:	4621      	mov	r1, r4
 80024b8:	eb12 0801 	adds.w	r8, r2, r1
 80024bc:	4629      	mov	r1, r5
 80024be:	eb43 0901 	adc.w	r9, r3, r1
 80024c2:	f04f 0200 	mov.w	r2, #0
 80024c6:	f04f 0300 	mov.w	r3, #0
 80024ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80024ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80024d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80024d6:	4690      	mov	r8, r2
 80024d8:	4699      	mov	r9, r3
 80024da:	4623      	mov	r3, r4
 80024dc:	eb18 0303 	adds.w	r3, r8, r3
 80024e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80024e4:	462b      	mov	r3, r5
 80024e6:	eb49 0303 	adc.w	r3, r9, r3
 80024ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80024ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	2200      	movs	r2, #0
 80024f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80024fa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80024fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002502:	460b      	mov	r3, r1
 8002504:	18db      	adds	r3, r3, r3
 8002506:	653b      	str	r3, [r7, #80]	@ 0x50
 8002508:	4613      	mov	r3, r2
 800250a:	eb42 0303 	adc.w	r3, r2, r3
 800250e:	657b      	str	r3, [r7, #84]	@ 0x54
 8002510:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002514:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002518:	f7fd fe82 	bl	8000220 <__aeabi_uldivmod>
 800251c:	4602      	mov	r2, r0
 800251e:	460b      	mov	r3, r1
 8002520:	4b61      	ldr	r3, [pc, #388]	@ (80026a8 <UART_SetConfig+0x2d4>)
 8002522:	fba3 2302 	umull	r2, r3, r3, r2
 8002526:	095b      	lsrs	r3, r3, #5
 8002528:	011c      	lsls	r4, r3, #4
 800252a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800252e:	2200      	movs	r2, #0
 8002530:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002534:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002538:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800253c:	4642      	mov	r2, r8
 800253e:	464b      	mov	r3, r9
 8002540:	1891      	adds	r1, r2, r2
 8002542:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002544:	415b      	adcs	r3, r3
 8002546:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002548:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800254c:	4641      	mov	r1, r8
 800254e:	eb12 0a01 	adds.w	sl, r2, r1
 8002552:	4649      	mov	r1, r9
 8002554:	eb43 0b01 	adc.w	fp, r3, r1
 8002558:	f04f 0200 	mov.w	r2, #0
 800255c:	f04f 0300 	mov.w	r3, #0
 8002560:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002564:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002568:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800256c:	4692      	mov	sl, r2
 800256e:	469b      	mov	fp, r3
 8002570:	4643      	mov	r3, r8
 8002572:	eb1a 0303 	adds.w	r3, sl, r3
 8002576:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800257a:	464b      	mov	r3, r9
 800257c:	eb4b 0303 	adc.w	r3, fp, r3
 8002580:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002590:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002594:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002598:	460b      	mov	r3, r1
 800259a:	18db      	adds	r3, r3, r3
 800259c:	643b      	str	r3, [r7, #64]	@ 0x40
 800259e:	4613      	mov	r3, r2
 80025a0:	eb42 0303 	adc.w	r3, r2, r3
 80025a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80025a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80025aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80025ae:	f7fd fe37 	bl	8000220 <__aeabi_uldivmod>
 80025b2:	4602      	mov	r2, r0
 80025b4:	460b      	mov	r3, r1
 80025b6:	4611      	mov	r1, r2
 80025b8:	4b3b      	ldr	r3, [pc, #236]	@ (80026a8 <UART_SetConfig+0x2d4>)
 80025ba:	fba3 2301 	umull	r2, r3, r3, r1
 80025be:	095b      	lsrs	r3, r3, #5
 80025c0:	2264      	movs	r2, #100	@ 0x64
 80025c2:	fb02 f303 	mul.w	r3, r2, r3
 80025c6:	1acb      	subs	r3, r1, r3
 80025c8:	00db      	lsls	r3, r3, #3
 80025ca:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80025ce:	4b36      	ldr	r3, [pc, #216]	@ (80026a8 <UART_SetConfig+0x2d4>)
 80025d0:	fba3 2302 	umull	r2, r3, r3, r2
 80025d4:	095b      	lsrs	r3, r3, #5
 80025d6:	005b      	lsls	r3, r3, #1
 80025d8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80025dc:	441c      	add	r4, r3
 80025de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80025e2:	2200      	movs	r2, #0
 80025e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80025e8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80025ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80025f0:	4642      	mov	r2, r8
 80025f2:	464b      	mov	r3, r9
 80025f4:	1891      	adds	r1, r2, r2
 80025f6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80025f8:	415b      	adcs	r3, r3
 80025fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80025fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002600:	4641      	mov	r1, r8
 8002602:	1851      	adds	r1, r2, r1
 8002604:	6339      	str	r1, [r7, #48]	@ 0x30
 8002606:	4649      	mov	r1, r9
 8002608:	414b      	adcs	r3, r1
 800260a:	637b      	str	r3, [r7, #52]	@ 0x34
 800260c:	f04f 0200 	mov.w	r2, #0
 8002610:	f04f 0300 	mov.w	r3, #0
 8002614:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002618:	4659      	mov	r1, fp
 800261a:	00cb      	lsls	r3, r1, #3
 800261c:	4651      	mov	r1, sl
 800261e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002622:	4651      	mov	r1, sl
 8002624:	00ca      	lsls	r2, r1, #3
 8002626:	4610      	mov	r0, r2
 8002628:	4619      	mov	r1, r3
 800262a:	4603      	mov	r3, r0
 800262c:	4642      	mov	r2, r8
 800262e:	189b      	adds	r3, r3, r2
 8002630:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002634:	464b      	mov	r3, r9
 8002636:	460a      	mov	r2, r1
 8002638:	eb42 0303 	adc.w	r3, r2, r3
 800263c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	2200      	movs	r2, #0
 8002648:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800264c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002650:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002654:	460b      	mov	r3, r1
 8002656:	18db      	adds	r3, r3, r3
 8002658:	62bb      	str	r3, [r7, #40]	@ 0x28
 800265a:	4613      	mov	r3, r2
 800265c:	eb42 0303 	adc.w	r3, r2, r3
 8002660:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002662:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002666:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800266a:	f7fd fdd9 	bl	8000220 <__aeabi_uldivmod>
 800266e:	4602      	mov	r2, r0
 8002670:	460b      	mov	r3, r1
 8002672:	4b0d      	ldr	r3, [pc, #52]	@ (80026a8 <UART_SetConfig+0x2d4>)
 8002674:	fba3 1302 	umull	r1, r3, r3, r2
 8002678:	095b      	lsrs	r3, r3, #5
 800267a:	2164      	movs	r1, #100	@ 0x64
 800267c:	fb01 f303 	mul.w	r3, r1, r3
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	00db      	lsls	r3, r3, #3
 8002684:	3332      	adds	r3, #50	@ 0x32
 8002686:	4a08      	ldr	r2, [pc, #32]	@ (80026a8 <UART_SetConfig+0x2d4>)
 8002688:	fba2 2303 	umull	r2, r3, r2, r3
 800268c:	095b      	lsrs	r3, r3, #5
 800268e:	f003 0207 	and.w	r2, r3, #7
 8002692:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4422      	add	r2, r4
 800269a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800269c:	e106      	b.n	80028ac <UART_SetConfig+0x4d8>
 800269e:	bf00      	nop
 80026a0:	40011000 	.word	0x40011000
 80026a4:	40011400 	.word	0x40011400
 80026a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80026ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026b0:	2200      	movs	r2, #0
 80026b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80026b6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80026ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80026be:	4642      	mov	r2, r8
 80026c0:	464b      	mov	r3, r9
 80026c2:	1891      	adds	r1, r2, r2
 80026c4:	6239      	str	r1, [r7, #32]
 80026c6:	415b      	adcs	r3, r3
 80026c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80026ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80026ce:	4641      	mov	r1, r8
 80026d0:	1854      	adds	r4, r2, r1
 80026d2:	4649      	mov	r1, r9
 80026d4:	eb43 0501 	adc.w	r5, r3, r1
 80026d8:	f04f 0200 	mov.w	r2, #0
 80026dc:	f04f 0300 	mov.w	r3, #0
 80026e0:	00eb      	lsls	r3, r5, #3
 80026e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026e6:	00e2      	lsls	r2, r4, #3
 80026e8:	4614      	mov	r4, r2
 80026ea:	461d      	mov	r5, r3
 80026ec:	4643      	mov	r3, r8
 80026ee:	18e3      	adds	r3, r4, r3
 80026f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80026f4:	464b      	mov	r3, r9
 80026f6:	eb45 0303 	adc.w	r3, r5, r3
 80026fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80026fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	2200      	movs	r2, #0
 8002706:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800270a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800270e:	f04f 0200 	mov.w	r2, #0
 8002712:	f04f 0300 	mov.w	r3, #0
 8002716:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800271a:	4629      	mov	r1, r5
 800271c:	008b      	lsls	r3, r1, #2
 800271e:	4621      	mov	r1, r4
 8002720:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002724:	4621      	mov	r1, r4
 8002726:	008a      	lsls	r2, r1, #2
 8002728:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800272c:	f7fd fd78 	bl	8000220 <__aeabi_uldivmod>
 8002730:	4602      	mov	r2, r0
 8002732:	460b      	mov	r3, r1
 8002734:	4b60      	ldr	r3, [pc, #384]	@ (80028b8 <UART_SetConfig+0x4e4>)
 8002736:	fba3 2302 	umull	r2, r3, r3, r2
 800273a:	095b      	lsrs	r3, r3, #5
 800273c:	011c      	lsls	r4, r3, #4
 800273e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002742:	2200      	movs	r2, #0
 8002744:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002748:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800274c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002750:	4642      	mov	r2, r8
 8002752:	464b      	mov	r3, r9
 8002754:	1891      	adds	r1, r2, r2
 8002756:	61b9      	str	r1, [r7, #24]
 8002758:	415b      	adcs	r3, r3
 800275a:	61fb      	str	r3, [r7, #28]
 800275c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002760:	4641      	mov	r1, r8
 8002762:	1851      	adds	r1, r2, r1
 8002764:	6139      	str	r1, [r7, #16]
 8002766:	4649      	mov	r1, r9
 8002768:	414b      	adcs	r3, r1
 800276a:	617b      	str	r3, [r7, #20]
 800276c:	f04f 0200 	mov.w	r2, #0
 8002770:	f04f 0300 	mov.w	r3, #0
 8002774:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002778:	4659      	mov	r1, fp
 800277a:	00cb      	lsls	r3, r1, #3
 800277c:	4651      	mov	r1, sl
 800277e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002782:	4651      	mov	r1, sl
 8002784:	00ca      	lsls	r2, r1, #3
 8002786:	4610      	mov	r0, r2
 8002788:	4619      	mov	r1, r3
 800278a:	4603      	mov	r3, r0
 800278c:	4642      	mov	r2, r8
 800278e:	189b      	adds	r3, r3, r2
 8002790:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002794:	464b      	mov	r3, r9
 8002796:	460a      	mov	r2, r1
 8002798:	eb42 0303 	adc.w	r3, r2, r3
 800279c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80027a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	2200      	movs	r2, #0
 80027a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80027aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80027ac:	f04f 0200 	mov.w	r2, #0
 80027b0:	f04f 0300 	mov.w	r3, #0
 80027b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80027b8:	4649      	mov	r1, r9
 80027ba:	008b      	lsls	r3, r1, #2
 80027bc:	4641      	mov	r1, r8
 80027be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80027c2:	4641      	mov	r1, r8
 80027c4:	008a      	lsls	r2, r1, #2
 80027c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80027ca:	f7fd fd29 	bl	8000220 <__aeabi_uldivmod>
 80027ce:	4602      	mov	r2, r0
 80027d0:	460b      	mov	r3, r1
 80027d2:	4611      	mov	r1, r2
 80027d4:	4b38      	ldr	r3, [pc, #224]	@ (80028b8 <UART_SetConfig+0x4e4>)
 80027d6:	fba3 2301 	umull	r2, r3, r3, r1
 80027da:	095b      	lsrs	r3, r3, #5
 80027dc:	2264      	movs	r2, #100	@ 0x64
 80027de:	fb02 f303 	mul.w	r3, r2, r3
 80027e2:	1acb      	subs	r3, r1, r3
 80027e4:	011b      	lsls	r3, r3, #4
 80027e6:	3332      	adds	r3, #50	@ 0x32
 80027e8:	4a33      	ldr	r2, [pc, #204]	@ (80028b8 <UART_SetConfig+0x4e4>)
 80027ea:	fba2 2303 	umull	r2, r3, r2, r3
 80027ee:	095b      	lsrs	r3, r3, #5
 80027f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027f4:	441c      	add	r4, r3
 80027f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80027fa:	2200      	movs	r2, #0
 80027fc:	673b      	str	r3, [r7, #112]	@ 0x70
 80027fe:	677a      	str	r2, [r7, #116]	@ 0x74
 8002800:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002804:	4642      	mov	r2, r8
 8002806:	464b      	mov	r3, r9
 8002808:	1891      	adds	r1, r2, r2
 800280a:	60b9      	str	r1, [r7, #8]
 800280c:	415b      	adcs	r3, r3
 800280e:	60fb      	str	r3, [r7, #12]
 8002810:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002814:	4641      	mov	r1, r8
 8002816:	1851      	adds	r1, r2, r1
 8002818:	6039      	str	r1, [r7, #0]
 800281a:	4649      	mov	r1, r9
 800281c:	414b      	adcs	r3, r1
 800281e:	607b      	str	r3, [r7, #4]
 8002820:	f04f 0200 	mov.w	r2, #0
 8002824:	f04f 0300 	mov.w	r3, #0
 8002828:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800282c:	4659      	mov	r1, fp
 800282e:	00cb      	lsls	r3, r1, #3
 8002830:	4651      	mov	r1, sl
 8002832:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002836:	4651      	mov	r1, sl
 8002838:	00ca      	lsls	r2, r1, #3
 800283a:	4610      	mov	r0, r2
 800283c:	4619      	mov	r1, r3
 800283e:	4603      	mov	r3, r0
 8002840:	4642      	mov	r2, r8
 8002842:	189b      	adds	r3, r3, r2
 8002844:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002846:	464b      	mov	r3, r9
 8002848:	460a      	mov	r2, r1
 800284a:	eb42 0303 	adc.w	r3, r2, r3
 800284e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	2200      	movs	r2, #0
 8002858:	663b      	str	r3, [r7, #96]	@ 0x60
 800285a:	667a      	str	r2, [r7, #100]	@ 0x64
 800285c:	f04f 0200 	mov.w	r2, #0
 8002860:	f04f 0300 	mov.w	r3, #0
 8002864:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002868:	4649      	mov	r1, r9
 800286a:	008b      	lsls	r3, r1, #2
 800286c:	4641      	mov	r1, r8
 800286e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002872:	4641      	mov	r1, r8
 8002874:	008a      	lsls	r2, r1, #2
 8002876:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800287a:	f7fd fcd1 	bl	8000220 <__aeabi_uldivmod>
 800287e:	4602      	mov	r2, r0
 8002880:	460b      	mov	r3, r1
 8002882:	4b0d      	ldr	r3, [pc, #52]	@ (80028b8 <UART_SetConfig+0x4e4>)
 8002884:	fba3 1302 	umull	r1, r3, r3, r2
 8002888:	095b      	lsrs	r3, r3, #5
 800288a:	2164      	movs	r1, #100	@ 0x64
 800288c:	fb01 f303 	mul.w	r3, r1, r3
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	011b      	lsls	r3, r3, #4
 8002894:	3332      	adds	r3, #50	@ 0x32
 8002896:	4a08      	ldr	r2, [pc, #32]	@ (80028b8 <UART_SetConfig+0x4e4>)
 8002898:	fba2 2303 	umull	r2, r3, r2, r3
 800289c:	095b      	lsrs	r3, r3, #5
 800289e:	f003 020f 	and.w	r2, r3, #15
 80028a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4422      	add	r2, r4
 80028aa:	609a      	str	r2, [r3, #8]
}
 80028ac:	bf00      	nop
 80028ae:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80028b2:	46bd      	mov	sp, r7
 80028b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028b8:	51eb851f 	.word	0x51eb851f

080028bc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80028bc:	b480      	push	{r7}
 80028be:	b085      	sub	sp, #20
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	4603      	mov	r3, r0
 80028c4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80028c6:	2300      	movs	r3, #0
 80028c8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80028ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80028ce:	2b84      	cmp	r3, #132	@ 0x84
 80028d0:	d005      	beq.n	80028de <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80028d2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	4413      	add	r3, r2
 80028da:	3303      	adds	r3, #3
 80028dc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80028de:	68fb      	ldr	r3, [r7, #12]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3714      	adds	r7, #20
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr

080028ec <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80028f2:	f3ef 8305 	mrs	r3, IPSR
 80028f6:	607b      	str	r3, [r7, #4]
  return(result);
 80028f8:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	bf14      	ite	ne
 80028fe:	2301      	movne	r3, #1
 8002900:	2300      	moveq	r3, #0
 8002902:	b2db      	uxtb	r3, r3
}
 8002904:	4618      	mov	r0, r3
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr

08002910 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002914:	f001 f92a 	bl	8003b6c <vTaskStartScheduler>
  
  return osOK;
 8002918:	2300      	movs	r3, #0
}
 800291a:	4618      	mov	r0, r3
 800291c:	bd80      	pop	{r7, pc}

0800291e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800291e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002920:	b089      	sub	sp, #36	@ 0x24
 8002922:	af04      	add	r7, sp, #16
 8002924:	6078      	str	r0, [r7, #4]
 8002926:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	695b      	ldr	r3, [r3, #20]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d020      	beq.n	8002972 <osThreadCreate+0x54>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	699b      	ldr	r3, [r3, #24]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d01c      	beq.n	8002972 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	685c      	ldr	r4, [r3, #4]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	691e      	ldr	r6, [r3, #16]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800294a:	4618      	mov	r0, r3
 800294c:	f7ff ffb6 	bl	80028bc <makeFreeRtosPriority>
 8002950:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	695b      	ldr	r3, [r3, #20]
 8002956:	687a      	ldr	r2, [r7, #4]
 8002958:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800295a:	9202      	str	r2, [sp, #8]
 800295c:	9301      	str	r3, [sp, #4]
 800295e:	9100      	str	r1, [sp, #0]
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	4632      	mov	r2, r6
 8002964:	4629      	mov	r1, r5
 8002966:	4620      	mov	r0, r4
 8002968:	f000 ff32 	bl	80037d0 <xTaskCreateStatic>
 800296c:	4603      	mov	r3, r0
 800296e:	60fb      	str	r3, [r7, #12]
 8002970:	e01c      	b.n	80029ac <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	685c      	ldr	r4, [r3, #4]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800297e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002986:	4618      	mov	r0, r3
 8002988:	f7ff ff98 	bl	80028bc <makeFreeRtosPriority>
 800298c:	4602      	mov	r2, r0
 800298e:	f107 030c 	add.w	r3, r7, #12
 8002992:	9301      	str	r3, [sp, #4]
 8002994:	9200      	str	r2, [sp, #0]
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	4632      	mov	r2, r6
 800299a:	4629      	mov	r1, r5
 800299c:	4620      	mov	r0, r4
 800299e:	f000 ff77 	bl	8003890 <xTaskCreate>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d001      	beq.n	80029ac <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80029a8:	2300      	movs	r3, #0
 80029aa:	e000      	b.n	80029ae <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80029ac:	68fb      	ldr	r3, [r7, #12]
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3714      	adds	r7, #20
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080029b6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80029b6:	b580      	push	{r7, lr}
 80029b8:	b084      	sub	sp, #16
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d001      	beq.n	80029cc <osDelay+0x16>
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	e000      	b.n	80029ce <osDelay+0x18>
 80029cc:	2301      	movs	r3, #1
 80029ce:	4618      	mov	r0, r3
 80029d0:	f001 f896 	bl	8003b00 <vTaskDelay>
  
  return osOK;
 80029d4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3710      	adds	r7, #16
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 80029de:	b580      	push	{r7, lr}
 80029e0:	b086      	sub	sp, #24
 80029e2:	af02      	add	r7, sp, #8
 80029e4:	6078      	str	r0, [r7, #4]
 80029e6:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d00f      	beq.n	8002a10 <osSemaphoreCreate+0x32>
    if (count == 1) {
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d10a      	bne.n	8002a0c <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	2203      	movs	r2, #3
 80029fc:	9200      	str	r2, [sp, #0]
 80029fe:	2200      	movs	r2, #0
 8002a00:	2100      	movs	r1, #0
 8002a02:	2001      	movs	r0, #1
 8002a04:	f000 f9c0 	bl	8002d88 <xQueueGenericCreateStatic>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	e016      	b.n	8002a3a <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	e014      	b.n	8002a3a <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d110      	bne.n	8002a38 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8002a16:	2203      	movs	r2, #3
 8002a18:	2100      	movs	r1, #0
 8002a1a:	2001      	movs	r0, #1
 8002a1c:	f000 fa31 	bl	8002e82 <xQueueGenericCreate>
 8002a20:	60f8      	str	r0, [r7, #12]
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d005      	beq.n	8002a34 <osSemaphoreCreate+0x56>
 8002a28:	2300      	movs	r3, #0
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f000 fa82 	bl	8002f38 <xQueueGenericSend>
      return sema;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	e000      	b.n	8002a3a <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8002a38:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
	...

08002a44 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
 8002a4c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8002a4e:	2300      	movs	r3, #0
 8002a50:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d101      	bne.n	8002a5c <osSemaphoreWait+0x18>
    return osErrorParameter;
 8002a58:	2380      	movs	r3, #128	@ 0x80
 8002a5a:	e03a      	b.n	8002ad2 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a66:	d103      	bne.n	8002a70 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8002a68:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002a6c:	60fb      	str	r3, [r7, #12]
 8002a6e:	e009      	b.n	8002a84 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d006      	beq.n	8002a84 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d101      	bne.n	8002a84 <osSemaphoreWait+0x40>
      ticks = 1;
 8002a80:	2301      	movs	r3, #1
 8002a82:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8002a84:	f7ff ff32 	bl	80028ec <inHandlerMode>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d017      	beq.n	8002abe <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8002a8e:	f107 0308 	add.w	r3, r7, #8
 8002a92:	461a      	mov	r2, r3
 8002a94:	2100      	movs	r1, #0
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f000 fcf0 	bl	800347c <xQueueReceiveFromISR>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d001      	beq.n	8002aa6 <osSemaphoreWait+0x62>
      return osErrorOS;
 8002aa2:	23ff      	movs	r3, #255	@ 0xff
 8002aa4:	e015      	b.n	8002ad2 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d011      	beq.n	8002ad0 <osSemaphoreWait+0x8c>
 8002aac:	4b0b      	ldr	r3, [pc, #44]	@ (8002adc <osSemaphoreWait+0x98>)
 8002aae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ab2:	601a      	str	r2, [r3, #0]
 8002ab4:	f3bf 8f4f 	dsb	sy
 8002ab8:	f3bf 8f6f 	isb	sy
 8002abc:	e008      	b.n	8002ad0 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8002abe:	68f9      	ldr	r1, [r7, #12]
 8002ac0:	6878      	ldr	r0, [r7, #4]
 8002ac2:	f000 fbcb 	bl	800325c <xQueueSemaphoreTake>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d001      	beq.n	8002ad0 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8002acc:	23ff      	movs	r3, #255	@ 0xff
 8002ace:	e000      	b.n	8002ad2 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8002ad0:	2300      	movs	r3, #0
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3710      	adds	r7, #16
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	e000ed04 	.word	0xe000ed04

08002ae0 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b084      	sub	sp, #16
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8002aec:	2300      	movs	r3, #0
 8002aee:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8002af0:	f7ff fefc 	bl	80028ec <inHandlerMode>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d016      	beq.n	8002b28 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8002afa:	f107 0308 	add.w	r3, r7, #8
 8002afe:	4619      	mov	r1, r3
 8002b00:	6878      	ldr	r0, [r7, #4]
 8002b02:	f000 fb1b 	bl	800313c <xQueueGiveFromISR>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d001      	beq.n	8002b10 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8002b0c:	23ff      	movs	r3, #255	@ 0xff
 8002b0e:	e017      	b.n	8002b40 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d013      	beq.n	8002b3e <osSemaphoreRelease+0x5e>
 8002b16:	4b0c      	ldr	r3, [pc, #48]	@ (8002b48 <osSemaphoreRelease+0x68>)
 8002b18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b1c:	601a      	str	r2, [r3, #0]
 8002b1e:	f3bf 8f4f 	dsb	sy
 8002b22:	f3bf 8f6f 	isb	sy
 8002b26:	e00a      	b.n	8002b3e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8002b28:	2300      	movs	r3, #0
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	2100      	movs	r1, #0
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f000 fa02 	bl	8002f38 <xQueueGenericSend>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d001      	beq.n	8002b3e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8002b3a:	23ff      	movs	r3, #255	@ 0xff
 8002b3c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3710      	adds	r7, #16
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	e000ed04 	.word	0xe000ed04

08002b4c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	f103 0208 	add.w	r2, r3, #8
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002b64:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f103 0208 	add.w	r2, r3, #8
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f103 0208 	add.w	r2, r3, #8
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002b80:	bf00      	nop
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr

08002b8c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2200      	movs	r2, #0
 8002b98:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002b9a:	bf00      	nop
 8002b9c:	370c      	adds	r7, #12
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr

08002ba6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002ba6:	b480      	push	{r7}
 8002ba8:	b085      	sub	sp, #20
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]
 8002bae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	68fa      	ldr	r2, [r7, #12]
 8002bba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	689a      	ldr	r2, [r3, #8]
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	683a      	ldr	r2, [r7, #0]
 8002bca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	683a      	ldr	r2, [r7, #0]
 8002bd0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	1c5a      	adds	r2, r3, #1
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	601a      	str	r2, [r3, #0]
}
 8002be2:	bf00      	nop
 8002be4:	3714      	adds	r7, #20
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr

08002bee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002bee:	b480      	push	{r7}
 8002bf0:	b085      	sub	sp, #20
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	6078      	str	r0, [r7, #4]
 8002bf6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002c04:	d103      	bne.n	8002c0e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	60fb      	str	r3, [r7, #12]
 8002c0c:	e00c      	b.n	8002c28 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	3308      	adds	r3, #8
 8002c12:	60fb      	str	r3, [r7, #12]
 8002c14:	e002      	b.n	8002c1c <vListInsert+0x2e>
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	60fb      	str	r3, [r7, #12]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	68ba      	ldr	r2, [r7, #8]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d2f6      	bcs.n	8002c16 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	685a      	ldr	r2, [r3, #4]
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	683a      	ldr	r2, [r7, #0]
 8002c36:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	683a      	ldr	r2, [r7, #0]
 8002c42:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	1c5a      	adds	r2, r3, #1
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	601a      	str	r2, [r3, #0]
}
 8002c54:	bf00      	nop
 8002c56:	3714      	adds	r7, #20
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002c60:	b480      	push	{r7}
 8002c62:	b085      	sub	sp, #20
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	691b      	ldr	r3, [r3, #16]
 8002c6c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	6892      	ldr	r2, [r2, #8]
 8002c76:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	687a      	ldr	r2, [r7, #4]
 8002c7e:	6852      	ldr	r2, [r2, #4]
 8002c80:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	687a      	ldr	r2, [r7, #4]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d103      	bne.n	8002c94 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	689a      	ldr	r2, [r3, #8]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	1e5a      	subs	r2, r3, #1
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3714      	adds	r7, #20
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr

08002cb4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d10b      	bne.n	8002ce0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002cc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ccc:	f383 8811 	msr	BASEPRI, r3
 8002cd0:	f3bf 8f6f 	isb	sy
 8002cd4:	f3bf 8f4f 	dsb	sy
 8002cd8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002cda:	bf00      	nop
 8002cdc:	bf00      	nop
 8002cde:	e7fd      	b.n	8002cdc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002ce0:	f001 fea2 	bl	8004a28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cec:	68f9      	ldr	r1, [r7, #12]
 8002cee:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002cf0:	fb01 f303 	mul.w	r3, r1, r3
 8002cf4:	441a      	add	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d10:	3b01      	subs	r3, #1
 8002d12:	68f9      	ldr	r1, [r7, #12]
 8002d14:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002d16:	fb01 f303 	mul.w	r3, r1, r3
 8002d1a:	441a      	add	r2, r3
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	22ff      	movs	r2, #255	@ 0xff
 8002d24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	22ff      	movs	r2, #255	@ 0xff
 8002d2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d114      	bne.n	8002d60 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	691b      	ldr	r3, [r3, #16]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d01a      	beq.n	8002d74 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	3310      	adds	r3, #16
 8002d42:	4618      	mov	r0, r3
 8002d44:	f001 f95c 	bl	8004000 <xTaskRemoveFromEventList>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d012      	beq.n	8002d74 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8002d84 <xQueueGenericReset+0xd0>)
 8002d50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d54:	601a      	str	r2, [r3, #0]
 8002d56:	f3bf 8f4f 	dsb	sy
 8002d5a:	f3bf 8f6f 	isb	sy
 8002d5e:	e009      	b.n	8002d74 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	3310      	adds	r3, #16
 8002d64:	4618      	mov	r0, r3
 8002d66:	f7ff fef1 	bl	8002b4c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	3324      	adds	r3, #36	@ 0x24
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7ff feec 	bl	8002b4c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002d74:	f001 fe8a 	bl	8004a8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002d78:	2301      	movs	r3, #1
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3710      	adds	r7, #16
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	e000ed04 	.word	0xe000ed04

08002d88 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b08e      	sub	sp, #56	@ 0x38
 8002d8c:	af02      	add	r7, sp, #8
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	607a      	str	r2, [r7, #4]
 8002d94:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d10b      	bne.n	8002db4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002da0:	f383 8811 	msr	BASEPRI, r3
 8002da4:	f3bf 8f6f 	isb	sy
 8002da8:	f3bf 8f4f 	dsb	sy
 8002dac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002dae:	bf00      	nop
 8002db0:	bf00      	nop
 8002db2:	e7fd      	b.n	8002db0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d10b      	bne.n	8002dd2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dbe:	f383 8811 	msr	BASEPRI, r3
 8002dc2:	f3bf 8f6f 	isb	sy
 8002dc6:	f3bf 8f4f 	dsb	sy
 8002dca:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002dcc:	bf00      	nop
 8002dce:	bf00      	nop
 8002dd0:	e7fd      	b.n	8002dce <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d002      	beq.n	8002dde <xQueueGenericCreateStatic+0x56>
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d001      	beq.n	8002de2 <xQueueGenericCreateStatic+0x5a>
 8002dde:	2301      	movs	r3, #1
 8002de0:	e000      	b.n	8002de4 <xQueueGenericCreateStatic+0x5c>
 8002de2:	2300      	movs	r3, #0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d10b      	bne.n	8002e00 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dec:	f383 8811 	msr	BASEPRI, r3
 8002df0:	f3bf 8f6f 	isb	sy
 8002df4:	f3bf 8f4f 	dsb	sy
 8002df8:	623b      	str	r3, [r7, #32]
}
 8002dfa:	bf00      	nop
 8002dfc:	bf00      	nop
 8002dfe:	e7fd      	b.n	8002dfc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d102      	bne.n	8002e0c <xQueueGenericCreateStatic+0x84>
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d101      	bne.n	8002e10 <xQueueGenericCreateStatic+0x88>
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e000      	b.n	8002e12 <xQueueGenericCreateStatic+0x8a>
 8002e10:	2300      	movs	r3, #0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d10b      	bne.n	8002e2e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002e16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e1a:	f383 8811 	msr	BASEPRI, r3
 8002e1e:	f3bf 8f6f 	isb	sy
 8002e22:	f3bf 8f4f 	dsb	sy
 8002e26:	61fb      	str	r3, [r7, #28]
}
 8002e28:	bf00      	nop
 8002e2a:	bf00      	nop
 8002e2c:	e7fd      	b.n	8002e2a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002e2e:	2348      	movs	r3, #72	@ 0x48
 8002e30:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	2b48      	cmp	r3, #72	@ 0x48
 8002e36:	d00b      	beq.n	8002e50 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002e38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e3c:	f383 8811 	msr	BASEPRI, r3
 8002e40:	f3bf 8f6f 	isb	sy
 8002e44:	f3bf 8f4f 	dsb	sy
 8002e48:	61bb      	str	r3, [r7, #24]
}
 8002e4a:	bf00      	nop
 8002e4c:	bf00      	nop
 8002e4e:	e7fd      	b.n	8002e4c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002e50:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d00d      	beq.n	8002e78 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002e5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e5e:	2201      	movs	r2, #1
 8002e60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002e64:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e6a:	9300      	str	r3, [sp, #0]
 8002e6c:	4613      	mov	r3, r2
 8002e6e:	687a      	ldr	r2, [r7, #4]
 8002e70:	68b9      	ldr	r1, [r7, #8]
 8002e72:	68f8      	ldr	r0, [r7, #12]
 8002e74:	f000 f840 	bl	8002ef8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3730      	adds	r7, #48	@ 0x30
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}

08002e82 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002e82:	b580      	push	{r7, lr}
 8002e84:	b08a      	sub	sp, #40	@ 0x28
 8002e86:	af02      	add	r7, sp, #8
 8002e88:	60f8      	str	r0, [r7, #12]
 8002e8a:	60b9      	str	r1, [r7, #8]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d10b      	bne.n	8002eae <xQueueGenericCreate+0x2c>
	__asm volatile
 8002e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e9a:	f383 8811 	msr	BASEPRI, r3
 8002e9e:	f3bf 8f6f 	isb	sy
 8002ea2:	f3bf 8f4f 	dsb	sy
 8002ea6:	613b      	str	r3, [r7, #16]
}
 8002ea8:	bf00      	nop
 8002eaa:	bf00      	nop
 8002eac:	e7fd      	b.n	8002eaa <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	68ba      	ldr	r2, [r7, #8]
 8002eb2:	fb02 f303 	mul.w	r3, r2, r3
 8002eb6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	3348      	adds	r3, #72	@ 0x48
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f001 fed5 	bl	8004c6c <pvPortMalloc>
 8002ec2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002ec4:	69bb      	ldr	r3, [r7, #24]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d011      	beq.n	8002eee <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002eca:	69bb      	ldr	r3, [r7, #24]
 8002ecc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	3348      	adds	r3, #72	@ 0x48
 8002ed2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002ed4:	69bb      	ldr	r3, [r7, #24]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002edc:	79fa      	ldrb	r2, [r7, #7]
 8002ede:	69bb      	ldr	r3, [r7, #24]
 8002ee0:	9300      	str	r3, [sp, #0]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	697a      	ldr	r2, [r7, #20]
 8002ee6:	68b9      	ldr	r1, [r7, #8]
 8002ee8:	68f8      	ldr	r0, [r7, #12]
 8002eea:	f000 f805 	bl	8002ef8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002eee:	69bb      	ldr	r3, [r7, #24]
	}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3720      	adds	r7, #32
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	60f8      	str	r0, [r7, #12]
 8002f00:	60b9      	str	r1, [r7, #8]
 8002f02:	607a      	str	r2, [r7, #4]
 8002f04:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d103      	bne.n	8002f14 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002f0c:	69bb      	ldr	r3, [r7, #24]
 8002f0e:	69ba      	ldr	r2, [r7, #24]
 8002f10:	601a      	str	r2, [r3, #0]
 8002f12:	e002      	b.n	8002f1a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002f1a:	69bb      	ldr	r3, [r7, #24]
 8002f1c:	68fa      	ldr	r2, [r7, #12]
 8002f1e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	68ba      	ldr	r2, [r7, #8]
 8002f24:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002f26:	2101      	movs	r1, #1
 8002f28:	69b8      	ldr	r0, [r7, #24]
 8002f2a:	f7ff fec3 	bl	8002cb4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002f2e:	bf00      	nop
 8002f30:	3710      	adds	r7, #16
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
	...

08002f38 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b08e      	sub	sp, #56	@ 0x38
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	60f8      	str	r0, [r7, #12]
 8002f40:	60b9      	str	r1, [r7, #8]
 8002f42:	607a      	str	r2, [r7, #4]
 8002f44:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002f46:	2300      	movs	r3, #0
 8002f48:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d10b      	bne.n	8002f6c <xQueueGenericSend+0x34>
	__asm volatile
 8002f54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f58:	f383 8811 	msr	BASEPRI, r3
 8002f5c:	f3bf 8f6f 	isb	sy
 8002f60:	f3bf 8f4f 	dsb	sy
 8002f64:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002f66:	bf00      	nop
 8002f68:	bf00      	nop
 8002f6a:	e7fd      	b.n	8002f68 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d103      	bne.n	8002f7a <xQueueGenericSend+0x42>
 8002f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d101      	bne.n	8002f7e <xQueueGenericSend+0x46>
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e000      	b.n	8002f80 <xQueueGenericSend+0x48>
 8002f7e:	2300      	movs	r3, #0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d10b      	bne.n	8002f9c <xQueueGenericSend+0x64>
	__asm volatile
 8002f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f88:	f383 8811 	msr	BASEPRI, r3
 8002f8c:	f3bf 8f6f 	isb	sy
 8002f90:	f3bf 8f4f 	dsb	sy
 8002f94:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002f96:	bf00      	nop
 8002f98:	bf00      	nop
 8002f9a:	e7fd      	b.n	8002f98 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d103      	bne.n	8002faa <xQueueGenericSend+0x72>
 8002fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d101      	bne.n	8002fae <xQueueGenericSend+0x76>
 8002faa:	2301      	movs	r3, #1
 8002fac:	e000      	b.n	8002fb0 <xQueueGenericSend+0x78>
 8002fae:	2300      	movs	r3, #0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d10b      	bne.n	8002fcc <xQueueGenericSend+0x94>
	__asm volatile
 8002fb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fb8:	f383 8811 	msr	BASEPRI, r3
 8002fbc:	f3bf 8f6f 	isb	sy
 8002fc0:	f3bf 8f4f 	dsb	sy
 8002fc4:	623b      	str	r3, [r7, #32]
}
 8002fc6:	bf00      	nop
 8002fc8:	bf00      	nop
 8002fca:	e7fd      	b.n	8002fc8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002fcc:	f001 f9d8 	bl	8004380 <xTaskGetSchedulerState>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d102      	bne.n	8002fdc <xQueueGenericSend+0xa4>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d101      	bne.n	8002fe0 <xQueueGenericSend+0xa8>
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e000      	b.n	8002fe2 <xQueueGenericSend+0xaa>
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d10b      	bne.n	8002ffe <xQueueGenericSend+0xc6>
	__asm volatile
 8002fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fea:	f383 8811 	msr	BASEPRI, r3
 8002fee:	f3bf 8f6f 	isb	sy
 8002ff2:	f3bf 8f4f 	dsb	sy
 8002ff6:	61fb      	str	r3, [r7, #28]
}
 8002ff8:	bf00      	nop
 8002ffa:	bf00      	nop
 8002ffc:	e7fd      	b.n	8002ffa <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002ffe:	f001 fd13 	bl	8004a28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003004:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003008:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800300a:	429a      	cmp	r2, r3
 800300c:	d302      	bcc.n	8003014 <xQueueGenericSend+0xdc>
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	2b02      	cmp	r3, #2
 8003012:	d129      	bne.n	8003068 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003014:	683a      	ldr	r2, [r7, #0]
 8003016:	68b9      	ldr	r1, [r7, #8]
 8003018:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800301a:	f000 fac9 	bl	80035b0 <prvCopyDataToQueue>
 800301e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003024:	2b00      	cmp	r3, #0
 8003026:	d010      	beq.n	800304a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800302a:	3324      	adds	r3, #36	@ 0x24
 800302c:	4618      	mov	r0, r3
 800302e:	f000 ffe7 	bl	8004000 <xTaskRemoveFromEventList>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	d013      	beq.n	8003060 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003038:	4b3f      	ldr	r3, [pc, #252]	@ (8003138 <xQueueGenericSend+0x200>)
 800303a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	f3bf 8f4f 	dsb	sy
 8003044:	f3bf 8f6f 	isb	sy
 8003048:	e00a      	b.n	8003060 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800304a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800304c:	2b00      	cmp	r3, #0
 800304e:	d007      	beq.n	8003060 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003050:	4b39      	ldr	r3, [pc, #228]	@ (8003138 <xQueueGenericSend+0x200>)
 8003052:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003056:	601a      	str	r2, [r3, #0]
 8003058:	f3bf 8f4f 	dsb	sy
 800305c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003060:	f001 fd14 	bl	8004a8c <vPortExitCritical>
				return pdPASS;
 8003064:	2301      	movs	r3, #1
 8003066:	e063      	b.n	8003130 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d103      	bne.n	8003076 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800306e:	f001 fd0d 	bl	8004a8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003072:	2300      	movs	r3, #0
 8003074:	e05c      	b.n	8003130 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003076:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003078:	2b00      	cmp	r3, #0
 800307a:	d106      	bne.n	800308a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800307c:	f107 0314 	add.w	r3, r7, #20
 8003080:	4618      	mov	r0, r3
 8003082:	f001 f821 	bl	80040c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003086:	2301      	movs	r3, #1
 8003088:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800308a:	f001 fcff 	bl	8004a8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800308e:	f000 fdcf 	bl	8003c30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003092:	f001 fcc9 	bl	8004a28 <vPortEnterCritical>
 8003096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003098:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800309c:	b25b      	sxtb	r3, r3
 800309e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80030a2:	d103      	bne.n	80030ac <xQueueGenericSend+0x174>
 80030a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030a6:	2200      	movs	r2, #0
 80030a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030ae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80030b2:	b25b      	sxtb	r3, r3
 80030b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80030b8:	d103      	bne.n	80030c2 <xQueueGenericSend+0x18a>
 80030ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80030c2:	f001 fce3 	bl	8004a8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80030c6:	1d3a      	adds	r2, r7, #4
 80030c8:	f107 0314 	add.w	r3, r7, #20
 80030cc:	4611      	mov	r1, r2
 80030ce:	4618      	mov	r0, r3
 80030d0:	f001 f810 	bl	80040f4 <xTaskCheckForTimeOut>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d124      	bne.n	8003124 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80030da:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80030dc:	f000 fb60 	bl	80037a0 <prvIsQueueFull>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d018      	beq.n	8003118 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80030e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030e8:	3310      	adds	r3, #16
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	4611      	mov	r1, r2
 80030ee:	4618      	mov	r0, r3
 80030f0:	f000 ff60 	bl	8003fb4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80030f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80030f6:	f000 faeb 	bl	80036d0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80030fa:	f000 fda7 	bl	8003c4c <xTaskResumeAll>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	f47f af7c 	bne.w	8002ffe <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003106:	4b0c      	ldr	r3, [pc, #48]	@ (8003138 <xQueueGenericSend+0x200>)
 8003108:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800310c:	601a      	str	r2, [r3, #0]
 800310e:	f3bf 8f4f 	dsb	sy
 8003112:	f3bf 8f6f 	isb	sy
 8003116:	e772      	b.n	8002ffe <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003118:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800311a:	f000 fad9 	bl	80036d0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800311e:	f000 fd95 	bl	8003c4c <xTaskResumeAll>
 8003122:	e76c      	b.n	8002ffe <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003124:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003126:	f000 fad3 	bl	80036d0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800312a:	f000 fd8f 	bl	8003c4c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800312e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003130:	4618      	mov	r0, r3
 8003132:	3738      	adds	r7, #56	@ 0x38
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}
 8003138:	e000ed04 	.word	0xe000ed04

0800313c <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b08e      	sub	sp, #56	@ 0x38
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800314a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800314c:	2b00      	cmp	r3, #0
 800314e:	d10b      	bne.n	8003168 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8003150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003154:	f383 8811 	msr	BASEPRI, r3
 8003158:	f3bf 8f6f 	isb	sy
 800315c:	f3bf 8f4f 	dsb	sy
 8003160:	623b      	str	r3, [r7, #32]
}
 8003162:	bf00      	nop
 8003164:	bf00      	nop
 8003166:	e7fd      	b.n	8003164 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800316a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316c:	2b00      	cmp	r3, #0
 800316e:	d00b      	beq.n	8003188 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8003170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003174:	f383 8811 	msr	BASEPRI, r3
 8003178:	f3bf 8f6f 	isb	sy
 800317c:	f3bf 8f4f 	dsb	sy
 8003180:	61fb      	str	r3, [r7, #28]
}
 8003182:	bf00      	nop
 8003184:	bf00      	nop
 8003186:	e7fd      	b.n	8003184 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d103      	bne.n	8003198 <xQueueGiveFromISR+0x5c>
 8003190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d101      	bne.n	800319c <xQueueGiveFromISR+0x60>
 8003198:	2301      	movs	r3, #1
 800319a:	e000      	b.n	800319e <xQueueGiveFromISR+0x62>
 800319c:	2300      	movs	r3, #0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d10b      	bne.n	80031ba <xQueueGiveFromISR+0x7e>
	__asm volatile
 80031a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031a6:	f383 8811 	msr	BASEPRI, r3
 80031aa:	f3bf 8f6f 	isb	sy
 80031ae:	f3bf 8f4f 	dsb	sy
 80031b2:	61bb      	str	r3, [r7, #24]
}
 80031b4:	bf00      	nop
 80031b6:	bf00      	nop
 80031b8:	e7fd      	b.n	80031b6 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80031ba:	f001 fd15 	bl	8004be8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80031be:	f3ef 8211 	mrs	r2, BASEPRI
 80031c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031c6:	f383 8811 	msr	BASEPRI, r3
 80031ca:	f3bf 8f6f 	isb	sy
 80031ce:	f3bf 8f4f 	dsb	sy
 80031d2:	617a      	str	r2, [r7, #20]
 80031d4:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80031d6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80031d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80031da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031de:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80031e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d22b      	bcs.n	8003242 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80031ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80031f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80031f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031f6:	1c5a      	adds	r2, r3, #1
 80031f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031fa:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80031fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003200:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003204:	d112      	bne.n	800322c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800320a:	2b00      	cmp	r3, #0
 800320c:	d016      	beq.n	800323c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800320e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003210:	3324      	adds	r3, #36	@ 0x24
 8003212:	4618      	mov	r0, r3
 8003214:	f000 fef4 	bl	8004000 <xTaskRemoveFromEventList>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00e      	beq.n	800323c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d00b      	beq.n	800323c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	2201      	movs	r2, #1
 8003228:	601a      	str	r2, [r3, #0]
 800322a:	e007      	b.n	800323c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800322c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003230:	3301      	adds	r3, #1
 8003232:	b2db      	uxtb	r3, r3
 8003234:	b25a      	sxtb	r2, r3
 8003236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003238:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800323c:	2301      	movs	r3, #1
 800323e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003240:	e001      	b.n	8003246 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003242:	2300      	movs	r3, #0
 8003244:	637b      	str	r3, [r7, #52]	@ 0x34
 8003246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003248:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003250:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003252:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8003254:	4618      	mov	r0, r3
 8003256:	3738      	adds	r7, #56	@ 0x38
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}

0800325c <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b08e      	sub	sp, #56	@ 0x38
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8003266:	2300      	movs	r3, #0
 8003268:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800326e:	2300      	movs	r3, #0
 8003270:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003274:	2b00      	cmp	r3, #0
 8003276:	d10b      	bne.n	8003290 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8003278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800327c:	f383 8811 	msr	BASEPRI, r3
 8003280:	f3bf 8f6f 	isb	sy
 8003284:	f3bf 8f4f 	dsb	sy
 8003288:	623b      	str	r3, [r7, #32]
}
 800328a:	bf00      	nop
 800328c:	bf00      	nop
 800328e:	e7fd      	b.n	800328c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003294:	2b00      	cmp	r3, #0
 8003296:	d00b      	beq.n	80032b0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8003298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800329c:	f383 8811 	msr	BASEPRI, r3
 80032a0:	f3bf 8f6f 	isb	sy
 80032a4:	f3bf 8f4f 	dsb	sy
 80032a8:	61fb      	str	r3, [r7, #28]
}
 80032aa:	bf00      	nop
 80032ac:	bf00      	nop
 80032ae:	e7fd      	b.n	80032ac <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80032b0:	f001 f866 	bl	8004380 <xTaskGetSchedulerState>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d102      	bne.n	80032c0 <xQueueSemaphoreTake+0x64>
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d101      	bne.n	80032c4 <xQueueSemaphoreTake+0x68>
 80032c0:	2301      	movs	r3, #1
 80032c2:	e000      	b.n	80032c6 <xQueueSemaphoreTake+0x6a>
 80032c4:	2300      	movs	r3, #0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d10b      	bne.n	80032e2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80032ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032ce:	f383 8811 	msr	BASEPRI, r3
 80032d2:	f3bf 8f6f 	isb	sy
 80032d6:	f3bf 8f4f 	dsb	sy
 80032da:	61bb      	str	r3, [r7, #24]
}
 80032dc:	bf00      	nop
 80032de:	bf00      	nop
 80032e0:	e7fd      	b.n	80032de <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80032e2:	f001 fba1 	bl	8004a28 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80032e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032ea:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80032ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d024      	beq.n	800333c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80032f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032f4:	1e5a      	subs	r2, r3, #1
 80032f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032f8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80032fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d104      	bne.n	800330c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003302:	f001 f9e9 	bl	80046d8 <pvTaskIncrementMutexHeldCount>
 8003306:	4602      	mov	r2, r0
 8003308:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800330a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800330c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800330e:	691b      	ldr	r3, [r3, #16]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d00f      	beq.n	8003334 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003316:	3310      	adds	r3, #16
 8003318:	4618      	mov	r0, r3
 800331a:	f000 fe71 	bl	8004000 <xTaskRemoveFromEventList>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d007      	beq.n	8003334 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003324:	4b54      	ldr	r3, [pc, #336]	@ (8003478 <xQueueSemaphoreTake+0x21c>)
 8003326:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800332a:	601a      	str	r2, [r3, #0]
 800332c:	f3bf 8f4f 	dsb	sy
 8003330:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003334:	f001 fbaa 	bl	8004a8c <vPortExitCritical>
				return pdPASS;
 8003338:	2301      	movs	r3, #1
 800333a:	e098      	b.n	800346e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d112      	bne.n	8003368 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003344:	2b00      	cmp	r3, #0
 8003346:	d00b      	beq.n	8003360 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8003348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800334c:	f383 8811 	msr	BASEPRI, r3
 8003350:	f3bf 8f6f 	isb	sy
 8003354:	f3bf 8f4f 	dsb	sy
 8003358:	617b      	str	r3, [r7, #20]
}
 800335a:	bf00      	nop
 800335c:	bf00      	nop
 800335e:	e7fd      	b.n	800335c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003360:	f001 fb94 	bl	8004a8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003364:	2300      	movs	r3, #0
 8003366:	e082      	b.n	800346e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800336a:	2b00      	cmp	r3, #0
 800336c:	d106      	bne.n	800337c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800336e:	f107 030c 	add.w	r3, r7, #12
 8003372:	4618      	mov	r0, r3
 8003374:	f000 fea8 	bl	80040c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003378:	2301      	movs	r3, #1
 800337a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800337c:	f001 fb86 	bl	8004a8c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003380:	f000 fc56 	bl	8003c30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003384:	f001 fb50 	bl	8004a28 <vPortEnterCritical>
 8003388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800338a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800338e:	b25b      	sxtb	r3, r3
 8003390:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003394:	d103      	bne.n	800339e <xQueueSemaphoreTake+0x142>
 8003396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003398:	2200      	movs	r2, #0
 800339a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800339e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80033a4:	b25b      	sxtb	r3, r3
 80033a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80033aa:	d103      	bne.n	80033b4 <xQueueSemaphoreTake+0x158>
 80033ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033ae:	2200      	movs	r2, #0
 80033b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80033b4:	f001 fb6a 	bl	8004a8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80033b8:	463a      	mov	r2, r7
 80033ba:	f107 030c 	add.w	r3, r7, #12
 80033be:	4611      	mov	r1, r2
 80033c0:	4618      	mov	r0, r3
 80033c2:	f000 fe97 	bl	80040f4 <xTaskCheckForTimeOut>
 80033c6:	4603      	mov	r3, r0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d132      	bne.n	8003432 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80033cc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80033ce:	f000 f9d1 	bl	8003774 <prvIsQueueEmpty>
 80033d2:	4603      	mov	r3, r0
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d026      	beq.n	8003426 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80033d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d109      	bne.n	80033f4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80033e0:	f001 fb22 	bl	8004a28 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80033e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	4618      	mov	r0, r3
 80033ea:	f000 ffe7 	bl	80043bc <xTaskPriorityInherit>
 80033ee:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80033f0:	f001 fb4c 	bl	8004a8c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80033f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033f6:	3324      	adds	r3, #36	@ 0x24
 80033f8:	683a      	ldr	r2, [r7, #0]
 80033fa:	4611      	mov	r1, r2
 80033fc:	4618      	mov	r0, r3
 80033fe:	f000 fdd9 	bl	8003fb4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003402:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003404:	f000 f964 	bl	80036d0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003408:	f000 fc20 	bl	8003c4c <xTaskResumeAll>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	f47f af67 	bne.w	80032e2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8003414:	4b18      	ldr	r3, [pc, #96]	@ (8003478 <xQueueSemaphoreTake+0x21c>)
 8003416:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800341a:	601a      	str	r2, [r3, #0]
 800341c:	f3bf 8f4f 	dsb	sy
 8003420:	f3bf 8f6f 	isb	sy
 8003424:	e75d      	b.n	80032e2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8003426:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003428:	f000 f952 	bl	80036d0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800342c:	f000 fc0e 	bl	8003c4c <xTaskResumeAll>
 8003430:	e757      	b.n	80032e2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8003432:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003434:	f000 f94c 	bl	80036d0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003438:	f000 fc08 	bl	8003c4c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800343c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800343e:	f000 f999 	bl	8003774 <prvIsQueueEmpty>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	f43f af4c 	beq.w	80032e2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800344a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800344c:	2b00      	cmp	r3, #0
 800344e:	d00d      	beq.n	800346c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8003450:	f001 faea 	bl	8004a28 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003454:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003456:	f000 f893 	bl	8003580 <prvGetDisinheritPriorityAfterTimeout>
 800345a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800345c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003462:	4618      	mov	r0, r3
 8003464:	f001 f8a8 	bl	80045b8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003468:	f001 fb10 	bl	8004a8c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800346c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800346e:	4618      	mov	r0, r3
 8003470:	3738      	adds	r7, #56	@ 0x38
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	e000ed04 	.word	0xe000ed04

0800347c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b08e      	sub	sp, #56	@ 0x38
 8003480:	af00      	add	r7, sp, #0
 8003482:	60f8      	str	r0, [r7, #12]
 8003484:	60b9      	str	r1, [r7, #8]
 8003486:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800348c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800348e:	2b00      	cmp	r3, #0
 8003490:	d10b      	bne.n	80034aa <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8003492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003496:	f383 8811 	msr	BASEPRI, r3
 800349a:	f3bf 8f6f 	isb	sy
 800349e:	f3bf 8f4f 	dsb	sy
 80034a2:	623b      	str	r3, [r7, #32]
}
 80034a4:	bf00      	nop
 80034a6:	bf00      	nop
 80034a8:	e7fd      	b.n	80034a6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d103      	bne.n	80034b8 <xQueueReceiveFromISR+0x3c>
 80034b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d101      	bne.n	80034bc <xQueueReceiveFromISR+0x40>
 80034b8:	2301      	movs	r3, #1
 80034ba:	e000      	b.n	80034be <xQueueReceiveFromISR+0x42>
 80034bc:	2300      	movs	r3, #0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d10b      	bne.n	80034da <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80034c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034c6:	f383 8811 	msr	BASEPRI, r3
 80034ca:	f3bf 8f6f 	isb	sy
 80034ce:	f3bf 8f4f 	dsb	sy
 80034d2:	61fb      	str	r3, [r7, #28]
}
 80034d4:	bf00      	nop
 80034d6:	bf00      	nop
 80034d8:	e7fd      	b.n	80034d6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80034da:	f001 fb85 	bl	8004be8 <vPortValidateInterruptPriority>
	__asm volatile
 80034de:	f3ef 8211 	mrs	r2, BASEPRI
 80034e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034e6:	f383 8811 	msr	BASEPRI, r3
 80034ea:	f3bf 8f6f 	isb	sy
 80034ee:	f3bf 8f4f 	dsb	sy
 80034f2:	61ba      	str	r2, [r7, #24]
 80034f4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80034f6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80034f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80034fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034fe:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003502:	2b00      	cmp	r3, #0
 8003504:	d02f      	beq.n	8003566 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8003506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003508:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800350c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003510:	68b9      	ldr	r1, [r7, #8]
 8003512:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003514:	f000 f8b6 	bl	8003684 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800351a:	1e5a      	subs	r2, r3, #1
 800351c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800351e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8003520:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003524:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003528:	d112      	bne.n	8003550 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800352a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800352c:	691b      	ldr	r3, [r3, #16]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d016      	beq.n	8003560 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003534:	3310      	adds	r3, #16
 8003536:	4618      	mov	r0, r3
 8003538:	f000 fd62 	bl	8004000 <xTaskRemoveFromEventList>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d00e      	beq.n	8003560 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d00b      	beq.n	8003560 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	601a      	str	r2, [r3, #0]
 800354e:	e007      	b.n	8003560 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8003550:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003554:	3301      	adds	r3, #1
 8003556:	b2db      	uxtb	r3, r3
 8003558:	b25a      	sxtb	r2, r3
 800355a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800355c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8003560:	2301      	movs	r3, #1
 8003562:	637b      	str	r3, [r7, #52]	@ 0x34
 8003564:	e001      	b.n	800356a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8003566:	2300      	movs	r3, #0
 8003568:	637b      	str	r3, [r7, #52]	@ 0x34
 800356a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800356c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	f383 8811 	msr	BASEPRI, r3
}
 8003574:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003576:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8003578:	4618      	mov	r0, r3
 800357a:	3738      	adds	r7, #56	@ 0x38
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}

08003580 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8003580:	b480      	push	{r7}
 8003582:	b085      	sub	sp, #20
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358c:	2b00      	cmp	r3, #0
 800358e:	d006      	beq.n	800359e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f1c3 0307 	rsb	r3, r3, #7
 800359a:	60fb      	str	r3, [r7, #12]
 800359c:	e001      	b.n	80035a2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800359e:	2300      	movs	r3, #0
 80035a0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80035a2:	68fb      	ldr	r3, [r7, #12]
	}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3714      	adds	r7, #20
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr

080035b0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b086      	sub	sp, #24
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80035bc:	2300      	movs	r3, #0
 80035be:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035c4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d10d      	bne.n	80035ea <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d14d      	bne.n	8003672 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	4618      	mov	r0, r3
 80035dc:	f000 ff64 	bl	80044a8 <xTaskPriorityDisinherit>
 80035e0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2200      	movs	r2, #0
 80035e6:	609a      	str	r2, [r3, #8]
 80035e8:	e043      	b.n	8003672 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d119      	bne.n	8003624 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6858      	ldr	r0, [r3, #4]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f8:	461a      	mov	r2, r3
 80035fa:	68b9      	ldr	r1, [r7, #8]
 80035fc:	f002 fa33 	bl	8005a66 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	685a      	ldr	r2, [r3, #4]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003608:	441a      	add	r2, r3
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	685a      	ldr	r2, [r3, #4]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	429a      	cmp	r2, r3
 8003618:	d32b      	bcc.n	8003672 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	605a      	str	r2, [r3, #4]
 8003622:	e026      	b.n	8003672 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	68d8      	ldr	r0, [r3, #12]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800362c:	461a      	mov	r2, r3
 800362e:	68b9      	ldr	r1, [r7, #8]
 8003630:	f002 fa19 	bl	8005a66 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	68da      	ldr	r2, [r3, #12]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363c:	425b      	negs	r3, r3
 800363e:	441a      	add	r2, r3
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	68da      	ldr	r2, [r3, #12]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	429a      	cmp	r2, r3
 800364e:	d207      	bcs.n	8003660 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	689a      	ldr	r2, [r3, #8]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003658:	425b      	negs	r3, r3
 800365a:	441a      	add	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2b02      	cmp	r3, #2
 8003664:	d105      	bne.n	8003672 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d002      	beq.n	8003672 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	3b01      	subs	r3, #1
 8003670:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	1c5a      	adds	r2, r3, #1
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800367a:	697b      	ldr	r3, [r7, #20]
}
 800367c:	4618      	mov	r0, r3
 800367e:	3718      	adds	r7, #24
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}

08003684 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b082      	sub	sp, #8
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
 800368c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003692:	2b00      	cmp	r3, #0
 8003694:	d018      	beq.n	80036c8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	68da      	ldr	r2, [r3, #12]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369e:	441a      	add	r2, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	68da      	ldr	r2, [r3, #12]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d303      	bcc.n	80036b8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	68d9      	ldr	r1, [r3, #12]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c0:	461a      	mov	r2, r3
 80036c2:	6838      	ldr	r0, [r7, #0]
 80036c4:	f002 f9cf 	bl	8005a66 <memcpy>
	}
}
 80036c8:	bf00      	nop
 80036ca:	3708      	adds	r7, #8
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}

080036d0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b084      	sub	sp, #16
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80036d8:	f001 f9a6 	bl	8004a28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80036e2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80036e4:	e011      	b.n	800370a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d012      	beq.n	8003714 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	3324      	adds	r3, #36	@ 0x24
 80036f2:	4618      	mov	r0, r3
 80036f4:	f000 fc84 	bl	8004000 <xTaskRemoveFromEventList>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d001      	beq.n	8003702 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80036fe:	f000 fd5d 	bl	80041bc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003702:	7bfb      	ldrb	r3, [r7, #15]
 8003704:	3b01      	subs	r3, #1
 8003706:	b2db      	uxtb	r3, r3
 8003708:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800370a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800370e:	2b00      	cmp	r3, #0
 8003710:	dce9      	bgt.n	80036e6 <prvUnlockQueue+0x16>
 8003712:	e000      	b.n	8003716 <prvUnlockQueue+0x46>
					break;
 8003714:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	22ff      	movs	r2, #255	@ 0xff
 800371a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800371e:	f001 f9b5 	bl	8004a8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003722:	f001 f981 	bl	8004a28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800372c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800372e:	e011      	b.n	8003754 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	691b      	ldr	r3, [r3, #16]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d012      	beq.n	800375e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	3310      	adds	r3, #16
 800373c:	4618      	mov	r0, r3
 800373e:	f000 fc5f 	bl	8004000 <xTaskRemoveFromEventList>
 8003742:	4603      	mov	r3, r0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d001      	beq.n	800374c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003748:	f000 fd38 	bl	80041bc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800374c:	7bbb      	ldrb	r3, [r7, #14]
 800374e:	3b01      	subs	r3, #1
 8003750:	b2db      	uxtb	r3, r3
 8003752:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003754:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003758:	2b00      	cmp	r3, #0
 800375a:	dce9      	bgt.n	8003730 <prvUnlockQueue+0x60>
 800375c:	e000      	b.n	8003760 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800375e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	22ff      	movs	r2, #255	@ 0xff
 8003764:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003768:	f001 f990 	bl	8004a8c <vPortExitCritical>
}
 800376c:	bf00      	nop
 800376e:	3710      	adds	r7, #16
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}

08003774 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800377c:	f001 f954 	bl	8004a28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003784:	2b00      	cmp	r3, #0
 8003786:	d102      	bne.n	800378e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003788:	2301      	movs	r3, #1
 800378a:	60fb      	str	r3, [r7, #12]
 800378c:	e001      	b.n	8003792 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800378e:	2300      	movs	r3, #0
 8003790:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003792:	f001 f97b 	bl	8004a8c <vPortExitCritical>

	return xReturn;
 8003796:	68fb      	ldr	r3, [r7, #12]
}
 8003798:	4618      	mov	r0, r3
 800379a:	3710      	adds	r7, #16
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}

080037a0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80037a8:	f001 f93e 	bl	8004a28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d102      	bne.n	80037be <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80037b8:	2301      	movs	r3, #1
 80037ba:	60fb      	str	r3, [r7, #12]
 80037bc:	e001      	b.n	80037c2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80037be:	2300      	movs	r3, #0
 80037c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80037c2:	f001 f963 	bl	8004a8c <vPortExitCritical>

	return xReturn;
 80037c6:	68fb      	ldr	r3, [r7, #12]
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3710      	adds	r7, #16
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}

080037d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b08e      	sub	sp, #56	@ 0x38
 80037d4:	af04      	add	r7, sp, #16
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	60b9      	str	r1, [r7, #8]
 80037da:	607a      	str	r2, [r7, #4]
 80037dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80037de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d10b      	bne.n	80037fc <xTaskCreateStatic+0x2c>
	__asm volatile
 80037e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037e8:	f383 8811 	msr	BASEPRI, r3
 80037ec:	f3bf 8f6f 	isb	sy
 80037f0:	f3bf 8f4f 	dsb	sy
 80037f4:	623b      	str	r3, [r7, #32]
}
 80037f6:	bf00      	nop
 80037f8:	bf00      	nop
 80037fa:	e7fd      	b.n	80037f8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80037fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d10b      	bne.n	800381a <xTaskCreateStatic+0x4a>
	__asm volatile
 8003802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003806:	f383 8811 	msr	BASEPRI, r3
 800380a:	f3bf 8f6f 	isb	sy
 800380e:	f3bf 8f4f 	dsb	sy
 8003812:	61fb      	str	r3, [r7, #28]
}
 8003814:	bf00      	nop
 8003816:	bf00      	nop
 8003818:	e7fd      	b.n	8003816 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800381a:	2354      	movs	r3, #84	@ 0x54
 800381c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	2b54      	cmp	r3, #84	@ 0x54
 8003822:	d00b      	beq.n	800383c <xTaskCreateStatic+0x6c>
	__asm volatile
 8003824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003828:	f383 8811 	msr	BASEPRI, r3
 800382c:	f3bf 8f6f 	isb	sy
 8003830:	f3bf 8f4f 	dsb	sy
 8003834:	61bb      	str	r3, [r7, #24]
}
 8003836:	bf00      	nop
 8003838:	bf00      	nop
 800383a:	e7fd      	b.n	8003838 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800383c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800383e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003840:	2b00      	cmp	r3, #0
 8003842:	d01e      	beq.n	8003882 <xTaskCreateStatic+0xb2>
 8003844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003846:	2b00      	cmp	r3, #0
 8003848:	d01b      	beq.n	8003882 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800384a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800384c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800384e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003850:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003852:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003856:	2202      	movs	r2, #2
 8003858:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800385c:	2300      	movs	r3, #0
 800385e:	9303      	str	r3, [sp, #12]
 8003860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003862:	9302      	str	r3, [sp, #8]
 8003864:	f107 0314 	add.w	r3, r7, #20
 8003868:	9301      	str	r3, [sp, #4]
 800386a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800386c:	9300      	str	r3, [sp, #0]
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	687a      	ldr	r2, [r7, #4]
 8003872:	68b9      	ldr	r1, [r7, #8]
 8003874:	68f8      	ldr	r0, [r7, #12]
 8003876:	f000 f850 	bl	800391a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800387a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800387c:	f000 f8d6 	bl	8003a2c <prvAddNewTaskToReadyList>
 8003880:	e001      	b.n	8003886 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003882:	2300      	movs	r3, #0
 8003884:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003886:	697b      	ldr	r3, [r7, #20]
	}
 8003888:	4618      	mov	r0, r3
 800388a:	3728      	adds	r7, #40	@ 0x28
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}

08003890 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003890:	b580      	push	{r7, lr}
 8003892:	b08c      	sub	sp, #48	@ 0x30
 8003894:	af04      	add	r7, sp, #16
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	603b      	str	r3, [r7, #0]
 800389c:	4613      	mov	r3, r2
 800389e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80038a0:	88fb      	ldrh	r3, [r7, #6]
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	4618      	mov	r0, r3
 80038a6:	f001 f9e1 	bl	8004c6c <pvPortMalloc>
 80038aa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d00e      	beq.n	80038d0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80038b2:	2054      	movs	r0, #84	@ 0x54
 80038b4:	f001 f9da 	bl	8004c6c <pvPortMalloc>
 80038b8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d003      	beq.n	80038c8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	697a      	ldr	r2, [r7, #20]
 80038c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80038c6:	e005      	b.n	80038d4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80038c8:	6978      	ldr	r0, [r7, #20]
 80038ca:	f001 fa9d 	bl	8004e08 <vPortFree>
 80038ce:	e001      	b.n	80038d4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80038d0:	2300      	movs	r3, #0
 80038d2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d017      	beq.n	800390a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80038e2:	88fa      	ldrh	r2, [r7, #6]
 80038e4:	2300      	movs	r3, #0
 80038e6:	9303      	str	r3, [sp, #12]
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	9302      	str	r3, [sp, #8]
 80038ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038ee:	9301      	str	r3, [sp, #4]
 80038f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038f2:	9300      	str	r3, [sp, #0]
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	68b9      	ldr	r1, [r7, #8]
 80038f8:	68f8      	ldr	r0, [r7, #12]
 80038fa:	f000 f80e 	bl	800391a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80038fe:	69f8      	ldr	r0, [r7, #28]
 8003900:	f000 f894 	bl	8003a2c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003904:	2301      	movs	r3, #1
 8003906:	61bb      	str	r3, [r7, #24]
 8003908:	e002      	b.n	8003910 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800390a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800390e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003910:	69bb      	ldr	r3, [r7, #24]
	}
 8003912:	4618      	mov	r0, r3
 8003914:	3720      	adds	r7, #32
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}

0800391a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800391a:	b580      	push	{r7, lr}
 800391c:	b088      	sub	sp, #32
 800391e:	af00      	add	r7, sp, #0
 8003920:	60f8      	str	r0, [r7, #12]
 8003922:	60b9      	str	r1, [r7, #8]
 8003924:	607a      	str	r2, [r7, #4]
 8003926:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800392a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003932:	3b01      	subs	r3, #1
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	4413      	add	r3, r2
 8003938:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	f023 0307 	bic.w	r3, r3, #7
 8003940:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	f003 0307 	and.w	r3, r3, #7
 8003948:	2b00      	cmp	r3, #0
 800394a:	d00b      	beq.n	8003964 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800394c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003950:	f383 8811 	msr	BASEPRI, r3
 8003954:	f3bf 8f6f 	isb	sy
 8003958:	f3bf 8f4f 	dsb	sy
 800395c:	617b      	str	r3, [r7, #20]
}
 800395e:	bf00      	nop
 8003960:	bf00      	nop
 8003962:	e7fd      	b.n	8003960 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d01f      	beq.n	80039aa <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800396a:	2300      	movs	r3, #0
 800396c:	61fb      	str	r3, [r7, #28]
 800396e:	e012      	b.n	8003996 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003970:	68ba      	ldr	r2, [r7, #8]
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	4413      	add	r3, r2
 8003976:	7819      	ldrb	r1, [r3, #0]
 8003978:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800397a:	69fb      	ldr	r3, [r7, #28]
 800397c:	4413      	add	r3, r2
 800397e:	3334      	adds	r3, #52	@ 0x34
 8003980:	460a      	mov	r2, r1
 8003982:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003984:	68ba      	ldr	r2, [r7, #8]
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	4413      	add	r3, r2
 800398a:	781b      	ldrb	r3, [r3, #0]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d006      	beq.n	800399e <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	3301      	adds	r3, #1
 8003994:	61fb      	str	r3, [r7, #28]
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	2b0f      	cmp	r3, #15
 800399a:	d9e9      	bls.n	8003970 <prvInitialiseNewTask+0x56>
 800399c:	e000      	b.n	80039a0 <prvInitialiseNewTask+0x86>
			{
				break;
 800399e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80039a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80039a8:	e003      	b.n	80039b2 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80039aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ac:	2200      	movs	r2, #0
 80039ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80039b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039b4:	2b06      	cmp	r3, #6
 80039b6:	d901      	bls.n	80039bc <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80039b8:	2306      	movs	r3, #6
 80039ba:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80039bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039c0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80039c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039c6:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80039c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ca:	2200      	movs	r2, #0
 80039cc:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80039ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039d0:	3304      	adds	r3, #4
 80039d2:	4618      	mov	r0, r3
 80039d4:	f7ff f8da 	bl	8002b8c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80039d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039da:	3318      	adds	r3, #24
 80039dc:	4618      	mov	r0, r3
 80039de:	f7ff f8d5 	bl	8002b8c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80039e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039e6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80039e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039ea:	f1c3 0207 	rsb	r2, r3, #7
 80039ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039f0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80039f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039f6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80039f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039fa:	2200      	movs	r2, #0
 80039fc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80039fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a00:	2200      	movs	r2, #0
 8003a02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003a06:	683a      	ldr	r2, [r7, #0]
 8003a08:	68f9      	ldr	r1, [r7, #12]
 8003a0a:	69b8      	ldr	r0, [r7, #24]
 8003a0c:	f000 fede 	bl	80047cc <pxPortInitialiseStack>
 8003a10:	4602      	mov	r2, r0
 8003a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a14:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003a16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d002      	beq.n	8003a22 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a20:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003a22:	bf00      	nop
 8003a24:	3720      	adds	r7, #32
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
	...

08003a2c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003a34:	f000 fff8 	bl	8004a28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003a38:	4b2a      	ldr	r3, [pc, #168]	@ (8003ae4 <prvAddNewTaskToReadyList+0xb8>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	3301      	adds	r3, #1
 8003a3e:	4a29      	ldr	r2, [pc, #164]	@ (8003ae4 <prvAddNewTaskToReadyList+0xb8>)
 8003a40:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003a42:	4b29      	ldr	r3, [pc, #164]	@ (8003ae8 <prvAddNewTaskToReadyList+0xbc>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d109      	bne.n	8003a5e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003a4a:	4a27      	ldr	r2, [pc, #156]	@ (8003ae8 <prvAddNewTaskToReadyList+0xbc>)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003a50:	4b24      	ldr	r3, [pc, #144]	@ (8003ae4 <prvAddNewTaskToReadyList+0xb8>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d110      	bne.n	8003a7a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003a58:	f000 fbd4 	bl	8004204 <prvInitialiseTaskLists>
 8003a5c:	e00d      	b.n	8003a7a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003a5e:	4b23      	ldr	r3, [pc, #140]	@ (8003aec <prvAddNewTaskToReadyList+0xc0>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d109      	bne.n	8003a7a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003a66:	4b20      	ldr	r3, [pc, #128]	@ (8003ae8 <prvAddNewTaskToReadyList+0xbc>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d802      	bhi.n	8003a7a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003a74:	4a1c      	ldr	r2, [pc, #112]	@ (8003ae8 <prvAddNewTaskToReadyList+0xbc>)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003a7a:	4b1d      	ldr	r3, [pc, #116]	@ (8003af0 <prvAddNewTaskToReadyList+0xc4>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	3301      	adds	r3, #1
 8003a80:	4a1b      	ldr	r2, [pc, #108]	@ (8003af0 <prvAddNewTaskToReadyList+0xc4>)
 8003a82:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a88:	2201      	movs	r2, #1
 8003a8a:	409a      	lsls	r2, r3
 8003a8c:	4b19      	ldr	r3, [pc, #100]	@ (8003af4 <prvAddNewTaskToReadyList+0xc8>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	4a18      	ldr	r2, [pc, #96]	@ (8003af4 <prvAddNewTaskToReadyList+0xc8>)
 8003a94:	6013      	str	r3, [r2, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a9a:	4613      	mov	r3, r2
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	4413      	add	r3, r2
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	4a15      	ldr	r2, [pc, #84]	@ (8003af8 <prvAddNewTaskToReadyList+0xcc>)
 8003aa4:	441a      	add	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	3304      	adds	r3, #4
 8003aaa:	4619      	mov	r1, r3
 8003aac:	4610      	mov	r0, r2
 8003aae:	f7ff f87a 	bl	8002ba6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003ab2:	f000 ffeb 	bl	8004a8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8003aec <prvAddNewTaskToReadyList+0xc0>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d00e      	beq.n	8003adc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003abe:	4b0a      	ldr	r3, [pc, #40]	@ (8003ae8 <prvAddNewTaskToReadyList+0xbc>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d207      	bcs.n	8003adc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003acc:	4b0b      	ldr	r3, [pc, #44]	@ (8003afc <prvAddNewTaskToReadyList+0xd0>)
 8003ace:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ad2:	601a      	str	r2, [r3, #0]
 8003ad4:	f3bf 8f4f 	dsb	sy
 8003ad8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003adc:	bf00      	nop
 8003ade:	3708      	adds	r7, #8
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	20000488 	.word	0x20000488
 8003ae8:	20000388 	.word	0x20000388
 8003aec:	20000494 	.word	0x20000494
 8003af0:	200004a4 	.word	0x200004a4
 8003af4:	20000490 	.word	0x20000490
 8003af8:	2000038c 	.word	0x2000038c
 8003afc:	e000ed04 	.word	0xe000ed04

08003b00 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b084      	sub	sp, #16
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d018      	beq.n	8003b44 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003b12:	4b14      	ldr	r3, [pc, #80]	@ (8003b64 <vTaskDelay+0x64>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00b      	beq.n	8003b32 <vTaskDelay+0x32>
	__asm volatile
 8003b1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b1e:	f383 8811 	msr	BASEPRI, r3
 8003b22:	f3bf 8f6f 	isb	sy
 8003b26:	f3bf 8f4f 	dsb	sy
 8003b2a:	60bb      	str	r3, [r7, #8]
}
 8003b2c:	bf00      	nop
 8003b2e:	bf00      	nop
 8003b30:	e7fd      	b.n	8003b2e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003b32:	f000 f87d 	bl	8003c30 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003b36:	2100      	movs	r1, #0
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f000 fde1 	bl	8004700 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003b3e:	f000 f885 	bl	8003c4c <xTaskResumeAll>
 8003b42:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d107      	bne.n	8003b5a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003b4a:	4b07      	ldr	r3, [pc, #28]	@ (8003b68 <vTaskDelay+0x68>)
 8003b4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b50:	601a      	str	r2, [r3, #0]
 8003b52:	f3bf 8f4f 	dsb	sy
 8003b56:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003b5a:	bf00      	nop
 8003b5c:	3710      	adds	r7, #16
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	200004b0 	.word	0x200004b0
 8003b68:	e000ed04 	.word	0xe000ed04

08003b6c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b08a      	sub	sp, #40	@ 0x28
 8003b70:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003b72:	2300      	movs	r3, #0
 8003b74:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003b76:	2300      	movs	r3, #0
 8003b78:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003b7a:	463a      	mov	r2, r7
 8003b7c:	1d39      	adds	r1, r7, #4
 8003b7e:	f107 0308 	add.w	r3, r7, #8
 8003b82:	4618      	mov	r0, r3
 8003b84:	f7fc fce2 	bl	800054c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003b88:	6839      	ldr	r1, [r7, #0]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	68ba      	ldr	r2, [r7, #8]
 8003b8e:	9202      	str	r2, [sp, #8]
 8003b90:	9301      	str	r3, [sp, #4]
 8003b92:	2300      	movs	r3, #0
 8003b94:	9300      	str	r3, [sp, #0]
 8003b96:	2300      	movs	r3, #0
 8003b98:	460a      	mov	r2, r1
 8003b9a:	491f      	ldr	r1, [pc, #124]	@ (8003c18 <vTaskStartScheduler+0xac>)
 8003b9c:	481f      	ldr	r0, [pc, #124]	@ (8003c1c <vTaskStartScheduler+0xb0>)
 8003b9e:	f7ff fe17 	bl	80037d0 <xTaskCreateStatic>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	4a1e      	ldr	r2, [pc, #120]	@ (8003c20 <vTaskStartScheduler+0xb4>)
 8003ba6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003ba8:	4b1d      	ldr	r3, [pc, #116]	@ (8003c20 <vTaskStartScheduler+0xb4>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d002      	beq.n	8003bb6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	617b      	str	r3, [r7, #20]
 8003bb4:	e001      	b.n	8003bba <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d116      	bne.n	8003bee <vTaskStartScheduler+0x82>
	__asm volatile
 8003bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bc4:	f383 8811 	msr	BASEPRI, r3
 8003bc8:	f3bf 8f6f 	isb	sy
 8003bcc:	f3bf 8f4f 	dsb	sy
 8003bd0:	613b      	str	r3, [r7, #16]
}
 8003bd2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003bd4:	4b13      	ldr	r3, [pc, #76]	@ (8003c24 <vTaskStartScheduler+0xb8>)
 8003bd6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003bda:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003bdc:	4b12      	ldr	r3, [pc, #72]	@ (8003c28 <vTaskStartScheduler+0xbc>)
 8003bde:	2201      	movs	r2, #1
 8003be0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003be2:	4b12      	ldr	r3, [pc, #72]	@ (8003c2c <vTaskStartScheduler+0xc0>)
 8003be4:	2200      	movs	r2, #0
 8003be6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003be8:	f000 fe7a 	bl	80048e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003bec:	e00f      	b.n	8003c0e <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003bf4:	d10b      	bne.n	8003c0e <vTaskStartScheduler+0xa2>
	__asm volatile
 8003bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bfa:	f383 8811 	msr	BASEPRI, r3
 8003bfe:	f3bf 8f6f 	isb	sy
 8003c02:	f3bf 8f4f 	dsb	sy
 8003c06:	60fb      	str	r3, [r7, #12]
}
 8003c08:	bf00      	nop
 8003c0a:	bf00      	nop
 8003c0c:	e7fd      	b.n	8003c0a <vTaskStartScheduler+0x9e>
}
 8003c0e:	bf00      	nop
 8003c10:	3718      	adds	r7, #24
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	08005f64 	.word	0x08005f64
 8003c1c:	080041d5 	.word	0x080041d5
 8003c20:	200004ac 	.word	0x200004ac
 8003c24:	200004a8 	.word	0x200004a8
 8003c28:	20000494 	.word	0x20000494
 8003c2c:	2000048c 	.word	0x2000048c

08003c30 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003c30:	b480      	push	{r7}
 8003c32:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003c34:	4b04      	ldr	r3, [pc, #16]	@ (8003c48 <vTaskSuspendAll+0x18>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	3301      	adds	r3, #1
 8003c3a:	4a03      	ldr	r2, [pc, #12]	@ (8003c48 <vTaskSuspendAll+0x18>)
 8003c3c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003c3e:	bf00      	nop
 8003c40:	46bd      	mov	sp, r7
 8003c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c46:	4770      	bx	lr
 8003c48:	200004b0 	.word	0x200004b0

08003c4c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003c52:	2300      	movs	r3, #0
 8003c54:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003c56:	2300      	movs	r3, #0
 8003c58:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003c5a:	4b42      	ldr	r3, [pc, #264]	@ (8003d64 <xTaskResumeAll+0x118>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d10b      	bne.n	8003c7a <xTaskResumeAll+0x2e>
	__asm volatile
 8003c62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c66:	f383 8811 	msr	BASEPRI, r3
 8003c6a:	f3bf 8f6f 	isb	sy
 8003c6e:	f3bf 8f4f 	dsb	sy
 8003c72:	603b      	str	r3, [r7, #0]
}
 8003c74:	bf00      	nop
 8003c76:	bf00      	nop
 8003c78:	e7fd      	b.n	8003c76 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003c7a:	f000 fed5 	bl	8004a28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003c7e:	4b39      	ldr	r3, [pc, #228]	@ (8003d64 <xTaskResumeAll+0x118>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	3b01      	subs	r3, #1
 8003c84:	4a37      	ldr	r2, [pc, #220]	@ (8003d64 <xTaskResumeAll+0x118>)
 8003c86:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c88:	4b36      	ldr	r3, [pc, #216]	@ (8003d64 <xTaskResumeAll+0x118>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d161      	bne.n	8003d54 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003c90:	4b35      	ldr	r3, [pc, #212]	@ (8003d68 <xTaskResumeAll+0x11c>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d05d      	beq.n	8003d54 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003c98:	e02e      	b.n	8003cf8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c9a:	4b34      	ldr	r3, [pc, #208]	@ (8003d6c <xTaskResumeAll+0x120>)
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	3318      	adds	r3, #24
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f7fe ffda 	bl	8002c60 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	3304      	adds	r3, #4
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7fe ffd5 	bl	8002c60 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cba:	2201      	movs	r2, #1
 8003cbc:	409a      	lsls	r2, r3
 8003cbe:	4b2c      	ldr	r3, [pc, #176]	@ (8003d70 <xTaskResumeAll+0x124>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	4a2a      	ldr	r2, [pc, #168]	@ (8003d70 <xTaskResumeAll+0x124>)
 8003cc6:	6013      	str	r3, [r2, #0]
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ccc:	4613      	mov	r3, r2
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	4413      	add	r3, r2
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	4a27      	ldr	r2, [pc, #156]	@ (8003d74 <xTaskResumeAll+0x128>)
 8003cd6:	441a      	add	r2, r3
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	3304      	adds	r3, #4
 8003cdc:	4619      	mov	r1, r3
 8003cde:	4610      	mov	r0, r2
 8003ce0:	f7fe ff61 	bl	8002ba6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ce8:	4b23      	ldr	r3, [pc, #140]	@ (8003d78 <xTaskResumeAll+0x12c>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d302      	bcc.n	8003cf8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003cf2:	4b22      	ldr	r3, [pc, #136]	@ (8003d7c <xTaskResumeAll+0x130>)
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003cf8:	4b1c      	ldr	r3, [pc, #112]	@ (8003d6c <xTaskResumeAll+0x120>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1cc      	bne.n	8003c9a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d001      	beq.n	8003d0a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003d06:	f000 fb1b 	bl	8004340 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003d0a:	4b1d      	ldr	r3, [pc, #116]	@ (8003d80 <xTaskResumeAll+0x134>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d010      	beq.n	8003d38 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003d16:	f000 f837 	bl	8003d88 <xTaskIncrementTick>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d002      	beq.n	8003d26 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003d20:	4b16      	ldr	r3, [pc, #88]	@ (8003d7c <xTaskResumeAll+0x130>)
 8003d22:	2201      	movs	r2, #1
 8003d24:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	3b01      	subs	r3, #1
 8003d2a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d1f1      	bne.n	8003d16 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003d32:	4b13      	ldr	r3, [pc, #76]	@ (8003d80 <xTaskResumeAll+0x134>)
 8003d34:	2200      	movs	r2, #0
 8003d36:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003d38:	4b10      	ldr	r3, [pc, #64]	@ (8003d7c <xTaskResumeAll+0x130>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d009      	beq.n	8003d54 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003d40:	2301      	movs	r3, #1
 8003d42:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003d44:	4b0f      	ldr	r3, [pc, #60]	@ (8003d84 <xTaskResumeAll+0x138>)
 8003d46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d4a:	601a      	str	r2, [r3, #0]
 8003d4c:	f3bf 8f4f 	dsb	sy
 8003d50:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003d54:	f000 fe9a 	bl	8004a8c <vPortExitCritical>

	return xAlreadyYielded;
 8003d58:	68bb      	ldr	r3, [r7, #8]
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3710      	adds	r7, #16
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	200004b0 	.word	0x200004b0
 8003d68:	20000488 	.word	0x20000488
 8003d6c:	20000448 	.word	0x20000448
 8003d70:	20000490 	.word	0x20000490
 8003d74:	2000038c 	.word	0x2000038c
 8003d78:	20000388 	.word	0x20000388
 8003d7c:	2000049c 	.word	0x2000049c
 8003d80:	20000498 	.word	0x20000498
 8003d84:	e000ed04 	.word	0xe000ed04

08003d88 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b086      	sub	sp, #24
 8003d8c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d92:	4b4f      	ldr	r3, [pc, #316]	@ (8003ed0 <xTaskIncrementTick+0x148>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	f040 808f 	bne.w	8003eba <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003d9c:	4b4d      	ldr	r3, [pc, #308]	@ (8003ed4 <xTaskIncrementTick+0x14c>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	3301      	adds	r3, #1
 8003da2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003da4:	4a4b      	ldr	r2, [pc, #300]	@ (8003ed4 <xTaskIncrementTick+0x14c>)
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d121      	bne.n	8003df4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003db0:	4b49      	ldr	r3, [pc, #292]	@ (8003ed8 <xTaskIncrementTick+0x150>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00b      	beq.n	8003dd2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8003dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dbe:	f383 8811 	msr	BASEPRI, r3
 8003dc2:	f3bf 8f6f 	isb	sy
 8003dc6:	f3bf 8f4f 	dsb	sy
 8003dca:	603b      	str	r3, [r7, #0]
}
 8003dcc:	bf00      	nop
 8003dce:	bf00      	nop
 8003dd0:	e7fd      	b.n	8003dce <xTaskIncrementTick+0x46>
 8003dd2:	4b41      	ldr	r3, [pc, #260]	@ (8003ed8 <xTaskIncrementTick+0x150>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	60fb      	str	r3, [r7, #12]
 8003dd8:	4b40      	ldr	r3, [pc, #256]	@ (8003edc <xTaskIncrementTick+0x154>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a3e      	ldr	r2, [pc, #248]	@ (8003ed8 <xTaskIncrementTick+0x150>)
 8003dde:	6013      	str	r3, [r2, #0]
 8003de0:	4a3e      	ldr	r2, [pc, #248]	@ (8003edc <xTaskIncrementTick+0x154>)
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	6013      	str	r3, [r2, #0]
 8003de6:	4b3e      	ldr	r3, [pc, #248]	@ (8003ee0 <xTaskIncrementTick+0x158>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	3301      	adds	r3, #1
 8003dec:	4a3c      	ldr	r2, [pc, #240]	@ (8003ee0 <xTaskIncrementTick+0x158>)
 8003dee:	6013      	str	r3, [r2, #0]
 8003df0:	f000 faa6 	bl	8004340 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003df4:	4b3b      	ldr	r3, [pc, #236]	@ (8003ee4 <xTaskIncrementTick+0x15c>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	693a      	ldr	r2, [r7, #16]
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d348      	bcc.n	8003e90 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003dfe:	4b36      	ldr	r3, [pc, #216]	@ (8003ed8 <xTaskIncrementTick+0x150>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d104      	bne.n	8003e12 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e08:	4b36      	ldr	r3, [pc, #216]	@ (8003ee4 <xTaskIncrementTick+0x15c>)
 8003e0a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003e0e:	601a      	str	r2, [r3, #0]
					break;
 8003e10:	e03e      	b.n	8003e90 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e12:	4b31      	ldr	r3, [pc, #196]	@ (8003ed8 <xTaskIncrementTick+0x150>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	68db      	ldr	r3, [r3, #12]
 8003e1a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003e22:	693a      	ldr	r2, [r7, #16]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d203      	bcs.n	8003e32 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003e2a:	4a2e      	ldr	r2, [pc, #184]	@ (8003ee4 <xTaskIncrementTick+0x15c>)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003e30:	e02e      	b.n	8003e90 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	3304      	adds	r3, #4
 8003e36:	4618      	mov	r0, r3
 8003e38:	f7fe ff12 	bl	8002c60 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d004      	beq.n	8003e4e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	3318      	adds	r3, #24
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f7fe ff09 	bl	8002c60 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e52:	2201      	movs	r2, #1
 8003e54:	409a      	lsls	r2, r3
 8003e56:	4b24      	ldr	r3, [pc, #144]	@ (8003ee8 <xTaskIncrementTick+0x160>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	4a22      	ldr	r2, [pc, #136]	@ (8003ee8 <xTaskIncrementTick+0x160>)
 8003e5e:	6013      	str	r3, [r2, #0]
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e64:	4613      	mov	r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	4413      	add	r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	4a1f      	ldr	r2, [pc, #124]	@ (8003eec <xTaskIncrementTick+0x164>)
 8003e6e:	441a      	add	r2, r3
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	3304      	adds	r3, #4
 8003e74:	4619      	mov	r1, r3
 8003e76:	4610      	mov	r0, r2
 8003e78:	f7fe fe95 	bl	8002ba6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e80:	4b1b      	ldr	r3, [pc, #108]	@ (8003ef0 <xTaskIncrementTick+0x168>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d3b9      	bcc.n	8003dfe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e8e:	e7b6      	b.n	8003dfe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003e90:	4b17      	ldr	r3, [pc, #92]	@ (8003ef0 <xTaskIncrementTick+0x168>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e96:	4915      	ldr	r1, [pc, #84]	@ (8003eec <xTaskIncrementTick+0x164>)
 8003e98:	4613      	mov	r3, r2
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	4413      	add	r3, r2
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	440b      	add	r3, r1
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d901      	bls.n	8003eac <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003eac:	4b11      	ldr	r3, [pc, #68]	@ (8003ef4 <xTaskIncrementTick+0x16c>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d007      	beq.n	8003ec4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	617b      	str	r3, [r7, #20]
 8003eb8:	e004      	b.n	8003ec4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003eba:	4b0f      	ldr	r3, [pc, #60]	@ (8003ef8 <xTaskIncrementTick+0x170>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	4a0d      	ldr	r2, [pc, #52]	@ (8003ef8 <xTaskIncrementTick+0x170>)
 8003ec2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003ec4:	697b      	ldr	r3, [r7, #20]
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3718      	adds	r7, #24
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	200004b0 	.word	0x200004b0
 8003ed4:	2000048c 	.word	0x2000048c
 8003ed8:	20000440 	.word	0x20000440
 8003edc:	20000444 	.word	0x20000444
 8003ee0:	200004a0 	.word	0x200004a0
 8003ee4:	200004a8 	.word	0x200004a8
 8003ee8:	20000490 	.word	0x20000490
 8003eec:	2000038c 	.word	0x2000038c
 8003ef0:	20000388 	.word	0x20000388
 8003ef4:	2000049c 	.word	0x2000049c
 8003ef8:	20000498 	.word	0x20000498

08003efc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003efc:	b480      	push	{r7}
 8003efe:	b087      	sub	sp, #28
 8003f00:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003f02:	4b27      	ldr	r3, [pc, #156]	@ (8003fa0 <vTaskSwitchContext+0xa4>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d003      	beq.n	8003f12 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003f0a:	4b26      	ldr	r3, [pc, #152]	@ (8003fa4 <vTaskSwitchContext+0xa8>)
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003f10:	e040      	b.n	8003f94 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8003f12:	4b24      	ldr	r3, [pc, #144]	@ (8003fa4 <vTaskSwitchContext+0xa8>)
 8003f14:	2200      	movs	r2, #0
 8003f16:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f18:	4b23      	ldr	r3, [pc, #140]	@ (8003fa8 <vTaskSwitchContext+0xac>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	fab3 f383 	clz	r3, r3
 8003f24:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003f26:	7afb      	ldrb	r3, [r7, #11]
 8003f28:	f1c3 031f 	rsb	r3, r3, #31
 8003f2c:	617b      	str	r3, [r7, #20]
 8003f2e:	491f      	ldr	r1, [pc, #124]	@ (8003fac <vTaskSwitchContext+0xb0>)
 8003f30:	697a      	ldr	r2, [r7, #20]
 8003f32:	4613      	mov	r3, r2
 8003f34:	009b      	lsls	r3, r3, #2
 8003f36:	4413      	add	r3, r2
 8003f38:	009b      	lsls	r3, r3, #2
 8003f3a:	440b      	add	r3, r1
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d10b      	bne.n	8003f5a <vTaskSwitchContext+0x5e>
	__asm volatile
 8003f42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f46:	f383 8811 	msr	BASEPRI, r3
 8003f4a:	f3bf 8f6f 	isb	sy
 8003f4e:	f3bf 8f4f 	dsb	sy
 8003f52:	607b      	str	r3, [r7, #4]
}
 8003f54:	bf00      	nop
 8003f56:	bf00      	nop
 8003f58:	e7fd      	b.n	8003f56 <vTaskSwitchContext+0x5a>
 8003f5a:	697a      	ldr	r2, [r7, #20]
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	4413      	add	r3, r2
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	4a11      	ldr	r2, [pc, #68]	@ (8003fac <vTaskSwitchContext+0xb0>)
 8003f66:	4413      	add	r3, r2
 8003f68:	613b      	str	r3, [r7, #16]
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	685a      	ldr	r2, [r3, #4]
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	605a      	str	r2, [r3, #4]
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	685a      	ldr	r2, [r3, #4]
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	3308      	adds	r3, #8
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d104      	bne.n	8003f8a <vTaskSwitchContext+0x8e>
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	685a      	ldr	r2, [r3, #4]
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	605a      	str	r2, [r3, #4]
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	4a07      	ldr	r2, [pc, #28]	@ (8003fb0 <vTaskSwitchContext+0xb4>)
 8003f92:	6013      	str	r3, [r2, #0]
}
 8003f94:	bf00      	nop
 8003f96:	371c      	adds	r7, #28
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr
 8003fa0:	200004b0 	.word	0x200004b0
 8003fa4:	2000049c 	.word	0x2000049c
 8003fa8:	20000490 	.word	0x20000490
 8003fac:	2000038c 	.word	0x2000038c
 8003fb0:	20000388 	.word	0x20000388

08003fb4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d10b      	bne.n	8003fdc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003fc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fc8:	f383 8811 	msr	BASEPRI, r3
 8003fcc:	f3bf 8f6f 	isb	sy
 8003fd0:	f3bf 8f4f 	dsb	sy
 8003fd4:	60fb      	str	r3, [r7, #12]
}
 8003fd6:	bf00      	nop
 8003fd8:	bf00      	nop
 8003fda:	e7fd      	b.n	8003fd8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003fdc:	4b07      	ldr	r3, [pc, #28]	@ (8003ffc <vTaskPlaceOnEventList+0x48>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	3318      	adds	r3, #24
 8003fe2:	4619      	mov	r1, r3
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	f7fe fe02 	bl	8002bee <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003fea:	2101      	movs	r1, #1
 8003fec:	6838      	ldr	r0, [r7, #0]
 8003fee:	f000 fb87 	bl	8004700 <prvAddCurrentTaskToDelayedList>
}
 8003ff2:	bf00      	nop
 8003ff4:	3710      	adds	r7, #16
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	20000388 	.word	0x20000388

08004000 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b086      	sub	sp, #24
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d10b      	bne.n	800402e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800401a:	f383 8811 	msr	BASEPRI, r3
 800401e:	f3bf 8f6f 	isb	sy
 8004022:	f3bf 8f4f 	dsb	sy
 8004026:	60fb      	str	r3, [r7, #12]
}
 8004028:	bf00      	nop
 800402a:	bf00      	nop
 800402c:	e7fd      	b.n	800402a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	3318      	adds	r3, #24
 8004032:	4618      	mov	r0, r3
 8004034:	f7fe fe14 	bl	8002c60 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004038:	4b1d      	ldr	r3, [pc, #116]	@ (80040b0 <xTaskRemoveFromEventList+0xb0>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d11c      	bne.n	800407a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	3304      	adds	r3, #4
 8004044:	4618      	mov	r0, r3
 8004046:	f7fe fe0b 	bl	8002c60 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800404e:	2201      	movs	r2, #1
 8004050:	409a      	lsls	r2, r3
 8004052:	4b18      	ldr	r3, [pc, #96]	@ (80040b4 <xTaskRemoveFromEventList+0xb4>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4313      	orrs	r3, r2
 8004058:	4a16      	ldr	r2, [pc, #88]	@ (80040b4 <xTaskRemoveFromEventList+0xb4>)
 800405a:	6013      	str	r3, [r2, #0]
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004060:	4613      	mov	r3, r2
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	4413      	add	r3, r2
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	4a13      	ldr	r2, [pc, #76]	@ (80040b8 <xTaskRemoveFromEventList+0xb8>)
 800406a:	441a      	add	r2, r3
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	3304      	adds	r3, #4
 8004070:	4619      	mov	r1, r3
 8004072:	4610      	mov	r0, r2
 8004074:	f7fe fd97 	bl	8002ba6 <vListInsertEnd>
 8004078:	e005      	b.n	8004086 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	3318      	adds	r3, #24
 800407e:	4619      	mov	r1, r3
 8004080:	480e      	ldr	r0, [pc, #56]	@ (80040bc <xTaskRemoveFromEventList+0xbc>)
 8004082:	f7fe fd90 	bl	8002ba6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800408a:	4b0d      	ldr	r3, [pc, #52]	@ (80040c0 <xTaskRemoveFromEventList+0xc0>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004090:	429a      	cmp	r2, r3
 8004092:	d905      	bls.n	80040a0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004094:	2301      	movs	r3, #1
 8004096:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004098:	4b0a      	ldr	r3, [pc, #40]	@ (80040c4 <xTaskRemoveFromEventList+0xc4>)
 800409a:	2201      	movs	r2, #1
 800409c:	601a      	str	r2, [r3, #0]
 800409e:	e001      	b.n	80040a4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80040a0:	2300      	movs	r3, #0
 80040a2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80040a4:	697b      	ldr	r3, [r7, #20]
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3718      	adds	r7, #24
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	200004b0 	.word	0x200004b0
 80040b4:	20000490 	.word	0x20000490
 80040b8:	2000038c 	.word	0x2000038c
 80040bc:	20000448 	.word	0x20000448
 80040c0:	20000388 	.word	0x20000388
 80040c4:	2000049c 	.word	0x2000049c

080040c8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80040d0:	4b06      	ldr	r3, [pc, #24]	@ (80040ec <vTaskInternalSetTimeOutState+0x24>)
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80040d8:	4b05      	ldr	r3, [pc, #20]	@ (80040f0 <vTaskInternalSetTimeOutState+0x28>)
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	605a      	str	r2, [r3, #4]
}
 80040e0:	bf00      	nop
 80040e2:	370c      	adds	r7, #12
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr
 80040ec:	200004a0 	.word	0x200004a0
 80040f0:	2000048c 	.word	0x2000048c

080040f4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b088      	sub	sp, #32
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d10b      	bne.n	800411c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004108:	f383 8811 	msr	BASEPRI, r3
 800410c:	f3bf 8f6f 	isb	sy
 8004110:	f3bf 8f4f 	dsb	sy
 8004114:	613b      	str	r3, [r7, #16]
}
 8004116:	bf00      	nop
 8004118:	bf00      	nop
 800411a:	e7fd      	b.n	8004118 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d10b      	bne.n	800413a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004126:	f383 8811 	msr	BASEPRI, r3
 800412a:	f3bf 8f6f 	isb	sy
 800412e:	f3bf 8f4f 	dsb	sy
 8004132:	60fb      	str	r3, [r7, #12]
}
 8004134:	bf00      	nop
 8004136:	bf00      	nop
 8004138:	e7fd      	b.n	8004136 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800413a:	f000 fc75 	bl	8004a28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800413e:	4b1d      	ldr	r3, [pc, #116]	@ (80041b4 <xTaskCheckForTimeOut+0xc0>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	69ba      	ldr	r2, [r7, #24]
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004156:	d102      	bne.n	800415e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004158:	2300      	movs	r3, #0
 800415a:	61fb      	str	r3, [r7, #28]
 800415c:	e023      	b.n	80041a6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	4b15      	ldr	r3, [pc, #84]	@ (80041b8 <xTaskCheckForTimeOut+0xc4>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	429a      	cmp	r2, r3
 8004168:	d007      	beq.n	800417a <xTaskCheckForTimeOut+0x86>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	69ba      	ldr	r2, [r7, #24]
 8004170:	429a      	cmp	r2, r3
 8004172:	d302      	bcc.n	800417a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004174:	2301      	movs	r3, #1
 8004176:	61fb      	str	r3, [r7, #28]
 8004178:	e015      	b.n	80041a6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	697a      	ldr	r2, [r7, #20]
 8004180:	429a      	cmp	r2, r3
 8004182:	d20b      	bcs.n	800419c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	1ad2      	subs	r2, r2, r3
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f7ff ff99 	bl	80040c8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004196:	2300      	movs	r3, #0
 8004198:	61fb      	str	r3, [r7, #28]
 800419a:	e004      	b.n	80041a6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	2200      	movs	r2, #0
 80041a0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80041a2:	2301      	movs	r3, #1
 80041a4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80041a6:	f000 fc71 	bl	8004a8c <vPortExitCritical>

	return xReturn;
 80041aa:	69fb      	ldr	r3, [r7, #28]
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	3720      	adds	r7, #32
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	2000048c 	.word	0x2000048c
 80041b8:	200004a0 	.word	0x200004a0

080041bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80041bc:	b480      	push	{r7}
 80041be:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80041c0:	4b03      	ldr	r3, [pc, #12]	@ (80041d0 <vTaskMissedYield+0x14>)
 80041c2:	2201      	movs	r2, #1
 80041c4:	601a      	str	r2, [r3, #0]
}
 80041c6:	bf00      	nop
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr
 80041d0:	2000049c 	.word	0x2000049c

080041d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80041dc:	f000 f852 	bl	8004284 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80041e0:	4b06      	ldr	r3, [pc, #24]	@ (80041fc <prvIdleTask+0x28>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d9f9      	bls.n	80041dc <prvIdleTask+0x8>
			{
				taskYIELD();
 80041e8:	4b05      	ldr	r3, [pc, #20]	@ (8004200 <prvIdleTask+0x2c>)
 80041ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041ee:	601a      	str	r2, [r3, #0]
 80041f0:	f3bf 8f4f 	dsb	sy
 80041f4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80041f8:	e7f0      	b.n	80041dc <prvIdleTask+0x8>
 80041fa:	bf00      	nop
 80041fc:	2000038c 	.word	0x2000038c
 8004200:	e000ed04 	.word	0xe000ed04

08004204 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b082      	sub	sp, #8
 8004208:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800420a:	2300      	movs	r3, #0
 800420c:	607b      	str	r3, [r7, #4]
 800420e:	e00c      	b.n	800422a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004210:	687a      	ldr	r2, [r7, #4]
 8004212:	4613      	mov	r3, r2
 8004214:	009b      	lsls	r3, r3, #2
 8004216:	4413      	add	r3, r2
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	4a12      	ldr	r2, [pc, #72]	@ (8004264 <prvInitialiseTaskLists+0x60>)
 800421c:	4413      	add	r3, r2
 800421e:	4618      	mov	r0, r3
 8004220:	f7fe fc94 	bl	8002b4c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	3301      	adds	r3, #1
 8004228:	607b      	str	r3, [r7, #4]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2b06      	cmp	r3, #6
 800422e:	d9ef      	bls.n	8004210 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004230:	480d      	ldr	r0, [pc, #52]	@ (8004268 <prvInitialiseTaskLists+0x64>)
 8004232:	f7fe fc8b 	bl	8002b4c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004236:	480d      	ldr	r0, [pc, #52]	@ (800426c <prvInitialiseTaskLists+0x68>)
 8004238:	f7fe fc88 	bl	8002b4c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800423c:	480c      	ldr	r0, [pc, #48]	@ (8004270 <prvInitialiseTaskLists+0x6c>)
 800423e:	f7fe fc85 	bl	8002b4c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004242:	480c      	ldr	r0, [pc, #48]	@ (8004274 <prvInitialiseTaskLists+0x70>)
 8004244:	f7fe fc82 	bl	8002b4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004248:	480b      	ldr	r0, [pc, #44]	@ (8004278 <prvInitialiseTaskLists+0x74>)
 800424a:	f7fe fc7f 	bl	8002b4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800424e:	4b0b      	ldr	r3, [pc, #44]	@ (800427c <prvInitialiseTaskLists+0x78>)
 8004250:	4a05      	ldr	r2, [pc, #20]	@ (8004268 <prvInitialiseTaskLists+0x64>)
 8004252:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004254:	4b0a      	ldr	r3, [pc, #40]	@ (8004280 <prvInitialiseTaskLists+0x7c>)
 8004256:	4a05      	ldr	r2, [pc, #20]	@ (800426c <prvInitialiseTaskLists+0x68>)
 8004258:	601a      	str	r2, [r3, #0]
}
 800425a:	bf00      	nop
 800425c:	3708      	adds	r7, #8
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
 8004262:	bf00      	nop
 8004264:	2000038c 	.word	0x2000038c
 8004268:	20000418 	.word	0x20000418
 800426c:	2000042c 	.word	0x2000042c
 8004270:	20000448 	.word	0x20000448
 8004274:	2000045c 	.word	0x2000045c
 8004278:	20000474 	.word	0x20000474
 800427c:	20000440 	.word	0x20000440
 8004280:	20000444 	.word	0x20000444

08004284 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800428a:	e019      	b.n	80042c0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800428c:	f000 fbcc 	bl	8004a28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004290:	4b10      	ldr	r3, [pc, #64]	@ (80042d4 <prvCheckTasksWaitingTermination+0x50>)
 8004292:	68db      	ldr	r3, [r3, #12]
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	3304      	adds	r3, #4
 800429c:	4618      	mov	r0, r3
 800429e:	f7fe fcdf 	bl	8002c60 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80042a2:	4b0d      	ldr	r3, [pc, #52]	@ (80042d8 <prvCheckTasksWaitingTermination+0x54>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	3b01      	subs	r3, #1
 80042a8:	4a0b      	ldr	r2, [pc, #44]	@ (80042d8 <prvCheckTasksWaitingTermination+0x54>)
 80042aa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80042ac:	4b0b      	ldr	r3, [pc, #44]	@ (80042dc <prvCheckTasksWaitingTermination+0x58>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	3b01      	subs	r3, #1
 80042b2:	4a0a      	ldr	r2, [pc, #40]	@ (80042dc <prvCheckTasksWaitingTermination+0x58>)
 80042b4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80042b6:	f000 fbe9 	bl	8004a8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f000 f810 	bl	80042e0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80042c0:	4b06      	ldr	r3, [pc, #24]	@ (80042dc <prvCheckTasksWaitingTermination+0x58>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d1e1      	bne.n	800428c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80042c8:	bf00      	nop
 80042ca:	bf00      	nop
 80042cc:	3708      	adds	r7, #8
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	2000045c 	.word	0x2000045c
 80042d8:	20000488 	.word	0x20000488
 80042dc:	20000470 	.word	0x20000470

080042e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d108      	bne.n	8004304 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f6:	4618      	mov	r0, r3
 80042f8:	f000 fd86 	bl	8004e08 <vPortFree>
				vPortFree( pxTCB );
 80042fc:	6878      	ldr	r0, [r7, #4]
 80042fe:	f000 fd83 	bl	8004e08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004302:	e019      	b.n	8004338 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800430a:	2b01      	cmp	r3, #1
 800430c:	d103      	bne.n	8004316 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 fd7a 	bl	8004e08 <vPortFree>
	}
 8004314:	e010      	b.n	8004338 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800431c:	2b02      	cmp	r3, #2
 800431e:	d00b      	beq.n	8004338 <prvDeleteTCB+0x58>
	__asm volatile
 8004320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004324:	f383 8811 	msr	BASEPRI, r3
 8004328:	f3bf 8f6f 	isb	sy
 800432c:	f3bf 8f4f 	dsb	sy
 8004330:	60fb      	str	r3, [r7, #12]
}
 8004332:	bf00      	nop
 8004334:	bf00      	nop
 8004336:	e7fd      	b.n	8004334 <prvDeleteTCB+0x54>
	}
 8004338:	bf00      	nop
 800433a:	3710      	adds	r7, #16
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004346:	4b0c      	ldr	r3, [pc, #48]	@ (8004378 <prvResetNextTaskUnblockTime+0x38>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d104      	bne.n	800435a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004350:	4b0a      	ldr	r3, [pc, #40]	@ (800437c <prvResetNextTaskUnblockTime+0x3c>)
 8004352:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004356:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004358:	e008      	b.n	800436c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800435a:	4b07      	ldr	r3, [pc, #28]	@ (8004378 <prvResetNextTaskUnblockTime+0x38>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	68db      	ldr	r3, [r3, #12]
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	4a04      	ldr	r2, [pc, #16]	@ (800437c <prvResetNextTaskUnblockTime+0x3c>)
 800436a:	6013      	str	r3, [r2, #0]
}
 800436c:	bf00      	nop
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr
 8004378:	20000440 	.word	0x20000440
 800437c:	200004a8 	.word	0x200004a8

08004380 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004380:	b480      	push	{r7}
 8004382:	b083      	sub	sp, #12
 8004384:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004386:	4b0b      	ldr	r3, [pc, #44]	@ (80043b4 <xTaskGetSchedulerState+0x34>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d102      	bne.n	8004394 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800438e:	2301      	movs	r3, #1
 8004390:	607b      	str	r3, [r7, #4]
 8004392:	e008      	b.n	80043a6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004394:	4b08      	ldr	r3, [pc, #32]	@ (80043b8 <xTaskGetSchedulerState+0x38>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d102      	bne.n	80043a2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800439c:	2302      	movs	r3, #2
 800439e:	607b      	str	r3, [r7, #4]
 80043a0:	e001      	b.n	80043a6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80043a2:	2300      	movs	r3, #0
 80043a4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80043a6:	687b      	ldr	r3, [r7, #4]
	}
 80043a8:	4618      	mov	r0, r3
 80043aa:	370c      	adds	r7, #12
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr
 80043b4:	20000494 	.word	0x20000494
 80043b8:	200004b0 	.word	0x200004b0

080043bc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80043c8:	2300      	movs	r3, #0
 80043ca:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d05e      	beq.n	8004490 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043d6:	4b31      	ldr	r3, [pc, #196]	@ (800449c <xTaskPriorityInherit+0xe0>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043dc:	429a      	cmp	r2, r3
 80043de:	d24e      	bcs.n	800447e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	699b      	ldr	r3, [r3, #24]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	db06      	blt.n	80043f6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043e8:	4b2c      	ldr	r3, [pc, #176]	@ (800449c <xTaskPriorityInherit+0xe0>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ee:	f1c3 0207 	rsb	r2, r3, #7
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	6959      	ldr	r1, [r3, #20]
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043fe:	4613      	mov	r3, r2
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	4413      	add	r3, r2
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	4a26      	ldr	r2, [pc, #152]	@ (80044a0 <xTaskPriorityInherit+0xe4>)
 8004408:	4413      	add	r3, r2
 800440a:	4299      	cmp	r1, r3
 800440c:	d12f      	bne.n	800446e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	3304      	adds	r3, #4
 8004412:	4618      	mov	r0, r3
 8004414:	f7fe fc24 	bl	8002c60 <uxListRemove>
 8004418:	4603      	mov	r3, r0
 800441a:	2b00      	cmp	r3, #0
 800441c:	d10a      	bne.n	8004434 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004422:	2201      	movs	r2, #1
 8004424:	fa02 f303 	lsl.w	r3, r2, r3
 8004428:	43da      	mvns	r2, r3
 800442a:	4b1e      	ldr	r3, [pc, #120]	@ (80044a4 <xTaskPriorityInherit+0xe8>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4013      	ands	r3, r2
 8004430:	4a1c      	ldr	r2, [pc, #112]	@ (80044a4 <xTaskPriorityInherit+0xe8>)
 8004432:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004434:	4b19      	ldr	r3, [pc, #100]	@ (800449c <xTaskPriorityInherit+0xe0>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004442:	2201      	movs	r2, #1
 8004444:	409a      	lsls	r2, r3
 8004446:	4b17      	ldr	r3, [pc, #92]	@ (80044a4 <xTaskPriorityInherit+0xe8>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4313      	orrs	r3, r2
 800444c:	4a15      	ldr	r2, [pc, #84]	@ (80044a4 <xTaskPriorityInherit+0xe8>)
 800444e:	6013      	str	r3, [r2, #0]
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004454:	4613      	mov	r3, r2
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	4413      	add	r3, r2
 800445a:	009b      	lsls	r3, r3, #2
 800445c:	4a10      	ldr	r2, [pc, #64]	@ (80044a0 <xTaskPriorityInherit+0xe4>)
 800445e:	441a      	add	r2, r3
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	3304      	adds	r3, #4
 8004464:	4619      	mov	r1, r3
 8004466:	4610      	mov	r0, r2
 8004468:	f7fe fb9d 	bl	8002ba6 <vListInsertEnd>
 800446c:	e004      	b.n	8004478 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800446e:	4b0b      	ldr	r3, [pc, #44]	@ (800449c <xTaskPriorityInherit+0xe0>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8004478:	2301      	movs	r3, #1
 800447a:	60fb      	str	r3, [r7, #12]
 800447c:	e008      	b.n	8004490 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004482:	4b06      	ldr	r3, [pc, #24]	@ (800449c <xTaskPriorityInherit+0xe0>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004488:	429a      	cmp	r2, r3
 800448a:	d201      	bcs.n	8004490 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800448c:	2301      	movs	r3, #1
 800448e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004490:	68fb      	ldr	r3, [r7, #12]
	}
 8004492:	4618      	mov	r0, r3
 8004494:	3710      	adds	r7, #16
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	20000388 	.word	0x20000388
 80044a0:	2000038c 	.word	0x2000038c
 80044a4:	20000490 	.word	0x20000490

080044a8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b086      	sub	sp, #24
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80044b4:	2300      	movs	r3, #0
 80044b6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d070      	beq.n	80045a0 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80044be:	4b3b      	ldr	r3, [pc, #236]	@ (80045ac <xTaskPriorityDisinherit+0x104>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	693a      	ldr	r2, [r7, #16]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d00b      	beq.n	80044e0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80044c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044cc:	f383 8811 	msr	BASEPRI, r3
 80044d0:	f3bf 8f6f 	isb	sy
 80044d4:	f3bf 8f4f 	dsb	sy
 80044d8:	60fb      	str	r3, [r7, #12]
}
 80044da:	bf00      	nop
 80044dc:	bf00      	nop
 80044de:	e7fd      	b.n	80044dc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d10b      	bne.n	8004500 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80044e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ec:	f383 8811 	msr	BASEPRI, r3
 80044f0:	f3bf 8f6f 	isb	sy
 80044f4:	f3bf 8f4f 	dsb	sy
 80044f8:	60bb      	str	r3, [r7, #8]
}
 80044fa:	bf00      	nop
 80044fc:	bf00      	nop
 80044fe:	e7fd      	b.n	80044fc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004504:	1e5a      	subs	r2, r3, #1
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004512:	429a      	cmp	r2, r3
 8004514:	d044      	beq.n	80045a0 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800451a:	2b00      	cmp	r3, #0
 800451c:	d140      	bne.n	80045a0 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	3304      	adds	r3, #4
 8004522:	4618      	mov	r0, r3
 8004524:	f7fe fb9c 	bl	8002c60 <uxListRemove>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d115      	bne.n	800455a <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004532:	491f      	ldr	r1, [pc, #124]	@ (80045b0 <xTaskPriorityDisinherit+0x108>)
 8004534:	4613      	mov	r3, r2
 8004536:	009b      	lsls	r3, r3, #2
 8004538:	4413      	add	r3, r2
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	440b      	add	r3, r1
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d10a      	bne.n	800455a <xTaskPriorityDisinherit+0xb2>
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004548:	2201      	movs	r2, #1
 800454a:	fa02 f303 	lsl.w	r3, r2, r3
 800454e:	43da      	mvns	r2, r3
 8004550:	4b18      	ldr	r3, [pc, #96]	@ (80045b4 <xTaskPriorityDisinherit+0x10c>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4013      	ands	r3, r2
 8004556:	4a17      	ldr	r2, [pc, #92]	@ (80045b4 <xTaskPriorityDisinherit+0x10c>)
 8004558:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004566:	f1c3 0207 	rsb	r2, r3, #7
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004572:	2201      	movs	r2, #1
 8004574:	409a      	lsls	r2, r3
 8004576:	4b0f      	ldr	r3, [pc, #60]	@ (80045b4 <xTaskPriorityDisinherit+0x10c>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4313      	orrs	r3, r2
 800457c:	4a0d      	ldr	r2, [pc, #52]	@ (80045b4 <xTaskPriorityDisinherit+0x10c>)
 800457e:	6013      	str	r3, [r2, #0]
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004584:	4613      	mov	r3, r2
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	4413      	add	r3, r2
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	4a08      	ldr	r2, [pc, #32]	@ (80045b0 <xTaskPriorityDisinherit+0x108>)
 800458e:	441a      	add	r2, r3
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	3304      	adds	r3, #4
 8004594:	4619      	mov	r1, r3
 8004596:	4610      	mov	r0, r2
 8004598:	f7fe fb05 	bl	8002ba6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800459c:	2301      	movs	r3, #1
 800459e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80045a0:	697b      	ldr	r3, [r7, #20]
	}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3718      	adds	r7, #24
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	20000388 	.word	0x20000388
 80045b0:	2000038c 	.word	0x2000038c
 80045b4:	20000490 	.word	0x20000490

080045b8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b088      	sub	sp, #32
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80045c6:	2301      	movs	r3, #1
 80045c8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d079      	beq.n	80046c4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80045d0:	69bb      	ldr	r3, [r7, #24]
 80045d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d10b      	bne.n	80045f0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80045d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045dc:	f383 8811 	msr	BASEPRI, r3
 80045e0:	f3bf 8f6f 	isb	sy
 80045e4:	f3bf 8f4f 	dsb	sy
 80045e8:	60fb      	str	r3, [r7, #12]
}
 80045ea:	bf00      	nop
 80045ec:	bf00      	nop
 80045ee:	e7fd      	b.n	80045ec <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80045f0:	69bb      	ldr	r3, [r7, #24]
 80045f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045f4:	683a      	ldr	r2, [r7, #0]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d902      	bls.n	8004600 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	61fb      	str	r3, [r7, #28]
 80045fe:	e002      	b.n	8004606 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8004600:	69bb      	ldr	r3, [r7, #24]
 8004602:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004604:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004606:	69bb      	ldr	r3, [r7, #24]
 8004608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800460a:	69fa      	ldr	r2, [r7, #28]
 800460c:	429a      	cmp	r2, r3
 800460e:	d059      	beq.n	80046c4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8004610:	69bb      	ldr	r3, [r7, #24]
 8004612:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004614:	697a      	ldr	r2, [r7, #20]
 8004616:	429a      	cmp	r2, r3
 8004618:	d154      	bne.n	80046c4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800461a:	4b2c      	ldr	r3, [pc, #176]	@ (80046cc <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	69ba      	ldr	r2, [r7, #24]
 8004620:	429a      	cmp	r2, r3
 8004622:	d10b      	bne.n	800463c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8004624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004628:	f383 8811 	msr	BASEPRI, r3
 800462c:	f3bf 8f6f 	isb	sy
 8004630:	f3bf 8f4f 	dsb	sy
 8004634:	60bb      	str	r3, [r7, #8]
}
 8004636:	bf00      	nop
 8004638:	bf00      	nop
 800463a:	e7fd      	b.n	8004638 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800463c:	69bb      	ldr	r3, [r7, #24]
 800463e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004640:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8004642:	69bb      	ldr	r3, [r7, #24]
 8004644:	69fa      	ldr	r2, [r7, #28]
 8004646:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004648:	69bb      	ldr	r3, [r7, #24]
 800464a:	699b      	ldr	r3, [r3, #24]
 800464c:	2b00      	cmp	r3, #0
 800464e:	db04      	blt.n	800465a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004650:	69fb      	ldr	r3, [r7, #28]
 8004652:	f1c3 0207 	rsb	r2, r3, #7
 8004656:	69bb      	ldr	r3, [r7, #24]
 8004658:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800465a:	69bb      	ldr	r3, [r7, #24]
 800465c:	6959      	ldr	r1, [r3, #20]
 800465e:	693a      	ldr	r2, [r7, #16]
 8004660:	4613      	mov	r3, r2
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	4413      	add	r3, r2
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	4a19      	ldr	r2, [pc, #100]	@ (80046d0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800466a:	4413      	add	r3, r2
 800466c:	4299      	cmp	r1, r3
 800466e:	d129      	bne.n	80046c4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004670:	69bb      	ldr	r3, [r7, #24]
 8004672:	3304      	adds	r3, #4
 8004674:	4618      	mov	r0, r3
 8004676:	f7fe faf3 	bl	8002c60 <uxListRemove>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d10a      	bne.n	8004696 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8004680:	69bb      	ldr	r3, [r7, #24]
 8004682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004684:	2201      	movs	r2, #1
 8004686:	fa02 f303 	lsl.w	r3, r2, r3
 800468a:	43da      	mvns	r2, r3
 800468c:	4b11      	ldr	r3, [pc, #68]	@ (80046d4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4013      	ands	r3, r2
 8004692:	4a10      	ldr	r2, [pc, #64]	@ (80046d4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8004694:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8004696:	69bb      	ldr	r3, [r7, #24]
 8004698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800469a:	2201      	movs	r2, #1
 800469c:	409a      	lsls	r2, r3
 800469e:	4b0d      	ldr	r3, [pc, #52]	@ (80046d4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4313      	orrs	r3, r2
 80046a4:	4a0b      	ldr	r2, [pc, #44]	@ (80046d4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80046a6:	6013      	str	r3, [r2, #0]
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046ac:	4613      	mov	r3, r2
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	4413      	add	r3, r2
 80046b2:	009b      	lsls	r3, r3, #2
 80046b4:	4a06      	ldr	r2, [pc, #24]	@ (80046d0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80046b6:	441a      	add	r2, r3
 80046b8:	69bb      	ldr	r3, [r7, #24]
 80046ba:	3304      	adds	r3, #4
 80046bc:	4619      	mov	r1, r3
 80046be:	4610      	mov	r0, r2
 80046c0:	f7fe fa71 	bl	8002ba6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80046c4:	bf00      	nop
 80046c6:	3720      	adds	r7, #32
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}
 80046cc:	20000388 	.word	0x20000388
 80046d0:	2000038c 	.word	0x2000038c
 80046d4:	20000490 	.word	0x20000490

080046d8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80046d8:	b480      	push	{r7}
 80046da:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80046dc:	4b07      	ldr	r3, [pc, #28]	@ (80046fc <pvTaskIncrementMutexHeldCount+0x24>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d004      	beq.n	80046ee <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80046e4:	4b05      	ldr	r3, [pc, #20]	@ (80046fc <pvTaskIncrementMutexHeldCount+0x24>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80046ea:	3201      	adds	r2, #1
 80046ec:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 80046ee:	4b03      	ldr	r3, [pc, #12]	@ (80046fc <pvTaskIncrementMutexHeldCount+0x24>)
 80046f0:	681b      	ldr	r3, [r3, #0]
	}
 80046f2:	4618      	mov	r0, r3
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr
 80046fc:	20000388 	.word	0x20000388

08004700 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800470a:	4b29      	ldr	r3, [pc, #164]	@ (80047b0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004710:	4b28      	ldr	r3, [pc, #160]	@ (80047b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	3304      	adds	r3, #4
 8004716:	4618      	mov	r0, r3
 8004718:	f7fe faa2 	bl	8002c60 <uxListRemove>
 800471c:	4603      	mov	r3, r0
 800471e:	2b00      	cmp	r3, #0
 8004720:	d10b      	bne.n	800473a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004722:	4b24      	ldr	r3, [pc, #144]	@ (80047b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004728:	2201      	movs	r2, #1
 800472a:	fa02 f303 	lsl.w	r3, r2, r3
 800472e:	43da      	mvns	r2, r3
 8004730:	4b21      	ldr	r3, [pc, #132]	@ (80047b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4013      	ands	r3, r2
 8004736:	4a20      	ldr	r2, [pc, #128]	@ (80047b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004738:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004740:	d10a      	bne.n	8004758 <prvAddCurrentTaskToDelayedList+0x58>
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d007      	beq.n	8004758 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004748:	4b1a      	ldr	r3, [pc, #104]	@ (80047b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	3304      	adds	r3, #4
 800474e:	4619      	mov	r1, r3
 8004750:	481a      	ldr	r0, [pc, #104]	@ (80047bc <prvAddCurrentTaskToDelayedList+0xbc>)
 8004752:	f7fe fa28 	bl	8002ba6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004756:	e026      	b.n	80047a6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004758:	68fa      	ldr	r2, [r7, #12]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4413      	add	r3, r2
 800475e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004760:	4b14      	ldr	r3, [pc, #80]	@ (80047b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68ba      	ldr	r2, [r7, #8]
 8004766:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	429a      	cmp	r2, r3
 800476e:	d209      	bcs.n	8004784 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004770:	4b13      	ldr	r3, [pc, #76]	@ (80047c0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	4b0f      	ldr	r3, [pc, #60]	@ (80047b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	3304      	adds	r3, #4
 800477a:	4619      	mov	r1, r3
 800477c:	4610      	mov	r0, r2
 800477e:	f7fe fa36 	bl	8002bee <vListInsert>
}
 8004782:	e010      	b.n	80047a6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004784:	4b0f      	ldr	r3, [pc, #60]	@ (80047c4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	4b0a      	ldr	r3, [pc, #40]	@ (80047b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	3304      	adds	r3, #4
 800478e:	4619      	mov	r1, r3
 8004790:	4610      	mov	r0, r2
 8004792:	f7fe fa2c 	bl	8002bee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004796:	4b0c      	ldr	r3, [pc, #48]	@ (80047c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	68ba      	ldr	r2, [r7, #8]
 800479c:	429a      	cmp	r2, r3
 800479e:	d202      	bcs.n	80047a6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80047a0:	4a09      	ldr	r2, [pc, #36]	@ (80047c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	6013      	str	r3, [r2, #0]
}
 80047a6:	bf00      	nop
 80047a8:	3710      	adds	r7, #16
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	2000048c 	.word	0x2000048c
 80047b4:	20000388 	.word	0x20000388
 80047b8:	20000490 	.word	0x20000490
 80047bc:	20000474 	.word	0x20000474
 80047c0:	20000444 	.word	0x20000444
 80047c4:	20000440 	.word	0x20000440
 80047c8:	200004a8 	.word	0x200004a8

080047cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80047cc:	b480      	push	{r7}
 80047ce:	b085      	sub	sp, #20
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	3b04      	subs	r3, #4
 80047dc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80047e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	3b04      	subs	r3, #4
 80047ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	f023 0201 	bic.w	r2, r3, #1
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	3b04      	subs	r3, #4
 80047fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80047fc:	4a0c      	ldr	r2, [pc, #48]	@ (8004830 <pxPortInitialiseStack+0x64>)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	3b14      	subs	r3, #20
 8004806:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	3b04      	subs	r3, #4
 8004812:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f06f 0202 	mvn.w	r2, #2
 800481a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	3b20      	subs	r3, #32
 8004820:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004822:	68fb      	ldr	r3, [r7, #12]
}
 8004824:	4618      	mov	r0, r3
 8004826:	3714      	adds	r7, #20
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr
 8004830:	08004835 	.word	0x08004835

08004834 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004834:	b480      	push	{r7}
 8004836:	b085      	sub	sp, #20
 8004838:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800483a:	2300      	movs	r3, #0
 800483c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800483e:	4b13      	ldr	r3, [pc, #76]	@ (800488c <prvTaskExitError+0x58>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004846:	d00b      	beq.n	8004860 <prvTaskExitError+0x2c>
	__asm volatile
 8004848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800484c:	f383 8811 	msr	BASEPRI, r3
 8004850:	f3bf 8f6f 	isb	sy
 8004854:	f3bf 8f4f 	dsb	sy
 8004858:	60fb      	str	r3, [r7, #12]
}
 800485a:	bf00      	nop
 800485c:	bf00      	nop
 800485e:	e7fd      	b.n	800485c <prvTaskExitError+0x28>
	__asm volatile
 8004860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004864:	f383 8811 	msr	BASEPRI, r3
 8004868:	f3bf 8f6f 	isb	sy
 800486c:	f3bf 8f4f 	dsb	sy
 8004870:	60bb      	str	r3, [r7, #8]
}
 8004872:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004874:	bf00      	nop
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d0fc      	beq.n	8004876 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800487c:	bf00      	nop
 800487e:	bf00      	nop
 8004880:	3714      	adds	r7, #20
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr
 800488a:	bf00      	nop
 800488c:	2000000c 	.word	0x2000000c

08004890 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004890:	4b07      	ldr	r3, [pc, #28]	@ (80048b0 <pxCurrentTCBConst2>)
 8004892:	6819      	ldr	r1, [r3, #0]
 8004894:	6808      	ldr	r0, [r1, #0]
 8004896:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800489a:	f380 8809 	msr	PSP, r0
 800489e:	f3bf 8f6f 	isb	sy
 80048a2:	f04f 0000 	mov.w	r0, #0
 80048a6:	f380 8811 	msr	BASEPRI, r0
 80048aa:	4770      	bx	lr
 80048ac:	f3af 8000 	nop.w

080048b0 <pxCurrentTCBConst2>:
 80048b0:	20000388 	.word	0x20000388
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80048b4:	bf00      	nop
 80048b6:	bf00      	nop

080048b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80048b8:	4808      	ldr	r0, [pc, #32]	@ (80048dc <prvPortStartFirstTask+0x24>)
 80048ba:	6800      	ldr	r0, [r0, #0]
 80048bc:	6800      	ldr	r0, [r0, #0]
 80048be:	f380 8808 	msr	MSP, r0
 80048c2:	f04f 0000 	mov.w	r0, #0
 80048c6:	f380 8814 	msr	CONTROL, r0
 80048ca:	b662      	cpsie	i
 80048cc:	b661      	cpsie	f
 80048ce:	f3bf 8f4f 	dsb	sy
 80048d2:	f3bf 8f6f 	isb	sy
 80048d6:	df00      	svc	0
 80048d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80048da:	bf00      	nop
 80048dc:	e000ed08 	.word	0xe000ed08

080048e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b086      	sub	sp, #24
 80048e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80048e6:	4b47      	ldr	r3, [pc, #284]	@ (8004a04 <xPortStartScheduler+0x124>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a47      	ldr	r2, [pc, #284]	@ (8004a08 <xPortStartScheduler+0x128>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d10b      	bne.n	8004908 <xPortStartScheduler+0x28>
	__asm volatile
 80048f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048f4:	f383 8811 	msr	BASEPRI, r3
 80048f8:	f3bf 8f6f 	isb	sy
 80048fc:	f3bf 8f4f 	dsb	sy
 8004900:	60fb      	str	r3, [r7, #12]
}
 8004902:	bf00      	nop
 8004904:	bf00      	nop
 8004906:	e7fd      	b.n	8004904 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004908:	4b3e      	ldr	r3, [pc, #248]	@ (8004a04 <xPortStartScheduler+0x124>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a3f      	ldr	r2, [pc, #252]	@ (8004a0c <xPortStartScheduler+0x12c>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d10b      	bne.n	800492a <xPortStartScheduler+0x4a>
	__asm volatile
 8004912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004916:	f383 8811 	msr	BASEPRI, r3
 800491a:	f3bf 8f6f 	isb	sy
 800491e:	f3bf 8f4f 	dsb	sy
 8004922:	613b      	str	r3, [r7, #16]
}
 8004924:	bf00      	nop
 8004926:	bf00      	nop
 8004928:	e7fd      	b.n	8004926 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800492a:	4b39      	ldr	r3, [pc, #228]	@ (8004a10 <xPortStartScheduler+0x130>)
 800492c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	b2db      	uxtb	r3, r3
 8004934:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	22ff      	movs	r2, #255	@ 0xff
 800493a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	781b      	ldrb	r3, [r3, #0]
 8004940:	b2db      	uxtb	r3, r3
 8004942:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004944:	78fb      	ldrb	r3, [r7, #3]
 8004946:	b2db      	uxtb	r3, r3
 8004948:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800494c:	b2da      	uxtb	r2, r3
 800494e:	4b31      	ldr	r3, [pc, #196]	@ (8004a14 <xPortStartScheduler+0x134>)
 8004950:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004952:	4b31      	ldr	r3, [pc, #196]	@ (8004a18 <xPortStartScheduler+0x138>)
 8004954:	2207      	movs	r2, #7
 8004956:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004958:	e009      	b.n	800496e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800495a:	4b2f      	ldr	r3, [pc, #188]	@ (8004a18 <xPortStartScheduler+0x138>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	3b01      	subs	r3, #1
 8004960:	4a2d      	ldr	r2, [pc, #180]	@ (8004a18 <xPortStartScheduler+0x138>)
 8004962:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004964:	78fb      	ldrb	r3, [r7, #3]
 8004966:	b2db      	uxtb	r3, r3
 8004968:	005b      	lsls	r3, r3, #1
 800496a:	b2db      	uxtb	r3, r3
 800496c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800496e:	78fb      	ldrb	r3, [r7, #3]
 8004970:	b2db      	uxtb	r3, r3
 8004972:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004976:	2b80      	cmp	r3, #128	@ 0x80
 8004978:	d0ef      	beq.n	800495a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800497a:	4b27      	ldr	r3, [pc, #156]	@ (8004a18 <xPortStartScheduler+0x138>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f1c3 0307 	rsb	r3, r3, #7
 8004982:	2b04      	cmp	r3, #4
 8004984:	d00b      	beq.n	800499e <xPortStartScheduler+0xbe>
	__asm volatile
 8004986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800498a:	f383 8811 	msr	BASEPRI, r3
 800498e:	f3bf 8f6f 	isb	sy
 8004992:	f3bf 8f4f 	dsb	sy
 8004996:	60bb      	str	r3, [r7, #8]
}
 8004998:	bf00      	nop
 800499a:	bf00      	nop
 800499c:	e7fd      	b.n	800499a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800499e:	4b1e      	ldr	r3, [pc, #120]	@ (8004a18 <xPortStartScheduler+0x138>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	021b      	lsls	r3, r3, #8
 80049a4:	4a1c      	ldr	r2, [pc, #112]	@ (8004a18 <xPortStartScheduler+0x138>)
 80049a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80049a8:	4b1b      	ldr	r3, [pc, #108]	@ (8004a18 <xPortStartScheduler+0x138>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80049b0:	4a19      	ldr	r2, [pc, #100]	@ (8004a18 <xPortStartScheduler+0x138>)
 80049b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	b2da      	uxtb	r2, r3
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80049bc:	4b17      	ldr	r3, [pc, #92]	@ (8004a1c <xPortStartScheduler+0x13c>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a16      	ldr	r2, [pc, #88]	@ (8004a1c <xPortStartScheduler+0x13c>)
 80049c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80049c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80049c8:	4b14      	ldr	r3, [pc, #80]	@ (8004a1c <xPortStartScheduler+0x13c>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a13      	ldr	r2, [pc, #76]	@ (8004a1c <xPortStartScheduler+0x13c>)
 80049ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80049d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80049d4:	f000 f8da 	bl	8004b8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80049d8:	4b11      	ldr	r3, [pc, #68]	@ (8004a20 <xPortStartScheduler+0x140>)
 80049da:	2200      	movs	r2, #0
 80049dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80049de:	f000 f8f9 	bl	8004bd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80049e2:	4b10      	ldr	r3, [pc, #64]	@ (8004a24 <xPortStartScheduler+0x144>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a0f      	ldr	r2, [pc, #60]	@ (8004a24 <xPortStartScheduler+0x144>)
 80049e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80049ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80049ee:	f7ff ff63 	bl	80048b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80049f2:	f7ff fa83 	bl	8003efc <vTaskSwitchContext>
	prvTaskExitError();
 80049f6:	f7ff ff1d 	bl	8004834 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80049fa:	2300      	movs	r3, #0
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3718      	adds	r7, #24
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}
 8004a04:	e000ed00 	.word	0xe000ed00
 8004a08:	410fc271 	.word	0x410fc271
 8004a0c:	410fc270 	.word	0x410fc270
 8004a10:	e000e400 	.word	0xe000e400
 8004a14:	200004b4 	.word	0x200004b4
 8004a18:	200004b8 	.word	0x200004b8
 8004a1c:	e000ed20 	.word	0xe000ed20
 8004a20:	2000000c 	.word	0x2000000c
 8004a24:	e000ef34 	.word	0xe000ef34

08004a28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
	__asm volatile
 8004a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a32:	f383 8811 	msr	BASEPRI, r3
 8004a36:	f3bf 8f6f 	isb	sy
 8004a3a:	f3bf 8f4f 	dsb	sy
 8004a3e:	607b      	str	r3, [r7, #4]
}
 8004a40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004a42:	4b10      	ldr	r3, [pc, #64]	@ (8004a84 <vPortEnterCritical+0x5c>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	3301      	adds	r3, #1
 8004a48:	4a0e      	ldr	r2, [pc, #56]	@ (8004a84 <vPortEnterCritical+0x5c>)
 8004a4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004a4c:	4b0d      	ldr	r3, [pc, #52]	@ (8004a84 <vPortEnterCritical+0x5c>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	2b01      	cmp	r3, #1
 8004a52:	d110      	bne.n	8004a76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004a54:	4b0c      	ldr	r3, [pc, #48]	@ (8004a88 <vPortEnterCritical+0x60>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	b2db      	uxtb	r3, r3
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d00b      	beq.n	8004a76 <vPortEnterCritical+0x4e>
	__asm volatile
 8004a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a62:	f383 8811 	msr	BASEPRI, r3
 8004a66:	f3bf 8f6f 	isb	sy
 8004a6a:	f3bf 8f4f 	dsb	sy
 8004a6e:	603b      	str	r3, [r7, #0]
}
 8004a70:	bf00      	nop
 8004a72:	bf00      	nop
 8004a74:	e7fd      	b.n	8004a72 <vPortEnterCritical+0x4a>
	}
}
 8004a76:	bf00      	nop
 8004a78:	370c      	adds	r7, #12
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr
 8004a82:	bf00      	nop
 8004a84:	2000000c 	.word	0x2000000c
 8004a88:	e000ed04 	.word	0xe000ed04

08004a8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b083      	sub	sp, #12
 8004a90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004a92:	4b12      	ldr	r3, [pc, #72]	@ (8004adc <vPortExitCritical+0x50>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d10b      	bne.n	8004ab2 <vPortExitCritical+0x26>
	__asm volatile
 8004a9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a9e:	f383 8811 	msr	BASEPRI, r3
 8004aa2:	f3bf 8f6f 	isb	sy
 8004aa6:	f3bf 8f4f 	dsb	sy
 8004aaa:	607b      	str	r3, [r7, #4]
}
 8004aac:	bf00      	nop
 8004aae:	bf00      	nop
 8004ab0:	e7fd      	b.n	8004aae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8004adc <vPortExitCritical+0x50>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	3b01      	subs	r3, #1
 8004ab8:	4a08      	ldr	r2, [pc, #32]	@ (8004adc <vPortExitCritical+0x50>)
 8004aba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004abc:	4b07      	ldr	r3, [pc, #28]	@ (8004adc <vPortExitCritical+0x50>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d105      	bne.n	8004ad0 <vPortExitCritical+0x44>
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	f383 8811 	msr	BASEPRI, r3
}
 8004ace:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004ad0:	bf00      	nop
 8004ad2:	370c      	adds	r7, #12
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr
 8004adc:	2000000c 	.word	0x2000000c

08004ae0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004ae0:	f3ef 8009 	mrs	r0, PSP
 8004ae4:	f3bf 8f6f 	isb	sy
 8004ae8:	4b15      	ldr	r3, [pc, #84]	@ (8004b40 <pxCurrentTCBConst>)
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	f01e 0f10 	tst.w	lr, #16
 8004af0:	bf08      	it	eq
 8004af2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004af6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004afa:	6010      	str	r0, [r2, #0]
 8004afc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004b00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004b04:	f380 8811 	msr	BASEPRI, r0
 8004b08:	f3bf 8f4f 	dsb	sy
 8004b0c:	f3bf 8f6f 	isb	sy
 8004b10:	f7ff f9f4 	bl	8003efc <vTaskSwitchContext>
 8004b14:	f04f 0000 	mov.w	r0, #0
 8004b18:	f380 8811 	msr	BASEPRI, r0
 8004b1c:	bc09      	pop	{r0, r3}
 8004b1e:	6819      	ldr	r1, [r3, #0]
 8004b20:	6808      	ldr	r0, [r1, #0]
 8004b22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b26:	f01e 0f10 	tst.w	lr, #16
 8004b2a:	bf08      	it	eq
 8004b2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004b30:	f380 8809 	msr	PSP, r0
 8004b34:	f3bf 8f6f 	isb	sy
 8004b38:	4770      	bx	lr
 8004b3a:	bf00      	nop
 8004b3c:	f3af 8000 	nop.w

08004b40 <pxCurrentTCBConst>:
 8004b40:	20000388 	.word	0x20000388
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004b44:	bf00      	nop
 8004b46:	bf00      	nop

08004b48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b082      	sub	sp, #8
 8004b4c:	af00      	add	r7, sp, #0
	__asm volatile
 8004b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b52:	f383 8811 	msr	BASEPRI, r3
 8004b56:	f3bf 8f6f 	isb	sy
 8004b5a:	f3bf 8f4f 	dsb	sy
 8004b5e:	607b      	str	r3, [r7, #4]
}
 8004b60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004b62:	f7ff f911 	bl	8003d88 <xTaskIncrementTick>
 8004b66:	4603      	mov	r3, r0
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d003      	beq.n	8004b74 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004b6c:	4b06      	ldr	r3, [pc, #24]	@ (8004b88 <SysTick_Handler+0x40>)
 8004b6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b72:	601a      	str	r2, [r3, #0]
 8004b74:	2300      	movs	r3, #0
 8004b76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	f383 8811 	msr	BASEPRI, r3
}
 8004b7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004b80:	bf00      	nop
 8004b82:	3708      	adds	r7, #8
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}
 8004b88:	e000ed04 	.word	0xe000ed04

08004b8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004b90:	4b0b      	ldr	r3, [pc, #44]	@ (8004bc0 <vPortSetupTimerInterrupt+0x34>)
 8004b92:	2200      	movs	r2, #0
 8004b94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004b96:	4b0b      	ldr	r3, [pc, #44]	@ (8004bc4 <vPortSetupTimerInterrupt+0x38>)
 8004b98:	2200      	movs	r2, #0
 8004b9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8004bc8 <vPortSetupTimerInterrupt+0x3c>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a0a      	ldr	r2, [pc, #40]	@ (8004bcc <vPortSetupTimerInterrupt+0x40>)
 8004ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba6:	099b      	lsrs	r3, r3, #6
 8004ba8:	4a09      	ldr	r2, [pc, #36]	@ (8004bd0 <vPortSetupTimerInterrupt+0x44>)
 8004baa:	3b01      	subs	r3, #1
 8004bac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004bae:	4b04      	ldr	r3, [pc, #16]	@ (8004bc0 <vPortSetupTimerInterrupt+0x34>)
 8004bb0:	2207      	movs	r2, #7
 8004bb2:	601a      	str	r2, [r3, #0]
}
 8004bb4:	bf00      	nop
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbc:	4770      	bx	lr
 8004bbe:	bf00      	nop
 8004bc0:	e000e010 	.word	0xe000e010
 8004bc4:	e000e018 	.word	0xe000e018
 8004bc8:	20000000 	.word	0x20000000
 8004bcc:	10624dd3 	.word	0x10624dd3
 8004bd0:	e000e014 	.word	0xe000e014

08004bd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004bd4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004be4 <vPortEnableVFP+0x10>
 8004bd8:	6801      	ldr	r1, [r0, #0]
 8004bda:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004bde:	6001      	str	r1, [r0, #0]
 8004be0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004be2:	bf00      	nop
 8004be4:	e000ed88 	.word	0xe000ed88

08004be8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004be8:	b480      	push	{r7}
 8004bea:	b085      	sub	sp, #20
 8004bec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004bee:	f3ef 8305 	mrs	r3, IPSR
 8004bf2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2b0f      	cmp	r3, #15
 8004bf8:	d915      	bls.n	8004c26 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004bfa:	4a18      	ldr	r2, [pc, #96]	@ (8004c5c <vPortValidateInterruptPriority+0x74>)
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	4413      	add	r3, r2
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004c04:	4b16      	ldr	r3, [pc, #88]	@ (8004c60 <vPortValidateInterruptPriority+0x78>)
 8004c06:	781b      	ldrb	r3, [r3, #0]
 8004c08:	7afa      	ldrb	r2, [r7, #11]
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d20b      	bcs.n	8004c26 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c12:	f383 8811 	msr	BASEPRI, r3
 8004c16:	f3bf 8f6f 	isb	sy
 8004c1a:	f3bf 8f4f 	dsb	sy
 8004c1e:	607b      	str	r3, [r7, #4]
}
 8004c20:	bf00      	nop
 8004c22:	bf00      	nop
 8004c24:	e7fd      	b.n	8004c22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004c26:	4b0f      	ldr	r3, [pc, #60]	@ (8004c64 <vPortValidateInterruptPriority+0x7c>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004c2e:	4b0e      	ldr	r3, [pc, #56]	@ (8004c68 <vPortValidateInterruptPriority+0x80>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d90b      	bls.n	8004c4e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c3a:	f383 8811 	msr	BASEPRI, r3
 8004c3e:	f3bf 8f6f 	isb	sy
 8004c42:	f3bf 8f4f 	dsb	sy
 8004c46:	603b      	str	r3, [r7, #0]
}
 8004c48:	bf00      	nop
 8004c4a:	bf00      	nop
 8004c4c:	e7fd      	b.n	8004c4a <vPortValidateInterruptPriority+0x62>
	}
 8004c4e:	bf00      	nop
 8004c50:	3714      	adds	r7, #20
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr
 8004c5a:	bf00      	nop
 8004c5c:	e000e3f0 	.word	0xe000e3f0
 8004c60:	200004b4 	.word	0x200004b4
 8004c64:	e000ed0c 	.word	0xe000ed0c
 8004c68:	200004b8 	.word	0x200004b8

08004c6c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b08a      	sub	sp, #40	@ 0x28
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004c74:	2300      	movs	r3, #0
 8004c76:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004c78:	f7fe ffda 	bl	8003c30 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004c7c:	4b5c      	ldr	r3, [pc, #368]	@ (8004df0 <pvPortMalloc+0x184>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d101      	bne.n	8004c88 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004c84:	f000 f924 	bl	8004ed0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004c88:	4b5a      	ldr	r3, [pc, #360]	@ (8004df4 <pvPortMalloc+0x188>)
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	4013      	ands	r3, r2
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	f040 8095 	bne.w	8004dc0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d01e      	beq.n	8004cda <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004c9c:	2208      	movs	r2, #8
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	4413      	add	r3, r2
 8004ca2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	f003 0307 	and.w	r3, r3, #7
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d015      	beq.n	8004cda <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f023 0307 	bic.w	r3, r3, #7
 8004cb4:	3308      	adds	r3, #8
 8004cb6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	f003 0307 	and.w	r3, r3, #7
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d00b      	beq.n	8004cda <pvPortMalloc+0x6e>
	__asm volatile
 8004cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cc6:	f383 8811 	msr	BASEPRI, r3
 8004cca:	f3bf 8f6f 	isb	sy
 8004cce:	f3bf 8f4f 	dsb	sy
 8004cd2:	617b      	str	r3, [r7, #20]
}
 8004cd4:	bf00      	nop
 8004cd6:	bf00      	nop
 8004cd8:	e7fd      	b.n	8004cd6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d06f      	beq.n	8004dc0 <pvPortMalloc+0x154>
 8004ce0:	4b45      	ldr	r3, [pc, #276]	@ (8004df8 <pvPortMalloc+0x18c>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d86a      	bhi.n	8004dc0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004cea:	4b44      	ldr	r3, [pc, #272]	@ (8004dfc <pvPortMalloc+0x190>)
 8004cec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004cee:	4b43      	ldr	r3, [pc, #268]	@ (8004dfc <pvPortMalloc+0x190>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004cf4:	e004      	b.n	8004d00 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cf8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	429a      	cmp	r2, r3
 8004d08:	d903      	bls.n	8004d12 <pvPortMalloc+0xa6>
 8004d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d1f1      	bne.n	8004cf6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004d12:	4b37      	ldr	r3, [pc, #220]	@ (8004df0 <pvPortMalloc+0x184>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d051      	beq.n	8004dc0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004d1c:	6a3b      	ldr	r3, [r7, #32]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2208      	movs	r2, #8
 8004d22:	4413      	add	r3, r2
 8004d24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	6a3b      	ldr	r3, [r7, #32]
 8004d2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d30:	685a      	ldr	r2, [r3, #4]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	1ad2      	subs	r2, r2, r3
 8004d36:	2308      	movs	r3, #8
 8004d38:	005b      	lsls	r3, r3, #1
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d920      	bls.n	8004d80 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004d3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	4413      	add	r3, r2
 8004d44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004d46:	69bb      	ldr	r3, [r7, #24]
 8004d48:	f003 0307 	and.w	r3, r3, #7
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d00b      	beq.n	8004d68 <pvPortMalloc+0xfc>
	__asm volatile
 8004d50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d54:	f383 8811 	msr	BASEPRI, r3
 8004d58:	f3bf 8f6f 	isb	sy
 8004d5c:	f3bf 8f4f 	dsb	sy
 8004d60:	613b      	str	r3, [r7, #16]
}
 8004d62:	bf00      	nop
 8004d64:	bf00      	nop
 8004d66:	e7fd      	b.n	8004d64 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d6a:	685a      	ldr	r2, [r3, #4]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	1ad2      	subs	r2, r2, r3
 8004d70:	69bb      	ldr	r3, [r7, #24]
 8004d72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d76:	687a      	ldr	r2, [r7, #4]
 8004d78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004d7a:	69b8      	ldr	r0, [r7, #24]
 8004d7c:	f000 f90a 	bl	8004f94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004d80:	4b1d      	ldr	r3, [pc, #116]	@ (8004df8 <pvPortMalloc+0x18c>)
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	1ad3      	subs	r3, r2, r3
 8004d8a:	4a1b      	ldr	r2, [pc, #108]	@ (8004df8 <pvPortMalloc+0x18c>)
 8004d8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004d8e:	4b1a      	ldr	r3, [pc, #104]	@ (8004df8 <pvPortMalloc+0x18c>)
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	4b1b      	ldr	r3, [pc, #108]	@ (8004e00 <pvPortMalloc+0x194>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	429a      	cmp	r2, r3
 8004d98:	d203      	bcs.n	8004da2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004d9a:	4b17      	ldr	r3, [pc, #92]	@ (8004df8 <pvPortMalloc+0x18c>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a18      	ldr	r2, [pc, #96]	@ (8004e00 <pvPortMalloc+0x194>)
 8004da0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da4:	685a      	ldr	r2, [r3, #4]
 8004da6:	4b13      	ldr	r3, [pc, #76]	@ (8004df4 <pvPortMalloc+0x188>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	431a      	orrs	r2, r3
 8004dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db2:	2200      	movs	r2, #0
 8004db4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004db6:	4b13      	ldr	r3, [pc, #76]	@ (8004e04 <pvPortMalloc+0x198>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	3301      	adds	r3, #1
 8004dbc:	4a11      	ldr	r2, [pc, #68]	@ (8004e04 <pvPortMalloc+0x198>)
 8004dbe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004dc0:	f7fe ff44 	bl	8003c4c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004dc4:	69fb      	ldr	r3, [r7, #28]
 8004dc6:	f003 0307 	and.w	r3, r3, #7
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d00b      	beq.n	8004de6 <pvPortMalloc+0x17a>
	__asm volatile
 8004dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dd2:	f383 8811 	msr	BASEPRI, r3
 8004dd6:	f3bf 8f6f 	isb	sy
 8004dda:	f3bf 8f4f 	dsb	sy
 8004dde:	60fb      	str	r3, [r7, #12]
}
 8004de0:	bf00      	nop
 8004de2:	bf00      	nop
 8004de4:	e7fd      	b.n	8004de2 <pvPortMalloc+0x176>
	return pvReturn;
 8004de6:	69fb      	ldr	r3, [r7, #28]
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3728      	adds	r7, #40	@ 0x28
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}
 8004df0:	200040c4 	.word	0x200040c4
 8004df4:	200040d8 	.word	0x200040d8
 8004df8:	200040c8 	.word	0x200040c8
 8004dfc:	200040bc 	.word	0x200040bc
 8004e00:	200040cc 	.word	0x200040cc
 8004e04:	200040d0 	.word	0x200040d0

08004e08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b086      	sub	sp, #24
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d04f      	beq.n	8004eba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004e1a:	2308      	movs	r3, #8
 8004e1c:	425b      	negs	r3, r3
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	4413      	add	r3, r2
 8004e22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	685a      	ldr	r2, [r3, #4]
 8004e2c:	4b25      	ldr	r3, [pc, #148]	@ (8004ec4 <vPortFree+0xbc>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4013      	ands	r3, r2
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d10b      	bne.n	8004e4e <vPortFree+0x46>
	__asm volatile
 8004e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e3a:	f383 8811 	msr	BASEPRI, r3
 8004e3e:	f3bf 8f6f 	isb	sy
 8004e42:	f3bf 8f4f 	dsb	sy
 8004e46:	60fb      	str	r3, [r7, #12]
}
 8004e48:	bf00      	nop
 8004e4a:	bf00      	nop
 8004e4c:	e7fd      	b.n	8004e4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d00b      	beq.n	8004e6e <vPortFree+0x66>
	__asm volatile
 8004e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e5a:	f383 8811 	msr	BASEPRI, r3
 8004e5e:	f3bf 8f6f 	isb	sy
 8004e62:	f3bf 8f4f 	dsb	sy
 8004e66:	60bb      	str	r3, [r7, #8]
}
 8004e68:	bf00      	nop
 8004e6a:	bf00      	nop
 8004e6c:	e7fd      	b.n	8004e6a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	685a      	ldr	r2, [r3, #4]
 8004e72:	4b14      	ldr	r3, [pc, #80]	@ (8004ec4 <vPortFree+0xbc>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4013      	ands	r3, r2
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d01e      	beq.n	8004eba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d11a      	bne.n	8004eba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004e84:	693b      	ldr	r3, [r7, #16]
 8004e86:	685a      	ldr	r2, [r3, #4]
 8004e88:	4b0e      	ldr	r3, [pc, #56]	@ (8004ec4 <vPortFree+0xbc>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	43db      	mvns	r3, r3
 8004e8e:	401a      	ands	r2, r3
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004e94:	f7fe fecc 	bl	8003c30 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	685a      	ldr	r2, [r3, #4]
 8004e9c:	4b0a      	ldr	r3, [pc, #40]	@ (8004ec8 <vPortFree+0xc0>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4413      	add	r3, r2
 8004ea2:	4a09      	ldr	r2, [pc, #36]	@ (8004ec8 <vPortFree+0xc0>)
 8004ea4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004ea6:	6938      	ldr	r0, [r7, #16]
 8004ea8:	f000 f874 	bl	8004f94 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004eac:	4b07      	ldr	r3, [pc, #28]	@ (8004ecc <vPortFree+0xc4>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	3301      	adds	r3, #1
 8004eb2:	4a06      	ldr	r2, [pc, #24]	@ (8004ecc <vPortFree+0xc4>)
 8004eb4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004eb6:	f7fe fec9 	bl	8003c4c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004eba:	bf00      	nop
 8004ebc:	3718      	adds	r7, #24
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}
 8004ec2:	bf00      	nop
 8004ec4:	200040d8 	.word	0x200040d8
 8004ec8:	200040c8 	.word	0x200040c8
 8004ecc:	200040d4 	.word	0x200040d4

08004ed0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b085      	sub	sp, #20
 8004ed4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004ed6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8004eda:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004edc:	4b27      	ldr	r3, [pc, #156]	@ (8004f7c <prvHeapInit+0xac>)
 8004ede:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	f003 0307 	and.w	r3, r3, #7
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d00c      	beq.n	8004f04 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	3307      	adds	r3, #7
 8004eee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f023 0307 	bic.w	r3, r3, #7
 8004ef6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004ef8:	68ba      	ldr	r2, [r7, #8]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	4a1f      	ldr	r2, [pc, #124]	@ (8004f7c <prvHeapInit+0xac>)
 8004f00:	4413      	add	r3, r2
 8004f02:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004f08:	4a1d      	ldr	r2, [pc, #116]	@ (8004f80 <prvHeapInit+0xb0>)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004f0e:	4b1c      	ldr	r3, [pc, #112]	@ (8004f80 <prvHeapInit+0xb0>)
 8004f10:	2200      	movs	r2, #0
 8004f12:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	68ba      	ldr	r2, [r7, #8]
 8004f18:	4413      	add	r3, r2
 8004f1a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004f1c:	2208      	movs	r2, #8
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	1a9b      	subs	r3, r3, r2
 8004f22:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f023 0307 	bic.w	r3, r3, #7
 8004f2a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	4a15      	ldr	r2, [pc, #84]	@ (8004f84 <prvHeapInit+0xb4>)
 8004f30:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004f32:	4b14      	ldr	r3, [pc, #80]	@ (8004f84 <prvHeapInit+0xb4>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	2200      	movs	r2, #0
 8004f38:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004f3a:	4b12      	ldr	r3, [pc, #72]	@ (8004f84 <prvHeapInit+0xb4>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	68fa      	ldr	r2, [r7, #12]
 8004f4a:	1ad2      	subs	r2, r2, r3
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004f50:	4b0c      	ldr	r3, [pc, #48]	@ (8004f84 <prvHeapInit+0xb4>)
 8004f52:	681a      	ldr	r2, [r3, #0]
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	4a0a      	ldr	r2, [pc, #40]	@ (8004f88 <prvHeapInit+0xb8>)
 8004f5e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	4a09      	ldr	r2, [pc, #36]	@ (8004f8c <prvHeapInit+0xbc>)
 8004f66:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004f68:	4b09      	ldr	r3, [pc, #36]	@ (8004f90 <prvHeapInit+0xc0>)
 8004f6a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004f6e:	601a      	str	r2, [r3, #0]
}
 8004f70:	bf00      	nop
 8004f72:	3714      	adds	r7, #20
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr
 8004f7c:	200004bc 	.word	0x200004bc
 8004f80:	200040bc 	.word	0x200040bc
 8004f84:	200040c4 	.word	0x200040c4
 8004f88:	200040cc 	.word	0x200040cc
 8004f8c:	200040c8 	.word	0x200040c8
 8004f90:	200040d8 	.word	0x200040d8

08004f94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004f94:	b480      	push	{r7}
 8004f96:	b085      	sub	sp, #20
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004f9c:	4b28      	ldr	r3, [pc, #160]	@ (8005040 <prvInsertBlockIntoFreeList+0xac>)
 8004f9e:	60fb      	str	r3, [r7, #12]
 8004fa0:	e002      	b.n	8004fa8 <prvInsertBlockIntoFreeList+0x14>
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	60fb      	str	r3, [r7, #12]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d8f7      	bhi.n	8004fa2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	68ba      	ldr	r2, [r7, #8]
 8004fbc:	4413      	add	r3, r2
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d108      	bne.n	8004fd6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	685a      	ldr	r2, [r3, #4]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	441a      	add	r2, r3
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	68ba      	ldr	r2, [r7, #8]
 8004fe0:	441a      	add	r2, r3
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d118      	bne.n	800501c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681a      	ldr	r2, [r3, #0]
 8004fee:	4b15      	ldr	r3, [pc, #84]	@ (8005044 <prvInsertBlockIntoFreeList+0xb0>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	429a      	cmp	r2, r3
 8004ff4:	d00d      	beq.n	8005012 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	685a      	ldr	r2, [r3, #4]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	441a      	add	r2, r3
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	601a      	str	r2, [r3, #0]
 8005010:	e008      	b.n	8005024 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005012:	4b0c      	ldr	r3, [pc, #48]	@ (8005044 <prvInsertBlockIntoFreeList+0xb0>)
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	601a      	str	r2, [r3, #0]
 800501a:	e003      	b.n	8005024 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005024:	68fa      	ldr	r2, [r7, #12]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	429a      	cmp	r2, r3
 800502a:	d002      	beq.n	8005032 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005032:	bf00      	nop
 8005034:	3714      	adds	r7, #20
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr
 800503e:	bf00      	nop
 8005040:	200040bc 	.word	0x200040bc
 8005044:	200040c4 	.word	0x200040c4

08005048 <findslot>:
 8005048:	4b0a      	ldr	r3, [pc, #40]	@ (8005074 <findslot+0x2c>)
 800504a:	b510      	push	{r4, lr}
 800504c:	4604      	mov	r4, r0
 800504e:	6818      	ldr	r0, [r3, #0]
 8005050:	b118      	cbz	r0, 800505a <findslot+0x12>
 8005052:	6a03      	ldr	r3, [r0, #32]
 8005054:	b90b      	cbnz	r3, 800505a <findslot+0x12>
 8005056:	f000 fb1f 	bl	8005698 <__sinit>
 800505a:	2c13      	cmp	r4, #19
 800505c:	d807      	bhi.n	800506e <findslot+0x26>
 800505e:	4806      	ldr	r0, [pc, #24]	@ (8005078 <findslot+0x30>)
 8005060:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8005064:	3201      	adds	r2, #1
 8005066:	d002      	beq.n	800506e <findslot+0x26>
 8005068:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800506c:	bd10      	pop	{r4, pc}
 800506e:	2000      	movs	r0, #0
 8005070:	e7fc      	b.n	800506c <findslot+0x24>
 8005072:	bf00      	nop
 8005074:	20000024 	.word	0x20000024
 8005078:	200040e8 	.word	0x200040e8

0800507c <error>:
 800507c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800507e:	4604      	mov	r4, r0
 8005080:	f000 fcc4 	bl	8005a0c <__errno>
 8005084:	2613      	movs	r6, #19
 8005086:	4605      	mov	r5, r0
 8005088:	2700      	movs	r7, #0
 800508a:	4630      	mov	r0, r6
 800508c:	4639      	mov	r1, r7
 800508e:	beab      	bkpt	0x00ab
 8005090:	4606      	mov	r6, r0
 8005092:	602e      	str	r6, [r5, #0]
 8005094:	4620      	mov	r0, r4
 8005096:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005098 <checkerror>:
 8005098:	1c43      	adds	r3, r0, #1
 800509a:	d101      	bne.n	80050a0 <checkerror+0x8>
 800509c:	f7ff bfee 	b.w	800507c <error>
 80050a0:	4770      	bx	lr

080050a2 <_swiread>:
 80050a2:	b530      	push	{r4, r5, lr}
 80050a4:	b085      	sub	sp, #20
 80050a6:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80050aa:	9203      	str	r2, [sp, #12]
 80050ac:	2406      	movs	r4, #6
 80050ae:	ad01      	add	r5, sp, #4
 80050b0:	4620      	mov	r0, r4
 80050b2:	4629      	mov	r1, r5
 80050b4:	beab      	bkpt	0x00ab
 80050b6:	4604      	mov	r4, r0
 80050b8:	4620      	mov	r0, r4
 80050ba:	f7ff ffed 	bl	8005098 <checkerror>
 80050be:	b005      	add	sp, #20
 80050c0:	bd30      	pop	{r4, r5, pc}

080050c2 <_read>:
 80050c2:	b570      	push	{r4, r5, r6, lr}
 80050c4:	460e      	mov	r6, r1
 80050c6:	4614      	mov	r4, r2
 80050c8:	f7ff ffbe 	bl	8005048 <findslot>
 80050cc:	4605      	mov	r5, r0
 80050ce:	b930      	cbnz	r0, 80050de <_read+0x1c>
 80050d0:	f000 fc9c 	bl	8005a0c <__errno>
 80050d4:	2309      	movs	r3, #9
 80050d6:	6003      	str	r3, [r0, #0]
 80050d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80050dc:	bd70      	pop	{r4, r5, r6, pc}
 80050de:	6800      	ldr	r0, [r0, #0]
 80050e0:	4622      	mov	r2, r4
 80050e2:	4631      	mov	r1, r6
 80050e4:	f7ff ffdd 	bl	80050a2 <_swiread>
 80050e8:	1c43      	adds	r3, r0, #1
 80050ea:	d0f5      	beq.n	80050d8 <_read+0x16>
 80050ec:	686b      	ldr	r3, [r5, #4]
 80050ee:	1a20      	subs	r0, r4, r0
 80050f0:	4403      	add	r3, r0
 80050f2:	606b      	str	r3, [r5, #4]
 80050f4:	e7f2      	b.n	80050dc <_read+0x1a>

080050f6 <_swilseek>:
 80050f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80050f8:	460c      	mov	r4, r1
 80050fa:	4616      	mov	r6, r2
 80050fc:	f7ff ffa4 	bl	8005048 <findslot>
 8005100:	4605      	mov	r5, r0
 8005102:	b940      	cbnz	r0, 8005116 <_swilseek+0x20>
 8005104:	f000 fc82 	bl	8005a0c <__errno>
 8005108:	2309      	movs	r3, #9
 800510a:	6003      	str	r3, [r0, #0]
 800510c:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005110:	4620      	mov	r0, r4
 8005112:	b003      	add	sp, #12
 8005114:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005116:	2e02      	cmp	r6, #2
 8005118:	d903      	bls.n	8005122 <_swilseek+0x2c>
 800511a:	f000 fc77 	bl	8005a0c <__errno>
 800511e:	2316      	movs	r3, #22
 8005120:	e7f3      	b.n	800510a <_swilseek+0x14>
 8005122:	2e01      	cmp	r6, #1
 8005124:	d112      	bne.n	800514c <_swilseek+0x56>
 8005126:	6843      	ldr	r3, [r0, #4]
 8005128:	18e4      	adds	r4, r4, r3
 800512a:	d4f6      	bmi.n	800511a <_swilseek+0x24>
 800512c:	682b      	ldr	r3, [r5, #0]
 800512e:	260a      	movs	r6, #10
 8005130:	e9cd 3400 	strd	r3, r4, [sp]
 8005134:	466f      	mov	r7, sp
 8005136:	4630      	mov	r0, r6
 8005138:	4639      	mov	r1, r7
 800513a:	beab      	bkpt	0x00ab
 800513c:	4606      	mov	r6, r0
 800513e:	4630      	mov	r0, r6
 8005140:	f7ff ffaa 	bl	8005098 <checkerror>
 8005144:	2800      	cmp	r0, #0
 8005146:	dbe1      	blt.n	800510c <_swilseek+0x16>
 8005148:	606c      	str	r4, [r5, #4]
 800514a:	e7e1      	b.n	8005110 <_swilseek+0x1a>
 800514c:	2e02      	cmp	r6, #2
 800514e:	6803      	ldr	r3, [r0, #0]
 8005150:	d1ec      	bne.n	800512c <_swilseek+0x36>
 8005152:	9300      	str	r3, [sp, #0]
 8005154:	260c      	movs	r6, #12
 8005156:	466f      	mov	r7, sp
 8005158:	4630      	mov	r0, r6
 800515a:	4639      	mov	r1, r7
 800515c:	beab      	bkpt	0x00ab
 800515e:	4606      	mov	r6, r0
 8005160:	4630      	mov	r0, r6
 8005162:	f7ff ff99 	bl	8005098 <checkerror>
 8005166:	1c43      	adds	r3, r0, #1
 8005168:	d0d0      	beq.n	800510c <_swilseek+0x16>
 800516a:	4404      	add	r4, r0
 800516c:	e7de      	b.n	800512c <_swilseek+0x36>

0800516e <_lseek>:
 800516e:	f7ff bfc2 	b.w	80050f6 <_swilseek>

08005172 <_swiwrite>:
 8005172:	b530      	push	{r4, r5, lr}
 8005174:	b085      	sub	sp, #20
 8005176:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800517a:	9203      	str	r2, [sp, #12]
 800517c:	2405      	movs	r4, #5
 800517e:	ad01      	add	r5, sp, #4
 8005180:	4620      	mov	r0, r4
 8005182:	4629      	mov	r1, r5
 8005184:	beab      	bkpt	0x00ab
 8005186:	4604      	mov	r4, r0
 8005188:	4620      	mov	r0, r4
 800518a:	f7ff ff85 	bl	8005098 <checkerror>
 800518e:	b005      	add	sp, #20
 8005190:	bd30      	pop	{r4, r5, pc}

08005192 <_write>:
 8005192:	b570      	push	{r4, r5, r6, lr}
 8005194:	460e      	mov	r6, r1
 8005196:	4615      	mov	r5, r2
 8005198:	f7ff ff56 	bl	8005048 <findslot>
 800519c:	4604      	mov	r4, r0
 800519e:	b930      	cbnz	r0, 80051ae <_write+0x1c>
 80051a0:	f000 fc34 	bl	8005a0c <__errno>
 80051a4:	2309      	movs	r3, #9
 80051a6:	6003      	str	r3, [r0, #0]
 80051a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80051ac:	bd70      	pop	{r4, r5, r6, pc}
 80051ae:	6800      	ldr	r0, [r0, #0]
 80051b0:	462a      	mov	r2, r5
 80051b2:	4631      	mov	r1, r6
 80051b4:	f7ff ffdd 	bl	8005172 <_swiwrite>
 80051b8:	1e03      	subs	r3, r0, #0
 80051ba:	dbf5      	blt.n	80051a8 <_write+0x16>
 80051bc:	6862      	ldr	r2, [r4, #4]
 80051be:	1ae8      	subs	r0, r5, r3
 80051c0:	4402      	add	r2, r0
 80051c2:	42ab      	cmp	r3, r5
 80051c4:	6062      	str	r2, [r4, #4]
 80051c6:	d1f1      	bne.n	80051ac <_write+0x1a>
 80051c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80051cc:	2000      	movs	r0, #0
 80051ce:	f7ff bf55 	b.w	800507c <error>

080051d2 <_swiclose>:
 80051d2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80051d4:	2402      	movs	r4, #2
 80051d6:	9001      	str	r0, [sp, #4]
 80051d8:	ad01      	add	r5, sp, #4
 80051da:	4620      	mov	r0, r4
 80051dc:	4629      	mov	r1, r5
 80051de:	beab      	bkpt	0x00ab
 80051e0:	4604      	mov	r4, r0
 80051e2:	4620      	mov	r0, r4
 80051e4:	f7ff ff58 	bl	8005098 <checkerror>
 80051e8:	b003      	add	sp, #12
 80051ea:	bd30      	pop	{r4, r5, pc}

080051ec <_close>:
 80051ec:	b538      	push	{r3, r4, r5, lr}
 80051ee:	4605      	mov	r5, r0
 80051f0:	f7ff ff2a 	bl	8005048 <findslot>
 80051f4:	4604      	mov	r4, r0
 80051f6:	b930      	cbnz	r0, 8005206 <_close+0x1a>
 80051f8:	f000 fc08 	bl	8005a0c <__errno>
 80051fc:	2309      	movs	r3, #9
 80051fe:	6003      	str	r3, [r0, #0]
 8005200:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005204:	bd38      	pop	{r3, r4, r5, pc}
 8005206:	3d01      	subs	r5, #1
 8005208:	2d01      	cmp	r5, #1
 800520a:	d809      	bhi.n	8005220 <_close+0x34>
 800520c:	4b09      	ldr	r3, [pc, #36]	@ (8005234 <_close+0x48>)
 800520e:	689a      	ldr	r2, [r3, #8]
 8005210:	691b      	ldr	r3, [r3, #16]
 8005212:	429a      	cmp	r2, r3
 8005214:	d104      	bne.n	8005220 <_close+0x34>
 8005216:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800521a:	6003      	str	r3, [r0, #0]
 800521c:	2000      	movs	r0, #0
 800521e:	e7f1      	b.n	8005204 <_close+0x18>
 8005220:	6820      	ldr	r0, [r4, #0]
 8005222:	f7ff ffd6 	bl	80051d2 <_swiclose>
 8005226:	2800      	cmp	r0, #0
 8005228:	d1ec      	bne.n	8005204 <_close+0x18>
 800522a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800522e:	6023      	str	r3, [r4, #0]
 8005230:	e7e8      	b.n	8005204 <_close+0x18>
 8005232:	bf00      	nop
 8005234:	200040e8 	.word	0x200040e8

08005238 <_swistat>:
 8005238:	b570      	push	{r4, r5, r6, lr}
 800523a:	460c      	mov	r4, r1
 800523c:	f7ff ff04 	bl	8005048 <findslot>
 8005240:	4605      	mov	r5, r0
 8005242:	b930      	cbnz	r0, 8005252 <_swistat+0x1a>
 8005244:	f000 fbe2 	bl	8005a0c <__errno>
 8005248:	2309      	movs	r3, #9
 800524a:	6003      	str	r3, [r0, #0]
 800524c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005250:	bd70      	pop	{r4, r5, r6, pc}
 8005252:	6863      	ldr	r3, [r4, #4]
 8005254:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005258:	6063      	str	r3, [r4, #4]
 800525a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800525e:	64a3      	str	r3, [r4, #72]	@ 0x48
 8005260:	260c      	movs	r6, #12
 8005262:	4630      	mov	r0, r6
 8005264:	4629      	mov	r1, r5
 8005266:	beab      	bkpt	0x00ab
 8005268:	4605      	mov	r5, r0
 800526a:	4628      	mov	r0, r5
 800526c:	f7ff ff14 	bl	8005098 <checkerror>
 8005270:	1c43      	adds	r3, r0, #1
 8005272:	d0eb      	beq.n	800524c <_swistat+0x14>
 8005274:	6120      	str	r0, [r4, #16]
 8005276:	2000      	movs	r0, #0
 8005278:	e7ea      	b.n	8005250 <_swistat+0x18>

0800527a <_fstat>:
 800527a:	460b      	mov	r3, r1
 800527c:	b510      	push	{r4, lr}
 800527e:	2100      	movs	r1, #0
 8005280:	4604      	mov	r4, r0
 8005282:	2258      	movs	r2, #88	@ 0x58
 8005284:	4618      	mov	r0, r3
 8005286:	f000 fb73 	bl	8005970 <memset>
 800528a:	4601      	mov	r1, r0
 800528c:	4620      	mov	r0, r4
 800528e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005292:	f7ff bfd1 	b.w	8005238 <_swistat>

08005296 <_stat>:
 8005296:	b538      	push	{r3, r4, r5, lr}
 8005298:	460d      	mov	r5, r1
 800529a:	4604      	mov	r4, r0
 800529c:	2258      	movs	r2, #88	@ 0x58
 800529e:	2100      	movs	r1, #0
 80052a0:	4628      	mov	r0, r5
 80052a2:	f000 fb65 	bl	8005970 <memset>
 80052a6:	4620      	mov	r0, r4
 80052a8:	2100      	movs	r1, #0
 80052aa:	f000 f811 	bl	80052d0 <_swiopen>
 80052ae:	1c43      	adds	r3, r0, #1
 80052b0:	4604      	mov	r4, r0
 80052b2:	d00b      	beq.n	80052cc <_stat+0x36>
 80052b4:	686b      	ldr	r3, [r5, #4]
 80052b6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80052ba:	606b      	str	r3, [r5, #4]
 80052bc:	4629      	mov	r1, r5
 80052be:	f7ff ffbb 	bl	8005238 <_swistat>
 80052c2:	4605      	mov	r5, r0
 80052c4:	4620      	mov	r0, r4
 80052c6:	f7ff ff91 	bl	80051ec <_close>
 80052ca:	462c      	mov	r4, r5
 80052cc:	4620      	mov	r0, r4
 80052ce:	bd38      	pop	{r3, r4, r5, pc}

080052d0 <_swiopen>:
 80052d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052d4:	f8df 90a8 	ldr.w	r9, [pc, #168]	@ 8005380 <_swiopen+0xb0>
 80052d8:	b096      	sub	sp, #88	@ 0x58
 80052da:	4607      	mov	r7, r0
 80052dc:	460e      	mov	r6, r1
 80052de:	2400      	movs	r4, #0
 80052e0:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 80052e4:	3301      	adds	r3, #1
 80052e6:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 80052ea:	d032      	beq.n	8005352 <_swiopen+0x82>
 80052ec:	3401      	adds	r4, #1
 80052ee:	2c14      	cmp	r4, #20
 80052f0:	d1f6      	bne.n	80052e0 <_swiopen+0x10>
 80052f2:	f000 fb8b 	bl	8005a0c <__errno>
 80052f6:	2318      	movs	r3, #24
 80052f8:	e03a      	b.n	8005370 <_swiopen+0xa0>
 80052fa:	f3c6 4500 	ubfx	r5, r6, #16, #1
 80052fe:	f240 6301 	movw	r3, #1537	@ 0x601
 8005302:	07b2      	lsls	r2, r6, #30
 8005304:	bf48      	it	mi
 8005306:	f045 0502 	orrmi.w	r5, r5, #2
 800530a:	421e      	tst	r6, r3
 800530c:	bf18      	it	ne
 800530e:	f045 0504 	orrne.w	r5, r5, #4
 8005312:	0733      	lsls	r3, r6, #28
 8005314:	bf48      	it	mi
 8005316:	f025 0504 	bicmi.w	r5, r5, #4
 800531a:	4638      	mov	r0, r7
 800531c:	bf48      	it	mi
 800531e:	f045 0508 	orrmi.w	r5, r5, #8
 8005322:	9700      	str	r7, [sp, #0]
 8005324:	f7fa ff74 	bl	8000210 <strlen>
 8005328:	e9cd 5001 	strd	r5, r0, [sp, #4]
 800532c:	2501      	movs	r5, #1
 800532e:	4628      	mov	r0, r5
 8005330:	4651      	mov	r1, sl
 8005332:	beab      	bkpt	0x00ab
 8005334:	4605      	mov	r5, r0
 8005336:	2d00      	cmp	r5, #0
 8005338:	db06      	blt.n	8005348 <_swiopen+0x78>
 800533a:	44c8      	add	r8, r9
 800533c:	2300      	movs	r3, #0
 800533e:	f849 5034 	str.w	r5, [r9, r4, lsl #3]
 8005342:	f8c8 3004 	str.w	r3, [r8, #4]
 8005346:	e016      	b.n	8005376 <_swiopen+0xa6>
 8005348:	4628      	mov	r0, r5
 800534a:	f7ff fe97 	bl	800507c <error>
 800534e:	4604      	mov	r4, r0
 8005350:	e011      	b.n	8005376 <_swiopen+0xa6>
 8005352:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 8005356:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800535a:	46ea      	mov	sl, sp
 800535c:	d1cd      	bne.n	80052fa <_swiopen+0x2a>
 800535e:	4651      	mov	r1, sl
 8005360:	4638      	mov	r0, r7
 8005362:	f7ff ff98 	bl	8005296 <_stat>
 8005366:	3001      	adds	r0, #1
 8005368:	d0c7      	beq.n	80052fa <_swiopen+0x2a>
 800536a:	f000 fb4f 	bl	8005a0c <__errno>
 800536e:	2311      	movs	r3, #17
 8005370:	6003      	str	r3, [r0, #0]
 8005372:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005376:	4620      	mov	r0, r4
 8005378:	b016      	add	sp, #88	@ 0x58
 800537a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800537e:	bf00      	nop
 8005380:	200040e8 	.word	0x200040e8

08005384 <_get_semihosting_exts>:
 8005384:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005388:	4606      	mov	r6, r0
 800538a:	460f      	mov	r7, r1
 800538c:	4829      	ldr	r0, [pc, #164]	@ (8005434 <_get_semihosting_exts+0xb0>)
 800538e:	2100      	movs	r1, #0
 8005390:	4615      	mov	r5, r2
 8005392:	f7ff ff9d 	bl	80052d0 <_swiopen>
 8005396:	462a      	mov	r2, r5
 8005398:	4604      	mov	r4, r0
 800539a:	2100      	movs	r1, #0
 800539c:	4630      	mov	r0, r6
 800539e:	f000 fae7 	bl	8005970 <memset>
 80053a2:	1c63      	adds	r3, r4, #1
 80053a4:	d014      	beq.n	80053d0 <_get_semihosting_exts+0x4c>
 80053a6:	4620      	mov	r0, r4
 80053a8:	f7ff fe4e 	bl	8005048 <findslot>
 80053ac:	f04f 080c 	mov.w	r8, #12
 80053b0:	4681      	mov	r9, r0
 80053b2:	4640      	mov	r0, r8
 80053b4:	4649      	mov	r1, r9
 80053b6:	beab      	bkpt	0x00ab
 80053b8:	4680      	mov	r8, r0
 80053ba:	4640      	mov	r0, r8
 80053bc:	f7ff fe6c 	bl	8005098 <checkerror>
 80053c0:	2803      	cmp	r0, #3
 80053c2:	dd02      	ble.n	80053ca <_get_semihosting_exts+0x46>
 80053c4:	1ec3      	subs	r3, r0, #3
 80053c6:	42ab      	cmp	r3, r5
 80053c8:	dc07      	bgt.n	80053da <_get_semihosting_exts+0x56>
 80053ca:	4620      	mov	r0, r4
 80053cc:	f7ff ff0e 	bl	80051ec <_close>
 80053d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80053d4:	b003      	add	sp, #12
 80053d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80053da:	2204      	movs	r2, #4
 80053dc:	eb0d 0102 	add.w	r1, sp, r2
 80053e0:	4620      	mov	r0, r4
 80053e2:	f7ff fe6e 	bl	80050c2 <_read>
 80053e6:	2803      	cmp	r0, #3
 80053e8:	ddef      	ble.n	80053ca <_get_semihosting_exts+0x46>
 80053ea:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80053ee:	2b53      	cmp	r3, #83	@ 0x53
 80053f0:	d1eb      	bne.n	80053ca <_get_semihosting_exts+0x46>
 80053f2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80053f6:	2b48      	cmp	r3, #72	@ 0x48
 80053f8:	d1e7      	bne.n	80053ca <_get_semihosting_exts+0x46>
 80053fa:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80053fe:	2b46      	cmp	r3, #70	@ 0x46
 8005400:	d1e3      	bne.n	80053ca <_get_semihosting_exts+0x46>
 8005402:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005406:	2b42      	cmp	r3, #66	@ 0x42
 8005408:	d1df      	bne.n	80053ca <_get_semihosting_exts+0x46>
 800540a:	2201      	movs	r2, #1
 800540c:	4639      	mov	r1, r7
 800540e:	4620      	mov	r0, r4
 8005410:	f7ff fe71 	bl	80050f6 <_swilseek>
 8005414:	2800      	cmp	r0, #0
 8005416:	dbd8      	blt.n	80053ca <_get_semihosting_exts+0x46>
 8005418:	462a      	mov	r2, r5
 800541a:	4631      	mov	r1, r6
 800541c:	4620      	mov	r0, r4
 800541e:	f7ff fe50 	bl	80050c2 <_read>
 8005422:	4605      	mov	r5, r0
 8005424:	4620      	mov	r0, r4
 8005426:	f7ff fee1 	bl	80051ec <_close>
 800542a:	4628      	mov	r0, r5
 800542c:	f7ff fe34 	bl	8005098 <checkerror>
 8005430:	e7d0      	b.n	80053d4 <_get_semihosting_exts+0x50>
 8005432:	bf00      	nop
 8005434:	08005f84 	.word	0x08005f84

08005438 <initialise_semihosting_exts>:
 8005438:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800543a:	4d0a      	ldr	r5, [pc, #40]	@ (8005464 <initialise_semihosting_exts+0x2c>)
 800543c:	4c0a      	ldr	r4, [pc, #40]	@ (8005468 <initialise_semihosting_exts+0x30>)
 800543e:	2100      	movs	r1, #0
 8005440:	2201      	movs	r2, #1
 8005442:	a801      	add	r0, sp, #4
 8005444:	6029      	str	r1, [r5, #0]
 8005446:	6022      	str	r2, [r4, #0]
 8005448:	f7ff ff9c 	bl	8005384 <_get_semihosting_exts>
 800544c:	2800      	cmp	r0, #0
 800544e:	dd07      	ble.n	8005460 <initialise_semihosting_exts+0x28>
 8005450:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005454:	f003 0201 	and.w	r2, r3, #1
 8005458:	f003 0302 	and.w	r3, r3, #2
 800545c:	602a      	str	r2, [r5, #0]
 800545e:	6023      	str	r3, [r4, #0]
 8005460:	b003      	add	sp, #12
 8005462:	bd30      	pop	{r4, r5, pc}
 8005464:	20000014 	.word	0x20000014
 8005468:	20000010 	.word	0x20000010

0800546c <_has_ext_stdout_stderr>:
 800546c:	b510      	push	{r4, lr}
 800546e:	4c04      	ldr	r4, [pc, #16]	@ (8005480 <_has_ext_stdout_stderr+0x14>)
 8005470:	6823      	ldr	r3, [r4, #0]
 8005472:	2b00      	cmp	r3, #0
 8005474:	da01      	bge.n	800547a <_has_ext_stdout_stderr+0xe>
 8005476:	f7ff ffdf 	bl	8005438 <initialise_semihosting_exts>
 800547a:	6820      	ldr	r0, [r4, #0]
 800547c:	bd10      	pop	{r4, pc}
 800547e:	bf00      	nop
 8005480:	20000010 	.word	0x20000010

08005484 <initialise_monitor_handles>:
 8005484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005488:	b085      	sub	sp, #20
 800548a:	f8df 90b0 	ldr.w	r9, [pc, #176]	@ 800553c <initialise_monitor_handles+0xb8>
 800548e:	f8cd 9004 	str.w	r9, [sp, #4]
 8005492:	2303      	movs	r3, #3
 8005494:	2400      	movs	r4, #0
 8005496:	9303      	str	r3, [sp, #12]
 8005498:	af01      	add	r7, sp, #4
 800549a:	9402      	str	r4, [sp, #8]
 800549c:	2501      	movs	r5, #1
 800549e:	4628      	mov	r0, r5
 80054a0:	4639      	mov	r1, r7
 80054a2:	beab      	bkpt	0x00ab
 80054a4:	4605      	mov	r5, r0
 80054a6:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 8005540 <initialise_monitor_handles+0xbc>
 80054aa:	4623      	mov	r3, r4
 80054ac:	4c20      	ldr	r4, [pc, #128]	@ (8005530 <initialise_monitor_handles+0xac>)
 80054ae:	f8c8 5000 	str.w	r5, [r8]
 80054b2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80054b6:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 80054ba:	3301      	adds	r3, #1
 80054bc:	2b14      	cmp	r3, #20
 80054be:	d1fa      	bne.n	80054b6 <initialise_monitor_handles+0x32>
 80054c0:	f7ff ffd4 	bl	800546c <_has_ext_stdout_stderr>
 80054c4:	4d1b      	ldr	r5, [pc, #108]	@ (8005534 <initialise_monitor_handles+0xb0>)
 80054c6:	b1d0      	cbz	r0, 80054fe <initialise_monitor_handles+0x7a>
 80054c8:	f04f 0a03 	mov.w	sl, #3
 80054cc:	2304      	movs	r3, #4
 80054ce:	f8cd 9004 	str.w	r9, [sp, #4]
 80054d2:	2601      	movs	r6, #1
 80054d4:	f8cd a00c 	str.w	sl, [sp, #12]
 80054d8:	9302      	str	r3, [sp, #8]
 80054da:	4630      	mov	r0, r6
 80054dc:	4639      	mov	r1, r7
 80054de:	beab      	bkpt	0x00ab
 80054e0:	4683      	mov	fp, r0
 80054e2:	4b15      	ldr	r3, [pc, #84]	@ (8005538 <initialise_monitor_handles+0xb4>)
 80054e4:	f8cd 9004 	str.w	r9, [sp, #4]
 80054e8:	f8c3 b000 	str.w	fp, [r3]
 80054ec:	2308      	movs	r3, #8
 80054ee:	f8cd a00c 	str.w	sl, [sp, #12]
 80054f2:	9302      	str	r3, [sp, #8]
 80054f4:	4630      	mov	r0, r6
 80054f6:	4639      	mov	r1, r7
 80054f8:	beab      	bkpt	0x00ab
 80054fa:	4606      	mov	r6, r0
 80054fc:	602e      	str	r6, [r5, #0]
 80054fe:	682b      	ldr	r3, [r5, #0]
 8005500:	3301      	adds	r3, #1
 8005502:	bf02      	ittt	eq
 8005504:	4b0c      	ldreq	r3, [pc, #48]	@ (8005538 <initialise_monitor_handles+0xb4>)
 8005506:	681b      	ldreq	r3, [r3, #0]
 8005508:	602b      	streq	r3, [r5, #0]
 800550a:	2600      	movs	r6, #0
 800550c:	f8d8 3000 	ldr.w	r3, [r8]
 8005510:	6023      	str	r3, [r4, #0]
 8005512:	6066      	str	r6, [r4, #4]
 8005514:	f7ff ffaa 	bl	800546c <_has_ext_stdout_stderr>
 8005518:	b130      	cbz	r0, 8005528 <initialise_monitor_handles+0xa4>
 800551a:	4b07      	ldr	r3, [pc, #28]	@ (8005538 <initialise_monitor_handles+0xb4>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8005522:	682b      	ldr	r3, [r5, #0]
 8005524:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8005528:	b005      	add	sp, #20
 800552a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800552e:	bf00      	nop
 8005530:	200040e8 	.word	0x200040e8
 8005534:	200040dc 	.word	0x200040dc
 8005538:	200040e0 	.word	0x200040e0
 800553c:	08005f9a 	.word	0x08005f9a
 8005540:	200040e4 	.word	0x200040e4

08005544 <_isatty>:
 8005544:	b570      	push	{r4, r5, r6, lr}
 8005546:	f7ff fd7f 	bl	8005048 <findslot>
 800554a:	2409      	movs	r4, #9
 800554c:	4605      	mov	r5, r0
 800554e:	b920      	cbnz	r0, 800555a <_isatty+0x16>
 8005550:	f000 fa5c 	bl	8005a0c <__errno>
 8005554:	6004      	str	r4, [r0, #0]
 8005556:	2000      	movs	r0, #0
 8005558:	bd70      	pop	{r4, r5, r6, pc}
 800555a:	4620      	mov	r0, r4
 800555c:	4629      	mov	r1, r5
 800555e:	beab      	bkpt	0x00ab
 8005560:	4604      	mov	r4, r0
 8005562:	2c01      	cmp	r4, #1
 8005564:	4620      	mov	r0, r4
 8005566:	d0f7      	beq.n	8005558 <_isatty+0x14>
 8005568:	f000 fa50 	bl	8005a0c <__errno>
 800556c:	2513      	movs	r5, #19
 800556e:	4604      	mov	r4, r0
 8005570:	2600      	movs	r6, #0
 8005572:	4628      	mov	r0, r5
 8005574:	4631      	mov	r1, r6
 8005576:	beab      	bkpt	0x00ab
 8005578:	4605      	mov	r5, r0
 800557a:	6025      	str	r5, [r4, #0]
 800557c:	e7eb      	b.n	8005556 <_isatty+0x12>
	...

08005580 <std>:
 8005580:	2300      	movs	r3, #0
 8005582:	b510      	push	{r4, lr}
 8005584:	4604      	mov	r4, r0
 8005586:	e9c0 3300 	strd	r3, r3, [r0]
 800558a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800558e:	6083      	str	r3, [r0, #8]
 8005590:	8181      	strh	r1, [r0, #12]
 8005592:	6643      	str	r3, [r0, #100]	@ 0x64
 8005594:	81c2      	strh	r2, [r0, #14]
 8005596:	6183      	str	r3, [r0, #24]
 8005598:	4619      	mov	r1, r3
 800559a:	2208      	movs	r2, #8
 800559c:	305c      	adds	r0, #92	@ 0x5c
 800559e:	f000 f9e7 	bl	8005970 <memset>
 80055a2:	4b0d      	ldr	r3, [pc, #52]	@ (80055d8 <std+0x58>)
 80055a4:	6263      	str	r3, [r4, #36]	@ 0x24
 80055a6:	4b0d      	ldr	r3, [pc, #52]	@ (80055dc <std+0x5c>)
 80055a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80055aa:	4b0d      	ldr	r3, [pc, #52]	@ (80055e0 <std+0x60>)
 80055ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80055ae:	4b0d      	ldr	r3, [pc, #52]	@ (80055e4 <std+0x64>)
 80055b0:	6323      	str	r3, [r4, #48]	@ 0x30
 80055b2:	4b0d      	ldr	r3, [pc, #52]	@ (80055e8 <std+0x68>)
 80055b4:	6224      	str	r4, [r4, #32]
 80055b6:	429c      	cmp	r4, r3
 80055b8:	d006      	beq.n	80055c8 <std+0x48>
 80055ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80055be:	4294      	cmp	r4, r2
 80055c0:	d002      	beq.n	80055c8 <std+0x48>
 80055c2:	33d0      	adds	r3, #208	@ 0xd0
 80055c4:	429c      	cmp	r4, r3
 80055c6:	d105      	bne.n	80055d4 <std+0x54>
 80055c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80055cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055d0:	f000 ba46 	b.w	8005a60 <__retarget_lock_init_recursive>
 80055d4:	bd10      	pop	{r4, pc}
 80055d6:	bf00      	nop
 80055d8:	080057c1 	.word	0x080057c1
 80055dc:	080057e3 	.word	0x080057e3
 80055e0:	0800581b 	.word	0x0800581b
 80055e4:	0800583f 	.word	0x0800583f
 80055e8:	20004188 	.word	0x20004188

080055ec <stdio_exit_handler>:
 80055ec:	4a02      	ldr	r2, [pc, #8]	@ (80055f8 <stdio_exit_handler+0xc>)
 80055ee:	4903      	ldr	r1, [pc, #12]	@ (80055fc <stdio_exit_handler+0x10>)
 80055f0:	4803      	ldr	r0, [pc, #12]	@ (8005600 <stdio_exit_handler+0x14>)
 80055f2:	f000 b869 	b.w	80056c8 <_fwalk_sglue>
 80055f6:	bf00      	nop
 80055f8:	20000018 	.word	0x20000018
 80055fc:	08005d7d 	.word	0x08005d7d
 8005600:	20000028 	.word	0x20000028

08005604 <cleanup_stdio>:
 8005604:	6841      	ldr	r1, [r0, #4]
 8005606:	4b0c      	ldr	r3, [pc, #48]	@ (8005638 <cleanup_stdio+0x34>)
 8005608:	4299      	cmp	r1, r3
 800560a:	b510      	push	{r4, lr}
 800560c:	4604      	mov	r4, r0
 800560e:	d001      	beq.n	8005614 <cleanup_stdio+0x10>
 8005610:	f000 fbb4 	bl	8005d7c <_fflush_r>
 8005614:	68a1      	ldr	r1, [r4, #8]
 8005616:	4b09      	ldr	r3, [pc, #36]	@ (800563c <cleanup_stdio+0x38>)
 8005618:	4299      	cmp	r1, r3
 800561a:	d002      	beq.n	8005622 <cleanup_stdio+0x1e>
 800561c:	4620      	mov	r0, r4
 800561e:	f000 fbad 	bl	8005d7c <_fflush_r>
 8005622:	68e1      	ldr	r1, [r4, #12]
 8005624:	4b06      	ldr	r3, [pc, #24]	@ (8005640 <cleanup_stdio+0x3c>)
 8005626:	4299      	cmp	r1, r3
 8005628:	d004      	beq.n	8005634 <cleanup_stdio+0x30>
 800562a:	4620      	mov	r0, r4
 800562c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005630:	f000 bba4 	b.w	8005d7c <_fflush_r>
 8005634:	bd10      	pop	{r4, pc}
 8005636:	bf00      	nop
 8005638:	20004188 	.word	0x20004188
 800563c:	200041f0 	.word	0x200041f0
 8005640:	20004258 	.word	0x20004258

08005644 <global_stdio_init.part.0>:
 8005644:	b510      	push	{r4, lr}
 8005646:	4b0b      	ldr	r3, [pc, #44]	@ (8005674 <global_stdio_init.part.0+0x30>)
 8005648:	4c0b      	ldr	r4, [pc, #44]	@ (8005678 <global_stdio_init.part.0+0x34>)
 800564a:	4a0c      	ldr	r2, [pc, #48]	@ (800567c <global_stdio_init.part.0+0x38>)
 800564c:	601a      	str	r2, [r3, #0]
 800564e:	4620      	mov	r0, r4
 8005650:	2200      	movs	r2, #0
 8005652:	2104      	movs	r1, #4
 8005654:	f7ff ff94 	bl	8005580 <std>
 8005658:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800565c:	2201      	movs	r2, #1
 800565e:	2109      	movs	r1, #9
 8005660:	f7ff ff8e 	bl	8005580 <std>
 8005664:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005668:	2202      	movs	r2, #2
 800566a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800566e:	2112      	movs	r1, #18
 8005670:	f7ff bf86 	b.w	8005580 <std>
 8005674:	200042c0 	.word	0x200042c0
 8005678:	20004188 	.word	0x20004188
 800567c:	080055ed 	.word	0x080055ed

08005680 <__sfp_lock_acquire>:
 8005680:	4801      	ldr	r0, [pc, #4]	@ (8005688 <__sfp_lock_acquire+0x8>)
 8005682:	f000 b9ee 	b.w	8005a62 <__retarget_lock_acquire_recursive>
 8005686:	bf00      	nop
 8005688:	200042c9 	.word	0x200042c9

0800568c <__sfp_lock_release>:
 800568c:	4801      	ldr	r0, [pc, #4]	@ (8005694 <__sfp_lock_release+0x8>)
 800568e:	f000 b9e9 	b.w	8005a64 <__retarget_lock_release_recursive>
 8005692:	bf00      	nop
 8005694:	200042c9 	.word	0x200042c9

08005698 <__sinit>:
 8005698:	b510      	push	{r4, lr}
 800569a:	4604      	mov	r4, r0
 800569c:	f7ff fff0 	bl	8005680 <__sfp_lock_acquire>
 80056a0:	6a23      	ldr	r3, [r4, #32]
 80056a2:	b11b      	cbz	r3, 80056ac <__sinit+0x14>
 80056a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056a8:	f7ff bff0 	b.w	800568c <__sfp_lock_release>
 80056ac:	4b04      	ldr	r3, [pc, #16]	@ (80056c0 <__sinit+0x28>)
 80056ae:	6223      	str	r3, [r4, #32]
 80056b0:	4b04      	ldr	r3, [pc, #16]	@ (80056c4 <__sinit+0x2c>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d1f5      	bne.n	80056a4 <__sinit+0xc>
 80056b8:	f7ff ffc4 	bl	8005644 <global_stdio_init.part.0>
 80056bc:	e7f2      	b.n	80056a4 <__sinit+0xc>
 80056be:	bf00      	nop
 80056c0:	08005605 	.word	0x08005605
 80056c4:	200042c0 	.word	0x200042c0

080056c8 <_fwalk_sglue>:
 80056c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056cc:	4607      	mov	r7, r0
 80056ce:	4688      	mov	r8, r1
 80056d0:	4614      	mov	r4, r2
 80056d2:	2600      	movs	r6, #0
 80056d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80056d8:	f1b9 0901 	subs.w	r9, r9, #1
 80056dc:	d505      	bpl.n	80056ea <_fwalk_sglue+0x22>
 80056de:	6824      	ldr	r4, [r4, #0]
 80056e0:	2c00      	cmp	r4, #0
 80056e2:	d1f7      	bne.n	80056d4 <_fwalk_sglue+0xc>
 80056e4:	4630      	mov	r0, r6
 80056e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056ea:	89ab      	ldrh	r3, [r5, #12]
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d907      	bls.n	8005700 <_fwalk_sglue+0x38>
 80056f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80056f4:	3301      	adds	r3, #1
 80056f6:	d003      	beq.n	8005700 <_fwalk_sglue+0x38>
 80056f8:	4629      	mov	r1, r5
 80056fa:	4638      	mov	r0, r7
 80056fc:	47c0      	blx	r8
 80056fe:	4306      	orrs	r6, r0
 8005700:	3568      	adds	r5, #104	@ 0x68
 8005702:	e7e9      	b.n	80056d8 <_fwalk_sglue+0x10>

08005704 <_puts_r>:
 8005704:	6a03      	ldr	r3, [r0, #32]
 8005706:	b570      	push	{r4, r5, r6, lr}
 8005708:	6884      	ldr	r4, [r0, #8]
 800570a:	4605      	mov	r5, r0
 800570c:	460e      	mov	r6, r1
 800570e:	b90b      	cbnz	r3, 8005714 <_puts_r+0x10>
 8005710:	f7ff ffc2 	bl	8005698 <__sinit>
 8005714:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005716:	07db      	lsls	r3, r3, #31
 8005718:	d405      	bmi.n	8005726 <_puts_r+0x22>
 800571a:	89a3      	ldrh	r3, [r4, #12]
 800571c:	0598      	lsls	r0, r3, #22
 800571e:	d402      	bmi.n	8005726 <_puts_r+0x22>
 8005720:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005722:	f000 f99e 	bl	8005a62 <__retarget_lock_acquire_recursive>
 8005726:	89a3      	ldrh	r3, [r4, #12]
 8005728:	0719      	lsls	r1, r3, #28
 800572a:	d502      	bpl.n	8005732 <_puts_r+0x2e>
 800572c:	6923      	ldr	r3, [r4, #16]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d135      	bne.n	800579e <_puts_r+0x9a>
 8005732:	4621      	mov	r1, r4
 8005734:	4628      	mov	r0, r5
 8005736:	f000 f8c5 	bl	80058c4 <__swsetup_r>
 800573a:	b380      	cbz	r0, 800579e <_puts_r+0x9a>
 800573c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8005740:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005742:	07da      	lsls	r2, r3, #31
 8005744:	d405      	bmi.n	8005752 <_puts_r+0x4e>
 8005746:	89a3      	ldrh	r3, [r4, #12]
 8005748:	059b      	lsls	r3, r3, #22
 800574a:	d402      	bmi.n	8005752 <_puts_r+0x4e>
 800574c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800574e:	f000 f989 	bl	8005a64 <__retarget_lock_release_recursive>
 8005752:	4628      	mov	r0, r5
 8005754:	bd70      	pop	{r4, r5, r6, pc}
 8005756:	2b00      	cmp	r3, #0
 8005758:	da04      	bge.n	8005764 <_puts_r+0x60>
 800575a:	69a2      	ldr	r2, [r4, #24]
 800575c:	429a      	cmp	r2, r3
 800575e:	dc17      	bgt.n	8005790 <_puts_r+0x8c>
 8005760:	290a      	cmp	r1, #10
 8005762:	d015      	beq.n	8005790 <_puts_r+0x8c>
 8005764:	6823      	ldr	r3, [r4, #0]
 8005766:	1c5a      	adds	r2, r3, #1
 8005768:	6022      	str	r2, [r4, #0]
 800576a:	7019      	strb	r1, [r3, #0]
 800576c:	68a3      	ldr	r3, [r4, #8]
 800576e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005772:	3b01      	subs	r3, #1
 8005774:	60a3      	str	r3, [r4, #8]
 8005776:	2900      	cmp	r1, #0
 8005778:	d1ed      	bne.n	8005756 <_puts_r+0x52>
 800577a:	2b00      	cmp	r3, #0
 800577c:	da11      	bge.n	80057a2 <_puts_r+0x9e>
 800577e:	4622      	mov	r2, r4
 8005780:	210a      	movs	r1, #10
 8005782:	4628      	mov	r0, r5
 8005784:	f000 f85f 	bl	8005846 <__swbuf_r>
 8005788:	3001      	adds	r0, #1
 800578a:	d0d7      	beq.n	800573c <_puts_r+0x38>
 800578c:	250a      	movs	r5, #10
 800578e:	e7d7      	b.n	8005740 <_puts_r+0x3c>
 8005790:	4622      	mov	r2, r4
 8005792:	4628      	mov	r0, r5
 8005794:	f000 f857 	bl	8005846 <__swbuf_r>
 8005798:	3001      	adds	r0, #1
 800579a:	d1e7      	bne.n	800576c <_puts_r+0x68>
 800579c:	e7ce      	b.n	800573c <_puts_r+0x38>
 800579e:	3e01      	subs	r6, #1
 80057a0:	e7e4      	b.n	800576c <_puts_r+0x68>
 80057a2:	6823      	ldr	r3, [r4, #0]
 80057a4:	1c5a      	adds	r2, r3, #1
 80057a6:	6022      	str	r2, [r4, #0]
 80057a8:	220a      	movs	r2, #10
 80057aa:	701a      	strb	r2, [r3, #0]
 80057ac:	e7ee      	b.n	800578c <_puts_r+0x88>
	...

080057b0 <puts>:
 80057b0:	4b02      	ldr	r3, [pc, #8]	@ (80057bc <puts+0xc>)
 80057b2:	4601      	mov	r1, r0
 80057b4:	6818      	ldr	r0, [r3, #0]
 80057b6:	f7ff bfa5 	b.w	8005704 <_puts_r>
 80057ba:	bf00      	nop
 80057bc:	20000024 	.word	0x20000024

080057c0 <__sread>:
 80057c0:	b510      	push	{r4, lr}
 80057c2:	460c      	mov	r4, r1
 80057c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057c8:	f000 f8fc 	bl	80059c4 <_read_r>
 80057cc:	2800      	cmp	r0, #0
 80057ce:	bfab      	itete	ge
 80057d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80057d2:	89a3      	ldrhlt	r3, [r4, #12]
 80057d4:	181b      	addge	r3, r3, r0
 80057d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80057da:	bfac      	ite	ge
 80057dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80057de:	81a3      	strhlt	r3, [r4, #12]
 80057e0:	bd10      	pop	{r4, pc}

080057e2 <__swrite>:
 80057e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057e6:	461f      	mov	r7, r3
 80057e8:	898b      	ldrh	r3, [r1, #12]
 80057ea:	05db      	lsls	r3, r3, #23
 80057ec:	4605      	mov	r5, r0
 80057ee:	460c      	mov	r4, r1
 80057f0:	4616      	mov	r6, r2
 80057f2:	d505      	bpl.n	8005800 <__swrite+0x1e>
 80057f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057f8:	2302      	movs	r3, #2
 80057fa:	2200      	movs	r2, #0
 80057fc:	f000 f8d0 	bl	80059a0 <_lseek_r>
 8005800:	89a3      	ldrh	r3, [r4, #12]
 8005802:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005806:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800580a:	81a3      	strh	r3, [r4, #12]
 800580c:	4632      	mov	r2, r6
 800580e:	463b      	mov	r3, r7
 8005810:	4628      	mov	r0, r5
 8005812:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005816:	f000 b8e7 	b.w	80059e8 <_write_r>

0800581a <__sseek>:
 800581a:	b510      	push	{r4, lr}
 800581c:	460c      	mov	r4, r1
 800581e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005822:	f000 f8bd 	bl	80059a0 <_lseek_r>
 8005826:	1c43      	adds	r3, r0, #1
 8005828:	89a3      	ldrh	r3, [r4, #12]
 800582a:	bf15      	itete	ne
 800582c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800582e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005832:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005836:	81a3      	strheq	r3, [r4, #12]
 8005838:	bf18      	it	ne
 800583a:	81a3      	strhne	r3, [r4, #12]
 800583c:	bd10      	pop	{r4, pc}

0800583e <__sclose>:
 800583e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005842:	f000 b89d 	b.w	8005980 <_close_r>

08005846 <__swbuf_r>:
 8005846:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005848:	460e      	mov	r6, r1
 800584a:	4614      	mov	r4, r2
 800584c:	4605      	mov	r5, r0
 800584e:	b118      	cbz	r0, 8005858 <__swbuf_r+0x12>
 8005850:	6a03      	ldr	r3, [r0, #32]
 8005852:	b90b      	cbnz	r3, 8005858 <__swbuf_r+0x12>
 8005854:	f7ff ff20 	bl	8005698 <__sinit>
 8005858:	69a3      	ldr	r3, [r4, #24]
 800585a:	60a3      	str	r3, [r4, #8]
 800585c:	89a3      	ldrh	r3, [r4, #12]
 800585e:	071a      	lsls	r2, r3, #28
 8005860:	d501      	bpl.n	8005866 <__swbuf_r+0x20>
 8005862:	6923      	ldr	r3, [r4, #16]
 8005864:	b943      	cbnz	r3, 8005878 <__swbuf_r+0x32>
 8005866:	4621      	mov	r1, r4
 8005868:	4628      	mov	r0, r5
 800586a:	f000 f82b 	bl	80058c4 <__swsetup_r>
 800586e:	b118      	cbz	r0, 8005878 <__swbuf_r+0x32>
 8005870:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005874:	4638      	mov	r0, r7
 8005876:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005878:	6823      	ldr	r3, [r4, #0]
 800587a:	6922      	ldr	r2, [r4, #16]
 800587c:	1a98      	subs	r0, r3, r2
 800587e:	6963      	ldr	r3, [r4, #20]
 8005880:	b2f6      	uxtb	r6, r6
 8005882:	4283      	cmp	r3, r0
 8005884:	4637      	mov	r7, r6
 8005886:	dc05      	bgt.n	8005894 <__swbuf_r+0x4e>
 8005888:	4621      	mov	r1, r4
 800588a:	4628      	mov	r0, r5
 800588c:	f000 fa76 	bl	8005d7c <_fflush_r>
 8005890:	2800      	cmp	r0, #0
 8005892:	d1ed      	bne.n	8005870 <__swbuf_r+0x2a>
 8005894:	68a3      	ldr	r3, [r4, #8]
 8005896:	3b01      	subs	r3, #1
 8005898:	60a3      	str	r3, [r4, #8]
 800589a:	6823      	ldr	r3, [r4, #0]
 800589c:	1c5a      	adds	r2, r3, #1
 800589e:	6022      	str	r2, [r4, #0]
 80058a0:	701e      	strb	r6, [r3, #0]
 80058a2:	6962      	ldr	r2, [r4, #20]
 80058a4:	1c43      	adds	r3, r0, #1
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d004      	beq.n	80058b4 <__swbuf_r+0x6e>
 80058aa:	89a3      	ldrh	r3, [r4, #12]
 80058ac:	07db      	lsls	r3, r3, #31
 80058ae:	d5e1      	bpl.n	8005874 <__swbuf_r+0x2e>
 80058b0:	2e0a      	cmp	r6, #10
 80058b2:	d1df      	bne.n	8005874 <__swbuf_r+0x2e>
 80058b4:	4621      	mov	r1, r4
 80058b6:	4628      	mov	r0, r5
 80058b8:	f000 fa60 	bl	8005d7c <_fflush_r>
 80058bc:	2800      	cmp	r0, #0
 80058be:	d0d9      	beq.n	8005874 <__swbuf_r+0x2e>
 80058c0:	e7d6      	b.n	8005870 <__swbuf_r+0x2a>
	...

080058c4 <__swsetup_r>:
 80058c4:	b538      	push	{r3, r4, r5, lr}
 80058c6:	4b29      	ldr	r3, [pc, #164]	@ (800596c <__swsetup_r+0xa8>)
 80058c8:	4605      	mov	r5, r0
 80058ca:	6818      	ldr	r0, [r3, #0]
 80058cc:	460c      	mov	r4, r1
 80058ce:	b118      	cbz	r0, 80058d8 <__swsetup_r+0x14>
 80058d0:	6a03      	ldr	r3, [r0, #32]
 80058d2:	b90b      	cbnz	r3, 80058d8 <__swsetup_r+0x14>
 80058d4:	f7ff fee0 	bl	8005698 <__sinit>
 80058d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058dc:	0719      	lsls	r1, r3, #28
 80058de:	d422      	bmi.n	8005926 <__swsetup_r+0x62>
 80058e0:	06da      	lsls	r2, r3, #27
 80058e2:	d407      	bmi.n	80058f4 <__swsetup_r+0x30>
 80058e4:	2209      	movs	r2, #9
 80058e6:	602a      	str	r2, [r5, #0]
 80058e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058ec:	81a3      	strh	r3, [r4, #12]
 80058ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80058f2:	e033      	b.n	800595c <__swsetup_r+0x98>
 80058f4:	0758      	lsls	r0, r3, #29
 80058f6:	d512      	bpl.n	800591e <__swsetup_r+0x5a>
 80058f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80058fa:	b141      	cbz	r1, 800590e <__swsetup_r+0x4a>
 80058fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005900:	4299      	cmp	r1, r3
 8005902:	d002      	beq.n	800590a <__swsetup_r+0x46>
 8005904:	4628      	mov	r0, r5
 8005906:	f000 f8bd 	bl	8005a84 <_free_r>
 800590a:	2300      	movs	r3, #0
 800590c:	6363      	str	r3, [r4, #52]	@ 0x34
 800590e:	89a3      	ldrh	r3, [r4, #12]
 8005910:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005914:	81a3      	strh	r3, [r4, #12]
 8005916:	2300      	movs	r3, #0
 8005918:	6063      	str	r3, [r4, #4]
 800591a:	6923      	ldr	r3, [r4, #16]
 800591c:	6023      	str	r3, [r4, #0]
 800591e:	89a3      	ldrh	r3, [r4, #12]
 8005920:	f043 0308 	orr.w	r3, r3, #8
 8005924:	81a3      	strh	r3, [r4, #12]
 8005926:	6923      	ldr	r3, [r4, #16]
 8005928:	b94b      	cbnz	r3, 800593e <__swsetup_r+0x7a>
 800592a:	89a3      	ldrh	r3, [r4, #12]
 800592c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005930:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005934:	d003      	beq.n	800593e <__swsetup_r+0x7a>
 8005936:	4621      	mov	r1, r4
 8005938:	4628      	mov	r0, r5
 800593a:	f000 fa6d 	bl	8005e18 <__smakebuf_r>
 800593e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005942:	f013 0201 	ands.w	r2, r3, #1
 8005946:	d00a      	beq.n	800595e <__swsetup_r+0x9a>
 8005948:	2200      	movs	r2, #0
 800594a:	60a2      	str	r2, [r4, #8]
 800594c:	6962      	ldr	r2, [r4, #20]
 800594e:	4252      	negs	r2, r2
 8005950:	61a2      	str	r2, [r4, #24]
 8005952:	6922      	ldr	r2, [r4, #16]
 8005954:	b942      	cbnz	r2, 8005968 <__swsetup_r+0xa4>
 8005956:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800595a:	d1c5      	bne.n	80058e8 <__swsetup_r+0x24>
 800595c:	bd38      	pop	{r3, r4, r5, pc}
 800595e:	0799      	lsls	r1, r3, #30
 8005960:	bf58      	it	pl
 8005962:	6962      	ldrpl	r2, [r4, #20]
 8005964:	60a2      	str	r2, [r4, #8]
 8005966:	e7f4      	b.n	8005952 <__swsetup_r+0x8e>
 8005968:	2000      	movs	r0, #0
 800596a:	e7f7      	b.n	800595c <__swsetup_r+0x98>
 800596c:	20000024 	.word	0x20000024

08005970 <memset>:
 8005970:	4402      	add	r2, r0
 8005972:	4603      	mov	r3, r0
 8005974:	4293      	cmp	r3, r2
 8005976:	d100      	bne.n	800597a <memset+0xa>
 8005978:	4770      	bx	lr
 800597a:	f803 1b01 	strb.w	r1, [r3], #1
 800597e:	e7f9      	b.n	8005974 <memset+0x4>

08005980 <_close_r>:
 8005980:	b538      	push	{r3, r4, r5, lr}
 8005982:	4d06      	ldr	r5, [pc, #24]	@ (800599c <_close_r+0x1c>)
 8005984:	2300      	movs	r3, #0
 8005986:	4604      	mov	r4, r0
 8005988:	4608      	mov	r0, r1
 800598a:	602b      	str	r3, [r5, #0]
 800598c:	f7ff fc2e 	bl	80051ec <_close>
 8005990:	1c43      	adds	r3, r0, #1
 8005992:	d102      	bne.n	800599a <_close_r+0x1a>
 8005994:	682b      	ldr	r3, [r5, #0]
 8005996:	b103      	cbz	r3, 800599a <_close_r+0x1a>
 8005998:	6023      	str	r3, [r4, #0]
 800599a:	bd38      	pop	{r3, r4, r5, pc}
 800599c:	200042c4 	.word	0x200042c4

080059a0 <_lseek_r>:
 80059a0:	b538      	push	{r3, r4, r5, lr}
 80059a2:	4d07      	ldr	r5, [pc, #28]	@ (80059c0 <_lseek_r+0x20>)
 80059a4:	4604      	mov	r4, r0
 80059a6:	4608      	mov	r0, r1
 80059a8:	4611      	mov	r1, r2
 80059aa:	2200      	movs	r2, #0
 80059ac:	602a      	str	r2, [r5, #0]
 80059ae:	461a      	mov	r2, r3
 80059b0:	f7ff fbdd 	bl	800516e <_lseek>
 80059b4:	1c43      	adds	r3, r0, #1
 80059b6:	d102      	bne.n	80059be <_lseek_r+0x1e>
 80059b8:	682b      	ldr	r3, [r5, #0]
 80059ba:	b103      	cbz	r3, 80059be <_lseek_r+0x1e>
 80059bc:	6023      	str	r3, [r4, #0]
 80059be:	bd38      	pop	{r3, r4, r5, pc}
 80059c0:	200042c4 	.word	0x200042c4

080059c4 <_read_r>:
 80059c4:	b538      	push	{r3, r4, r5, lr}
 80059c6:	4d07      	ldr	r5, [pc, #28]	@ (80059e4 <_read_r+0x20>)
 80059c8:	4604      	mov	r4, r0
 80059ca:	4608      	mov	r0, r1
 80059cc:	4611      	mov	r1, r2
 80059ce:	2200      	movs	r2, #0
 80059d0:	602a      	str	r2, [r5, #0]
 80059d2:	461a      	mov	r2, r3
 80059d4:	f7ff fb75 	bl	80050c2 <_read>
 80059d8:	1c43      	adds	r3, r0, #1
 80059da:	d102      	bne.n	80059e2 <_read_r+0x1e>
 80059dc:	682b      	ldr	r3, [r5, #0]
 80059de:	b103      	cbz	r3, 80059e2 <_read_r+0x1e>
 80059e0:	6023      	str	r3, [r4, #0]
 80059e2:	bd38      	pop	{r3, r4, r5, pc}
 80059e4:	200042c4 	.word	0x200042c4

080059e8 <_write_r>:
 80059e8:	b538      	push	{r3, r4, r5, lr}
 80059ea:	4d07      	ldr	r5, [pc, #28]	@ (8005a08 <_write_r+0x20>)
 80059ec:	4604      	mov	r4, r0
 80059ee:	4608      	mov	r0, r1
 80059f0:	4611      	mov	r1, r2
 80059f2:	2200      	movs	r2, #0
 80059f4:	602a      	str	r2, [r5, #0]
 80059f6:	461a      	mov	r2, r3
 80059f8:	f7ff fbcb 	bl	8005192 <_write>
 80059fc:	1c43      	adds	r3, r0, #1
 80059fe:	d102      	bne.n	8005a06 <_write_r+0x1e>
 8005a00:	682b      	ldr	r3, [r5, #0]
 8005a02:	b103      	cbz	r3, 8005a06 <_write_r+0x1e>
 8005a04:	6023      	str	r3, [r4, #0]
 8005a06:	bd38      	pop	{r3, r4, r5, pc}
 8005a08:	200042c4 	.word	0x200042c4

08005a0c <__errno>:
 8005a0c:	4b01      	ldr	r3, [pc, #4]	@ (8005a14 <__errno+0x8>)
 8005a0e:	6818      	ldr	r0, [r3, #0]
 8005a10:	4770      	bx	lr
 8005a12:	bf00      	nop
 8005a14:	20000024 	.word	0x20000024

08005a18 <__libc_init_array>:
 8005a18:	b570      	push	{r4, r5, r6, lr}
 8005a1a:	4d0d      	ldr	r5, [pc, #52]	@ (8005a50 <__libc_init_array+0x38>)
 8005a1c:	4c0d      	ldr	r4, [pc, #52]	@ (8005a54 <__libc_init_array+0x3c>)
 8005a1e:	1b64      	subs	r4, r4, r5
 8005a20:	10a4      	asrs	r4, r4, #2
 8005a22:	2600      	movs	r6, #0
 8005a24:	42a6      	cmp	r6, r4
 8005a26:	d109      	bne.n	8005a3c <__libc_init_array+0x24>
 8005a28:	4d0b      	ldr	r5, [pc, #44]	@ (8005a58 <__libc_init_array+0x40>)
 8005a2a:	4c0c      	ldr	r4, [pc, #48]	@ (8005a5c <__libc_init_array+0x44>)
 8005a2c:	f000 fa62 	bl	8005ef4 <_init>
 8005a30:	1b64      	subs	r4, r4, r5
 8005a32:	10a4      	asrs	r4, r4, #2
 8005a34:	2600      	movs	r6, #0
 8005a36:	42a6      	cmp	r6, r4
 8005a38:	d105      	bne.n	8005a46 <__libc_init_array+0x2e>
 8005a3a:	bd70      	pop	{r4, r5, r6, pc}
 8005a3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a40:	4798      	blx	r3
 8005a42:	3601      	adds	r6, #1
 8005a44:	e7ee      	b.n	8005a24 <__libc_init_array+0xc>
 8005a46:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a4a:	4798      	blx	r3
 8005a4c:	3601      	adds	r6, #1
 8005a4e:	e7f2      	b.n	8005a36 <__libc_init_array+0x1e>
 8005a50:	08005fa8 	.word	0x08005fa8
 8005a54:	08005fa8 	.word	0x08005fa8
 8005a58:	08005fa8 	.word	0x08005fa8
 8005a5c:	08005fac 	.word	0x08005fac

08005a60 <__retarget_lock_init_recursive>:
 8005a60:	4770      	bx	lr

08005a62 <__retarget_lock_acquire_recursive>:
 8005a62:	4770      	bx	lr

08005a64 <__retarget_lock_release_recursive>:
 8005a64:	4770      	bx	lr

08005a66 <memcpy>:
 8005a66:	440a      	add	r2, r1
 8005a68:	4291      	cmp	r1, r2
 8005a6a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005a6e:	d100      	bne.n	8005a72 <memcpy+0xc>
 8005a70:	4770      	bx	lr
 8005a72:	b510      	push	{r4, lr}
 8005a74:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a7c:	4291      	cmp	r1, r2
 8005a7e:	d1f9      	bne.n	8005a74 <memcpy+0xe>
 8005a80:	bd10      	pop	{r4, pc}
	...

08005a84 <_free_r>:
 8005a84:	b538      	push	{r3, r4, r5, lr}
 8005a86:	4605      	mov	r5, r0
 8005a88:	2900      	cmp	r1, #0
 8005a8a:	d041      	beq.n	8005b10 <_free_r+0x8c>
 8005a8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a90:	1f0c      	subs	r4, r1, #4
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	bfb8      	it	lt
 8005a96:	18e4      	addlt	r4, r4, r3
 8005a98:	f000 f8e0 	bl	8005c5c <__malloc_lock>
 8005a9c:	4a1d      	ldr	r2, [pc, #116]	@ (8005b14 <_free_r+0x90>)
 8005a9e:	6813      	ldr	r3, [r2, #0]
 8005aa0:	b933      	cbnz	r3, 8005ab0 <_free_r+0x2c>
 8005aa2:	6063      	str	r3, [r4, #4]
 8005aa4:	6014      	str	r4, [r2, #0]
 8005aa6:	4628      	mov	r0, r5
 8005aa8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005aac:	f000 b8dc 	b.w	8005c68 <__malloc_unlock>
 8005ab0:	42a3      	cmp	r3, r4
 8005ab2:	d908      	bls.n	8005ac6 <_free_r+0x42>
 8005ab4:	6820      	ldr	r0, [r4, #0]
 8005ab6:	1821      	adds	r1, r4, r0
 8005ab8:	428b      	cmp	r3, r1
 8005aba:	bf01      	itttt	eq
 8005abc:	6819      	ldreq	r1, [r3, #0]
 8005abe:	685b      	ldreq	r3, [r3, #4]
 8005ac0:	1809      	addeq	r1, r1, r0
 8005ac2:	6021      	streq	r1, [r4, #0]
 8005ac4:	e7ed      	b.n	8005aa2 <_free_r+0x1e>
 8005ac6:	461a      	mov	r2, r3
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	b10b      	cbz	r3, 8005ad0 <_free_r+0x4c>
 8005acc:	42a3      	cmp	r3, r4
 8005ace:	d9fa      	bls.n	8005ac6 <_free_r+0x42>
 8005ad0:	6811      	ldr	r1, [r2, #0]
 8005ad2:	1850      	adds	r0, r2, r1
 8005ad4:	42a0      	cmp	r0, r4
 8005ad6:	d10b      	bne.n	8005af0 <_free_r+0x6c>
 8005ad8:	6820      	ldr	r0, [r4, #0]
 8005ada:	4401      	add	r1, r0
 8005adc:	1850      	adds	r0, r2, r1
 8005ade:	4283      	cmp	r3, r0
 8005ae0:	6011      	str	r1, [r2, #0]
 8005ae2:	d1e0      	bne.n	8005aa6 <_free_r+0x22>
 8005ae4:	6818      	ldr	r0, [r3, #0]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	6053      	str	r3, [r2, #4]
 8005aea:	4408      	add	r0, r1
 8005aec:	6010      	str	r0, [r2, #0]
 8005aee:	e7da      	b.n	8005aa6 <_free_r+0x22>
 8005af0:	d902      	bls.n	8005af8 <_free_r+0x74>
 8005af2:	230c      	movs	r3, #12
 8005af4:	602b      	str	r3, [r5, #0]
 8005af6:	e7d6      	b.n	8005aa6 <_free_r+0x22>
 8005af8:	6820      	ldr	r0, [r4, #0]
 8005afa:	1821      	adds	r1, r4, r0
 8005afc:	428b      	cmp	r3, r1
 8005afe:	bf04      	itt	eq
 8005b00:	6819      	ldreq	r1, [r3, #0]
 8005b02:	685b      	ldreq	r3, [r3, #4]
 8005b04:	6063      	str	r3, [r4, #4]
 8005b06:	bf04      	itt	eq
 8005b08:	1809      	addeq	r1, r1, r0
 8005b0a:	6021      	streq	r1, [r4, #0]
 8005b0c:	6054      	str	r4, [r2, #4]
 8005b0e:	e7ca      	b.n	8005aa6 <_free_r+0x22>
 8005b10:	bd38      	pop	{r3, r4, r5, pc}
 8005b12:	bf00      	nop
 8005b14:	200042d0 	.word	0x200042d0

08005b18 <sbrk_aligned>:
 8005b18:	b570      	push	{r4, r5, r6, lr}
 8005b1a:	4e0f      	ldr	r6, [pc, #60]	@ (8005b58 <sbrk_aligned+0x40>)
 8005b1c:	460c      	mov	r4, r1
 8005b1e:	6831      	ldr	r1, [r6, #0]
 8005b20:	4605      	mov	r5, r0
 8005b22:	b911      	cbnz	r1, 8005b2a <sbrk_aligned+0x12>
 8005b24:	f000 f9d6 	bl	8005ed4 <_sbrk_r>
 8005b28:	6030      	str	r0, [r6, #0]
 8005b2a:	4621      	mov	r1, r4
 8005b2c:	4628      	mov	r0, r5
 8005b2e:	f000 f9d1 	bl	8005ed4 <_sbrk_r>
 8005b32:	1c43      	adds	r3, r0, #1
 8005b34:	d103      	bne.n	8005b3e <sbrk_aligned+0x26>
 8005b36:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005b3a:	4620      	mov	r0, r4
 8005b3c:	bd70      	pop	{r4, r5, r6, pc}
 8005b3e:	1cc4      	adds	r4, r0, #3
 8005b40:	f024 0403 	bic.w	r4, r4, #3
 8005b44:	42a0      	cmp	r0, r4
 8005b46:	d0f8      	beq.n	8005b3a <sbrk_aligned+0x22>
 8005b48:	1a21      	subs	r1, r4, r0
 8005b4a:	4628      	mov	r0, r5
 8005b4c:	f000 f9c2 	bl	8005ed4 <_sbrk_r>
 8005b50:	3001      	adds	r0, #1
 8005b52:	d1f2      	bne.n	8005b3a <sbrk_aligned+0x22>
 8005b54:	e7ef      	b.n	8005b36 <sbrk_aligned+0x1e>
 8005b56:	bf00      	nop
 8005b58:	200042cc 	.word	0x200042cc

08005b5c <_malloc_r>:
 8005b5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b60:	1ccd      	adds	r5, r1, #3
 8005b62:	f025 0503 	bic.w	r5, r5, #3
 8005b66:	3508      	adds	r5, #8
 8005b68:	2d0c      	cmp	r5, #12
 8005b6a:	bf38      	it	cc
 8005b6c:	250c      	movcc	r5, #12
 8005b6e:	2d00      	cmp	r5, #0
 8005b70:	4606      	mov	r6, r0
 8005b72:	db01      	blt.n	8005b78 <_malloc_r+0x1c>
 8005b74:	42a9      	cmp	r1, r5
 8005b76:	d904      	bls.n	8005b82 <_malloc_r+0x26>
 8005b78:	230c      	movs	r3, #12
 8005b7a:	6033      	str	r3, [r6, #0]
 8005b7c:	2000      	movs	r0, #0
 8005b7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005c58 <_malloc_r+0xfc>
 8005b86:	f000 f869 	bl	8005c5c <__malloc_lock>
 8005b8a:	f8d8 3000 	ldr.w	r3, [r8]
 8005b8e:	461c      	mov	r4, r3
 8005b90:	bb44      	cbnz	r4, 8005be4 <_malloc_r+0x88>
 8005b92:	4629      	mov	r1, r5
 8005b94:	4630      	mov	r0, r6
 8005b96:	f7ff ffbf 	bl	8005b18 <sbrk_aligned>
 8005b9a:	1c43      	adds	r3, r0, #1
 8005b9c:	4604      	mov	r4, r0
 8005b9e:	d158      	bne.n	8005c52 <_malloc_r+0xf6>
 8005ba0:	f8d8 4000 	ldr.w	r4, [r8]
 8005ba4:	4627      	mov	r7, r4
 8005ba6:	2f00      	cmp	r7, #0
 8005ba8:	d143      	bne.n	8005c32 <_malloc_r+0xd6>
 8005baa:	2c00      	cmp	r4, #0
 8005bac:	d04b      	beq.n	8005c46 <_malloc_r+0xea>
 8005bae:	6823      	ldr	r3, [r4, #0]
 8005bb0:	4639      	mov	r1, r7
 8005bb2:	4630      	mov	r0, r6
 8005bb4:	eb04 0903 	add.w	r9, r4, r3
 8005bb8:	f000 f98c 	bl	8005ed4 <_sbrk_r>
 8005bbc:	4581      	cmp	r9, r0
 8005bbe:	d142      	bne.n	8005c46 <_malloc_r+0xea>
 8005bc0:	6821      	ldr	r1, [r4, #0]
 8005bc2:	1a6d      	subs	r5, r5, r1
 8005bc4:	4629      	mov	r1, r5
 8005bc6:	4630      	mov	r0, r6
 8005bc8:	f7ff ffa6 	bl	8005b18 <sbrk_aligned>
 8005bcc:	3001      	adds	r0, #1
 8005bce:	d03a      	beq.n	8005c46 <_malloc_r+0xea>
 8005bd0:	6823      	ldr	r3, [r4, #0]
 8005bd2:	442b      	add	r3, r5
 8005bd4:	6023      	str	r3, [r4, #0]
 8005bd6:	f8d8 3000 	ldr.w	r3, [r8]
 8005bda:	685a      	ldr	r2, [r3, #4]
 8005bdc:	bb62      	cbnz	r2, 8005c38 <_malloc_r+0xdc>
 8005bde:	f8c8 7000 	str.w	r7, [r8]
 8005be2:	e00f      	b.n	8005c04 <_malloc_r+0xa8>
 8005be4:	6822      	ldr	r2, [r4, #0]
 8005be6:	1b52      	subs	r2, r2, r5
 8005be8:	d420      	bmi.n	8005c2c <_malloc_r+0xd0>
 8005bea:	2a0b      	cmp	r2, #11
 8005bec:	d917      	bls.n	8005c1e <_malloc_r+0xc2>
 8005bee:	1961      	adds	r1, r4, r5
 8005bf0:	42a3      	cmp	r3, r4
 8005bf2:	6025      	str	r5, [r4, #0]
 8005bf4:	bf18      	it	ne
 8005bf6:	6059      	strne	r1, [r3, #4]
 8005bf8:	6863      	ldr	r3, [r4, #4]
 8005bfa:	bf08      	it	eq
 8005bfc:	f8c8 1000 	streq.w	r1, [r8]
 8005c00:	5162      	str	r2, [r4, r5]
 8005c02:	604b      	str	r3, [r1, #4]
 8005c04:	4630      	mov	r0, r6
 8005c06:	f000 f82f 	bl	8005c68 <__malloc_unlock>
 8005c0a:	f104 000b 	add.w	r0, r4, #11
 8005c0e:	1d23      	adds	r3, r4, #4
 8005c10:	f020 0007 	bic.w	r0, r0, #7
 8005c14:	1ac2      	subs	r2, r0, r3
 8005c16:	bf1c      	itt	ne
 8005c18:	1a1b      	subne	r3, r3, r0
 8005c1a:	50a3      	strne	r3, [r4, r2]
 8005c1c:	e7af      	b.n	8005b7e <_malloc_r+0x22>
 8005c1e:	6862      	ldr	r2, [r4, #4]
 8005c20:	42a3      	cmp	r3, r4
 8005c22:	bf0c      	ite	eq
 8005c24:	f8c8 2000 	streq.w	r2, [r8]
 8005c28:	605a      	strne	r2, [r3, #4]
 8005c2a:	e7eb      	b.n	8005c04 <_malloc_r+0xa8>
 8005c2c:	4623      	mov	r3, r4
 8005c2e:	6864      	ldr	r4, [r4, #4]
 8005c30:	e7ae      	b.n	8005b90 <_malloc_r+0x34>
 8005c32:	463c      	mov	r4, r7
 8005c34:	687f      	ldr	r7, [r7, #4]
 8005c36:	e7b6      	b.n	8005ba6 <_malloc_r+0x4a>
 8005c38:	461a      	mov	r2, r3
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	42a3      	cmp	r3, r4
 8005c3e:	d1fb      	bne.n	8005c38 <_malloc_r+0xdc>
 8005c40:	2300      	movs	r3, #0
 8005c42:	6053      	str	r3, [r2, #4]
 8005c44:	e7de      	b.n	8005c04 <_malloc_r+0xa8>
 8005c46:	230c      	movs	r3, #12
 8005c48:	6033      	str	r3, [r6, #0]
 8005c4a:	4630      	mov	r0, r6
 8005c4c:	f000 f80c 	bl	8005c68 <__malloc_unlock>
 8005c50:	e794      	b.n	8005b7c <_malloc_r+0x20>
 8005c52:	6005      	str	r5, [r0, #0]
 8005c54:	e7d6      	b.n	8005c04 <_malloc_r+0xa8>
 8005c56:	bf00      	nop
 8005c58:	200042d0 	.word	0x200042d0

08005c5c <__malloc_lock>:
 8005c5c:	4801      	ldr	r0, [pc, #4]	@ (8005c64 <__malloc_lock+0x8>)
 8005c5e:	f7ff bf00 	b.w	8005a62 <__retarget_lock_acquire_recursive>
 8005c62:	bf00      	nop
 8005c64:	200042c8 	.word	0x200042c8

08005c68 <__malloc_unlock>:
 8005c68:	4801      	ldr	r0, [pc, #4]	@ (8005c70 <__malloc_unlock+0x8>)
 8005c6a:	f7ff befb 	b.w	8005a64 <__retarget_lock_release_recursive>
 8005c6e:	bf00      	nop
 8005c70:	200042c8 	.word	0x200042c8

08005c74 <__sflush_r>:
 8005c74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005c78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c7c:	0716      	lsls	r6, r2, #28
 8005c7e:	4605      	mov	r5, r0
 8005c80:	460c      	mov	r4, r1
 8005c82:	d454      	bmi.n	8005d2e <__sflush_r+0xba>
 8005c84:	684b      	ldr	r3, [r1, #4]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	dc02      	bgt.n	8005c90 <__sflush_r+0x1c>
 8005c8a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	dd48      	ble.n	8005d22 <__sflush_r+0xae>
 8005c90:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005c92:	2e00      	cmp	r6, #0
 8005c94:	d045      	beq.n	8005d22 <__sflush_r+0xae>
 8005c96:	2300      	movs	r3, #0
 8005c98:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005c9c:	682f      	ldr	r7, [r5, #0]
 8005c9e:	6a21      	ldr	r1, [r4, #32]
 8005ca0:	602b      	str	r3, [r5, #0]
 8005ca2:	d030      	beq.n	8005d06 <__sflush_r+0x92>
 8005ca4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005ca6:	89a3      	ldrh	r3, [r4, #12]
 8005ca8:	0759      	lsls	r1, r3, #29
 8005caa:	d505      	bpl.n	8005cb8 <__sflush_r+0x44>
 8005cac:	6863      	ldr	r3, [r4, #4]
 8005cae:	1ad2      	subs	r2, r2, r3
 8005cb0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005cb2:	b10b      	cbz	r3, 8005cb8 <__sflush_r+0x44>
 8005cb4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005cb6:	1ad2      	subs	r2, r2, r3
 8005cb8:	2300      	movs	r3, #0
 8005cba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005cbc:	6a21      	ldr	r1, [r4, #32]
 8005cbe:	4628      	mov	r0, r5
 8005cc0:	47b0      	blx	r6
 8005cc2:	1c43      	adds	r3, r0, #1
 8005cc4:	89a3      	ldrh	r3, [r4, #12]
 8005cc6:	d106      	bne.n	8005cd6 <__sflush_r+0x62>
 8005cc8:	6829      	ldr	r1, [r5, #0]
 8005cca:	291d      	cmp	r1, #29
 8005ccc:	d82b      	bhi.n	8005d26 <__sflush_r+0xb2>
 8005cce:	4a2a      	ldr	r2, [pc, #168]	@ (8005d78 <__sflush_r+0x104>)
 8005cd0:	40ca      	lsrs	r2, r1
 8005cd2:	07d6      	lsls	r6, r2, #31
 8005cd4:	d527      	bpl.n	8005d26 <__sflush_r+0xb2>
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	6062      	str	r2, [r4, #4]
 8005cda:	04d9      	lsls	r1, r3, #19
 8005cdc:	6922      	ldr	r2, [r4, #16]
 8005cde:	6022      	str	r2, [r4, #0]
 8005ce0:	d504      	bpl.n	8005cec <__sflush_r+0x78>
 8005ce2:	1c42      	adds	r2, r0, #1
 8005ce4:	d101      	bne.n	8005cea <__sflush_r+0x76>
 8005ce6:	682b      	ldr	r3, [r5, #0]
 8005ce8:	b903      	cbnz	r3, 8005cec <__sflush_r+0x78>
 8005cea:	6560      	str	r0, [r4, #84]	@ 0x54
 8005cec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005cee:	602f      	str	r7, [r5, #0]
 8005cf0:	b1b9      	cbz	r1, 8005d22 <__sflush_r+0xae>
 8005cf2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005cf6:	4299      	cmp	r1, r3
 8005cf8:	d002      	beq.n	8005d00 <__sflush_r+0x8c>
 8005cfa:	4628      	mov	r0, r5
 8005cfc:	f7ff fec2 	bl	8005a84 <_free_r>
 8005d00:	2300      	movs	r3, #0
 8005d02:	6363      	str	r3, [r4, #52]	@ 0x34
 8005d04:	e00d      	b.n	8005d22 <__sflush_r+0xae>
 8005d06:	2301      	movs	r3, #1
 8005d08:	4628      	mov	r0, r5
 8005d0a:	47b0      	blx	r6
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	1c50      	adds	r0, r2, #1
 8005d10:	d1c9      	bne.n	8005ca6 <__sflush_r+0x32>
 8005d12:	682b      	ldr	r3, [r5, #0]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d0c6      	beq.n	8005ca6 <__sflush_r+0x32>
 8005d18:	2b1d      	cmp	r3, #29
 8005d1a:	d001      	beq.n	8005d20 <__sflush_r+0xac>
 8005d1c:	2b16      	cmp	r3, #22
 8005d1e:	d11e      	bne.n	8005d5e <__sflush_r+0xea>
 8005d20:	602f      	str	r7, [r5, #0]
 8005d22:	2000      	movs	r0, #0
 8005d24:	e022      	b.n	8005d6c <__sflush_r+0xf8>
 8005d26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d2a:	b21b      	sxth	r3, r3
 8005d2c:	e01b      	b.n	8005d66 <__sflush_r+0xf2>
 8005d2e:	690f      	ldr	r7, [r1, #16]
 8005d30:	2f00      	cmp	r7, #0
 8005d32:	d0f6      	beq.n	8005d22 <__sflush_r+0xae>
 8005d34:	0793      	lsls	r3, r2, #30
 8005d36:	680e      	ldr	r6, [r1, #0]
 8005d38:	bf08      	it	eq
 8005d3a:	694b      	ldreq	r3, [r1, #20]
 8005d3c:	600f      	str	r7, [r1, #0]
 8005d3e:	bf18      	it	ne
 8005d40:	2300      	movne	r3, #0
 8005d42:	eba6 0807 	sub.w	r8, r6, r7
 8005d46:	608b      	str	r3, [r1, #8]
 8005d48:	f1b8 0f00 	cmp.w	r8, #0
 8005d4c:	dde9      	ble.n	8005d22 <__sflush_r+0xae>
 8005d4e:	6a21      	ldr	r1, [r4, #32]
 8005d50:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005d52:	4643      	mov	r3, r8
 8005d54:	463a      	mov	r2, r7
 8005d56:	4628      	mov	r0, r5
 8005d58:	47b0      	blx	r6
 8005d5a:	2800      	cmp	r0, #0
 8005d5c:	dc08      	bgt.n	8005d70 <__sflush_r+0xfc>
 8005d5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d66:	81a3      	strh	r3, [r4, #12]
 8005d68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005d6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d70:	4407      	add	r7, r0
 8005d72:	eba8 0800 	sub.w	r8, r8, r0
 8005d76:	e7e7      	b.n	8005d48 <__sflush_r+0xd4>
 8005d78:	20400001 	.word	0x20400001

08005d7c <_fflush_r>:
 8005d7c:	b538      	push	{r3, r4, r5, lr}
 8005d7e:	690b      	ldr	r3, [r1, #16]
 8005d80:	4605      	mov	r5, r0
 8005d82:	460c      	mov	r4, r1
 8005d84:	b913      	cbnz	r3, 8005d8c <_fflush_r+0x10>
 8005d86:	2500      	movs	r5, #0
 8005d88:	4628      	mov	r0, r5
 8005d8a:	bd38      	pop	{r3, r4, r5, pc}
 8005d8c:	b118      	cbz	r0, 8005d96 <_fflush_r+0x1a>
 8005d8e:	6a03      	ldr	r3, [r0, #32]
 8005d90:	b90b      	cbnz	r3, 8005d96 <_fflush_r+0x1a>
 8005d92:	f7ff fc81 	bl	8005698 <__sinit>
 8005d96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d0f3      	beq.n	8005d86 <_fflush_r+0xa>
 8005d9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005da0:	07d0      	lsls	r0, r2, #31
 8005da2:	d404      	bmi.n	8005dae <_fflush_r+0x32>
 8005da4:	0599      	lsls	r1, r3, #22
 8005da6:	d402      	bmi.n	8005dae <_fflush_r+0x32>
 8005da8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005daa:	f7ff fe5a 	bl	8005a62 <__retarget_lock_acquire_recursive>
 8005dae:	4628      	mov	r0, r5
 8005db0:	4621      	mov	r1, r4
 8005db2:	f7ff ff5f 	bl	8005c74 <__sflush_r>
 8005db6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005db8:	07da      	lsls	r2, r3, #31
 8005dba:	4605      	mov	r5, r0
 8005dbc:	d4e4      	bmi.n	8005d88 <_fflush_r+0xc>
 8005dbe:	89a3      	ldrh	r3, [r4, #12]
 8005dc0:	059b      	lsls	r3, r3, #22
 8005dc2:	d4e1      	bmi.n	8005d88 <_fflush_r+0xc>
 8005dc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005dc6:	f7ff fe4d 	bl	8005a64 <__retarget_lock_release_recursive>
 8005dca:	e7dd      	b.n	8005d88 <_fflush_r+0xc>

08005dcc <__swhatbuf_r>:
 8005dcc:	b570      	push	{r4, r5, r6, lr}
 8005dce:	460c      	mov	r4, r1
 8005dd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dd4:	2900      	cmp	r1, #0
 8005dd6:	b096      	sub	sp, #88	@ 0x58
 8005dd8:	4615      	mov	r5, r2
 8005dda:	461e      	mov	r6, r3
 8005ddc:	da0d      	bge.n	8005dfa <__swhatbuf_r+0x2e>
 8005dde:	89a3      	ldrh	r3, [r4, #12]
 8005de0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005de4:	f04f 0100 	mov.w	r1, #0
 8005de8:	bf14      	ite	ne
 8005dea:	2340      	movne	r3, #64	@ 0x40
 8005dec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005df0:	2000      	movs	r0, #0
 8005df2:	6031      	str	r1, [r6, #0]
 8005df4:	602b      	str	r3, [r5, #0]
 8005df6:	b016      	add	sp, #88	@ 0x58
 8005df8:	bd70      	pop	{r4, r5, r6, pc}
 8005dfa:	466a      	mov	r2, sp
 8005dfc:	f000 f848 	bl	8005e90 <_fstat_r>
 8005e00:	2800      	cmp	r0, #0
 8005e02:	dbec      	blt.n	8005dde <__swhatbuf_r+0x12>
 8005e04:	9901      	ldr	r1, [sp, #4]
 8005e06:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005e0a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005e0e:	4259      	negs	r1, r3
 8005e10:	4159      	adcs	r1, r3
 8005e12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005e16:	e7eb      	b.n	8005df0 <__swhatbuf_r+0x24>

08005e18 <__smakebuf_r>:
 8005e18:	898b      	ldrh	r3, [r1, #12]
 8005e1a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e1c:	079d      	lsls	r5, r3, #30
 8005e1e:	4606      	mov	r6, r0
 8005e20:	460c      	mov	r4, r1
 8005e22:	d507      	bpl.n	8005e34 <__smakebuf_r+0x1c>
 8005e24:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005e28:	6023      	str	r3, [r4, #0]
 8005e2a:	6123      	str	r3, [r4, #16]
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	6163      	str	r3, [r4, #20]
 8005e30:	b003      	add	sp, #12
 8005e32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e34:	ab01      	add	r3, sp, #4
 8005e36:	466a      	mov	r2, sp
 8005e38:	f7ff ffc8 	bl	8005dcc <__swhatbuf_r>
 8005e3c:	9f00      	ldr	r7, [sp, #0]
 8005e3e:	4605      	mov	r5, r0
 8005e40:	4639      	mov	r1, r7
 8005e42:	4630      	mov	r0, r6
 8005e44:	f7ff fe8a 	bl	8005b5c <_malloc_r>
 8005e48:	b948      	cbnz	r0, 8005e5e <__smakebuf_r+0x46>
 8005e4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e4e:	059a      	lsls	r2, r3, #22
 8005e50:	d4ee      	bmi.n	8005e30 <__smakebuf_r+0x18>
 8005e52:	f023 0303 	bic.w	r3, r3, #3
 8005e56:	f043 0302 	orr.w	r3, r3, #2
 8005e5a:	81a3      	strh	r3, [r4, #12]
 8005e5c:	e7e2      	b.n	8005e24 <__smakebuf_r+0xc>
 8005e5e:	89a3      	ldrh	r3, [r4, #12]
 8005e60:	6020      	str	r0, [r4, #0]
 8005e62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e66:	81a3      	strh	r3, [r4, #12]
 8005e68:	9b01      	ldr	r3, [sp, #4]
 8005e6a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005e6e:	b15b      	cbz	r3, 8005e88 <__smakebuf_r+0x70>
 8005e70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e74:	4630      	mov	r0, r6
 8005e76:	f000 f81d 	bl	8005eb4 <_isatty_r>
 8005e7a:	b128      	cbz	r0, 8005e88 <__smakebuf_r+0x70>
 8005e7c:	89a3      	ldrh	r3, [r4, #12]
 8005e7e:	f023 0303 	bic.w	r3, r3, #3
 8005e82:	f043 0301 	orr.w	r3, r3, #1
 8005e86:	81a3      	strh	r3, [r4, #12]
 8005e88:	89a3      	ldrh	r3, [r4, #12]
 8005e8a:	431d      	orrs	r5, r3
 8005e8c:	81a5      	strh	r5, [r4, #12]
 8005e8e:	e7cf      	b.n	8005e30 <__smakebuf_r+0x18>

08005e90 <_fstat_r>:
 8005e90:	b538      	push	{r3, r4, r5, lr}
 8005e92:	4d07      	ldr	r5, [pc, #28]	@ (8005eb0 <_fstat_r+0x20>)
 8005e94:	2300      	movs	r3, #0
 8005e96:	4604      	mov	r4, r0
 8005e98:	4608      	mov	r0, r1
 8005e9a:	4611      	mov	r1, r2
 8005e9c:	602b      	str	r3, [r5, #0]
 8005e9e:	f7ff f9ec 	bl	800527a <_fstat>
 8005ea2:	1c43      	adds	r3, r0, #1
 8005ea4:	d102      	bne.n	8005eac <_fstat_r+0x1c>
 8005ea6:	682b      	ldr	r3, [r5, #0]
 8005ea8:	b103      	cbz	r3, 8005eac <_fstat_r+0x1c>
 8005eaa:	6023      	str	r3, [r4, #0]
 8005eac:	bd38      	pop	{r3, r4, r5, pc}
 8005eae:	bf00      	nop
 8005eb0:	200042c4 	.word	0x200042c4

08005eb4 <_isatty_r>:
 8005eb4:	b538      	push	{r3, r4, r5, lr}
 8005eb6:	4d06      	ldr	r5, [pc, #24]	@ (8005ed0 <_isatty_r+0x1c>)
 8005eb8:	2300      	movs	r3, #0
 8005eba:	4604      	mov	r4, r0
 8005ebc:	4608      	mov	r0, r1
 8005ebe:	602b      	str	r3, [r5, #0]
 8005ec0:	f7ff fb40 	bl	8005544 <_isatty>
 8005ec4:	1c43      	adds	r3, r0, #1
 8005ec6:	d102      	bne.n	8005ece <_isatty_r+0x1a>
 8005ec8:	682b      	ldr	r3, [r5, #0]
 8005eca:	b103      	cbz	r3, 8005ece <_isatty_r+0x1a>
 8005ecc:	6023      	str	r3, [r4, #0]
 8005ece:	bd38      	pop	{r3, r4, r5, pc}
 8005ed0:	200042c4 	.word	0x200042c4

08005ed4 <_sbrk_r>:
 8005ed4:	b538      	push	{r3, r4, r5, lr}
 8005ed6:	4d06      	ldr	r5, [pc, #24]	@ (8005ef0 <_sbrk_r+0x1c>)
 8005ed8:	2300      	movs	r3, #0
 8005eda:	4604      	mov	r4, r0
 8005edc:	4608      	mov	r0, r1
 8005ede:	602b      	str	r3, [r5, #0]
 8005ee0:	f7fa fe16 	bl	8000b10 <_sbrk>
 8005ee4:	1c43      	adds	r3, r0, #1
 8005ee6:	d102      	bne.n	8005eee <_sbrk_r+0x1a>
 8005ee8:	682b      	ldr	r3, [r5, #0]
 8005eea:	b103      	cbz	r3, 8005eee <_sbrk_r+0x1a>
 8005eec:	6023      	str	r3, [r4, #0]
 8005eee:	bd38      	pop	{r3, r4, r5, pc}
 8005ef0:	200042c4 	.word	0x200042c4

08005ef4 <_init>:
 8005ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ef6:	bf00      	nop
 8005ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005efa:	bc08      	pop	{r3}
 8005efc:	469e      	mov	lr, r3
 8005efe:	4770      	bx	lr

08005f00 <_fini>:
 8005f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f02:	bf00      	nop
 8005f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f06:	bc08      	pop	{r3}
 8005f08:	469e      	mov	lr, r3
 8005f0a:	4770      	bx	lr
