{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 19:05:11 2010 " "Info: Processing started: Tue May 11 19:05:11 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8259A -c 8259A " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8259A -c 8259A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8259A " "Warning: Ignored assignments for entity \"8259A\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 8259A -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity 8259A -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259A -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259A -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file imr.v" { { "Info" "ISGN_ENTITY_NAME" "1 imr " "Info: Found entity 1: imr" {  } { { "imr.v" "" { Text "F:/interface/8259Acyq/imr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file irr.v" { { "Info" "ISGN_ENTITY_NAME" "1 irr " "Info: Found entity 1: irr" {  } { { "irr.v" "" { Text "F:/interface/8259Acyq/irr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file isr.v" { { "Info" "ISGN_ENTITY_NAME" "1 isr " "Info: Found entity 1: isr" {  } { { "isr.v" "" { Text "F:/interface/8259Acyq/isr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259A_irr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259A_irr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259A_irr_a " "Info: Found entity 1: 8259A_irr_a" {  } { { "8259A_irr_a.bdf" "" { Schematic "F:/interface/8259Acyq/8259A_irr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259A_isr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259A_isr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259A_isr_a " "Info: Found entity 1: 8259A_isr_a" {  } { { "8259A_isr_a.bdf" "" { Schematic "F:/interface/8259Acyq/8259A_isr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259A_imr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259A_imr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259A_imr_a " "Info: Found entity 1: 8259A_imr_a" {  } { { "8259A_imr_a.bdf" "" { Schematic "F:/interface/8259Acyq/8259A_imr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pr.v" { { "Info" "ISGN_ENTITY_NAME" "1 pr " "Info: Found entity 1: pr" {  } { { "pr.v" "" { Text "F:/interface/8259Acyq/pr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Info: Found entity 1: core" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "core " "Info: Elaborating entity \"core\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core.v(83) " "Warning (10230): Verilog HDL assignment warning at core.v(83): truncated value with size 32 to match size of target (2)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(85) " "Warning (10230): Verilog HDL assignment warning at core.v(85): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(86) " "Warning (10230): Verilog HDL assignment warning at core.v(86): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(105) " "Warning (10230): Verilog HDL assignment warning at core.v(105): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(106) " "Warning (10230): Verilog HDL assignment warning at core.v(106): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag1 core.v(134) " "Warning (10235): Verilog HDL Always Construct warning at core.v(134): variable \"flag1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag1 core.v(136) " "Warning (10235): Verilog HDL Always Construct warning at core.v(136): variable \"flag1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag2 core.v(142) " "Warning (10235): Verilog HDL Always Construct warning at core.v(142): variable \"flag2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag1 core.v(125) " "Warning (10240): Verilog HDL Always Construct warning at core.v(125): inferring latch(es) for variable \"flag1\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag2 core.v(125) " "Warning (10240): Verilog HDL Always Construct warning at core.v(125): inferring latch(es) for variable \"flag2\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset core.v(157) " "Warning (10235): Verilog HDL Always Construct warning at core.v(157): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mclr core.v(157) " "Warning (10235): Verilog HDL Always Construct warning at core.v(157): variable \"mclr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "icw4 core.v(158) " "Warning (10235): Verilog HDL Always Construct warning at core.v(158): variable \"icw4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag2 core.v(160) " "Warning (10235): Verilog HDL Always Construct warning at core.v(160): variable \"flag2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code core.v(161) " "Warning (10235): Verilog HDL Always Construct warning at core.v(161): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o2 core.v(174) " "Warning (10235): Verilog HDL Always Construct warning at core.v(174): variable \"o2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(176) " "Warning (10235): Verilog HDL Always Construct warning at core.v(176): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(177) " "Warning (10235): Verilog HDL Always Construct warning at core.v(177): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(178) " "Warning (10235): Verilog HDL Always Construct warning at core.v(178): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code core.v(191) " "Warning (10235): Verilog HDL Always Construct warning at core.v(191): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "er core.v(155) " "Warning (10240): Verilog HDL Always Construct warning at core.v(155): inferring latch(es) for variable \"er\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset core.v(213) " "Warning (10235): Verilog HDL Always Construct warning at core.v(213): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mclr core.v(213) " "Warning (10235): Verilog HDL Always Construct warning at core.v(213): variable \"mclr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "icw4 core.v(215) " "Warning (10235): Verilog HDL Always Construct warning at core.v(215): variable \"icw4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(216) " "Warning (10235): Verilog HDL Always Construct warning at core.v(216): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "er core.v(218) " "Warning (10235): Verilog HDL Always Construct warning at core.v(218): variable \"er\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "core.v(218) " "Warning (10270): Verilog HDL Case Statement warning at core.v(218): incomplete case statement has no default case item" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(218) " "Info (10264): Verilog HDL Case Statement information at core.v(218): all case item expressions in this case statement are onehot" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o2 core.v(229) " "Warning (10235): Verilog HDL Always Construct warning at core.v(229): variable \"o2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(229) " "Warning (10235): Verilog HDL Always Construct warning at core.v(229): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(230) " "Warning (10235): Verilog HDL Always Construct warning at core.v(230): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(232) " "Warning (10235): Verilog HDL Always Construct warning at core.v(232): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "er core.v(245) " "Warning (10235): Verilog HDL Always Construct warning at core.v(245): variable \"er\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "core.v(245) " "Warning (10270): Verilog HDL Case Statement warning at core.v(245): incomplete case statement has no default case item" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 245 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pri core.v(258) " "Warning (10235): Verilog HDL Always Construct warning at core.v(258): variable \"pri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pri core.v(211) " "Warning (10240): Verilog HDL Always Construct warning at core.v(211): inferring latch(es) for variable \"pri\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(264) " "Warning (10230): Verilog HDL assignment warning at core.v(264): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(269) " "Warning (10230): Verilog HDL assignment warning at core.v(269): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(270) " "Warning (10230): Verilog HDL assignment warning at core.v(270): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[0\] core.v(211) " "Info (10041): Inferred latch for \"pri\[0\]\" at core.v(211)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[1\] core.v(211) " "Info (10041): Inferred latch for \"pri\[1\]\" at core.v(211)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[2\] core.v(211) " "Info (10041): Inferred latch for \"pri\[2\]\" at core.v(211)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[0\] core.v(155) " "Info (10041): Inferred latch for \"er\[0\]\" at core.v(155)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[1\] core.v(155) " "Info (10041): Inferred latch for \"er\[1\]\" at core.v(155)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[2\] core.v(155) " "Info (10041): Inferred latch for \"er\[2\]\" at core.v(155)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[3\] core.v(155) " "Info (10041): Inferred latch for \"er\[3\]\" at core.v(155)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[4\] core.v(155) " "Info (10041): Inferred latch for \"er\[4\]\" at core.v(155)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[5\] core.v(155) " "Info (10041): Inferred latch for \"er\[5\]\" at core.v(155)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[6\] core.v(155) " "Info (10041): Inferred latch for \"er\[6\]\" at core.v(155)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[7\] core.v(155) " "Info (10041): Inferred latch for \"er\[7\]\" at core.v(155)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag2\[0\] core.v(132) " "Info (10041): Inferred latch for \"flag2\[0\]\" at core.v(132)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag2\[1\] core.v(132) " "Info (10041): Inferred latch for \"flag2\[1\]\" at core.v(132)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag1.10 core.v(132) " "Info (10041): Inferred latch for \"flag1.10\" at core.v(132)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag1.01 core.v(132) " "Info (10041): Inferred latch for \"flag1.01\" at core.v(132)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag1.00 core.v(132) " "Info (10041): Inferred latch for \"flag1.00\" at core.v(132)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[0\] core.v(95) " "Info (10041): Inferred latch for \"ocw3\[0\]\" at core.v(95)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[1\] core.v(95) " "Info (10041): Inferred latch for \"ocw3\[1\]\" at core.v(95)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[5\] core.v(95) " "Info (10041): Inferred latch for \"ocw3\[5\]\" at core.v(95)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[6\] core.v(95) " "Info (10041): Inferred latch for \"ocw3\[6\]\" at core.v(95)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[0\] core.v(94) " "Info (10041): Inferred latch for \"ocw2\[0\]\" at core.v(94)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[1\] core.v(94) " "Info (10041): Inferred latch for \"ocw2\[1\]\" at core.v(94)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[2\] core.v(94) " "Info (10041): Inferred latch for \"ocw2\[2\]\" at core.v(94)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[5\] core.v(94) " "Info (10041): Inferred latch for \"ocw2\[5\]\" at core.v(94)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[6\] core.v(94) " "Info (10041): Inferred latch for \"ocw2\[6\]\" at core.v(94)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[7\] core.v(94) " "Info (10041): Inferred latch for \"ocw2\[7\]\" at core.v(94)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[0\] core.v(93) " "Info (10041): Inferred latch for \"ocw1\[0\]\" at core.v(93)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[1\] core.v(93) " "Info (10041): Inferred latch for \"ocw1\[1\]\" at core.v(93)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[2\] core.v(93) " "Info (10041): Inferred latch for \"ocw1\[2\]\" at core.v(93)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[3\] core.v(93) " "Info (10041): Inferred latch for \"ocw1\[3\]\" at core.v(93)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[4\] core.v(93) " "Info (10041): Inferred latch for \"ocw1\[4\]\" at core.v(93)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[5\] core.v(93) " "Info (10041): Inferred latch for \"ocw1\[5\]\" at core.v(93)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[6\] core.v(93) " "Info (10041): Inferred latch for \"ocw1\[6\]\" at core.v(93)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[7\] core.v(93) " "Info (10041): Inferred latch for \"ocw1\[7\]\" at core.v(93)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw4\[1\] core.v(92) " "Info (10041): Inferred latch for \"icw4\[1\]\" at core.v(92)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw2\[3\] core.v(90) " "Info (10041): Inferred latch for \"icw2\[3\]\" at core.v(90)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw2\[4\] core.v(90) " "Info (10041): Inferred latch for \"icw2\[4\]\" at core.v(90)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw2\[5\] core.v(90) " "Info (10041): Inferred latch for \"icw2\[5\]\" at core.v(90)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw2\[6\] core.v(90) " "Info (10041): Inferred latch for \"icw2\[6\]\" at core.v(90)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw2\[7\] core.v(90) " "Info (10041): Inferred latch for \"icw2\[7\]\" at core.v(90)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[0\] core.v(89) " "Info (10041): Inferred latch for \"icw1\[0\]\" at core.v(89)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[1\] core.v(89) " "Info (10041): Inferred latch for \"icw1\[1\]\" at core.v(89)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[3\] core.v(89) " "Info (10041): Inferred latch for \"icw1\[3\]\" at core.v(89)" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|core\|state 5 " "Info: State machine \"\|core\|state\" contains 5 states" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|core\|state " "Info: Selected Auto state machine encoding method for state machine \"\|core\|state\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|core\|state " "Info: Encoding result for state machine \"\|core\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.0101 " "Info: Encoded state bit \"state.0101\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.0100 " "Info: Encoded state bit \"state.0100\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.0011 " "Info: Encoded state bit \"state.0011\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.0010 " "Info: Encoded state bit \"state.0010\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.0001 " "Info: Encoded state bit \"state.0001\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|core\|state.0001 00000 " "Info: State \"\|core\|state.0001\" uses code string \"00000\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|core\|state.0010 00011 " "Info: State \"\|core\|state.0010\" uses code string \"00011\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|core\|state.0011 00101 " "Info: State \"\|core\|state.0011\" uses code string \"00101\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|core\|state.0100 01001 " "Info: State \"\|core\|state.0100\" uses code string \"01001\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|core\|state.0101 10001 " "Info: State \"\|core\|state.0101\" uses code string \"10001\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "er\[0\] " "Warning: Latch er\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE write1~2 " "Warning: Ports ENA and PRE on the latch are fed by the same signal write1~2" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "er\[1\] " "Warning: Latch er\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE write1~2 " "Warning: Ports ENA and PRE on the latch are fed by the same signal write1~2" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "er\[2\] " "Warning: Latch er\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE write1~2 " "Warning: Ports ENA and PRE on the latch are fed by the same signal write1~2" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "er\[3\] " "Warning: Latch er\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE write1~2 " "Warning: Ports ENA and PRE on the latch are fed by the same signal write1~2" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "er\[4\] " "Warning: Latch er\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE write1~2 " "Warning: Ports ENA and PRE on the latch are fed by the same signal write1~2" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "er\[5\] " "Warning: Latch er\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE write1~2 " "Warning: Ports ENA and PRE on the latch are fed by the same signal write1~2" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "er\[6\] " "Warning: Latch er\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE write1~2 " "Warning: Ports ENA and PRE on the latch are fed by the same signal write1~2" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "er\[7\] " "Warning: Latch er\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE write1~2 " "Warning: Ports ENA and PRE on the latch are fed by the same signal write1~2" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pri\[0\] " "Warning: Latch pri\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA er\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal er\[1\]" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pri\[1\] " "Warning: Latch pri\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA er\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal er\[2\]" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pri\[2\] " "Warning: Latch pri\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA er\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal er\[4\]" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "flag1.01_782 " "Warning: Latch flag1.01_782 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flag1.00_792 " "Warning: Ports D and ENA on the latch are fed by the same signal flag1.00_792" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "flag1.00_792 " "Warning: Latch flag1.00_792 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA inta " "Warning: Ports D and ENA on the latch are fed by the same signal inta" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "freeze VCC " "Warning (13410): Pin \"freeze\" stuck at VCC" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~61 " "Info: Register \"state~61\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~62 " "Info: Register \"state~62\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~63 " "Info: Register \"state~63\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~64 " "Info: Register \"state~64\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8259A " "Warning: Ignored assignments for entity \"8259A\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 8259A -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity 8259A -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259A -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259A -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "isrset\[0\] " "Warning (15610): No output dependent on input pin \"isrset\[0\]\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "isrset\[1\] " "Warning (15610): No output dependent on input pin \"isrset\[1\]\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "isrset\[2\] " "Warning (15610): No output dependent on input pin \"isrset\[2\]\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "isrset\[3\] " "Warning (15610): No output dependent on input pin \"isrset\[3\]\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "isrset\[4\] " "Warning (15610): No output dependent on input pin \"isrset\[4\]\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "isrset\[5\] " "Warning (15610): No output dependent on input pin \"isrset\[5\]\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "isrset\[6\] " "Warning (15610): No output dependent on input pin \"isrset\[6\]\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "isrset\[7\] " "Warning (15610): No output dependent on input pin \"isrset\[7\]\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Info: Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Info: Implemented 33 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Info: Implemented 43 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Info: Implemented 111 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Allocated 178 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 19:05:15 2010 " "Info: Processing ended: Tue May 11 19:05:15 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 19:05:17 2010 " "Info: Processing started: Tue May 11 19:05:17 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 8259A -c 8259A " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 8259A -c 8259A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "8259A EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"8259A\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "194 Top " "Info: Previous placement does not exist for 194 of 194 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "76 76 " "Warning: No exact pin location assignment(s) for 76 pins of 76 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "isrset\[0\] " "Info: Pin isrset\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { isrset[0] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { isrset[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { isrset[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "isrset\[1\] " "Info: Pin isrset\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { isrset[1] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { isrset[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { isrset[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "isrset\[2\] " "Info: Pin isrset\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { isrset[2] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { isrset[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { isrset[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "isrset\[3\] " "Info: Pin isrset\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { isrset[3] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { isrset[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { isrset[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "isrset\[4\] " "Info: Pin isrset\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { isrset[4] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { isrset[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { isrset[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "isrset\[5\] " "Info: Pin isrset\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { isrset[5] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { isrset[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { isrset[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "isrset\[6\] " "Info: Pin isrset\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { isrset[6] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { isrset[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { isrset[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "isrset\[7\] " "Info: Pin isrset\[7\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { isrset[7] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 7 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { isrset[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { isrset[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Itim " "Info: Pin Itim not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { Itim } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 11 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Itim } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Itim } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm " "Info: Pin sm not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { sm } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 12 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_isr " "Info: Pin rd_isr not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { rd_isr } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 13 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_isr } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_isr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_imr " "Info: Pin rd_imr not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { rd_imr } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 14 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_imr } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_imr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_imr " "Info: Pin wr_imr not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { wr_imr } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 14 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_imr } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_imr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clr_imr " "Info: Pin clr_imr not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { clr_imr } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 14 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr_imr } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr_imr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_irr " "Info: Pin rd_irr not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { rd_irr } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 15 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_irr } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_irr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eor\[0\] " "Info: Pin eor\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { eor[0] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 16 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { eor[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { eor[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eor\[1\] " "Info: Pin eor\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { eor[1] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 16 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { eor[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { eor[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eor\[2\] " "Info: Pin eor\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { eor[2] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 16 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { eor[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { eor[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eor\[3\] " "Info: Pin eor\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { eor[3] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 16 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { eor[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { eor[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eor\[4\] " "Info: Pin eor\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { eor[4] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 16 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { eor[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { eor[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eor\[5\] " "Info: Pin eor\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { eor[5] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 16 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { eor[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { eor[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eor\[6\] " "Info: Pin eor\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { eor[6] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 16 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { eor[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { eor[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eor\[7\] " "Info: Pin eor\[7\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { eor[7] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 16 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { eor[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { eor[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setzero\[0\] " "Info: Pin setzero\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { setzero[0] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { setzero[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { setzero[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setzero\[1\] " "Info: Pin setzero\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { setzero[1] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { setzero[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { setzero[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setzero\[2\] " "Info: Pin setzero\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { setzero[2] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { setzero[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { setzero[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setzero\[3\] " "Info: Pin setzero\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { setzero[3] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { setzero[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { setzero[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setzero\[4\] " "Info: Pin setzero\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { setzero[4] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { setzero[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { setzero[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setzero\[5\] " "Info: Pin setzero\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { setzero[5] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { setzero[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { setzero[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setzero\[6\] " "Info: Pin setzero\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { setzero[6] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { setzero[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { setzero[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setzero\[7\] " "Info: Pin setzero\[7\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { setzero[7] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { setzero[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { setzero[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sp\[0\] " "Info: Pin sp\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { sp[0] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 18 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sp[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sp[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sp\[1\] " "Info: Pin sp\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { sp[1] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 18 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sp[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sp[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sp\[2\] " "Info: Pin sp\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { sp[2] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 18 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sp[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sp[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[0\] " "Info: Pin dataout\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { dataout[0] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[1\] " "Info: Pin dataout\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { dataout[1] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[2\] " "Info: Pin dataout\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { dataout[2] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[3\] " "Info: Pin dataout\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { dataout[3] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[4\] " "Info: Pin dataout\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { dataout[4] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[5\] " "Info: Pin dataout\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { dataout[5] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[6\] " "Info: Pin dataout\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { dataout[6] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[7\] " "Info: Pin dataout\[7\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { dataout[7] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busdataout\[0\] " "Info: Pin busdataout\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { busdataout[0] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busdataout\[1\] " "Info: Pin busdataout\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { busdataout[1] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busdataout\[2\] " "Info: Pin busdataout\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { busdataout[2] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busdataout\[3\] " "Info: Pin busdataout\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { busdataout[3] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busdataout\[4\] " "Info: Pin busdataout\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { busdataout[4] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busdataout\[5\] " "Info: Pin busdataout\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { busdataout[5] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busdataout\[6\] " "Info: Pin busdataout\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { busdataout[6] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busdataout\[7\] " "Info: Pin busdataout\[7\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { busdataout[7] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freeze " "Info: Pin freeze not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { freeze } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 21 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { freeze } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { freeze } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr " "Info: Pin wr not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { wr } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd " "Info: Pin rd not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { rd } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cs " "Info: Pin cs not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { cs } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 2 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a0 " "Info: Pin a0 not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { a0 } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busdatain\[0\] " "Info: Pin busdatain\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { busdatain[0] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdatain[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdatain[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code\[0\] " "Info: Pin code\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { code[0] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 8 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { code[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { code[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busdatain\[1\] " "Info: Pin busdatain\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { busdatain[1] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdatain[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdatain[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code\[1\] " "Info: Pin code\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { code[1] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 8 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { code[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { code[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busdatain\[2\] " "Info: Pin busdatain\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { busdatain[2] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdatain[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdatain[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code\[2\] " "Info: Pin code\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { code[2] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 8 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { code[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { code[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busdatain\[3\] " "Info: Pin busdatain\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { busdatain[3] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdatain[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdatain[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busdatain\[4\] " "Info: Pin busdatain\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { busdatain[4] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdatain[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdatain[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busdatain\[5\] " "Info: Pin busdatain\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { busdatain[5] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdatain[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdatain[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busdatain\[6\] " "Info: Pin busdatain\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { busdatain[6] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdatain[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdatain[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busdatain\[7\] " "Info: Pin busdatain\[7\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { busdatain[7] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdatain[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdatain[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[3\] " "Info: Pin datain\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { datain[3] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { reset } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 6 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[6\] " "Info: Pin datain\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { datain[6] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[4\] " "Info: Pin datain\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { datain[4] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[5\] " "Info: Pin datain\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { datain[5] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[0\] " "Info: Pin datain\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { datain[0] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[1\] " "Info: Pin datain\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { datain[1] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inta " "Info: Pin inta not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { inta } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 4 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inta } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inta } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[7\] " "Info: Pin datain\[7\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { datain[7] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[2\] " "Info: Pin datain\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { datain[2] } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "o1~0  " "Info: Automatically promoted node o1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wr_imr " "Info: Destination node wr_imr" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { wr_imr } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 14 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_imr } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_imr } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { o1~0 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { o1~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "icw2~0  " "Info: Automatically promoted node icw2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw2~0 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw2~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ocw3~18  " "Info: Automatically promoted node ocw3~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 28 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocw3~18 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocw3~18 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "icw1~0  " "Info: Automatically promoted node icw1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw1~0 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw1~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pri\[0\]~517  " "Info: Automatically promoted node pri\[0\]~517 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pri[0]~517 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pri[0]~517 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "flag1.01~80  " "Info: Automatically promoted node flag1.01~80 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag1.01~80 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag1.01~80 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "write2~0  " "Info: Automatically promoted node write2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o1~0 " "Info: Destination node o1~0" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { o1~0 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { o1~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busdataout~104 " "Info: Destination node busdataout~104" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout~104 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout~104 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busdataout~105 " "Info: Destination node busdataout~105" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout~105 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout~105 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busdataout~106 " "Info: Destination node busdataout~106" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout~106 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout~106 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busdataout~107 " "Info: Destination node busdataout~107" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout~107 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout~107 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busdataout~108 " "Info: Destination node busdataout~108" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout~108 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout~108 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busdataout~109 " "Info: Destination node busdataout~109" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout~109 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout~109 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busdataout~110 " "Info: Destination node busdataout~110" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout~110 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout~110 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busdataout~111 " "Info: Destination node busdataout~111" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout~111 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { busdataout~111 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector4~432 " "Info: Destination node Selector4~432" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector4~432 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector4~432 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { write2~0 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { write2~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node reset (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "always3~0 " "Info: Destination node always3~0" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { always3~0 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { always3~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flag2\[0\]~13 " "Info: Destination node flag2\[0\]~13" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "icw1\[3\] " "Info: Destination node icw1\[3\]" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw1[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw1[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ocw3\[6\] " "Info: Destination node ocw3\[6\]" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 95 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocw3[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocw3[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ocw3\[5\] " "Info: Destination node ocw3\[5\]" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 95 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocw3[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocw3[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ocw3\[0\] " "Info: Destination node ocw3\[0\]" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 95 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocw3[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocw3[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ocw3\[1\] " "Info: Destination node ocw3\[1\]" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 95 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocw3[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocw3[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flag1.01_782 " "Info: Destination node flag1.01_782" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag1.01_782 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "icw2\[3\] " "Info: Destination node icw2\[3\]" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw2[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw2[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "icw2\[4\] " "Info: Destination node icw2\[4\]" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw2[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw2[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { reset } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 6 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "75 unused 3.30 32 43 0 " "Info: Number of I/O pins in group: 75 (unused VREF, 3.30 VCCIO, 32 input, 43 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.779 ns register register " "Info: Estimated most critical path is register to register delay of 1.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns icw1\[1\] 1 REG LAB_X17_Y26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y26; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 0.565 ns Selector4~430 2 COMB LAB_X17_Y26 4 " "Info: 2: + IC(0.415 ns) + CELL(0.150 ns) = 0.565 ns; Loc. = LAB_X17_Y26; Fanout = 4; COMB Node = 'Selector4~430'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { icw1[1] Selector4~430 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.130 ns Selector1~65 3 COMB LAB_X17_Y26 1 " "Info: 3: + IC(0.415 ns) + CELL(0.150 ns) = 1.130 ns; Loc. = LAB_X17_Y26; Fanout = 1; COMB Node = 'Selector1~65'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Selector4~430 Selector1~65 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.695 ns Selector1~64 4 COMB LAB_X17_Y26 1 " "Info: 4: + IC(0.415 ns) + CELL(0.150 ns) = 1.695 ns; Loc. = LAB_X17_Y26; Fanout = 1; COMB Node = 'Selector1~64'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Selector1~65 Selector1~64 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.779 ns state.0010 5 REG LAB_X17_Y26 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.779 ns; Loc. = LAB_X17_Y26; Fanout = 3; REG Node = 'state.0010'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector1~64 state.0010 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 30.02 % ) " "Info: Total cell delay = 0.534 ns ( 30.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.245 ns ( 69.98 % ) " "Info: Total interconnect delay = 1.245 ns ( 69.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { icw1[1] Selector4~430 Selector1~65 Selector1~64 state.0010 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y24 X21_Y36 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "43 " "Warning: Found 43 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Itim 0 " "Info: Pin \"Itim\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm 0 " "Info: Pin \"sm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_isr 0 " "Info: Pin \"rd_isr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_imr 0 " "Info: Pin \"rd_imr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr_imr 0 " "Info: Pin \"wr_imr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clr_imr 0 " "Info: Pin \"clr_imr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_irr 0 " "Info: Pin \"rd_irr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eor\[0\] 0 " "Info: Pin \"eor\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eor\[1\] 0 " "Info: Pin \"eor\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eor\[2\] 0 " "Info: Pin \"eor\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eor\[3\] 0 " "Info: Pin \"eor\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eor\[4\] 0 " "Info: Pin \"eor\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eor\[5\] 0 " "Info: Pin \"eor\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eor\[6\] 0 " "Info: Pin \"eor\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eor\[7\] 0 " "Info: Pin \"eor\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "setzero\[0\] 0 " "Info: Pin \"setzero\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "setzero\[1\] 0 " "Info: Pin \"setzero\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "setzero\[2\] 0 " "Info: Pin \"setzero\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "setzero\[3\] 0 " "Info: Pin \"setzero\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "setzero\[4\] 0 " "Info: Pin \"setzero\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "setzero\[5\] 0 " "Info: Pin \"setzero\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "setzero\[6\] 0 " "Info: Pin \"setzero\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "setzero\[7\] 0 " "Info: Pin \"setzero\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sp\[0\] 0 " "Info: Pin \"sp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sp\[1\] 0 " "Info: Pin \"sp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sp\[2\] 0 " "Info: Pin \"sp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[0\] 0 " "Info: Pin \"dataout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[1\] 0 " "Info: Pin \"dataout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[2\] 0 " "Info: Pin \"dataout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[3\] 0 " "Info: Pin \"dataout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[4\] 0 " "Info: Pin \"dataout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[5\] 0 " "Info: Pin \"dataout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[6\] 0 " "Info: Pin \"dataout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[7\] 0 " "Info: Pin \"dataout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busdataout\[0\] 0 " "Info: Pin \"busdataout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busdataout\[1\] 0 " "Info: Pin \"busdataout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busdataout\[2\] 0 " "Info: Pin \"busdataout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busdataout\[3\] 0 " "Info: Pin \"busdataout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busdataout\[4\] 0 " "Info: Pin \"busdataout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busdataout\[5\] 0 " "Info: Pin \"busdataout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busdataout\[6\] 0 " "Info: Pin \"busdataout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busdataout\[7\] 0 " "Info: Pin \"busdataout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeze 0 " "Info: Pin \"freeze\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "freeze VCC " "Info: Pin freeze has VCC driving its datain port" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { freeze } } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 21 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { freeze } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { freeze } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/interface/8259Acyq/8259A.fit.smsg " "Info: Generated suppressed messages file F:/interface/8259Acyq/8259A.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Allocated 241 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 19:05:31 2010 " "Info: Processing ended: Tue May 11 19:05:31 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 19:05:33 2010 " "Info: Processing started: Tue May 11 19:05:33 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 8259A -c 8259A " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off 8259A -c 8259A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Allocated 229 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 19:05:47 2010 " "Info: Processing ended: Tue May 11 19:05:47 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 19:05:49 2010 " "Info: Processing started: Tue May 11 19:05:49 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8259A -c 8259A --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8259A -c 8259A --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ocw3\[5\] " "Warning: Node \"ocw3\[5\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw3\[6\] " "Warning: Node \"ocw3\[6\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw1\[1\] " "Warning: Node \"icw1\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw1\[0\] " "Warning: Node \"icw1\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw3\[0\] " "Warning: Node \"ocw3\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw3\[1\] " "Warning: Node \"ocw3\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "flag1.01_782 " "Warning: Node \"flag1.01_782\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "flag1.00_792 " "Warning: Node \"flag1.00_792\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw2\[3\] " "Warning: Node \"icw2\[3\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw2\[4\] " "Warning: Node \"icw2\[4\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw2\[5\] " "Warning: Node \"icw2\[5\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw2\[6\] " "Warning: Node \"icw2\[6\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw2\[7\] " "Warning: Node \"icw2\[7\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[0\] " "Warning: Node \"ocw1\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[1\] " "Warning: Node \"ocw1\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[2\] " "Warning: Node \"ocw1\[2\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[3\] " "Warning: Node \"ocw1\[3\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[4\] " "Warning: Node \"ocw1\[4\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[5\] " "Warning: Node \"ocw1\[5\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[6\] " "Warning: Node \"ocw1\[6\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[7\] " "Warning: Node \"ocw1\[7\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw2\[5\] " "Warning: Node \"ocw2\[5\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw4\[1\] " "Warning: Node \"icw4\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 92 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[5\] " "Warning: Node \"er\[5\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[7\] " "Warning: Node \"er\[7\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[6\] " "Warning: Node \"er\[6\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[4\] " "Warning: Node \"er\[4\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[0\] " "Warning: Node \"er\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[2\] " "Warning: Node \"er\[2\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[1\] " "Warning: Node \"er\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[3\] " "Warning: Node \"er\[3\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw2\[7\] " "Warning: Node \"ocw2\[7\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw1\[3\] " "Warning: Node \"icw1\[3\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pri\[0\] " "Warning: Node \"pri\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pri\[1\] " "Warning: Node \"pri\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pri\[2\] " "Warning: Node \"pri\[2\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "flag2\[0\]~13 " "Warning: Node \"flag2\[0\]~13\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "rd " "Info: Assuming node \"rd\" is an undefined clock" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "rd" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "wr " "Info: Assuming node \"wr\" is an undefined clock" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "wr" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a0 " "Info: Assuming node \"a0\" is an undefined clock" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "a0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cs " "Info: Assuming node \"cs\" is an undefined clock" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 2 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "cs" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "datain\[3\] " "Info: Assuming node \"datain\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "datain\[4\] " "Info: Assuming node \"datain\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "inta " "Info: Assuming node \"inta\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "34 " "Warning: Found 34 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ocw2\[7\] " "Info: Detected ripple clock \"ocw2\[7\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "ocw2\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[3\] " "Info: Detected ripple clock \"er\[3\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[1\] " "Info: Detected ripple clock \"er\[1\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[2\] " "Info: Detected ripple clock \"er\[2\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[0\] " "Info: Detected ripple clock \"er\[0\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[4\] " "Info: Detected ripple clock \"er\[4\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[6\] " "Info: Detected ripple clock \"er\[6\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[7\] " "Info: Detected ripple clock \"er\[7\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[5\] " "Info: Detected ripple clock \"er\[5\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "icw4\[1\] " "Info: Detected ripple clock \"icw4\[1\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 92 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "icw4\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ocw2\[5\] " "Info: Detected ripple clock \"ocw2\[5\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "ocw2\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "flag1.00_792 " "Info: Detected ripple clock \"flag1.00_792\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "flag1.00_792" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "flag1.01_782 " "Info: Detected ripple clock \"flag1.01_782\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "flag1.01_782" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pri\[0\]~516 " "Info: Detected gated clock \"pri\[0\]~516\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "pri\[0\]~516" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pri\[0\]~515 " "Info: Detected gated clock \"pri\[0\]~515\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "pri\[0\]~515" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pri\[0\]~514 " "Info: Detected gated clock \"pri\[0\]~514\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "pri\[0\]~514" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr1~561 " "Info: Detected gated clock \"WideOr1~561\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr1~561" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pri\[0\]~513 " "Info: Detected gated clock \"pri\[0\]~513\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "pri\[0\]~513" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pri\[0\]~512 " "Info: Detected gated clock \"pri\[0\]~512\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "pri\[0\]~512" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "icw4~0 " "Info: Detected gated clock \"icw4~0\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "icw4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "er\[7\]~177 " "Info: Detected gated clock \"er\[7\]~177\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[7\]~177" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "o2~18 " "Info: Detected gated clock \"o2~18\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "o2~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "icw2~0 " "Info: Detected gated clock \"icw2~0\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "icw2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "flag1.01~80 " "Info: Detected gated clock \"flag1.01~80\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "flag1.01~80" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "flag2\[0\]~13 " "Info: Detected gated clock \"flag2\[0\]~13\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "flag2\[0\]~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "o1~0 " "Info: Detected gated clock \"o1~0\" as buffer" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "o1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "icw1~0 " "Info: Detected gated clock \"icw1~0\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "icw1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "state.0010 " "Info: Detected ripple clock \"state.0010\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.0010" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "state.0001 " "Info: Detected ripple clock \"state.0001\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.0001" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "state.0100 " "Info: Detected ripple clock \"state.0100\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.0100" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "write2~0 " "Info: Detected gated clock \"write2~0\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "write2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "state.0101 " "Info: Detected ripple clock \"state.0101\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.0101" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "write1~32 " "Info: Detected gated clock \"write1~32\" as buffer" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "write1~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "ocw3~18 " "Info: Detected gated clock \"ocw3~18\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 28 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "ocw3~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "rd register icw1\[1\] register state.0101 76.5 MHz 13.072 ns Internal " "Info: Clock \"rd\" has Internal fmax of 76.5 MHz between source register \"icw1\[1\]\" and destination register \"state.0101\" (period= 13.072 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.631 ns + Longest register register " "Info: + Longest register to register delay is 1.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns icw1\[1\] 1 REG LCCOMB_X17_Y26_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 0.405 ns Selector4~430 2 COMB LCCOMB_X17_Y26_N28 4 " "Info: 2: + IC(0.255 ns) + CELL(0.150 ns) = 0.405 ns; Loc. = LCCOMB_X17_Y26_N28; Fanout = 4; COMB Node = 'Selector4~430'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { icw1[1] Selector4~430 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.275 ns) 1.143 ns Selector4~432 3 COMB LCCOMB_X17_Y26_N6 1 " "Info: 3: + IC(0.463 ns) + CELL(0.275 ns) = 1.143 ns; Loc. = LCCOMB_X17_Y26_N6; Fanout = 1; COMB Node = 'Selector4~432'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { Selector4~430 Selector4~432 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 1.547 ns Selector4~435 4 COMB LCCOMB_X17_Y26_N16 1 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 1.547 ns; Loc. = LCCOMB_X17_Y26_N16; Fanout = 1; COMB Node = 'Selector4~435'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Selector4~432 Selector4~435 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.631 ns state.0101 5 REG LCFF_X17_Y26_N17 13 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.631 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector4~435 state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.659 ns ( 40.40 % ) " "Info: Total cell delay = 0.659 ns ( 40.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 59.60 % ) " "Info: Total interconnect delay = 0.972 ns ( 59.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { icw1[1] Selector4~430 Selector4~432 Selector4~435 state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.631 ns" { icw1[1] {} Selector4~430 {} Selector4~432 {} Selector4~435 {} state.0101 {} } { 0.000ns 0.255ns 0.463ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.941 ns - Smallest " "Info: - Smallest clock skew is -4.941 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rd destination 3.806 ns + Shortest register " "Info: + Shortest clock path from clock \"rd\" to destination register is 3.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns rd 1 CLK PIN_K1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'rd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.150 ns) 2.426 ns write1~32 2 COMB LCCOMB_X18_Y26_N4 7 " "Info: 2: + IC(1.424 ns) + CELL(0.150 ns) = 2.426 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { rd write1~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.149 ns) 3.026 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.451 ns) + CELL(0.149 ns) = 3.026 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { write1~32 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.537 ns) 3.806 ns state.0101 4 REG LCFF_X17_Y26_N17 13 " "Info: 4: + IC(0.243 ns) + CELL(0.537 ns) = 3.806 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { clk state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 44.35 % ) " "Info: Total cell delay = 1.688 ns ( 44.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 55.65 % ) " "Info: Total interconnect delay = 2.118 ns ( 55.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.806 ns" { rd write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.806 ns" { rd {} rd~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.424ns 0.451ns 0.243ns } { 0.000ns 0.852ns 0.150ns 0.149ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rd source 8.747 ns - Longest register " "Info: - Longest clock path from clock \"rd\" to source register is 8.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns rd 1 CLK PIN_K1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'rd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.150 ns) 2.424 ns write2~0 2 COMB LCCOMB_X18_Y26_N26 16 " "Info: 2: + IC(1.422 ns) + CELL(0.150 ns) = 2.424 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { rd write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.271 ns) 3.382 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.382 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.787 ns) 4.412 ns state.0001 4 REG LCFF_X17_Y26_N1 4 " "Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.412 ns; Loc. = LCFF_X17_Y26_N1; Fanout = 4; REG Node = 'state.0001'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { clk state.0001 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.398 ns) 5.329 ns icw1~0 5 COMB LCCOMB_X18_Y26_N30 1 " "Info: 5: + IC(0.519 ns) + CELL(0.398 ns) = 5.329 ns; Loc. = LCCOMB_X18_Y26_N30; Fanout = 1; COMB Node = 'icw1~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { state.0001 icw1~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.000 ns) 7.133 ns icw1~0clkctrl 6 COMB CLKCTRL_G2 3 " "Info: 6: + IC(1.804 ns) + CELL(0.000 ns) = 7.133 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'icw1~0clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { icw1~0 icw1~0clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.275 ns) 8.747 ns icw1\[1\] 7 REG LCCOMB_X17_Y26_N10 1 " "Info: 7: + IC(1.339 ns) + CELL(0.275 ns) = 8.747 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.733 ns ( 31.24 % ) " "Info: Total cell delay = 2.733 ns ( 31.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.014 ns ( 68.76 % ) " "Info: Total interconnect delay = 6.014 ns ( 68.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.747 ns" { rd write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.747 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.422ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.852ns 0.150ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.806 ns" { rd write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.806 ns" { rd {} rd~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.424ns 0.451ns 0.243ns } { 0.000ns 0.852ns 0.150ns 0.149ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.747 ns" { rd write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.747 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.422ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.852ns 0.150ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { icw1[1] Selector4~430 Selector4~432 Selector4~435 state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.631 ns" { icw1[1] {} Selector4~430 {} Selector4~432 {} Selector4~435 {} state.0101 {} } { 0.000ns 0.255ns 0.463ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.806 ns" { rd write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.806 ns" { rd {} rd~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.424ns 0.451ns 0.243ns } { 0.000ns 0.852ns 0.150ns 0.149ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.747 ns" { rd write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.747 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.422ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.852ns 0.150ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "wr register icw1\[1\] register state.0101 76.84 MHz 13.014 ns Internal " "Info: Clock \"wr\" has Internal fmax of 76.84 MHz between source register \"icw1\[1\]\" and destination register \"state.0101\" (period= 13.014 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.631 ns + Longest register register " "Info: + Longest register to register delay is 1.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns icw1\[1\] 1 REG LCCOMB_X17_Y26_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 0.405 ns Selector4~430 2 COMB LCCOMB_X17_Y26_N28 4 " "Info: 2: + IC(0.255 ns) + CELL(0.150 ns) = 0.405 ns; Loc. = LCCOMB_X17_Y26_N28; Fanout = 4; COMB Node = 'Selector4~430'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { icw1[1] Selector4~430 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.275 ns) 1.143 ns Selector4~432 3 COMB LCCOMB_X17_Y26_N6 1 " "Info: 3: + IC(0.463 ns) + CELL(0.275 ns) = 1.143 ns; Loc. = LCCOMB_X17_Y26_N6; Fanout = 1; COMB Node = 'Selector4~432'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { Selector4~430 Selector4~432 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 1.547 ns Selector4~435 4 COMB LCCOMB_X17_Y26_N16 1 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 1.547 ns; Loc. = LCCOMB_X17_Y26_N16; Fanout = 1; COMB Node = 'Selector4~435'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Selector4~432 Selector4~435 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.631 ns state.0101 5 REG LCFF_X17_Y26_N17 13 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.631 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector4~435 state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.659 ns ( 40.40 % ) " "Info: Total cell delay = 0.659 ns ( 40.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 59.60 % ) " "Info: Total interconnect delay = 0.972 ns ( 59.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { icw1[1] Selector4~430 Selector4~432 Selector4~435 state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.631 ns" { icw1[1] {} Selector4~430 {} Selector4~432 {} Selector4~435 {} state.0101 {} } { 0.000ns 0.255ns 0.463ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.912 ns - Smallest " "Info: - Smallest clock skew is -4.912 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wr destination 3.869 ns + Shortest register " "Info: + Shortest clock path from clock \"wr\" to destination register is 3.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns wr 1 CLK PIN_K3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_K3; Fanout = 4; CLK Node = 'wr'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.275 ns) 2.489 ns write1~32 2 COMB LCCOMB_X18_Y26_N4 7 " "Info: 2: + IC(1.372 ns) + CELL(0.275 ns) = 2.489 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { wr write1~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.149 ns) 3.089 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.451 ns) + CELL(0.149 ns) = 3.089 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { write1~32 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.537 ns) 3.869 ns state.0101 4 REG LCFF_X17_Y26_N17 13 " "Info: 4: + IC(0.243 ns) + CELL(0.537 ns) = 3.869 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { clk state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.803 ns ( 46.60 % ) " "Info: Total cell delay = 1.803 ns ( 46.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.066 ns ( 53.40 % ) " "Info: Total interconnect delay = 2.066 ns ( 53.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.869 ns" { wr write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.869 ns" { wr {} wr~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.372ns 0.451ns 0.243ns } { 0.000ns 0.842ns 0.275ns 0.149ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wr source 8.781 ns - Longest register " "Info: - Longest clock path from clock \"wr\" to source register is 8.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns wr 1 CLK PIN_K3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_K3; Fanout = 4; CLK Node = 'wr'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.245 ns) 2.458 ns write2~0 2 COMB LCCOMB_X18_Y26_N26 16 " "Info: 2: + IC(1.371 ns) + CELL(0.245 ns) = 2.458 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { wr write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.271 ns) 3.416 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.416 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.787 ns) 4.446 ns state.0001 4 REG LCFF_X17_Y26_N1 4 " "Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.446 ns; Loc. = LCFF_X17_Y26_N1; Fanout = 4; REG Node = 'state.0001'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { clk state.0001 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.398 ns) 5.363 ns icw1~0 5 COMB LCCOMB_X18_Y26_N30 1 " "Info: 5: + IC(0.519 ns) + CELL(0.398 ns) = 5.363 ns; Loc. = LCCOMB_X18_Y26_N30; Fanout = 1; COMB Node = 'icw1~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { state.0001 icw1~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.000 ns) 7.167 ns icw1~0clkctrl 6 COMB CLKCTRL_G2 3 " "Info: 6: + IC(1.804 ns) + CELL(0.000 ns) = 7.167 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'icw1~0clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { icw1~0 icw1~0clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.275 ns) 8.781 ns icw1\[1\] 7 REG LCCOMB_X17_Y26_N10 1 " "Info: 7: + IC(1.339 ns) + CELL(0.275 ns) = 8.781 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 32.09 % ) " "Info: Total cell delay = 2.818 ns ( 32.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.963 ns ( 67.91 % ) " "Info: Total interconnect delay = 5.963 ns ( 67.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.781 ns" { wr write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.781 ns" { wr {} wr~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.371ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.842ns 0.245ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.869 ns" { wr write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.869 ns" { wr {} wr~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.372ns 0.451ns 0.243ns } { 0.000ns 0.842ns 0.275ns 0.149ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.781 ns" { wr write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.781 ns" { wr {} wr~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.371ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.842ns 0.245ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { icw1[1] Selector4~430 Selector4~432 Selector4~435 state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.631 ns" { icw1[1] {} Selector4~430 {} Selector4~432 {} Selector4~435 {} state.0101 {} } { 0.000ns 0.255ns 0.463ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.869 ns" { wr write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.869 ns" { wr {} wr~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.372ns 0.451ns 0.243ns } { 0.000ns 0.842ns 0.275ns 0.149ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.781 ns" { wr write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.781 ns" { wr {} wr~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.371ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.842ns 0.245ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "a0 register icw1\[1\] register state.0101 75.91 MHz 13.174 ns Internal " "Info: Clock \"a0\" has Internal fmax of 75.91 MHz between source register \"icw1\[1\]\" and destination register \"state.0101\" (period= 13.174 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.631 ns + Longest register register " "Info: + Longest register to register delay is 1.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns icw1\[1\] 1 REG LCCOMB_X17_Y26_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 0.405 ns Selector4~430 2 COMB LCCOMB_X17_Y26_N28 4 " "Info: 2: + IC(0.255 ns) + CELL(0.150 ns) = 0.405 ns; Loc. = LCCOMB_X17_Y26_N28; Fanout = 4; COMB Node = 'Selector4~430'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { icw1[1] Selector4~430 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.275 ns) 1.143 ns Selector4~432 3 COMB LCCOMB_X17_Y26_N6 1 " "Info: 3: + IC(0.463 ns) + CELL(0.275 ns) = 1.143 ns; Loc. = LCCOMB_X17_Y26_N6; Fanout = 1; COMB Node = 'Selector4~432'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { Selector4~430 Selector4~432 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 1.547 ns Selector4~435 4 COMB LCCOMB_X17_Y26_N16 1 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 1.547 ns; Loc. = LCCOMB_X17_Y26_N16; Fanout = 1; COMB Node = 'Selector4~435'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Selector4~432 Selector4~435 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.631 ns state.0101 5 REG LCFF_X17_Y26_N17 13 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.631 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector4~435 state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.659 ns ( 40.40 % ) " "Info: Total cell delay = 0.659 ns ( 40.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 59.60 % ) " "Info: Total interconnect delay = 0.972 ns ( 59.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { icw1[1] Selector4~430 Selector4~432 Selector4~435 state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.631 ns" { icw1[1] {} Selector4~430 {} Selector4~432 {} Selector4~435 {} state.0101 {} } { 0.000ns 0.255ns 0.463ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.992 ns - Smallest " "Info: - Smallest clock skew is -4.992 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 destination 4.043 ns + Shortest register " "Info: + Shortest clock path from clock \"a0\" to destination register is 4.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns a0 1 CLK PIN_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.371 ns) 2.663 ns write1~32 2 COMB LCCOMB_X18_Y26_N4 7 " "Info: 2: + IC(1.430 ns) + CELL(0.371 ns) = 2.663 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { a0 write1~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.149 ns) 3.263 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.451 ns) + CELL(0.149 ns) = 3.263 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { write1~32 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.537 ns) 4.043 ns state.0101 4 REG LCFF_X17_Y26_N17 13 " "Info: 4: + IC(0.243 ns) + CELL(0.537 ns) = 4.043 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { clk state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.919 ns ( 47.46 % ) " "Info: Total cell delay = 1.919 ns ( 47.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.124 ns ( 52.54 % ) " "Info: Total interconnect delay = 2.124 ns ( 52.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { a0 write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { a0 {} a0~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.430ns 0.451ns 0.243ns } { 0.000ns 0.862ns 0.371ns 0.149ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 source 9.035 ns - Longest register " "Info: - Longest clock path from clock \"a0\" to source register is 9.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns a0 1 CLK PIN_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.420 ns) 2.712 ns write2~0 2 COMB LCCOMB_X18_Y26_N26 16 " "Info: 2: + IC(1.430 ns) + CELL(0.420 ns) = 2.712 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { a0 write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.271 ns) 3.670 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.670 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.787 ns) 4.700 ns state.0001 4 REG LCFF_X17_Y26_N1 4 " "Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.700 ns; Loc. = LCFF_X17_Y26_N1; Fanout = 4; REG Node = 'state.0001'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { clk state.0001 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.398 ns) 5.617 ns icw1~0 5 COMB LCCOMB_X18_Y26_N30 1 " "Info: 5: + IC(0.519 ns) + CELL(0.398 ns) = 5.617 ns; Loc. = LCCOMB_X18_Y26_N30; Fanout = 1; COMB Node = 'icw1~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { state.0001 icw1~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.000 ns) 7.421 ns icw1~0clkctrl 6 COMB CLKCTRL_G2 3 " "Info: 6: + IC(1.804 ns) + CELL(0.000 ns) = 7.421 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'icw1~0clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { icw1~0 icw1~0clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.275 ns) 9.035 ns icw1\[1\] 7 REG LCCOMB_X17_Y26_N10 1 " "Info: 7: + IC(1.339 ns) + CELL(0.275 ns) = 9.035 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.013 ns ( 33.35 % ) " "Info: Total cell delay = 3.013 ns ( 33.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.022 ns ( 66.65 % ) " "Info: Total interconnect delay = 6.022 ns ( 66.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.035 ns" { a0 write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.035 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.430ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.862ns 0.420ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { a0 write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { a0 {} a0~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.430ns 0.451ns 0.243ns } { 0.000ns 0.862ns 0.371ns 0.149ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.035 ns" { a0 write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.035 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.430ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.862ns 0.420ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { icw1[1] Selector4~430 Selector4~432 Selector4~435 state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.631 ns" { icw1[1] {} Selector4~430 {} Selector4~432 {} Selector4~435 {} state.0101 {} } { 0.000ns 0.255ns 0.463ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { a0 write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { a0 {} a0~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.430ns 0.451ns 0.243ns } { 0.000ns 0.862ns 0.371ns 0.149ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.035 ns" { a0 write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.035 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.430ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.862ns 0.420ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "cs register icw1\[1\] register state.0101 76.01 MHz 13.156 ns Internal " "Info: Clock \"cs\" has Internal fmax of 76.01 MHz between source register \"icw1\[1\]\" and destination register \"state.0101\" (period= 13.156 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.631 ns + Longest register register " "Info: + Longest register to register delay is 1.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns icw1\[1\] 1 REG LCCOMB_X17_Y26_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 0.405 ns Selector4~430 2 COMB LCCOMB_X17_Y26_N28 4 " "Info: 2: + IC(0.255 ns) + CELL(0.150 ns) = 0.405 ns; Loc. = LCCOMB_X17_Y26_N28; Fanout = 4; COMB Node = 'Selector4~430'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { icw1[1] Selector4~430 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.275 ns) 1.143 ns Selector4~432 3 COMB LCCOMB_X17_Y26_N6 1 " "Info: 3: + IC(0.463 ns) + CELL(0.275 ns) = 1.143 ns; Loc. = LCCOMB_X17_Y26_N6; Fanout = 1; COMB Node = 'Selector4~432'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { Selector4~430 Selector4~432 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 1.547 ns Selector4~435 4 COMB LCCOMB_X17_Y26_N16 1 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 1.547 ns; Loc. = LCCOMB_X17_Y26_N16; Fanout = 1; COMB Node = 'Selector4~435'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Selector4~432 Selector4~435 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.631 ns state.0101 5 REG LCFF_X17_Y26_N17 13 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.631 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector4~435 state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.659 ns ( 40.40 % ) " "Info: Total cell delay = 0.659 ns ( 40.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 59.60 % ) " "Info: Total interconnect delay = 0.972 ns ( 59.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { icw1[1] Selector4~430 Selector4~432 Selector4~435 state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.631 ns" { icw1[1] {} Selector4~430 {} Selector4~432 {} Selector4~435 {} state.0101 {} } { 0.000ns 0.255ns 0.463ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.983 ns - Smallest " "Info: - Smallest clock skew is -4.983 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cs destination 4.012 ns + Shortest register " "Info: + Shortest clock path from clock \"cs\" to destination register is 4.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns cs 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'cs'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.398 ns) 2.632 ns write1~32 2 COMB LCCOMB_X18_Y26_N4 7 " "Info: 2: + IC(1.382 ns) + CELL(0.398 ns) = 2.632 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { cs write1~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.149 ns) 3.232 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.451 ns) + CELL(0.149 ns) = 3.232 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { write1~32 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.537 ns) 4.012 ns state.0101 4 REG LCFF_X17_Y26_N17 13 " "Info: 4: + IC(0.243 ns) + CELL(0.537 ns) = 4.012 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { clk state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 48.26 % ) " "Info: Total cell delay = 1.936 ns ( 48.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.076 ns ( 51.74 % ) " "Info: Total interconnect delay = 2.076 ns ( 51.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { cs write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.012 ns" { cs {} cs~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.382ns 0.451ns 0.243ns } { 0.000ns 0.852ns 0.398ns 0.149ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cs source 8.995 ns - Longest register " "Info: - Longest clock path from clock \"cs\" to source register is 8.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns cs 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'cs'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.438 ns) 2.672 ns write2~0 2 COMB LCCOMB_X18_Y26_N26 16 " "Info: 2: + IC(1.382 ns) + CELL(0.438 ns) = 2.672 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { cs write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.271 ns) 3.630 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.630 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.787 ns) 4.660 ns state.0001 4 REG LCFF_X17_Y26_N1 4 " "Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.660 ns; Loc. = LCFF_X17_Y26_N1; Fanout = 4; REG Node = 'state.0001'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { clk state.0001 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.398 ns) 5.577 ns icw1~0 5 COMB LCCOMB_X18_Y26_N30 1 " "Info: 5: + IC(0.519 ns) + CELL(0.398 ns) = 5.577 ns; Loc. = LCCOMB_X18_Y26_N30; Fanout = 1; COMB Node = 'icw1~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { state.0001 icw1~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.000 ns) 7.381 ns icw1~0clkctrl 6 COMB CLKCTRL_G2 3 " "Info: 6: + IC(1.804 ns) + CELL(0.000 ns) = 7.381 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'icw1~0clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { icw1~0 icw1~0clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.275 ns) 8.995 ns icw1\[1\] 7 REG LCCOMB_X17_Y26_N10 1 " "Info: 7: + IC(1.339 ns) + CELL(0.275 ns) = 8.995 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.021 ns ( 33.59 % ) " "Info: Total cell delay = 3.021 ns ( 33.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.974 ns ( 66.41 % ) " "Info: Total interconnect delay = 5.974 ns ( 66.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.995 ns" { cs write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.995 ns" { cs {} cs~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.382ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.852ns 0.438ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { cs write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.012 ns" { cs {} cs~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.382ns 0.451ns 0.243ns } { 0.000ns 0.852ns 0.398ns 0.149ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.995 ns" { cs write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.995 ns" { cs {} cs~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.382ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.852ns 0.438ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { icw1[1] Selector4~430 Selector4~432 Selector4~435 state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.631 ns" { icw1[1] {} Selector4~430 {} Selector4~432 {} Selector4~435 {} state.0101 {} } { 0.000ns 0.255ns 0.463ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { cs write1~32 clk state.0101 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.012 ns" { cs {} cs~combout {} write1~32 {} clk {} state.0101 {} } { 0.000ns 0.000ns 1.382ns 0.451ns 0.243ns } { 0.000ns 0.852ns 0.398ns 0.149ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.995 ns" { cs write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.995 ns" { cs {} cs~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.382ns 0.687ns 0.243ns 0.519ns 1.804ns 1.339ns } { 0.000ns 0.852ns 0.438ns 0.271ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "inta register flag1.00_792 register flag1.01_782 323.1 MHz 3.095 ns Internal " "Info: Clock \"inta\" has Internal fmax of 323.1 MHz between source register \"flag1.00_792\" and destination register \"flag1.01_782\" (period= 3.095 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.072 ns + Longest register register " "Info: + Longest register to register delay is 1.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flag1.00_792 1 REG LCCOMB_X18_Y28_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y28_N16; Fanout = 2; REG Node = 'flag1.00_792'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag1.00_792 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.271 ns) 0.537 ns flag1.01~79 2 COMB LCCOMB_X18_Y28_N24 1 " "Info: 2: + IC(0.266 ns) + CELL(0.271 ns) = 0.537 ns; Loc. = LCCOMB_X18_Y28_N24; Fanout = 1; COMB Node = 'flag1.01~79'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { flag1.00_792 flag1.01~79 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 1.072 ns flag1.01_782 3 REG LCCOMB_X18_Y28_N14 2 " "Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 1.072 ns; Loc. = LCCOMB_X18_Y28_N14; Fanout = 2; REG Node = 'flag1.01_782'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { flag1.01~79 flag1.01_782 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.546 ns ( 50.93 % ) " "Info: Total cell delay = 0.546 ns ( 50.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.526 ns ( 49.07 % ) " "Info: Total interconnect delay = 0.526 ns ( 49.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { flag1.00_792 flag1.01~79 flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.072 ns" { flag1.00_792 {} flag1.01~79 {} flag1.01_782 {} } { 0.000ns 0.266ns 0.260ns } { 0.000ns 0.271ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.705 ns - Smallest " "Info: - Smallest clock skew is -0.705 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inta destination 6.121 ns + Shortest register " "Info: + Shortest clock path from clock \"inta\" to destination register is 6.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns inta 1 CLK PIN_P9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_P9; Fanout = 5; CLK Node = 'inta'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inta } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.707 ns) + CELL(0.271 ns) 2.840 ns flag1.01~80 2 COMB LCCOMB_X18_Y28_N4 1 " "Info: 2: + IC(1.707 ns) + CELL(0.271 ns) = 2.840 ns; Loc. = LCCOMB_X18_Y28_N4; Fanout = 1; COMB Node = 'flag1.01~80'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { inta flag1.01~80 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(0.000 ns) 4.637 ns flag1.01~80clkctrl 3 COMB CLKCTRL_G8 2 " "Info: 3: + IC(1.797 ns) + CELL(0.000 ns) = 4.637 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'flag1.01~80clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { flag1.01~80 flag1.01~80clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.150 ns) 6.121 ns flag1.01_782 4 REG LCCOMB_X18_Y28_N14 2 " "Info: 4: + IC(1.334 ns) + CELL(0.150 ns) = 6.121 ns; Loc. = LCCOMB_X18_Y28_N14; Fanout = 2; REG Node = 'flag1.01_782'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { flag1.01~80clkctrl flag1.01_782 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.283 ns ( 20.96 % ) " "Info: Total cell delay = 1.283 ns ( 20.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.838 ns ( 79.04 % ) " "Info: Total interconnect delay = 4.838 ns ( 79.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.121 ns" { inta flag1.01~80 flag1.01~80clkctrl flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.121 ns" { inta {} inta~combout {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.01_782 {} } { 0.000ns 0.000ns 1.707ns 1.797ns 1.334ns } { 0.000ns 0.862ns 0.271ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inta source 6.826 ns - Longest register " "Info: - Longest clock path from clock \"inta\" to source register is 6.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns inta 1 CLK PIN_P9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_P9; Fanout = 5; CLK Node = 'inta'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inta } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.983 ns) 2.845 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X18_Y28_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(1.983 ns) = 2.845 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X18_Y28_N0 " "Info: Loc. = LCCOMB_X18_Y28_N0; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { inta flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.420 ns) 3.544 ns flag1.01~80 3 COMB LCCOMB_X18_Y28_N4 1 " "Info: 3: + IC(0.279 ns) + CELL(0.420 ns) = 3.544 ns; Loc. = LCCOMB_X18_Y28_N4; Fanout = 1; COMB Node = 'flag1.01~80'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { flag2[0]~13 flag1.01~80 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(0.000 ns) 5.341 ns flag1.01~80clkctrl 4 COMB CLKCTRL_G8 2 " "Info: 4: + IC(1.797 ns) + CELL(0.000 ns) = 5.341 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'flag1.01~80clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { flag1.01~80 flag1.01~80clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.150 ns) 6.826 ns flag1.00_792 5 REG LCCOMB_X18_Y28_N16 2 " "Info: 5: + IC(1.335 ns) + CELL(0.150 ns) = 6.826 ns; Loc. = LCCOMB_X18_Y28_N16; Fanout = 2; REG Node = 'flag1.00_792'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { flag1.01~80clkctrl flag1.00_792 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.415 ns ( 50.03 % ) " "Info: Total cell delay = 3.415 ns ( 50.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.411 ns ( 49.97 % ) " "Info: Total interconnect delay = 3.411 ns ( 49.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.826 ns" { inta flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.00_792 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.826 ns" { inta {} inta~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.00_792 {} } { 0.000ns 0.000ns 0.000ns 0.279ns 1.797ns 1.335ns } { 0.000ns 0.862ns 1.983ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.121 ns" { inta flag1.01~80 flag1.01~80clkctrl flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.121 ns" { inta {} inta~combout {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.01_782 {} } { 0.000ns 0.000ns 1.707ns 1.797ns 1.334ns } { 0.000ns 0.862ns 0.271ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.826 ns" { inta flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.00_792 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.826 ns" { inta {} inta~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.00_792 {} } { 0.000ns 0.000ns 0.000ns 0.279ns 1.797ns 1.335ns } { 0.000ns 0.862ns 1.983ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.318 ns + " "Info: + Micro setup delay of destination is 1.318 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { flag1.00_792 flag1.01~79 flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.072 ns" { flag1.00_792 {} flag1.01~79 {} flag1.01_782 {} } { 0.000ns 0.266ns 0.260ns } { 0.000ns 0.271ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.121 ns" { inta flag1.01~80 flag1.01~80clkctrl flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.121 ns" { inta {} inta~combout {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.01_782 {} } { 0.000ns 0.000ns 1.707ns 1.797ns 1.334ns } { 0.000ns 0.862ns 0.271ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.826 ns" { inta flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.00_792 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.826 ns" { inta {} inta~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.00_792 {} } { 0.000ns 0.000ns 0.000ns 0.279ns 1.797ns 1.335ns } { 0.000ns 0.862ns 1.983ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "reset register flag1.00_792 register flag1.01_782 418.24 MHz 2.391 ns Internal " "Info: Clock \"reset\" has Internal fmax of 418.24 MHz between source register \"flag1.00_792\" and destination register \"flag1.01_782\" (period= 2.391 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.072 ns + Longest register register " "Info: + Longest register to register delay is 1.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flag1.00_792 1 REG LCCOMB_X18_Y28_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y28_N16; Fanout = 2; REG Node = 'flag1.00_792'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag1.00_792 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.271 ns) 0.537 ns flag1.01~79 2 COMB LCCOMB_X18_Y28_N24 1 " "Info: 2: + IC(0.266 ns) + CELL(0.271 ns) = 0.537 ns; Loc. = LCCOMB_X18_Y28_N24; Fanout = 1; COMB Node = 'flag1.01~79'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { flag1.00_792 flag1.01~79 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 1.072 ns flag1.01_782 3 REG LCCOMB_X18_Y28_N14 2 " "Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 1.072 ns; Loc. = LCCOMB_X18_Y28_N14; Fanout = 2; REG Node = 'flag1.01_782'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { flag1.01~79 flag1.01_782 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.546 ns ( 50.93 % ) " "Info: Total cell delay = 0.546 ns ( 50.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.526 ns ( 49.07 % ) " "Info: Total interconnect delay = 0.526 ns ( 49.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { flag1.00_792 flag1.01~79 flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.072 ns" { flag1.00_792 {} flag1.01~79 {} flag1.01_782 {} } { 0.000ns 0.266ns 0.260ns } { 0.000ns 0.271ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 6.830 ns + Shortest register " "Info: + Shortest clock path from clock \"reset\" to destination register is 6.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 CLK PIN_P2 29 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 29; CLK Node = 'reset'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.851 ns) 2.850 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X18_Y28_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(1.851 ns) = 2.850 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X18_Y28_N0 " "Info: Loc. = LCCOMB_X18_Y28_N0; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { reset flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.420 ns) 3.549 ns flag1.01~80 3 COMB LCCOMB_X18_Y28_N4 1 " "Info: 3: + IC(0.279 ns) + CELL(0.420 ns) = 3.549 ns; Loc. = LCCOMB_X18_Y28_N4; Fanout = 1; COMB Node = 'flag1.01~80'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { flag2[0]~13 flag1.01~80 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(0.000 ns) 5.346 ns flag1.01~80clkctrl 4 COMB CLKCTRL_G8 2 " "Info: 4: + IC(1.797 ns) + CELL(0.000 ns) = 5.346 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'flag1.01~80clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { flag1.01~80 flag1.01~80clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.150 ns) 6.830 ns flag1.01_782 5 REG LCCOMB_X18_Y28_N14 2 " "Info: 5: + IC(1.334 ns) + CELL(0.150 ns) = 6.830 ns; Loc. = LCCOMB_X18_Y28_N14; Fanout = 2; REG Node = 'flag1.01_782'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { flag1.01~80clkctrl flag1.01_782 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.420 ns ( 50.07 % ) " "Info: Total cell delay = 3.420 ns ( 50.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.410 ns ( 49.93 % ) " "Info: Total interconnect delay = 3.410 ns ( 49.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.830 ns" { reset flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.830 ns" { reset {} reset~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.01_782 {} } { 0.000ns 0.000ns 0.000ns 0.279ns 1.797ns 1.334ns } { 0.000ns 0.999ns 1.851ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 6.831 ns - Longest register " "Info: - Longest clock path from clock \"reset\" to source register is 6.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 CLK PIN_P2 29 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 29; CLK Node = 'reset'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.851 ns) 2.850 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X18_Y28_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(1.851 ns) = 2.850 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X18_Y28_N0 " "Info: Loc. = LCCOMB_X18_Y28_N0; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { reset flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.420 ns) 3.549 ns flag1.01~80 3 COMB LCCOMB_X18_Y28_N4 1 " "Info: 3: + IC(0.279 ns) + CELL(0.420 ns) = 3.549 ns; Loc. = LCCOMB_X18_Y28_N4; Fanout = 1; COMB Node = 'flag1.01~80'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { flag2[0]~13 flag1.01~80 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(0.000 ns) 5.346 ns flag1.01~80clkctrl 4 COMB CLKCTRL_G8 2 " "Info: 4: + IC(1.797 ns) + CELL(0.000 ns) = 5.346 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'flag1.01~80clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { flag1.01~80 flag1.01~80clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.150 ns) 6.831 ns flag1.00_792 5 REG LCCOMB_X18_Y28_N16 2 " "Info: 5: + IC(1.335 ns) + CELL(0.150 ns) = 6.831 ns; Loc. = LCCOMB_X18_Y28_N16; Fanout = 2; REG Node = 'flag1.00_792'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { flag1.01~80clkctrl flag1.00_792 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.420 ns ( 50.07 % ) " "Info: Total cell delay = 3.420 ns ( 50.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.411 ns ( 49.93 % ) " "Info: Total interconnect delay = 3.411 ns ( 49.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.831 ns" { reset flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.00_792 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.831 ns" { reset {} reset~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.00_792 {} } { 0.000ns 0.000ns 0.000ns 0.279ns 1.797ns 1.335ns } { 0.000ns 0.999ns 1.851ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.830 ns" { reset flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.830 ns" { reset {} reset~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.01_782 {} } { 0.000ns 0.000ns 0.000ns 0.279ns 1.797ns 1.334ns } { 0.000ns 0.999ns 1.851ns 0.420ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.831 ns" { reset flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.00_792 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.831 ns" { reset {} reset~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.00_792 {} } { 0.000ns 0.000ns 0.000ns 0.279ns 1.797ns 1.335ns } { 0.000ns 0.999ns 1.851ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.318 ns + " "Info: + Micro setup delay of destination is 1.318 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { flag1.00_792 flag1.01~79 flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.072 ns" { flag1.00_792 {} flag1.01~79 {} flag1.01_782 {} } { 0.000ns 0.266ns 0.260ns } { 0.000ns 0.271ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.830 ns" { reset flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.01_782 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.830 ns" { reset {} reset~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.01_782 {} } { 0.000ns 0.000ns 0.000ns 0.279ns 1.797ns 1.334ns } { 0.000ns 0.999ns 1.851ns 0.420ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.831 ns" { reset flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.00_792 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.831 ns" { reset {} reset~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.00_792 {} } { 0.000ns 0.000ns 0.000ns 0.279ns 1.797ns 1.335ns } { 0.000ns 0.999ns 1.851ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "rd 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"rd\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] rd 7.676 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"rd\" (Hold time is 7.676 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.006 ns + Largest " "Info: + Largest clock skew is 9.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rd destination 13.767 ns + Longest register " "Info: + Longest clock path from clock \"rd\" to destination register is 13.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns rd 1 CLK PIN_K1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'rd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.150 ns) 2.424 ns write2~0 2 COMB LCCOMB_X18_Y26_N26 16 " "Info: 2: + IC(1.422 ns) + CELL(0.150 ns) = 2.424 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { rd write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.271 ns) 3.382 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.382 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.787 ns) 4.412 ns state.0101 4 REG LCFF_X17_Y26_N17 13 " "Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.412 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { clk state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.420 ns) 5.631 ns o2~18 5 COMB LCCOMB_X18_Y28_N8 3 " "Info: 5: + IC(0.799 ns) + CELL(0.420 ns) = 5.631 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { state.0101 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 6.167 ns ocw2\[5\] 6 REG LCCOMB_X18_Y28_N6 1 " "Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 6.167 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { o2~18 ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 6.873 ns er\[7\]~177 7 COMB LCCOMB_X18_Y28_N22 8 " "Info: 7: + IC(0.268 ns) + CELL(0.438 ns) = 6.873 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { ocw2[5] er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 7.697 ns er\[3\] 8 REG LCCOMB_X18_Y28_N10 6 " "Info: 8: + IC(0.674 ns) + CELL(0.150 ns) = 7.697 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { er[7]~177 er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.150 ns) 9.107 ns pri\[0\]~512 9 COMB LCCOMB_X18_Y28_N12 1 " "Info: 9: + IC(1.260 ns) + CELL(0.150 ns) = 9.107 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { er[3] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 9.813 ns pri\[0\]~513 10 COMB LCCOMB_X17_Y28_N0 1 " "Info: 10: + IC(0.431 ns) + CELL(0.275 ns) = 9.813 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri\[0\]~513'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { pri[0]~512 pri[0]~513 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.415 ns) 10.481 ns pri\[0\]~517 11 COMB LCCOMB_X17_Y28_N8 1 " "Info: 11: + IC(0.253 ns) + CELL(0.415 ns) = 10.481 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { pri[0]~513 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.000 ns) 12.271 ns pri\[0\]~517clkctrl 12 COMB CLKCTRL_G0 3 " "Info: 12: + IC(1.790 ns) + CELL(0.000 ns) = 12.271 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 13.767 ns pri\[1\] 13 REG LCCOMB_X16_Y28_N20 1 " "Info: 13: + IC(1.346 ns) + CELL(0.150 ns) = 13.767 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.333 ns ( 31.47 % ) " "Info: Total cell delay = 4.333 ns ( 31.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.434 ns ( 68.53 % ) " "Info: Total interconnect delay = 9.434 ns ( 68.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.767 ns" { rd write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "13.767 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.422ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.852ns 0.150ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rd source 4.761 ns - Shortest register " "Info: - Shortest clock path from clock \"rd\" to source register is 4.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns rd 1 CLK PIN_K1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'rd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.150 ns) 2.426 ns write1~32 2 COMB LCCOMB_X18_Y26_N4 7 " "Info: 2: + IC(1.424 ns) + CELL(0.150 ns) = 2.426 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { rd write1~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.436 ns) 3.618 ns o2~18 3 COMB LCCOMB_X18_Y28_N8 3 " "Info: 3: + IC(0.756 ns) + CELL(0.436 ns) = 3.618 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { write1~32 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 4.157 ns er\[7\]~177 4 COMB LCCOMB_X18_Y28_N22 8 " "Info: 4: + IC(0.264 ns) + CELL(0.275 ns) = 4.157 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { o2~18 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 4.761 ns er\[6\] 5 REG LCCOMB_X17_Y28_N2 7 " "Info: 5: + IC(0.454 ns) + CELL(0.150 ns) = 4.761 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { er[7]~177 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.863 ns ( 39.13 % ) " "Info: Total cell delay = 1.863 ns ( 39.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.898 ns ( 60.87 % ) " "Info: Total interconnect delay = 2.898 ns ( 60.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { rd write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.761 ns" { rd {} rd~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.424ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.852ns 0.150ns 0.436ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.767 ns" { rd write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "13.767 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.422ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.852ns 0.150ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { rd write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.761 ns" { rd {} rd~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.424ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.852ns 0.150ns 0.436ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.330 ns - Shortest register register " "Info: - Shortest register to register delay is 1.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X17_Y28_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.149 ns) 0.645 ns WideOr5~567 2 COMB LCCOMB_X16_Y28_N28 1 " "Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.330 ns pri\[1\] 3 REG LCCOMB_X16_Y28_N20 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 42.78 % ) " "Info: Total cell delay = 0.569 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.761 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.761 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.767 ns" { rd write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "13.767 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.422ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.852ns 0.150ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { rd write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.761 ns" { rd {} rd~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.424ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.852ns 0.150ns 0.436ns 0.275ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "wr 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"wr\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] wr 7.647 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"wr\" (Hold time is 7.647 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.977 ns + Largest " "Info: + Largest clock skew is 8.977 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wr destination 13.801 ns + Longest register " "Info: + Longest clock path from clock \"wr\" to destination register is 13.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns wr 1 CLK PIN_K3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_K3; Fanout = 4; CLK Node = 'wr'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.245 ns) 2.458 ns write2~0 2 COMB LCCOMB_X18_Y26_N26 16 " "Info: 2: + IC(1.371 ns) + CELL(0.245 ns) = 2.458 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { wr write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.271 ns) 3.416 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.416 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.787 ns) 4.446 ns state.0101 4 REG LCFF_X17_Y26_N17 13 " "Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.446 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { clk state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.420 ns) 5.665 ns o2~18 5 COMB LCCOMB_X18_Y28_N8 3 " "Info: 5: + IC(0.799 ns) + CELL(0.420 ns) = 5.665 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { state.0101 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 6.201 ns ocw2\[5\] 6 REG LCCOMB_X18_Y28_N6 1 " "Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 6.201 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { o2~18 ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 6.907 ns er\[7\]~177 7 COMB LCCOMB_X18_Y28_N22 8 " "Info: 7: + IC(0.268 ns) + CELL(0.438 ns) = 6.907 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { ocw2[5] er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 7.731 ns er\[3\] 8 REG LCCOMB_X18_Y28_N10 6 " "Info: 8: + IC(0.674 ns) + CELL(0.150 ns) = 7.731 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { er[7]~177 er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.150 ns) 9.141 ns pri\[0\]~512 9 COMB LCCOMB_X18_Y28_N12 1 " "Info: 9: + IC(1.260 ns) + CELL(0.150 ns) = 9.141 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { er[3] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 9.847 ns pri\[0\]~513 10 COMB LCCOMB_X17_Y28_N0 1 " "Info: 10: + IC(0.431 ns) + CELL(0.275 ns) = 9.847 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri\[0\]~513'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { pri[0]~512 pri[0]~513 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.415 ns) 10.515 ns pri\[0\]~517 11 COMB LCCOMB_X17_Y28_N8 1 " "Info: 11: + IC(0.253 ns) + CELL(0.415 ns) = 10.515 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { pri[0]~513 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.000 ns) 12.305 ns pri\[0\]~517clkctrl 12 COMB CLKCTRL_G0 3 " "Info: 12: + IC(1.790 ns) + CELL(0.000 ns) = 12.305 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 13.801 ns pri\[1\] 13 REG LCCOMB_X16_Y28_N20 1 " "Info: 13: + IC(1.346 ns) + CELL(0.150 ns) = 13.801 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.418 ns ( 32.01 % ) " "Info: Total cell delay = 4.418 ns ( 32.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.383 ns ( 67.99 % ) " "Info: Total interconnect delay = 9.383 ns ( 67.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.801 ns" { wr write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "13.801 ns" { wr {} wr~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.371ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.842ns 0.245ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wr source 4.824 ns - Shortest register " "Info: - Shortest clock path from clock \"wr\" to source register is 4.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns wr 1 CLK PIN_K3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_K3; Fanout = 4; CLK Node = 'wr'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.275 ns) 2.489 ns write1~32 2 COMB LCCOMB_X18_Y26_N4 7 " "Info: 2: + IC(1.372 ns) + CELL(0.275 ns) = 2.489 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { wr write1~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.436 ns) 3.681 ns o2~18 3 COMB LCCOMB_X18_Y28_N8 3 " "Info: 3: + IC(0.756 ns) + CELL(0.436 ns) = 3.681 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { write1~32 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 4.220 ns er\[7\]~177 4 COMB LCCOMB_X18_Y28_N22 8 " "Info: 4: + IC(0.264 ns) + CELL(0.275 ns) = 4.220 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { o2~18 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 4.824 ns er\[6\] 5 REG LCCOMB_X17_Y28_N2 7 " "Info: 5: + IC(0.454 ns) + CELL(0.150 ns) = 4.824 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { er[7]~177 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.978 ns ( 41.00 % ) " "Info: Total cell delay = 1.978 ns ( 41.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.846 ns ( 59.00 % ) " "Info: Total interconnect delay = 2.846 ns ( 59.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.824 ns" { wr write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.824 ns" { wr {} wr~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.372ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.842ns 0.275ns 0.436ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.801 ns" { wr write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "13.801 ns" { wr {} wr~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.371ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.842ns 0.245ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.824 ns" { wr write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.824 ns" { wr {} wr~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.372ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.842ns 0.275ns 0.436ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.330 ns - Shortest register register " "Info: - Shortest register to register delay is 1.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X17_Y28_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.149 ns) 0.645 ns WideOr5~567 2 COMB LCCOMB_X16_Y28_N28 1 " "Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.330 ns pri\[1\] 3 REG LCCOMB_X16_Y28_N20 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 42.78 % ) " "Info: Total cell delay = 0.569 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.761 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.761 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.801 ns" { wr write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "13.801 ns" { wr {} wr~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.371ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.842ns 0.245ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.824 ns" { wr write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.824 ns" { wr {} wr~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.372ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.842ns 0.275ns 0.436ns 0.275ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "a0 26 " "Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock \"a0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] a0 7.727 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"a0\" (Hold time is 7.727 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.057 ns + Largest " "Info: + Largest clock skew is 9.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 destination 14.055 ns + Longest register " "Info: + Longest clock path from clock \"a0\" to destination register is 14.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns a0 1 CLK PIN_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.420 ns) 2.712 ns write2~0 2 COMB LCCOMB_X18_Y26_N26 16 " "Info: 2: + IC(1.430 ns) + CELL(0.420 ns) = 2.712 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { a0 write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.271 ns) 3.670 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.670 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.787 ns) 4.700 ns state.0101 4 REG LCFF_X17_Y26_N17 13 " "Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.700 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { clk state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.420 ns) 5.919 ns o2~18 5 COMB LCCOMB_X18_Y28_N8 3 " "Info: 5: + IC(0.799 ns) + CELL(0.420 ns) = 5.919 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { state.0101 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 6.455 ns ocw2\[5\] 6 REG LCCOMB_X18_Y28_N6 1 " "Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 6.455 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { o2~18 ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 7.161 ns er\[7\]~177 7 COMB LCCOMB_X18_Y28_N22 8 " "Info: 7: + IC(0.268 ns) + CELL(0.438 ns) = 7.161 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { ocw2[5] er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 7.985 ns er\[3\] 8 REG LCCOMB_X18_Y28_N10 6 " "Info: 8: + IC(0.674 ns) + CELL(0.150 ns) = 7.985 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { er[7]~177 er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.150 ns) 9.395 ns pri\[0\]~512 9 COMB LCCOMB_X18_Y28_N12 1 " "Info: 9: + IC(1.260 ns) + CELL(0.150 ns) = 9.395 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { er[3] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 10.101 ns pri\[0\]~513 10 COMB LCCOMB_X17_Y28_N0 1 " "Info: 10: + IC(0.431 ns) + CELL(0.275 ns) = 10.101 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri\[0\]~513'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { pri[0]~512 pri[0]~513 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.415 ns) 10.769 ns pri\[0\]~517 11 COMB LCCOMB_X17_Y28_N8 1 " "Info: 11: + IC(0.253 ns) + CELL(0.415 ns) = 10.769 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { pri[0]~513 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.000 ns) 12.559 ns pri\[0\]~517clkctrl 12 COMB CLKCTRL_G0 3 " "Info: 12: + IC(1.790 ns) + CELL(0.000 ns) = 12.559 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 14.055 ns pri\[1\] 13 REG LCCOMB_X16_Y28_N20 1 " "Info: 13: + IC(1.346 ns) + CELL(0.150 ns) = 14.055 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.613 ns ( 32.82 % ) " "Info: Total cell delay = 4.613 ns ( 32.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.442 ns ( 67.18 % ) " "Info: Total interconnect delay = 9.442 ns ( 67.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.055 ns" { a0 write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.055 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.430ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.862ns 0.420ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 source 4.998 ns - Shortest register " "Info: - Shortest clock path from clock \"a0\" to source register is 4.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns a0 1 CLK PIN_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.371 ns) 2.663 ns write1~32 2 COMB LCCOMB_X18_Y26_N4 7 " "Info: 2: + IC(1.430 ns) + CELL(0.371 ns) = 2.663 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { a0 write1~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.436 ns) 3.855 ns o2~18 3 COMB LCCOMB_X18_Y28_N8 3 " "Info: 3: + IC(0.756 ns) + CELL(0.436 ns) = 3.855 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { write1~32 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 4.394 ns er\[7\]~177 4 COMB LCCOMB_X18_Y28_N22 8 " "Info: 4: + IC(0.264 ns) + CELL(0.275 ns) = 4.394 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { o2~18 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 4.998 ns er\[6\] 5 REG LCCOMB_X17_Y28_N2 7 " "Info: 5: + IC(0.454 ns) + CELL(0.150 ns) = 4.998 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { er[7]~177 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.094 ns ( 41.90 % ) " "Info: Total cell delay = 2.094 ns ( 41.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.904 ns ( 58.10 % ) " "Info: Total interconnect delay = 2.904 ns ( 58.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.998 ns" { a0 write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.998 ns" { a0 {} a0~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.430ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.862ns 0.371ns 0.436ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.055 ns" { a0 write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.055 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.430ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.862ns 0.420ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.998 ns" { a0 write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.998 ns" { a0 {} a0~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.430ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.862ns 0.371ns 0.436ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.330 ns - Shortest register register " "Info: - Shortest register to register delay is 1.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X17_Y28_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.149 ns) 0.645 ns WideOr5~567 2 COMB LCCOMB_X16_Y28_N28 1 " "Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.330 ns pri\[1\] 3 REG LCCOMB_X16_Y28_N20 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 42.78 % ) " "Info: Total cell delay = 0.569 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.761 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.761 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.055 ns" { a0 write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.055 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.430ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.862ns 0.420ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.998 ns" { a0 write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.998 ns" { a0 {} a0~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.430ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.862ns 0.371ns 0.436ns 0.275ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "cs 26 " "Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock \"cs\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] cs 7.718 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"cs\" (Hold time is 7.718 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.048 ns + Largest " "Info: + Largest clock skew is 9.048 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cs destination 14.015 ns + Longest register " "Info: + Longest clock path from clock \"cs\" to destination register is 14.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns cs 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'cs'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.438 ns) 2.672 ns write2~0 2 COMB LCCOMB_X18_Y26_N26 16 " "Info: 2: + IC(1.382 ns) + CELL(0.438 ns) = 2.672 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { cs write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.271 ns) 3.630 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.630 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.787 ns) 4.660 ns state.0101 4 REG LCFF_X17_Y26_N17 13 " "Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.660 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { clk state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.420 ns) 5.879 ns o2~18 5 COMB LCCOMB_X18_Y28_N8 3 " "Info: 5: + IC(0.799 ns) + CELL(0.420 ns) = 5.879 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { state.0101 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 6.415 ns ocw2\[5\] 6 REG LCCOMB_X18_Y28_N6 1 " "Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 6.415 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { o2~18 ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 7.121 ns er\[7\]~177 7 COMB LCCOMB_X18_Y28_N22 8 " "Info: 7: + IC(0.268 ns) + CELL(0.438 ns) = 7.121 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { ocw2[5] er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 7.945 ns er\[3\] 8 REG LCCOMB_X18_Y28_N10 6 " "Info: 8: + IC(0.674 ns) + CELL(0.150 ns) = 7.945 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { er[7]~177 er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.150 ns) 9.355 ns pri\[0\]~512 9 COMB LCCOMB_X18_Y28_N12 1 " "Info: 9: + IC(1.260 ns) + CELL(0.150 ns) = 9.355 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { er[3] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 10.061 ns pri\[0\]~513 10 COMB LCCOMB_X17_Y28_N0 1 " "Info: 10: + IC(0.431 ns) + CELL(0.275 ns) = 10.061 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri\[0\]~513'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { pri[0]~512 pri[0]~513 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.415 ns) 10.729 ns pri\[0\]~517 11 COMB LCCOMB_X17_Y28_N8 1 " "Info: 11: + IC(0.253 ns) + CELL(0.415 ns) = 10.729 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { pri[0]~513 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.000 ns) 12.519 ns pri\[0\]~517clkctrl 12 COMB CLKCTRL_G0 3 " "Info: 12: + IC(1.790 ns) + CELL(0.000 ns) = 12.519 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 14.015 ns pri\[1\] 13 REG LCCOMB_X16_Y28_N20 1 " "Info: 13: + IC(1.346 ns) + CELL(0.150 ns) = 14.015 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.621 ns ( 32.97 % ) " "Info: Total cell delay = 4.621 ns ( 32.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.394 ns ( 67.03 % ) " "Info: Total interconnect delay = 9.394 ns ( 67.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.015 ns" { cs write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.015 ns" { cs {} cs~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.382ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.852ns 0.438ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cs source 4.967 ns - Shortest register " "Info: - Shortest clock path from clock \"cs\" to source register is 4.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns cs 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'cs'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.398 ns) 2.632 ns write1~32 2 COMB LCCOMB_X18_Y26_N4 7 " "Info: 2: + IC(1.382 ns) + CELL(0.398 ns) = 2.632 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { cs write1~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.436 ns) 3.824 ns o2~18 3 COMB LCCOMB_X18_Y28_N8 3 " "Info: 3: + IC(0.756 ns) + CELL(0.436 ns) = 3.824 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { write1~32 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 4.363 ns er\[7\]~177 4 COMB LCCOMB_X18_Y28_N22 8 " "Info: 4: + IC(0.264 ns) + CELL(0.275 ns) = 4.363 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { o2~18 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 4.967 ns er\[6\] 5 REG LCCOMB_X17_Y28_N2 7 " "Info: 5: + IC(0.454 ns) + CELL(0.150 ns) = 4.967 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { er[7]~177 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 42.50 % ) " "Info: Total cell delay = 2.111 ns ( 42.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.856 ns ( 57.50 % ) " "Info: Total interconnect delay = 2.856 ns ( 57.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.967 ns" { cs write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.967 ns" { cs {} cs~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.382ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.852ns 0.398ns 0.436ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.015 ns" { cs write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.015 ns" { cs {} cs~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.382ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.852ns 0.438ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.967 ns" { cs write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.967 ns" { cs {} cs~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.382ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.852ns 0.398ns 0.436ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.330 ns - Shortest register register " "Info: - Shortest register to register delay is 1.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X17_Y28_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.149 ns) 0.645 ns WideOr5~567 2 COMB LCCOMB_X16_Y28_N28 1 " "Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.330 ns pri\[1\] 3 REG LCCOMB_X16_Y28_N20 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 42.78 % ) " "Info: Total cell delay = 0.569 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.761 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.761 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.015 ns" { cs write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.015 ns" { cs {} cs~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.382ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.852ns 0.438ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.967 ns" { cs write1~32 o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.967 ns" { cs {} cs~combout {} write1~32 {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.382ns 0.756ns 0.264ns 0.454ns } { 0.000ns 0.852ns 0.398ns 0.436ns 0.275ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "datain\[3\] 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"datain\[3\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] datain\[3\] 5.663 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"datain\[3\]\" (Hold time is 5.663 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.993 ns + Largest " "Info: + Largest clock skew is 6.993 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datain\[3\] destination 10.808 ns + Longest register " "Info: + Longest clock path from clock \"datain\[3\]\" to destination register is 10.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns datain\[3\] 1 CLK PIN_L4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L4; Fanout = 5; CLK Node = 'datain\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.150 ns) 2.672 ns o2~18 2 COMB LCCOMB_X18_Y28_N8 3 " "Info: 2: + IC(1.690 ns) + CELL(0.150 ns) = 2.672 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { datain[3] o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 3.208 ns ocw2\[5\] 3 REG LCCOMB_X18_Y28_N6 1 " "Info: 3: + IC(0.261 ns) + CELL(0.275 ns) = 3.208 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { o2~18 ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 3.914 ns er\[7\]~177 4 COMB LCCOMB_X18_Y28_N22 8 " "Info: 4: + IC(0.268 ns) + CELL(0.438 ns) = 3.914 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { ocw2[5] er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 4.738 ns er\[3\] 5 REG LCCOMB_X18_Y28_N10 6 " "Info: 5: + IC(0.674 ns) + CELL(0.150 ns) = 4.738 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { er[7]~177 er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.150 ns) 6.148 ns pri\[0\]~512 6 COMB LCCOMB_X18_Y28_N12 1 " "Info: 6: + IC(1.260 ns) + CELL(0.150 ns) = 6.148 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { er[3] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 6.854 ns pri\[0\]~513 7 COMB LCCOMB_X17_Y28_N0 1 " "Info: 7: + IC(0.431 ns) + CELL(0.275 ns) = 6.854 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri\[0\]~513'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { pri[0]~512 pri[0]~513 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.415 ns) 7.522 ns pri\[0\]~517 8 COMB LCCOMB_X17_Y28_N8 1 " "Info: 8: + IC(0.253 ns) + CELL(0.415 ns) = 7.522 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { pri[0]~513 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.000 ns) 9.312 ns pri\[0\]~517clkctrl 9 COMB CLKCTRL_G0 3 " "Info: 9: + IC(1.790 ns) + CELL(0.000 ns) = 9.312 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 10.808 ns pri\[1\] 10 REG LCCOMB_X16_Y28_N20 1 " "Info: 10: + IC(1.346 ns) + CELL(0.150 ns) = 10.808 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.835 ns ( 26.23 % ) " "Info: Total cell delay = 2.835 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.973 ns ( 73.77 % ) " "Info: Total interconnect delay = 7.973 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.808 ns" { datain[3] o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.808 ns" { datain[3] {} datain[3]~combout {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.690ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datain\[3\] source 3.815 ns - Shortest register " "Info: - Shortest clock path from clock \"datain\[3\]\" to source register is 3.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns datain\[3\] 1 CLK PIN_L4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L4; Fanout = 5; CLK Node = 'datain\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.150 ns) 2.672 ns o2~18 2 COMB LCCOMB_X18_Y28_N8 3 " "Info: 2: + IC(1.690 ns) + CELL(0.150 ns) = 2.672 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { datain[3] o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 3.211 ns er\[7\]~177 3 COMB LCCOMB_X18_Y28_N22 8 " "Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 3.211 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { o2~18 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 3.815 ns er\[6\] 4 REG LCCOMB_X17_Y28_N2 7 " "Info: 4: + IC(0.454 ns) + CELL(0.150 ns) = 3.815 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { er[7]~177 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 36.88 % ) " "Info: Total cell delay = 1.407 ns ( 36.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.408 ns ( 63.12 % ) " "Info: Total interconnect delay = 2.408 ns ( 63.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.815 ns" { datain[3] o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.815 ns" { datain[3] {} datain[3]~combout {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.690ns 0.264ns 0.454ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.808 ns" { datain[3] o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.808 ns" { datain[3] {} datain[3]~combout {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.690ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.815 ns" { datain[3] o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.815 ns" { datain[3] {} datain[3]~combout {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.690ns 0.264ns 0.454ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.330 ns - Shortest register register " "Info: - Shortest register to register delay is 1.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X17_Y28_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.149 ns) 0.645 ns WideOr5~567 2 COMB LCCOMB_X16_Y28_N28 1 " "Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.330 ns pri\[1\] 3 REG LCCOMB_X16_Y28_N20 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 42.78 % ) " "Info: Total cell delay = 0.569 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.761 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.761 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.808 ns" { datain[3] o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.808 ns" { datain[3] {} datain[3]~combout {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.690ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.815 ns" { datain[3] o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.815 ns" { datain[3] {} datain[3]~combout {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.690ns 0.264ns 0.454ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "datain\[4\] 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"datain\[4\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] datain\[4\] 5.663 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"datain\[4\]\" (Hold time is 5.663 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.993 ns + Largest " "Info: + Largest clock skew is 6.993 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datain\[4\] destination 10.891 ns + Longest register " "Info: + Longest clock path from clock \"datain\[4\]\" to destination register is 10.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns datain\[4\] 1 CLK PIN_K2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_K2; Fanout = 5; CLK Node = 'datain\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[4] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.275 ns) 2.755 ns o2~18 2 COMB LCCOMB_X18_Y28_N8 3 " "Info: 2: + IC(1.628 ns) + CELL(0.275 ns) = 2.755 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { datain[4] o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 3.291 ns ocw2\[5\] 3 REG LCCOMB_X18_Y28_N6 1 " "Info: 3: + IC(0.261 ns) + CELL(0.275 ns) = 3.291 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { o2~18 ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 3.997 ns er\[7\]~177 4 COMB LCCOMB_X18_Y28_N22 8 " "Info: 4: + IC(0.268 ns) + CELL(0.438 ns) = 3.997 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { ocw2[5] er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 4.821 ns er\[3\] 5 REG LCCOMB_X18_Y28_N10 6 " "Info: 5: + IC(0.674 ns) + CELL(0.150 ns) = 4.821 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { er[7]~177 er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.150 ns) 6.231 ns pri\[0\]~512 6 COMB LCCOMB_X18_Y28_N12 1 " "Info: 6: + IC(1.260 ns) + CELL(0.150 ns) = 6.231 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { er[3] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 6.937 ns pri\[0\]~513 7 COMB LCCOMB_X17_Y28_N0 1 " "Info: 7: + IC(0.431 ns) + CELL(0.275 ns) = 6.937 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri\[0\]~513'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { pri[0]~512 pri[0]~513 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.415 ns) 7.605 ns pri\[0\]~517 8 COMB LCCOMB_X17_Y28_N8 1 " "Info: 8: + IC(0.253 ns) + CELL(0.415 ns) = 7.605 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { pri[0]~513 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.000 ns) 9.395 ns pri\[0\]~517clkctrl 9 COMB CLKCTRL_G0 3 " "Info: 9: + IC(1.790 ns) + CELL(0.000 ns) = 9.395 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 10.891 ns pri\[1\] 10 REG LCCOMB_X16_Y28_N20 1 " "Info: 10: + IC(1.346 ns) + CELL(0.150 ns) = 10.891 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.980 ns ( 27.36 % ) " "Info: Total cell delay = 2.980 ns ( 27.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.911 ns ( 72.64 % ) " "Info: Total interconnect delay = 7.911 ns ( 72.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.891 ns" { datain[4] o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.891 ns" { datain[4] {} datain[4]~combout {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.628ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datain\[4\] source 3.898 ns - Shortest register " "Info: - Shortest clock path from clock \"datain\[4\]\" to source register is 3.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns datain\[4\] 1 CLK PIN_K2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_K2; Fanout = 5; CLK Node = 'datain\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[4] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.275 ns) 2.755 ns o2~18 2 COMB LCCOMB_X18_Y28_N8 3 " "Info: 2: + IC(1.628 ns) + CELL(0.275 ns) = 2.755 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { datain[4] o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 3.294 ns er\[7\]~177 3 COMB LCCOMB_X18_Y28_N22 8 " "Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 3.294 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { o2~18 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 3.898 ns er\[6\] 4 REG LCCOMB_X17_Y28_N2 7 " "Info: 4: + IC(0.454 ns) + CELL(0.150 ns) = 3.898 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { er[7]~177 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.552 ns ( 39.82 % ) " "Info: Total cell delay = 1.552 ns ( 39.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.346 ns ( 60.18 % ) " "Info: Total interconnect delay = 2.346 ns ( 60.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.898 ns" { datain[4] o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.898 ns" { datain[4] {} datain[4]~combout {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.628ns 0.264ns 0.454ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.891 ns" { datain[4] o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.891 ns" { datain[4] {} datain[4]~combout {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.628ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.898 ns" { datain[4] o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.898 ns" { datain[4] {} datain[4]~combout {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.628ns 0.264ns 0.454ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.330 ns - Shortest register register " "Info: - Shortest register to register delay is 1.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X17_Y28_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.149 ns) 0.645 ns WideOr5~567 2 COMB LCCOMB_X16_Y28_N28 1 " "Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.330 ns pri\[1\] 3 REG LCCOMB_X16_Y28_N20 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 42.78 % ) " "Info: Total cell delay = 0.569 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.761 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.761 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.891 ns" { datain[4] o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.891 ns" { datain[4] {} datain[4]~combout {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.628ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.898 ns" { datain[4] o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.898 ns" { datain[4] {} datain[4]~combout {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.628ns 0.264ns 0.454ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "inta 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"inta\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] inta 4.96 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"inta\" (Hold time is 4.96 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.290 ns + Largest " "Info: + Largest clock skew is 6.290 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inta destination 10.445 ns + Longest register " "Info: + Longest clock path from clock \"inta\" to destination register is 10.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns inta 1 CLK PIN_P9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_P9; Fanout = 5; CLK Node = 'inta'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inta } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.983 ns) 2.845 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X18_Y28_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(1.983 ns) = 2.845 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X18_Y28_N0 " "Info: Loc. = LCCOMB_X18_Y28_N0; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { inta flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.419 ns) 3.551 ns er\[7\]~177 3 COMB LCCOMB_X18_Y28_N22 8 " "Info: 3: + IC(0.287 ns) + CELL(0.419 ns) = 3.551 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { flag2[0]~13 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 4.375 ns er\[3\] 4 REG LCCOMB_X18_Y28_N10 6 " "Info: 4: + IC(0.674 ns) + CELL(0.150 ns) = 4.375 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { er[7]~177 er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.150 ns) 5.785 ns pri\[0\]~512 5 COMB LCCOMB_X18_Y28_N12 1 " "Info: 5: + IC(1.260 ns) + CELL(0.150 ns) = 5.785 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { er[3] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 6.491 ns pri\[0\]~513 6 COMB LCCOMB_X17_Y28_N0 1 " "Info: 6: + IC(0.431 ns) + CELL(0.275 ns) = 6.491 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri\[0\]~513'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { pri[0]~512 pri[0]~513 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.415 ns) 7.159 ns pri\[0\]~517 7 COMB LCCOMB_X17_Y28_N8 1 " "Info: 7: + IC(0.253 ns) + CELL(0.415 ns) = 7.159 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { pri[0]~513 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.000 ns) 8.949 ns pri\[0\]~517clkctrl 8 COMB CLKCTRL_G0 3 " "Info: 8: + IC(1.790 ns) + CELL(0.000 ns) = 8.949 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 10.445 ns pri\[1\] 9 REG LCCOMB_X16_Y28_N20 1 " "Info: 9: + IC(1.346 ns) + CELL(0.150 ns) = 10.445 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.404 ns ( 42.16 % ) " "Info: Total cell delay = 4.404 ns ( 42.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.041 ns ( 57.84 % ) " "Info: Total interconnect delay = 6.041 ns ( 57.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.445 ns" { inta flag2[0]~13 er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.445 ns" { inta {} inta~combout {} flag2[0]~13 {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.862ns 1.983ns 0.419ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inta source 4.155 ns - Shortest register " "Info: - Shortest clock path from clock \"inta\" to source register is 4.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns inta 1 CLK PIN_P9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_P9; Fanout = 5; CLK Node = 'inta'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inta } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.983 ns) 2.845 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X18_Y28_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(1.983 ns) = 2.845 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X18_Y28_N0 " "Info: Loc. = LCCOMB_X18_Y28_N0; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { inta flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.419 ns) 3.551 ns er\[7\]~177 3 COMB LCCOMB_X18_Y28_N22 8 " "Info: 3: + IC(0.287 ns) + CELL(0.419 ns) = 3.551 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { flag2[0]~13 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 4.155 ns er\[6\] 4 REG LCCOMB_X17_Y28_N2 7 " "Info: 4: + IC(0.454 ns) + CELL(0.150 ns) = 4.155 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { er[7]~177 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.414 ns ( 82.17 % ) " "Info: Total cell delay = 3.414 ns ( 82.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.741 ns ( 17.83 % ) " "Info: Total interconnect delay = 0.741 ns ( 17.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.155 ns" { inta flag2[0]~13 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.155 ns" { inta {} inta~combout {} flag2[0]~13 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.454ns } { 0.000ns 0.862ns 1.983ns 0.419ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.445 ns" { inta flag2[0]~13 er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.445 ns" { inta {} inta~combout {} flag2[0]~13 {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.862ns 1.983ns 0.419ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.155 ns" { inta flag2[0]~13 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.155 ns" { inta {} inta~combout {} flag2[0]~13 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.454ns } { 0.000ns 0.862ns 1.983ns 0.419ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.330 ns - Shortest register register " "Info: - Shortest register to register delay is 1.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X17_Y28_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.149 ns) 0.645 ns WideOr5~567 2 COMB LCCOMB_X16_Y28_N28 1 " "Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.330 ns pri\[1\] 3 REG LCCOMB_X16_Y28_N20 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 42.78 % ) " "Info: Total cell delay = 0.569 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.761 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.761 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.445 ns" { inta flag2[0]~13 er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.445 ns" { inta {} inta~combout {} flag2[0]~13 {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.862ns 1.983ns 0.419ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.155 ns" { inta flag2[0]~13 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.155 ns" { inta {} inta~combout {} flag2[0]~13 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.454ns } { 0.000ns 0.862ns 1.983ns 0.419ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "reset 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"reset\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] reset 4.96 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"reset\" (Hold time is 4.96 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.290 ns + Largest " "Info: + Largest clock skew is 6.290 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 10.450 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to destination register is 10.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 CLK PIN_P2 29 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 29; CLK Node = 'reset'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.851 ns) 2.850 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X18_Y28_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(1.851 ns) = 2.850 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X18_Y28_N0 " "Info: Loc. = LCCOMB_X18_Y28_N0; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { reset flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.419 ns) 3.556 ns er\[7\]~177 3 COMB LCCOMB_X18_Y28_N22 8 " "Info: 3: + IC(0.287 ns) + CELL(0.419 ns) = 3.556 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { flag2[0]~13 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 4.380 ns er\[3\] 4 REG LCCOMB_X18_Y28_N10 6 " "Info: 4: + IC(0.674 ns) + CELL(0.150 ns) = 4.380 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { er[7]~177 er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.150 ns) 5.790 ns pri\[0\]~512 5 COMB LCCOMB_X18_Y28_N12 1 " "Info: 5: + IC(1.260 ns) + CELL(0.150 ns) = 5.790 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { er[3] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 6.496 ns pri\[0\]~513 6 COMB LCCOMB_X17_Y28_N0 1 " "Info: 6: + IC(0.431 ns) + CELL(0.275 ns) = 6.496 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri\[0\]~513'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { pri[0]~512 pri[0]~513 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.415 ns) 7.164 ns pri\[0\]~517 7 COMB LCCOMB_X17_Y28_N8 1 " "Info: 7: + IC(0.253 ns) + CELL(0.415 ns) = 7.164 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { pri[0]~513 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.000 ns) 8.954 ns pri\[0\]~517clkctrl 8 COMB CLKCTRL_G0 3 " "Info: 8: + IC(1.790 ns) + CELL(0.000 ns) = 8.954 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 10.450 ns pri\[1\] 9 REG LCCOMB_X16_Y28_N20 1 " "Info: 9: + IC(1.346 ns) + CELL(0.150 ns) = 10.450 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.409 ns ( 42.19 % ) " "Info: Total cell delay = 4.409 ns ( 42.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.041 ns ( 57.81 % ) " "Info: Total interconnect delay = 6.041 ns ( 57.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.450 ns" { reset flag2[0]~13 er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.450 ns" { reset {} reset~combout {} flag2[0]~13 {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.999ns 1.851ns 0.419ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 4.160 ns - Shortest register " "Info: - Shortest clock path from clock \"reset\" to source register is 4.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 CLK PIN_P2 29 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 29; CLK Node = 'reset'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.851 ns) 2.850 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X18_Y28_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(1.851 ns) = 2.850 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X18_Y28_N0 " "Info: Loc. = LCCOMB_X18_Y28_N0; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { reset flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.419 ns) 3.556 ns er\[7\]~177 3 COMB LCCOMB_X18_Y28_N22 8 " "Info: 3: + IC(0.287 ns) + CELL(0.419 ns) = 3.556 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { flag2[0]~13 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 4.160 ns er\[6\] 4 REG LCCOMB_X17_Y28_N2 7 " "Info: 4: + IC(0.454 ns) + CELL(0.150 ns) = 4.160 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { er[7]~177 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.419 ns ( 82.19 % ) " "Info: Total cell delay = 3.419 ns ( 82.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.741 ns ( 17.81 % ) " "Info: Total interconnect delay = 0.741 ns ( 17.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { reset flag2[0]~13 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.160 ns" { reset {} reset~combout {} flag2[0]~13 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.454ns } { 0.000ns 0.999ns 1.851ns 0.419ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.450 ns" { reset flag2[0]~13 er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.450 ns" { reset {} reset~combout {} flag2[0]~13 {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.999ns 1.851ns 0.419ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { reset flag2[0]~13 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.160 ns" { reset {} reset~combout {} flag2[0]~13 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.454ns } { 0.000ns 0.999ns 1.851ns 0.419ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.330 ns - Shortest register register " "Info: - Shortest register to register delay is 1.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X17_Y28_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.149 ns) 0.645 ns WideOr5~567 2 COMB LCCOMB_X16_Y28_N28 1 " "Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.330 ns pri\[1\] 3 REG LCCOMB_X16_Y28_N20 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 42.78 % ) " "Info: Total cell delay = 0.569 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.761 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.761 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.450 ns" { reset flag2[0]~13 er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.450 ns" { reset {} reset~combout {} flag2[0]~13 {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.346ns } { 0.000ns 0.999ns 1.851ns 0.419ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { reset flag2[0]~13 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.160 ns" { reset {} reset~combout {} flag2[0]~13 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 0.000ns 0.287ns 0.454ns } { 0.000ns 0.999ns 1.851ns 0.419ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.330 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.496ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "er\[6\] code\[0\] datain\[3\] 4.669 ns register " "Info: tsu for register \"er\[6\]\" (data pin = \"code\[0\]\", clock pin = \"datain\[3\]\") is 4.669 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.658 ns + Longest pin register " "Info: + Longest pin to register delay is 7.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns code\[0\] 1 PIN PIN_G1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G1; Fanout = 9; PIN Node = 'code\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { code[0] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.286 ns) + CELL(0.398 ns) 6.546 ns Decoder1~90 2 COMB LCCOMB_X17_Y28_N22 1 " "Info: 2: + IC(5.286 ns) + CELL(0.398 ns) = 6.546 ns; Loc. = LCCOMB_X17_Y28_N22; Fanout = 1; COMB Node = 'Decoder1~90'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { code[0] Decoder1~90 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.438 ns) 7.658 ns er\[6\] 3 REG LCCOMB_X17_Y28_N2 7 " "Info: 3: + IC(0.674 ns) + CELL(0.438 ns) = 7.658 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { Decoder1~90 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.698 ns ( 22.17 % ) " "Info: Total cell delay = 1.698 ns ( 22.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.960 ns ( 77.83 % ) " "Info: Total interconnect delay = 5.960 ns ( 77.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { code[0] Decoder1~90 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { code[0] {} code[0]~combout {} Decoder1~90 {} er[6] {} } { 0.000ns 0.000ns 5.286ns 0.674ns } { 0.000ns 0.862ns 0.398ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.826 ns + " "Info: + Micro setup delay of destination is 0.826 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datain\[3\] destination 3.815 ns - Shortest register " "Info: - Shortest clock path from clock \"datain\[3\]\" to destination register is 3.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns datain\[3\] 1 CLK PIN_L4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L4; Fanout = 5; CLK Node = 'datain\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.150 ns) 2.672 ns o2~18 2 COMB LCCOMB_X18_Y28_N8 3 " "Info: 2: + IC(1.690 ns) + CELL(0.150 ns) = 2.672 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { datain[3] o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 3.211 ns er\[7\]~177 3 COMB LCCOMB_X18_Y28_N22 8 " "Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 3.211 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { o2~18 er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 3.815 ns er\[6\] 4 REG LCCOMB_X17_Y28_N2 7 " "Info: 4: + IC(0.454 ns) + CELL(0.150 ns) = 3.815 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { er[7]~177 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 36.88 % ) " "Info: Total cell delay = 1.407 ns ( 36.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.408 ns ( 63.12 % ) " "Info: Total interconnect delay = 2.408 ns ( 63.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.815 ns" { datain[3] o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.815 ns" { datain[3] {} datain[3]~combout {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.690ns 0.264ns 0.454ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { code[0] Decoder1~90 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { code[0] {} code[0]~combout {} Decoder1~90 {} er[6] {} } { 0.000ns 0.000ns 5.286ns 0.674ns } { 0.000ns 0.862ns 0.398ns 0.438ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.815 ns" { datain[3] o2~18 er[7]~177 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.815 ns" { datain[3] {} datain[3]~combout {} o2~18 {} er[7]~177 {} er[6] {} } { 0.000ns 0.000ns 1.690ns 0.264ns 0.454ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "a0 sp\[0\] pri\[0\] 18.301 ns register " "Info: tco from clock \"a0\" to destination pin \"sp\[0\]\" through register \"pri\[0\]\" is 18.301 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 source 14.054 ns + Longest register " "Info: + Longest clock path from clock \"a0\" to source register is 14.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns a0 1 CLK PIN_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.420 ns) 2.712 ns write2~0 2 COMB LCCOMB_X18_Y26_N26 16 " "Info: 2: + IC(1.430 ns) + CELL(0.420 ns) = 2.712 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { a0 write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.271 ns) 3.670 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.670 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.787 ns) 4.700 ns state.0101 4 REG LCFF_X17_Y26_N17 13 " "Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.700 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { clk state.0101 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.420 ns) 5.919 ns o2~18 5 COMB LCCOMB_X18_Y28_N8 3 " "Info: 5: + IC(0.799 ns) + CELL(0.420 ns) = 5.919 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { state.0101 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 6.455 ns ocw2\[5\] 6 REG LCCOMB_X18_Y28_N6 1 " "Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 6.455 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { o2~18 ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 7.161 ns er\[7\]~177 7 COMB LCCOMB_X18_Y28_N22 8 " "Info: 7: + IC(0.268 ns) + CELL(0.438 ns) = 7.161 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er\[7\]~177'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { ocw2[5] er[7]~177 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 7.985 ns er\[3\] 8 REG LCCOMB_X18_Y28_N10 6 " "Info: 8: + IC(0.674 ns) + CELL(0.150 ns) = 7.985 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { er[7]~177 er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.150 ns) 9.395 ns pri\[0\]~512 9 COMB LCCOMB_X18_Y28_N12 1 " "Info: 9: + IC(1.260 ns) + CELL(0.150 ns) = 9.395 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { er[3] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 10.101 ns pri\[0\]~513 10 COMB LCCOMB_X17_Y28_N0 1 " "Info: 10: + IC(0.431 ns) + CELL(0.275 ns) = 10.101 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri\[0\]~513'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { pri[0]~512 pri[0]~513 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.415 ns) 10.769 ns pri\[0\]~517 11 COMB LCCOMB_X17_Y28_N8 1 " "Info: 11: + IC(0.253 ns) + CELL(0.415 ns) = 10.769 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { pri[0]~513 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.000 ns) 12.559 ns pri\[0\]~517clkctrl 12 COMB CLKCTRL_G0 3 " "Info: 12: + IC(1.790 ns) + CELL(0.000 ns) = 12.559 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.150 ns) 14.054 ns pri\[0\] 13 REG LCCOMB_X16_Y28_N24 1 " "Info: 13: + IC(1.345 ns) + CELL(0.150 ns) = 14.054 ns; Loc. = LCCOMB_X16_Y28_N24; Fanout = 1; REG Node = 'pri\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { pri[0]~517clkctrl pri[0] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.613 ns ( 32.82 % ) " "Info: Total cell delay = 4.613 ns ( 32.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.441 ns ( 67.18 % ) " "Info: Total interconnect delay = 9.441 ns ( 67.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.054 ns" { a0 write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.054 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[0] {} } { 0.000ns 0.000ns 1.430ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.345ns } { 0.000ns 0.862ns 0.420ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.247 ns + Longest register pin " "Info: + Longest register to pin delay is 4.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pri\[0\] 1 REG LCCOMB_X16_Y28_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X16_Y28_N24; Fanout = 1; REG Node = 'pri\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pri[0] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(2.662 ns) 4.247 ns sp\[0\] 2 PIN PIN_F1 0 " "Info: 2: + IC(1.585 ns) + CELL(2.662 ns) = 4.247 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 'sp\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.247 ns" { pri[0] sp[0] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.662 ns ( 62.68 % ) " "Info: Total cell delay = 2.662 ns ( 62.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.585 ns ( 37.32 % ) " "Info: Total interconnect delay = 1.585 ns ( 37.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.247 ns" { pri[0] sp[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.247 ns" { pri[0] {} sp[0] {} } { 0.000ns 1.585ns } { 0.000ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.054 ns" { a0 write2~0 clk state.0101 o2~18 ocw2[5] er[7]~177 er[3] pri[0]~512 pri[0]~513 pri[0]~517 pri[0]~517clkctrl pri[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.054 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0101 {} o2~18 {} ocw2[5] {} er[7]~177 {} er[3] {} pri[0]~512 {} pri[0]~513 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[0] {} } { 0.000ns 0.000ns 1.430ns 0.687ns 0.243ns 0.799ns 0.261ns 0.268ns 0.674ns 1.260ns 0.431ns 0.253ns 1.790ns 1.345ns } { 0.000ns 0.862ns 0.420ns 0.271ns 0.787ns 0.420ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.415ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.247 ns" { pri[0] sp[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.247 ns" { pri[0] {} sp[0] {} } { 0.000ns 1.585ns } { 0.000ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a0 rd_imr 13.275 ns Longest " "Info: Longest tpd from source pin \"a0\" to destination pin \"rd_imr\" is 13.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns a0 1 CLK PIN_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.816 ns) + CELL(0.275 ns) 7.953 ns read2~25 2 COMB LCCOMB_X18_Y26_N20 1 " "Info: 2: + IC(6.816 ns) + CELL(0.275 ns) = 7.953 ns; Loc. = LCCOMB_X18_Y26_N20; Fanout = 1; COMB Node = 'read2~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.091 ns" { a0 read2~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.514 ns) + CELL(2.808 ns) 13.275 ns rd_imr 3 PIN PIN_AF7 0 " "Info: 3: + IC(2.514 ns) + CELL(2.808 ns) = 13.275 ns; Loc. = PIN_AF7; Fanout = 0; PIN Node = 'rd_imr'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.322 ns" { read2~25 rd_imr } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.945 ns ( 29.72 % ) " "Info: Total cell delay = 3.945 ns ( 29.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.330 ns ( 70.28 % ) " "Info: Total interconnect delay = 9.330 ns ( 70.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.275 ns" { a0 read2~25 rd_imr } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "13.275 ns" { a0 {} a0~combout {} read2~25 {} rd_imr {} } { 0.000ns 0.000ns 6.816ns 2.514ns } { 0.000ns 0.862ns 0.275ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "icw2\[5\] datain\[5\] a0 3.409 ns register " "Info: th for register \"icw2\[5\]\" (data pin = \"datain\[5\]\", clock pin = \"a0\") is 3.409 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 destination 9.765 ns + Longest register " "Info: + Longest clock path from clock \"a0\" to destination register is 9.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns a0 1 CLK PIN_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.420 ns) 2.712 ns write2~0 2 COMB LCCOMB_X18_Y26_N26 16 " "Info: 2: + IC(1.430 ns) + CELL(0.420 ns) = 2.712 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { a0 write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.271 ns) 3.670 ns clk 3 COMB LCCOMB_X17_Y26_N14 5 " "Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.670 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.787 ns) 4.700 ns state.0010 4 REG LCFF_X17_Y26_N19 3 " "Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.700 ns; Loc. = LCFF_X17_Y26_N19; Fanout = 3; REG Node = 'state.0010'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { clk state.0010 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.420 ns) 5.641 ns icw2~0 5 COMB LCCOMB_X18_Y26_N28 1 " "Info: 5: + IC(0.521 ns) + CELL(0.420 ns) = 5.641 ns; Loc. = LCCOMB_X18_Y26_N28; Fanout = 1; COMB Node = 'icw2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { state.0010 icw2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.596 ns) + CELL(0.000 ns) 8.237 ns icw2~0clkctrl 6 COMB CLKCTRL_G7 5 " "Info: 6: + IC(2.596 ns) + CELL(0.000 ns) = 8.237 ns; Loc. = CLKCTRL_G7; Fanout = 5; COMB Node = 'icw2~0clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { icw2~0 icw2~0clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.150 ns) 9.765 ns icw2\[5\] 7 REG LCCOMB_X10_Y28_N18 1 " "Info: 7: + IC(1.378 ns) + CELL(0.150 ns) = 9.765 ns; Loc. = LCCOMB_X10_Y28_N18; Fanout = 1; REG Node = 'icw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { icw2~0clkctrl icw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.910 ns ( 29.80 % ) " "Info: Total cell delay = 2.910 ns ( 29.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.855 ns ( 70.20 % ) " "Info: Total interconnect delay = 6.855 ns ( 70.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.765 ns" { a0 write2~0 clk state.0010 icw2~0 icw2~0clkctrl icw2[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.765 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0010 {} icw2~0 {} icw2~0clkctrl {} icw2[5] {} } { 0.000ns 0.000ns 1.430ns 0.687ns 0.243ns 0.521ns 2.596ns 1.378ns } { 0.000ns 0.862ns 0.420ns 0.271ns 0.787ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.356 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns datain\[5\] 1 PIN PIN_B7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_B7; Fanout = 4; PIN Node = 'datain\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.221 ns) + CELL(0.275 ns) 6.356 ns icw2\[5\] 2 REG LCCOMB_X10_Y28_N18 1 " "Info: 2: + IC(5.221 ns) + CELL(0.275 ns) = 6.356 ns; Loc. = LCCOMB_X10_Y28_N18; Fanout = 1; REG Node = 'icw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.496 ns" { datain[5] icw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.135 ns ( 17.86 % ) " "Info: Total cell delay = 1.135 ns ( 17.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.221 ns ( 82.14 % ) " "Info: Total interconnect delay = 5.221 ns ( 82.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.356 ns" { datain[5] icw2[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.356 ns" { datain[5] {} datain[5]~combout {} icw2[5] {} } { 0.000ns 0.000ns 5.221ns } { 0.000ns 0.860ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.765 ns" { a0 write2~0 clk state.0010 icw2~0 icw2~0clkctrl icw2[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.765 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0010 {} icw2~0 {} icw2~0clkctrl {} icw2[5] {} } { 0.000ns 0.000ns 1.430ns 0.687ns 0.243ns 0.521ns 2.596ns 1.378ns } { 0.000ns 0.862ns 0.420ns 0.271ns 0.787ns 0.420ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.356 ns" { datain[5] icw2[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.356 ns" { datain[5] {} datain[5]~combout {} icw2[5] {} } { 0.000ns 0.000ns 5.221ns } { 0.000ns 0.860ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 49 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "148 " "Info: Allocated 148 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 19:05:51 2010 " "Info: Processing ended: Tue May 11 19:05:51 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 136 s " "Info: Quartus II Full Compilation was successful. 0 errors, 136 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
