module FSM(clock, reset, In, out);

input clock, reset, In;
output [6:0] out;

wire clock_div;
wire [3:0] tmp;

