

================================================================
== Vivado HLS Report for 'integralImg'
================================================================
* Date:           Thu Aug 27 17:06:04 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS_SURF_Simplified
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.253|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  964005|  3371010|  964005|  3371010|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+--------+---------+-------------+-----------+-----------+------+----------+
        |                          |      Latency     |  Iteration  |  Initiation Interval  | Trip |          |
        |         Loop Name        |   min  |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +--------------------------+--------+---------+-------------+-----------+-----------+------+----------+
        |- integralImg_row         |  964004|  3371009| 1604 ~ 5609 |          -|          -|   601|    no    |
        | + integralImg_col        |    1602|     5607|    2 ~ 7    |          -|          -|   801|    no    |
        |  ++ integralImg_channel  |       3|        3|            1|          -|          -|     3|    no    |
        +--------------------------+--------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      1|       0|    328|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     46|
|Register         |        -|      -|     171|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      1|     171|    374|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------+-------------------+---------+---+----+------+-----+------+-------------+
    |  Memory |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------+---------+---+----+------+-----+------+-------------+
    |buf_1_U  |integralImg_buf_1  |        2|  0|   0|   800|   32|     1|        25600|
    |buf_0_U  |integralImg_buf_1  |        2|  0|   0|   800|   32|     1|        25600|
    +---------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total    |                   |        4|  0|   0|  1600|   64|     2|        51200|
    +---------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |mul_fu_370_p2                  |     *    |      1|  0|  24|          32|          33|
    |c_V_fu_284_p2                  |     +    |      0|  0|  10|          10|           1|
    |i_fu_325_p2                    |     +    |      0|  0|   3|           2|           1|
    |r_V_fu_266_p2                  |     +    |      0|  0|  10|          10|           1|
    |ret_V_fu_392_p2                |     +    |      0|  0|  10|          10|           2|
    |tmp_11_i_fu_437_p2             |     +    |      0|  0|  32|          32|          32|
    |tmp_13_i_fu_449_p2             |     +    |      0|  0|  32|          32|          32|
    |tmp_15_i_fu_360_p2             |     +    |      0|  0|  32|          32|          32|
    |tmp_12_i_fu_443_p2             |     -    |      0|  0|  32|          32|          32|
    |ap_predicate_op36_read_state3  |    and   |      0|  0|   1|           1|           1|
    |exitcond_i_fu_319_p2           |   icmp   |      0|  0|   1|           2|           2|
    |sel_tmp2_i_fu_343_p2           |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_i_fu_331_p2            |   icmp   |      0|  0|   1|           2|           1|
    |tmp_1_i_fu_272_p2              |   icmp   |      0|  0|   5|          10|           1|
    |tmp_4_i_fu_278_p2              |   icmp   |      0|  0|   5|          10|           9|
    |tmp_6_i_fu_290_p2              |   icmp   |      0|  0|   5|          10|           1|
    |tmp_i_fu_260_p2                |   icmp   |      0|  0|   5|          10|          10|
    |ap_block_state1                |    or    |      0|  0|   1|           1|           1|
    |ap_block_state3                |    or    |      0|  0|   1|           1|           1|
    |or_cond_i_fu_296_p2            |    or    |      0|  0|   1|           1|           1|
    |UnifiedRetVal_i_i_fu_349_p3    |  select  |      0|  0|   8|           1|           8|
    |buf_load_1_phi_i_fu_421_p3     |  select  |      0|  0|  32|           1|          32|
    |buf_load_2_phi_i_fu_429_p3     |  select  |      0|  0|  32|           1|          32|
    |buf_load_phi_i_fu_413_p3       |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_i_fu_337_p3           |  select  |      0|  0|   8|           1|           8|
    |phitmp1_i_fu_307_p2            |    xor   |      0|  0|   2|           1|           2|
    |phitmp_i_fu_301_p2             |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      1|  0| 328|         249|         311|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   4|          7|    1|          7|
    |ap_done                    |   3|          2|    1|          2|
    |buf_0_address0             |   3|          3|   10|         30|
    |buf_1_address0             |   3|          3|   10|         30|
    |i_i_reg_235                |   3|          2|    2|          4|
    |img_data_stream_0_V_blk_n  |   3|          2|    1|          2|
    |img_data_stream_1_V_blk_n  |   3|          2|    1|          2|
    |img_data_stream_2_V_blk_n  |   3|          2|    1|          2|
    |pix_val_load_1_reg_224     |   3|          2|   32|         64|
    |r_V_3_reg_177              |   3|          2|    1|          2|
    |r_V_4_reg_189              |   3|          2|    1|          2|
    |sum_V_blk_n                |   3|          2|    1|          2|
    |t_V_1_reg_212              |   3|          2|   10|         20|
    |t_V_reg_201                |   3|          2|   10|         20|
    |tmp_2_reg_246              |   3|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  46|         37|  114|        253|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   6|   0|    6|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |c_V_reg_477             |  10|   0|   10|          0|
    |i_i_reg_235             |   2|   0|    2|          0|
    |pix_val_load_1_reg_224  |  32|   0|   32|          0|
    |r_V_3_reg_177           |   1|   0|    1|          0|
    |r_V_4_reg_189           |   1|   0|    1|          0|
    |r_V_reg_464             |  10|   0|   10|          0|
    |t_V_1_reg_212           |  10|   0|   10|          0|
    |t_V_reg_201             |  10|   0|   10|          0|
    |tmp_1_i_reg_469         |   1|   0|    1|          0|
    |tmp_1_reg_523           |  31|   0|   31|          0|
    |tmp_2_reg_246           |  32|   0|   32|          0|
    |tmp_3_reg_485           |   8|   0|    8|          0|
    |tmp_5_reg_490           |   8|   0|    8|          0|
    |tmp_reg_495             |   8|   0|    8|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 171|   0|  171|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |     integralImg     | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |     integralImg     | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |     integralImg     | return value |
|ap_done                      | out |    1| ap_ctrl_hs |     integralImg     | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |     integralImg     | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |     integralImg     | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |     integralImg     | return value |
|img_data_stream_0_V_dout     |  in |    8|   ap_fifo  | img_data_stream_0_V |    pointer   |
|img_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | img_data_stream_0_V |    pointer   |
|img_data_stream_0_V_read     | out |    1|   ap_fifo  | img_data_stream_0_V |    pointer   |
|img_data_stream_1_V_dout     |  in |    8|   ap_fifo  | img_data_stream_1_V |    pointer   |
|img_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | img_data_stream_1_V |    pointer   |
|img_data_stream_1_V_read     | out |    1|   ap_fifo  | img_data_stream_1_V |    pointer   |
|img_data_stream_2_V_dout     |  in |    8|   ap_fifo  | img_data_stream_2_V |    pointer   |
|img_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | img_data_stream_2_V |    pointer   |
|img_data_stream_2_V_read     | out |    1|   ap_fifo  | img_data_stream_2_V |    pointer   |
|sum_V_din                    | out |   32|   ap_fifo  |        sum_V        |    pointer   |
|sum_V_full_n                 |  in |    1|   ap_fifo  |        sum_V        |    pointer   |
|sum_V_write                  | out |    1|   ap_fifo  |        sum_V        |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_i)
3 --> 
	6  / (!tmp_4_i & or_cond_i)
	4  / (!tmp_4_i & !or_cond_i)
	2  / (tmp_4_i)
4 --> 
	5  / (exitcond_i)
	4  / (!exitcond_i)
5 --> 
	6  / true
6 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "br label %0" [mSURF.cpp:63]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%r_V_3 = phi i1 [ true, %entry ], [ %phitmp_i, %6 ]" [mSURF.cpp:65]   --->   Operation 12 'phi' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%r_V_4 = phi i1 [ false, %entry ], [ %phitmp1_i, %6 ]" [mSURF.cpp:65]   --->   Operation 13 'phi' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %entry ], [ %r_V, %6 ]"   --->   Operation 14 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.94ns)   --->   "%tmp_i = icmp eq i10 %t_V, -423" [mSURF.cpp:63]   --->   Operation 15 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 601, i64 601, i64 601)"   --->   Operation 16 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.41ns)   --->   "%r_V = add i10 %t_V, 1" [mSURF.cpp:63]   --->   Operation 17 'add' 'r_V' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %integralImg.exit, label %1" [mSURF.cpp:63]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str2) nounwind" [mSURF.cpp:64]   --->   Operation 19 'specloopname' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str2)" [mSURF.cpp:64]   --->   Operation 20 'specregionbegin' 'tmp_2_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.94ns)   --->   "%tmp_1_i = icmp eq i10 %t_V, 0" [mSURF.cpp:69]   --->   Operation 21 'icmp' 'tmp_1_i' <Predicate = (!tmp_i)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.46ns)   --->   "br label %2" [mSURF.cpp:66]   --->   Operation 22 'br' <Predicate = (!tmp_i)> <Delay = 0.46>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = (tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%t_V_1 = phi i10 [ 0, %1 ], [ %c_V, %._crit_edge15.i ]"   --->   Operation 24 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.94ns)   --->   "%tmp_4_i = icmp eq i10 %t_V_1, -223" [mSURF.cpp:66]   --->   Operation 25 'icmp' 'tmp_4_i' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 801, i64 801, i64 801)"   --->   Operation 26 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.41ns)   --->   "%c_V = add i10 %t_V_1, 1" [mSURF.cpp:66]   --->   Operation 27 'add' 'c_V' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_4_i, label %6, label %3" [mSURF.cpp:66]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str3) nounwind" [mSURF.cpp:67]   --->   Operation 29 'specloopname' <Predicate = (!tmp_4_i)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str3)" [mSURF.cpp:67]   --->   Operation 30 'specregionbegin' 'tmp_3_i' <Predicate = (!tmp_4_i)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.94ns)   --->   "%tmp_6_i = icmp eq i10 %t_V_1, 0" [mSURF.cpp:69]   --->   Operation 31 'icmp' 'tmp_6_i' <Predicate = (!tmp_4_i)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.80ns)   --->   "%or_cond_i = or i1 %tmp_1_i, %tmp_6_i" [mSURF.cpp:69]   --->   Operation 32 'or' 'or_cond_i' <Predicate = (!tmp_4_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.46ns)   --->   "br i1 %or_cond_i, label %._crit_edge1.i, label %"operator>>.exit.i"" [mSURF.cpp:69]   --->   Operation 33 'br' <Predicate = (!tmp_4_i)> <Delay = 0.46>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_7_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->mSURF.cpp:73]   --->   Operation 34 'specregionbegin' 'tmp_7_i' <Predicate = (!tmp_4_i & !or_cond_i)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->mSURF.cpp:73]   --->   Operation 35 'specprotocol' <Predicate = (!tmp_4_i & !or_cond_i)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.40ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->mSURF.cpp:73]   --->   Operation 36 'read' 'tmp_3' <Predicate = (!tmp_4_i & !or_cond_i)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 37 [1/1] (3.40ns)   --->   "%tmp_5 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->mSURF.cpp:73]   --->   Operation 37 'read' 'tmp_5' <Predicate = (!tmp_4_i & !or_cond_i)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 38 [1/1] (3.40ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->mSURF.cpp:73]   --->   Operation 38 'read' 'tmp' <Predicate = (!tmp_4_i & !or_cond_i)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_7_i)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->mSURF.cpp:73]   --->   Operation 39 'specregionend' 'empty' <Predicate = (!tmp_4_i & !or_cond_i)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.46ns)   --->   "br label %4" [mSURF.cpp:75]   --->   Operation 40 'br' <Predicate = (!tmp_4_i & !or_cond_i)> <Delay = 0.46>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str2, i32 %tmp_2_i)" [mSURF.cpp:97]   --->   Operation 41 'specregionend' 'empty_36' <Predicate = (tmp_4_i)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.80ns)   --->   "%phitmp_i = xor i1 %r_V_3, true" [mSURF.cpp:63]   --->   Operation 42 'xor' 'phitmp_i' <Predicate = (tmp_4_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.80ns)   --->   "%phitmp1_i = xor i1 %r_V_4, true" [mSURF.cpp:63]   --->   Operation 43 'xor' 'phitmp1_i' <Predicate = (tmp_4_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %0" [mSURF.cpp:63]   --->   Operation 44 'br' <Predicate = (tmp_4_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.04>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%pix_val_load_1 = phi i32 [ 0, %"operator>>.exit.i" ], [ %tmp_15_i, %5 ]" [mSURF.cpp:77]   --->   Operation 45 'phi' 'pix_val_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%i_i = phi i2 [ 0, %"operator>>.exit.i" ], [ %i, %5 ]"   --->   Operation 46 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.46ns)   --->   "store i32 %pix_val_load_1, i32* @pix_val, align 4" [mSURF.cpp:77]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 48 [1/1] (0.50ns)   --->   "%exitcond_i = icmp eq i2 %i_i, -1" [mSURF.cpp:75]   --->   Operation 48 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 49 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.63ns)   --->   "%i = add i2 %i_i, 1" [mSURF.cpp:75]   --->   Operation 50 'add' 'i' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %_ifconv, label %5" [mSURF.cpp:75]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str4) nounwind" [mSURF.cpp:76]   --->   Operation 52 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.50ns)   --->   "%sel_tmp_i = icmp eq i2 %i_i, 0" [aesl_mux_load.3i8P.i2:7->mSURF.cpp:77]   --->   Operation 53 'icmp' 'sel_tmp_i' <Predicate = (!exitcond_i)> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_i)   --->   "%sel_tmp1_i = select i1 %sel_tmp_i, i8 %tmp_3, i8 %tmp" [aesl_mux_load.3i8P.i2:5->mSURF.cpp:77]   --->   Operation 54 'select' 'sel_tmp1_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.50ns)   --->   "%sel_tmp2_i = icmp eq i2 %i_i, 1" [aesl_mux_load.3i8P.i2:7->mSURF.cpp:77]   --->   Operation 55 'icmp' 'sel_tmp2_i' <Predicate = (!exitcond_i)> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_i)   --->   "%UnifiedRetVal_i_i = select i1 %sel_tmp2_i, i8 %tmp_5, i8 %sel_tmp1_i" [aesl_mux_load.3i8P.i2:5->mSURF.cpp:77]   --->   Operation 56 'select' 'UnifiedRetVal_i_i' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_i)   --->   "%tmp_14_i = zext i8 %UnifiedRetVal_i_i to i32" [mSURF.cpp:77]   --->   Operation 57 'zext' 'tmp_14_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.89ns) (out node of the LUT)   --->   "%tmp_15_i = add nsw i32 %pix_val_load_1, %tmp_14_i" [mSURF.cpp:77]   --->   Operation 58 'add' 'tmp_15_i' <Predicate = (!exitcond_i)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %4" [mSURF.cpp:75]   --->   Operation 59 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_cast = zext i32 %pix_val_load_1 to i65" [mSURF.cpp:79]   --->   Operation 60 'zext' 'sext_cast' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (7.04ns)   --->   "%mul = mul i65 %sext_cast, 5726623062" [mSURF.cpp:79]   --->   Operation 61 'mul' 'mul' <Predicate = (exitcond_i)> <Delay = 7.04> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_1 = call i31 @_ssdm_op_PartSelect.i31.i65.i32.i32(i65 %mul, i32 34, i32 64)" [mSURF.cpp:79]   --->   Operation 62 'partselect' 'tmp_1' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_9_i = zext i10 %t_V_1 to i64" [mSURF.cpp:82]   --->   Operation 63 'zext' 'tmp_9_i' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%buf_0_addr = getelementptr [800 x i32]* @buf_0, i64 0, i64 %tmp_9_i" [mSURF.cpp:82]   --->   Operation 64 'getelementptr' 'buf_0_addr' <Predicate = (exitcond_i & !r_V_3)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr [800 x i32]* @buf_1, i64 0, i64 %tmp_9_i" [mSURF.cpp:82]   --->   Operation 65 'getelementptr' 'buf_1_addr' <Predicate = (exitcond_i & r_V_3)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (2.77ns)   --->   "%buf_1_load = load i32* %buf_1_addr, align 4" [mSURF.cpp:82]   --->   Operation 66 'load' 'buf_1_load' <Predicate = (exitcond_i & r_V_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_4 : Operation 67 [2/2] (2.77ns)   --->   "%buf_0_load = load i32* %buf_0_addr, align 4" [mSURF.cpp:82]   --->   Operation 67 'load' 'buf_0_load' <Predicate = (exitcond_i & !r_V_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_4 : Operation 68 [1/1] (1.41ns)   --->   "%ret_V = add i10 %t_V_1, -1" [mSURF.cpp:82]   --->   Operation 68 'add' 'ret_V' <Predicate = (exitcond_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_10_i = zext i10 %ret_V to i64" [mSURF.cpp:82]   --->   Operation 69 'zext' 'tmp_10_i' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%buf_0_addr_1 = getelementptr [800 x i32]* @buf_0, i64 0, i64 %tmp_10_i" [mSURF.cpp:82]   --->   Operation 70 'getelementptr' 'buf_0_addr_1' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%buf_1_addr_1 = getelementptr [800 x i32]* @buf_1, i64 0, i64 %tmp_10_i" [mSURF.cpp:82]   --->   Operation 71 'getelementptr' 'buf_1_addr_1' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (2.77ns)   --->   "%buf_1_load_1 = load i32* %buf_1_addr_1, align 4" [mSURF.cpp:82]   --->   Operation 72 'load' 'buf_1_load_1' <Predicate = (exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_4 : Operation 73 [2/2] (2.77ns)   --->   "%buf_0_load_1 = load i32* %buf_0_addr_1, align 4" [mSURF.cpp:82]   --->   Operation 73 'load' 'buf_0_load_1' <Predicate = (exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>

State 5 <SV = 4> <Delay = 8.25>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_4 = sext i31 %tmp_1 to i32" [mSURF.cpp:79]   --->   Operation 74 'sext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.46ns)   --->   "store i32 %tmp_4, i32* @pix_val, align 4" [mSURF.cpp:79]   --->   Operation 75 'store' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 76 [1/2] (2.77ns)   --->   "%buf_1_load = load i32* %buf_1_addr, align 4" [mSURF.cpp:82]   --->   Operation 76 'load' 'buf_1_load' <Predicate = (r_V_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 77 [1/2] (2.77ns)   --->   "%buf_0_load = load i32* %buf_0_addr, align 4" [mSURF.cpp:82]   --->   Operation 77 'load' 'buf_0_load' <Predicate = (!r_V_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_11_i)   --->   "%buf_load_phi_i = select i1 %r_V_3, i32 %buf_1_load, i32 %buf_0_load" [mSURF.cpp:82]   --->   Operation 78 'select' 'buf_load_phi_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/2] (2.77ns)   --->   "%buf_1_load_1 = load i32* %buf_1_addr_1, align 4" [mSURF.cpp:82]   --->   Operation 79 'load' 'buf_1_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 80 [1/2] (2.77ns)   --->   "%buf_0_load_1 = load i32* %buf_0_addr_1, align 4" [mSURF.cpp:82]   --->   Operation 80 'load' 'buf_0_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 81 [1/1] (0.70ns)   --->   "%buf_load_1_phi_i = select i1 %r_V_3, i32 %buf_1_load_1, i32 %buf_0_load_1" [mSURF.cpp:82]   --->   Operation 81 'select' 'buf_load_1_phi_i' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.70ns)   --->   "%buf_load_2_phi_i = select i1 %r_V_4, i32 %buf_1_load_1, i32 %buf_0_load_1" [mSURF.cpp:82]   --->   Operation 82 'select' 'buf_load_2_phi_i' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (1.89ns) (out node of the LUT)   --->   "%tmp_11_i = add i32 %tmp_4, %buf_load_phi_i" [mSURF.cpp:82]   --->   Operation 83 'add' 'tmp_11_i' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_12_i = sub i32 %tmp_11_i, %buf_load_1_phi_i" [mSURF.cpp:82]   --->   Operation 84 'sub' 'tmp_12_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 85 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp_13_i = add i32 %buf_load_2_phi_i, %tmp_12_i" [mSURF.cpp:82]   --->   Operation 85 'add' 'tmp_13_i' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/1] (0.46ns)   --->   "br label %._crit_edge1.i"   --->   Operation 86 'br' <Predicate = true> <Delay = 0.46>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_2 = phi i32 [ %tmp_13_i, %_ifconv ], [ 0, %3 ]" [mSURF.cpp:82]   --->   Operation 87 'phi' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_17_i = zext i10 %t_V_1 to i64" [mSURF.cpp:84]   --->   Operation 88 'zext' 'tmp_17_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%buf_0_addr_2 = getelementptr [800 x i32]* @buf_0, i64 0, i64 %tmp_17_i" [mSURF.cpp:84]   --->   Operation 89 'getelementptr' 'buf_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%buf_1_addr_2 = getelementptr [800 x i32]* @buf_1, i64 0, i64 %tmp_17_i" [mSURF.cpp:84]   --->   Operation 90 'getelementptr' 'buf_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %r_V_4, label %branch1.i, label %branch0.i" [mSURF.cpp:84]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (2.77ns)   --->   "store i32 %tmp_2, i32* %buf_0_addr_2, align 4" [mSURF.cpp:84]   --->   Operation 92 'store' <Predicate = (!r_V_4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "br label %._crit_edge15.i" [mSURF.cpp:84]   --->   Operation 93 'br' <Predicate = (!r_V_4)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (2.77ns)   --->   "store i32 %tmp_2, i32* %buf_1_addr_2, align 4" [mSURF.cpp:84]   --->   Operation 94 'store' <Predicate = (r_V_4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "br label %._crit_edge15.i" [mSURF.cpp:84]   --->   Operation 95 'br' <Predicate = (r_V_4)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @sum_V, i32 %tmp_2)" [mSURF.cpp:86]   --->   Operation 96 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str3, i32 %tmp_3_i)" [mSURF.cpp:92]   --->   Operation 97 'specregionend' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "br label %2" [mSURF.cpp:66]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pix_val]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ buf_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ buf_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sum_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7        (specinterface    ) [ 0000000]
StgValue_8        (specinterface    ) [ 0000000]
StgValue_9        (specinterface    ) [ 0000000]
StgValue_10       (specinterface    ) [ 0000000]
StgValue_11       (br               ) [ 0111111]
r_V_3             (phi              ) [ 0011111]
r_V_4             (phi              ) [ 0011111]
t_V               (phi              ) [ 0010000]
tmp_i             (icmp             ) [ 0011111]
StgValue_16       (speclooptripcount) [ 0000000]
r_V               (add              ) [ 0111111]
StgValue_18       (br               ) [ 0000000]
StgValue_19       (specloopname     ) [ 0000000]
tmp_2_i           (specregionbegin  ) [ 0001111]
tmp_1_i           (icmp             ) [ 0001111]
StgValue_22       (br               ) [ 0011111]
StgValue_23       (ret              ) [ 0000000]
t_V_1             (phi              ) [ 0001111]
tmp_4_i           (icmp             ) [ 0011111]
StgValue_26       (speclooptripcount) [ 0000000]
c_V               (add              ) [ 0011111]
StgValue_28       (br               ) [ 0000000]
StgValue_29       (specloopname     ) [ 0000000]
tmp_3_i           (specregionbegin  ) [ 0000111]
tmp_6_i           (icmp             ) [ 0000000]
or_cond_i         (or               ) [ 0011111]
StgValue_33       (br               ) [ 0011111]
tmp_7_i           (specregionbegin  ) [ 0000000]
StgValue_35       (specprotocol     ) [ 0000000]
tmp_3             (read             ) [ 0000100]
tmp_5             (read             ) [ 0000100]
tmp               (read             ) [ 0000100]
empty             (specregionend    ) [ 0000000]
StgValue_40       (br               ) [ 0011111]
empty_36          (specregionend    ) [ 0000000]
phitmp_i          (xor              ) [ 0111111]
phitmp1_i         (xor              ) [ 0111111]
StgValue_44       (br               ) [ 0111111]
pix_val_load_1    (phi              ) [ 0000100]
i_i               (phi              ) [ 0000100]
StgValue_47       (store            ) [ 0000000]
exitcond_i        (icmp             ) [ 0011111]
StgValue_49       (speclooptripcount) [ 0000000]
i                 (add              ) [ 0011111]
StgValue_51       (br               ) [ 0000000]
StgValue_52       (specloopname     ) [ 0000000]
sel_tmp_i         (icmp             ) [ 0000000]
sel_tmp1_i        (select           ) [ 0000000]
sel_tmp2_i        (icmp             ) [ 0000000]
UnifiedRetVal_i_i (select           ) [ 0000000]
tmp_14_i          (zext             ) [ 0000000]
tmp_15_i          (add              ) [ 0011111]
StgValue_59       (br               ) [ 0011111]
sext_cast         (zext             ) [ 0000000]
mul               (mul              ) [ 0000000]
tmp_1             (partselect       ) [ 0000010]
tmp_9_i           (zext             ) [ 0000000]
buf_0_addr        (getelementptr    ) [ 0000010]
buf_1_addr        (getelementptr    ) [ 0000010]
ret_V             (add              ) [ 0000000]
tmp_10_i          (zext             ) [ 0000000]
buf_0_addr_1      (getelementptr    ) [ 0000010]
buf_1_addr_1      (getelementptr    ) [ 0000010]
tmp_4             (sext             ) [ 0000000]
StgValue_75       (store            ) [ 0000000]
buf_1_load        (load             ) [ 0000000]
buf_0_load        (load             ) [ 0000000]
buf_load_phi_i    (select           ) [ 0000000]
buf_1_load_1      (load             ) [ 0000000]
buf_0_load_1      (load             ) [ 0000000]
buf_load_1_phi_i  (select           ) [ 0000000]
buf_load_2_phi_i  (select           ) [ 0000000]
tmp_11_i          (add              ) [ 0000000]
tmp_12_i          (sub              ) [ 0000000]
tmp_13_i          (add              ) [ 0011111]
StgValue_86       (br               ) [ 0011111]
tmp_2             (phi              ) [ 0000001]
tmp_17_i          (zext             ) [ 0000000]
buf_0_addr_2      (getelementptr    ) [ 0000000]
buf_1_addr_2      (getelementptr    ) [ 0000000]
StgValue_91       (br               ) [ 0000000]
StgValue_92       (store            ) [ 0000000]
StgValue_93       (br               ) [ 0000000]
StgValue_94       (store            ) [ 0000000]
StgValue_95       (br               ) [ 0000000]
StgValue_96       (write            ) [ 0000000]
empty_35          (specregionend    ) [ 0000000]
StgValue_98       (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pix_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pix_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sum_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_3_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_5_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="StgValue_96_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_96/6 "/>
</bind>
</comp>

<comp id="111" class="1004" name="buf_0_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="10" slack="0"/>
<pin id="115" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_addr/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buf_1_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="10" slack="0"/>
<pin id="122" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="0" slack="0"/>
<pin id="151" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="152" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="0"/>
<pin id="154" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_1_load/4 buf_1_load_1/4 StgValue_94/6 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="0"/>
<pin id="156" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="157" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="0"/>
<pin id="159" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_0_load/4 buf_0_load_1/4 StgValue_92/6 "/>
</bind>
</comp>

<comp id="137" class="1004" name="buf_0_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="10" slack="0"/>
<pin id="141" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_addr_1/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="buf_1_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="10" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr_1/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="buf_0_addr_2_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="10" slack="0"/>
<pin id="165" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_addr_2/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="buf_1_addr_2_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="10" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr_2/6 "/>
</bind>
</comp>

<comp id="177" class="1005" name="r_V_3_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="r_V_3_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="r_V_4_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="r_V_4_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_4/2 "/>
</bind>
</comp>

<comp id="201" class="1005" name="t_V_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="1"/>
<pin id="203" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="t_V_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="10" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="t_V_1_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="1"/>
<pin id="214" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="t_V_1_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="10" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/3 "/>
</bind>
</comp>

<comp id="224" class="1005" name="pix_val_load_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_load_1 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="pix_val_load_1_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_load_1/4 "/>
</bind>
</comp>

<comp id="235" class="1005" name="i_i_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="1"/>
<pin id="237" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="i_i_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="2" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/4 "/>
</bind>
</comp>

<comp id="246" class="1005" name="tmp_2_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="3"/>
<pin id="248" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_2_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="1" slack="3"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_i_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="0" index="1" bw="10" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="r_V_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_1_i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="0" index="1" bw="10" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_4_i_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="10" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="c_V_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_V/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_6_i_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="0" index="1" bw="10" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_i/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="or_cond_i_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="phitmp_i_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="phitmp_i/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="phitmp1_i_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="phitmp1_i/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="StgValue_47_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="exitcond_i_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="0" index="1" bw="2" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="i_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sel_tmp_i_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="0"/>
<pin id="333" dir="0" index="1" bw="2" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp_i/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sel_tmp1_i_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="1"/>
<pin id="340" dir="0" index="2" bw="8" slack="1"/>
<pin id="341" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1_i/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sel_tmp2_i_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="2" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2_i/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="UnifiedRetVal_i_i_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="1"/>
<pin id="352" dir="0" index="2" bw="8" slack="0"/>
<pin id="353" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="UnifiedRetVal_i_i/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_14_i_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_i/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_15_i_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15_i/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_cast/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="mul_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="34" slack="0"/>
<pin id="373" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="31" slack="0"/>
<pin id="378" dir="0" index="1" bw="65" slack="0"/>
<pin id="379" dir="0" index="2" bw="7" slack="0"/>
<pin id="380" dir="0" index="3" bw="8" slack="0"/>
<pin id="381" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_9_i_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="1"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_i/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="ret_V_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="1"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_10_i_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="10" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_i/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_4_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="31" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="StgValue_75_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="31" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="buf_load_phi_i_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="3"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="0" index="2" bw="32" slack="0"/>
<pin id="417" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_load_phi_i/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="buf_load_1_phi_i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="3"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="0" index="2" bw="32" slack="0"/>
<pin id="425" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_load_1_phi_i/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="buf_load_2_phi_i_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="3"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="0" index="2" bw="32" slack="0"/>
<pin id="433" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_load_2_phi_i/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_11_i_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="31" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11_i/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_12_i_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_12_i/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_13_i_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13_i/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_17_i_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="10" slack="3"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_i/6 "/>
</bind>
</comp>

<comp id="464" class="1005" name="r_V_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="10" slack="0"/>
<pin id="466" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="469" class="1005" name="tmp_1_i_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="477" class="1005" name="c_V_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="0"/>
<pin id="479" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="c_V "/>
</bind>
</comp>

<comp id="485" class="1005" name="tmp_3_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="1"/>
<pin id="487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_5_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="1"/>
<pin id="492" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="1"/>
<pin id="497" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="500" class="1005" name="phitmp_i_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phitmp_i "/>
</bind>
</comp>

<comp id="505" class="1005" name="phitmp1_i_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phitmp1_i "/>
</bind>
</comp>

<comp id="513" class="1005" name="i_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="0"/>
<pin id="515" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="518" class="1005" name="tmp_15_i_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_15_i "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp_1_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="31" slack="1"/>
<pin id="525" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="528" class="1005" name="buf_0_addr_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="1"/>
<pin id="530" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_addr "/>
</bind>
</comp>

<comp id="533" class="1005" name="buf_1_addr_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="1"/>
<pin id="535" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr "/>
</bind>
</comp>

<comp id="538" class="1005" name="buf_0_addr_1_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="10" slack="1"/>
<pin id="540" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_addr_1 "/>
</bind>
</comp>

<comp id="543" class="1005" name="buf_1_addr_1_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="10" slack="1"/>
<pin id="545" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr_1 "/>
</bind>
</comp>

<comp id="548" class="1005" name="tmp_13_i_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="58" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="58" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="58" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="84" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="80" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="80" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="111" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="80" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="80" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="160"><net_src comp="137" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="80" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="80" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="161" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="176"><net_src comp="168" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="216" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="62" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="257"><net_src comp="250" pin="4"/><net_sink comp="131" pin=1"/></net>

<net id="258"><net_src comp="250" pin="4"/><net_sink comp="125" pin=1"/></net>

<net id="259"><net_src comp="250" pin="4"/><net_sink comp="104" pin=2"/></net>

<net id="264"><net_src comp="205" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="205" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="205" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="30" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="216" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="216" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="216" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="177" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="26" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="189" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="26" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="228" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="6" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="239" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="64" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="239" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="68" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="239" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="62" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="239" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="68" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="337" pin="3"/><net_sink comp="349" pin=2"/></net>

<net id="359"><net_src comp="349" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="228" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="356" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="228" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="72" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="74" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="370" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="76" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="78" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="389"><net_src comp="212" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="396"><net_src comp="212" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="82" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="411"><net_src comp="404" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="6" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="177" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="125" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="131" pin="3"/><net_sink comp="413" pin=2"/></net>

<net id="426"><net_src comp="177" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="125" pin="7"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="131" pin="7"/><net_sink comp="421" pin=2"/></net>

<net id="434"><net_src comp="189" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="125" pin="7"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="131" pin="7"/><net_sink comp="429" pin=2"/></net>

<net id="441"><net_src comp="404" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="413" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="421" pin="3"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="429" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="443" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="212" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="467"><net_src comp="266" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="472"><net_src comp="272" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="480"><net_src comp="284" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="488"><net_src comp="86" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="493"><net_src comp="92" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="498"><net_src comp="98" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="503"><net_src comp="301" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="508"><net_src comp="307" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="516"><net_src comp="325" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="521"><net_src comp="360" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="526"><net_src comp="376" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="531"><net_src comp="111" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="536"><net_src comp="118" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="541"><net_src comp="137" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="546"><net_src comp="144" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="551"><net_src comp="449" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="250" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pix_val | {4 5 }
	Port: buf_1 | {6 }
	Port: buf_0 | {6 }
	Port: sum_V | {6 }
 - Input state : 
	Port: integralImg : img_data_stream_0_V | {3 }
	Port: integralImg : img_data_stream_1_V | {3 }
	Port: integralImg : img_data_stream_2_V | {3 }
	Port: integralImg : pix_val | {}
	Port: integralImg : buf_1 | {4 5 }
	Port: integralImg : buf_0 | {4 5 }
	Port: integralImg : sum_V | {}
  - Chain level:
	State 1
	State 2
		tmp_i : 1
		r_V : 1
		StgValue_18 : 2
		tmp_1_i : 1
	State 3
		tmp_4_i : 1
		c_V : 1
		StgValue_28 : 2
		tmp_6_i : 1
		or_cond_i : 2
		StgValue_33 : 2
		empty : 1
	State 4
		StgValue_47 : 1
		exitcond_i : 1
		i : 1
		StgValue_51 : 2
		sel_tmp_i : 1
		sel_tmp1_i : 2
		sel_tmp2_i : 1
		UnifiedRetVal_i_i : 3
		tmp_14_i : 4
		tmp_15_i : 5
		sext_cast : 1
		mul : 2
		tmp_1 : 3
		buf_0_addr : 1
		buf_1_addr : 1
		buf_1_load : 2
		buf_0_load : 2
		tmp_10_i : 1
		buf_0_addr_1 : 2
		buf_1_addr_1 : 2
		buf_1_load_1 : 3
		buf_0_load_1 : 3
	State 5
		StgValue_75 : 1
		buf_load_phi_i : 1
		buf_load_1_phi_i : 1
		buf_load_2_phi_i : 1
		tmp_11_i : 2
		tmp_12_i : 3
		tmp_13_i : 4
	State 6
		buf_0_addr_2 : 1
		buf_1_addr_2 : 1
		StgValue_92 : 2
		StgValue_94 : 2
		StgValue_96 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        r_V_fu_266        |    0    |    0    |    10   |
|          |        c_V_fu_284        |    0    |    0    |    10   |
|          |         i_fu_325         |    0    |    0    |    3    |
|    add   |      tmp_15_i_fu_360     |    0    |    0    |    32   |
|          |       ret_V_fu_392       |    0    |    0    |    10   |
|          |      tmp_11_i_fu_437     |    0    |    0    |    32   |
|          |      tmp_13_i_fu_449     |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |     sel_tmp1_i_fu_337    |    0    |    0    |    8    |
|          | UnifiedRetVal_i_i_fu_349 |    0    |    0    |    8    |
|  select  |   buf_load_phi_i_fu_413  |    0    |    0    |    32   |
|          |  buf_load_1_phi_i_fu_421 |    0    |    0    |    32   |
|          |  buf_load_2_phi_i_fu_429 |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|    sub   |      tmp_12_i_fu_443     |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|    mul   |        mul_fu_370        |    1    |    0    |    24   |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_i_fu_260       |    0    |    0    |    5    |
|          |      tmp_1_i_fu_272      |    0    |    0    |    5    |
|          |      tmp_4_i_fu_278      |    0    |    0    |    5    |
|   icmp   |      tmp_6_i_fu_290      |    0    |    0    |    5    |
|          |     exitcond_i_fu_319    |    0    |    0    |    1    |
|          |     sel_tmp_i_fu_331     |    0    |    0    |    1    |
|          |     sel_tmp2_i_fu_343    |    0    |    0    |    1    |
|----------|--------------------------|---------|---------|---------|
|    xor   |      phitmp_i_fu_301     |    0    |    0    |    1    |
|          |     phitmp1_i_fu_307     |    0    |    0    |    1    |
|----------|--------------------------|---------|---------|---------|
|    or    |     or_cond_i_fu_296     |    0    |    0    |    1    |
|----------|--------------------------|---------|---------|---------|
|          |     tmp_3_read_fu_86     |    0    |    0    |    0    |
|   read   |     tmp_5_read_fu_92     |    0    |    0    |    0    |
|          |      tmp_read_fu_98      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | StgValue_96_write_fu_104 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      tmp_14_i_fu_356     |    0    |    0    |    0    |
|          |     sext_cast_fu_366     |    0    |    0    |    0    |
|   zext   |      tmp_9_i_fu_386      |    0    |    0    |    0    |
|          |      tmp_10_i_fu_398     |    0    |    0    |    0    |
|          |      tmp_17_i_fu_455     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|       tmp_1_fu_376       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   sext   |       tmp_4_fu_404       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |    0    |   323   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| buf_0_addr_1_reg_538 |   10   |
|  buf_0_addr_reg_528  |   10   |
| buf_1_addr_1_reg_543 |   10   |
|  buf_1_addr_reg_533  |   10   |
|      c_V_reg_477     |   10   |
|      i_i_reg_235     |    2   |
|       i_reg_513      |    2   |
|   phitmp1_i_reg_505  |    1   |
|   phitmp_i_reg_500   |    1   |
|pix_val_load_1_reg_224|   32   |
|     r_V_3_reg_177    |    1   |
|     r_V_4_reg_189    |    1   |
|      r_V_reg_464     |   10   |
|     t_V_1_reg_212    |   10   |
|      t_V_reg_201     |   10   |
|   tmp_13_i_reg_548   |   32   |
|   tmp_15_i_reg_518   |   32   |
|    tmp_1_i_reg_469   |    1   |
|     tmp_1_reg_523    |   31   |
|     tmp_2_reg_246    |   32   |
|     tmp_3_reg_485    |    8   |
|     tmp_5_reg_490    |    8   |
|      tmp_reg_495     |    8   |
+----------------------+--------+
|         Total        |   272  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |   3  |  10  |   30   ||    3    |
| grp_access_fu_125 |  p2  |   2  |   0  |    0   ||    3    |
| grp_access_fu_131 |  p0  |   3  |  10  |   30   ||    3    |
| grp_access_fu_131 |  p2  |   2  |   0  |    0   ||    3    |
|   r_V_3_reg_177   |  p0  |   2  |   1  |    2   ||    3    |
|   r_V_4_reg_189   |  p0  |   2  |   1  |    2   ||    3    |
|   t_V_1_reg_212   |  p0  |   2  |  10  |   20   ||    3    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   84   ||  3.918  ||    21   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   323  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   21   |
|  Register |    -   |    -   |   272  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   272  |   344  |
+-----------+--------+--------+--------+--------+
