{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 25 14:08:49 2015 " "Info: Processing started: Sun Jan 25 14:08:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CNN -c CNN " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CNN -c CNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CNN EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"CNN\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 406 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 407 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 408 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 72 " "Critical Warning: No exact pin location assignment(s) for 72 pins of 72 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[7\] " "Info: Pin U1_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 331 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[6\] " "Info: Pin U1_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 332 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[5\] " "Info: Pin U1_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 333 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[4\] " "Info: Pin U1_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 334 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[3\] " "Info: Pin U1_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 335 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[2\] " "Info: Pin U1_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 336 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[1\] " "Info: Pin U1_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 337 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[0\] " "Info: Pin U1_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 338 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[7\] " "Info: Pin U2_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 339 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[6\] " "Info: Pin U2_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 340 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[5\] " "Info: Pin U2_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 341 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[4\] " "Info: Pin U2_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 342 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[3\] " "Info: Pin U2_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 343 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[2\] " "Info: Pin U2_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 344 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[1\] " "Info: Pin U2_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 345 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[0\] " "Info: Pin U2_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 346 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[7\] " "Info: Pin U4_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 347 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[6\] " "Info: Pin U4_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 348 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[5\] " "Info: Pin U4_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 349 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[4\] " "Info: Pin U4_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 350 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[3\] " "Info: Pin U4_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 351 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[2\] " "Info: Pin U4_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 352 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[1\] " "Info: Pin U4_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 353 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[0\] " "Info: Pin U4_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 354 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[7\] " "Info: Pin U5_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 355 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[6\] " "Info: Pin U5_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 356 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[5\] " "Info: Pin U5_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 357 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[4\] " "Info: Pin U5_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 358 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[3\] " "Info: Pin U5_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 359 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[2\] " "Info: Pin U5_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 360 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[1\] " "Info: Pin U5_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 361 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[0\] " "Info: Pin U5_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 362 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[7\] " "Info: Pin U3_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 363 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[6\] " "Info: Pin U3_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 364 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[5\] " "Info: Pin U3_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 365 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[4\] " "Info: Pin U3_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 366 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[3\] " "Info: Pin U3_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 367 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[2\] " "Info: Pin U3_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 368 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[1\] " "Info: Pin U3_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 369 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[0\] " "Info: Pin U3_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 370 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[7\] " "Info: Pin U6_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 371 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[6\] " "Info: Pin U6_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 372 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[5\] " "Info: Pin U6_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 373 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[4\] " "Info: Pin U6_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 374 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[3\] " "Info: Pin U6_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 375 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[2\] " "Info: Pin U6_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 376 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[1\] " "Info: Pin U6_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 377 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[0\] " "Info: Pin U6_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 378 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[7\] " "Info: Pin U7_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 379 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[6\] " "Info: Pin U7_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 380 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[5\] " "Info: Pin U7_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 381 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[4\] " "Info: Pin U7_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 382 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[3\] " "Info: Pin U7_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 383 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[2\] " "Info: Pin U7_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 384 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[1\] " "Info: Pin U7_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 385 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[0\] " "Info: Pin U7_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 386 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[7\] " "Info: Pin U8_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 387 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[6\] " "Info: Pin U8_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 388 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[5\] " "Info: Pin U8_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 389 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[4\] " "Info: Pin U8_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 390 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[3\] " "Info: Pin U8_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 391 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[2\] " "Info: Pin U8_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 392 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[1\] " "Info: Pin U8_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 393 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[0\] " "Info: Pin U8_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 394 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[7\] " "Info: Pin U9_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 395 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[6\] " "Info: Pin U9_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 396 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[5\] " "Info: Pin U9_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 397 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[4\] " "Info: Pin U9_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 398 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[3\] " "Info: Pin U9_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 399 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[2\] " "Info: Pin U9_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 400 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[1\] " "Info: Pin U9_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 401 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[0\] " "Info: Pin U9_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 402 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "72 unused 3.3V 72 0 0 " "Info: Number of I/O pins in group: 72 (unused VREF, 3.3V VCCIO, 72 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y0 X24_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 25 14:08:52 2015 " "Info: Processing ended: Sun Jan 25 14:08:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
