vcs -sverilog design.sv testbench.sv 
./simv
urg -lca -dir simv.vdb
