Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jul 26 16:12:51 2023
| Host         : DESKTOP-D7NHA9U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RPN_Module_control_sets_placed.rpt
| Design       : RPN_Module
| Device       : xc7k70t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              80 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                       |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | p_0_in                | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | stack[1][7]_i_1_n_0   | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | stack[7][7]_i_1_n_0   | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | stack[2][7]_i_1_n_0   | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | stack[6][7]_i_1_n_0   | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | stack[5][7]_i_1_n_0   | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | stack[4][7]_i_1_n_0   | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | stack[3][7]_i_1_n_0   | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | result_reg[7]_i_1_n_0 | reset_IBUF       |                8 |             16 |         2.00 |
+----------------+-----------------------+------------------+------------------+----------------+--------------+


