$date
	Sun Jun 11 06:22:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ring_counter_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module DUT $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 4 & out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
0%
0$
0#
0"
bx !
$end
#10
b1 &
b1 !
1"
1$
#20
0"
0$
#30
1"
1$
#40
0"
0$
#50
b10 &
b10 !
1"
1$
1#
1%
#60
0"
0$
#70
b100 &
b100 !
1"
1$
#80
0"
0$
#90
b1000 &
b1000 !
1"
1$
#100
0"
0$
#110
b1 &
b1 !
1"
1$
#120
0"
0$
#130
b10 &
b10 !
1"
1$
#140
0"
0$
#150
b100 &
b100 !
1"
1$
#160
0"
0$
#170
b1000 &
b1000 !
1"
1$
#180
0"
0$
#190
b1 &
b1 !
1"
1$
#200
0"
0$
#210
b10 &
b10 !
1"
1$
#220
0"
0$
#230
b100 &
b100 !
1"
1$
#240
0"
0$
#250
b1000 &
b1000 !
1"
1$
#260
0"
0$
#270
b1 &
b1 !
1"
1$
#280
0"
0$
#290
b10 &
b10 !
1"
1$
#300
0"
0$
#310
b100 &
b100 !
1"
1$
#320
0"
0$
#330
b1000 &
b1000 !
1"
1$
#340
0"
0$
#350
b1 &
b1 !
1"
1$
