# spartan6-risc

## FILES
* Makefile - A Makefile so that it doesn't matter which system we're on
* README.md - This file
* control.xml - The control file for the simulator
* emulator.v - The emulator code for straight verilog
* fib_code.txt - The fib code for the simulator
* mymodule.v - The module to use for xilinx (might be the same as the emulator.v)

## Status
 It is currently working on a Spartan6 board.
