<?xml version="1.0" encoding="utf-8"?>
<?xml-stylesheet type="text/xsl" encoding="UTF-8" href="iform.xsl" version="1.0"?>
<!DOCTYPE instructionsection PUBLIC "-//ARM//DTD instructionsection //EN" "iform-p.dtd">
<!-- Copyright (c) 2010-2017 ARM Limited or its affiliates. All rights reserved. -->
<!-- This document is Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to. -->

<instructionsection id="LD4_advsimd_sngl" title="LD4 (single structure) -- A64" type="instruction">
  <docvars>
    <docvar key="instr-class" value="advsimd" />
    <docvar key="isa" value="A64" />
    <docvar key="mnemonic" value="LD4" />
  </docvars>
  <heading>LD4 (single structure)</heading>
  <desc>
    <brief>
      <para>Load single 4-element structure to one lane of four registers</para>
    </brief>
    <authored>
      <para>Load single 4-element structure to one lane of four registers. This instruction loads a 4-element structure from memory and writes the result to the corresponding elements of the four SIMD&amp;FP registers without affecting the other bits of the registers.</para>
      <para>Depending on the settings in the <xref linkend="AArch64.cpacr_el1">CPACR_EL1</xref>, <xref linkend="AArch64.cptr_el2">CPTR_EL2</xref>, and <xref linkend="AArch64.cptr_el3">CPTR_EL3</xref> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</para>
    </authored>
  </desc>
  <alias_list howmany="0"></alias_list>
  <classes>
    <classesintro count="2">
      <txt>It has encodings from 2 classes:</txt>
      <a href="#as_no_post_index">No offset</a>
      <txt> and </txt>
      <a href="#as_post_index">Post-index</a>
    </classesintro>
    <iclass name="No offset" oneof="2" id="as_no_post_index" no_encodings="4" isa="A64">
      <docvars>
        <docvar key="as-structure-post-index" value="as-no-post-index" />
        <docvar key="instr-class" value="advsimd" />
        <docvar key="isa" value="A64" />
        <docvar key="mnemonic" value="LD4" />
      </docvars>
      <iclassintro count="4"></iclassintro>
      <regdiagram form="32" psname="aarch64/instrs/memory/vector/single/no-wb" tworows="1">
        <box hibit="31" settings="1">
          <c>0</c>
        </box>
        <box hibit="30" name="Q" usename="1">
          <c></c>
        </box>
        <box hibit="29" width="7" settings="7">
          <c>0</c>
          <c>0</c>
          <c>1</c>
          <c>1</c>
          <c>0</c>
          <c>1</c>
          <c>0</c>
        </box>
        <box hibit="22" name="L" usename="1" settings="1" psbits="x">
          <c>1</c>
        </box>
        <box hibit="21" name="R" usename="1" settings="1" psbits="x">
          <c>1</c>
        </box>
        <box hibit="20" width="5" settings="5">
          <c>0</c>
          <c>0</c>
          <c>0</c>
          <c>0</c>
          <c>0</c>
        </box>
        <box hibit="15" width="3" name="opcode" usename="1" settings="1" psbits="xxx">
          <c>x</c>
          <c>x</c>
          <c>1</c>
        </box>
        <box hibit="12" name="S" usename="1">
          <c></c>
        </box>
        <box hibit="11" width="2" name="size" usename="1">
          <c colspan="2"></c>
        </box>
        <box hibit="9" width="5" name="Rn" usename="1">
          <c colspan="5"></c>
        </box>
        <box hibit="4" width="5" name="Rt" usename="1">
          <c colspan="5"></c>
        </box>
      </regdiagram>
      <encoding name="LD4_asisdlso_B4_4b" oneofinclass="4" oneof="12" label="8-bit" bitdiffs="opcode == 001">
        <docvars>
          <docvar key="as-structure-org" value="of-bytes" />
          <docvar key="as-structure-post-index" value="as-no-post-index" />
          <docvar key="instr-class" value="advsimd" />
          <docvar key="isa" value="A64" />
          <docvar key="mnemonic" value="LD4" />
        </docvars>
        <box hibit="15" width="3" name="opcode">
          <c>0</c>
          <c>0</c>
          <c></c>
        </box>
        <asmtemplate><text>LD4  </text><text>{</text><text> </text><a link="vt" hover="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a><text>.B, </text><a link="vt2" hover="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a><text>.B, </text><a link="vt3" hover="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a><text>.B, </text><a link="vt4" hover="Fourth SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt4&gt;</a><text>.B </text><text>}</text><text>[</text><a link="index" hover="Element index (field &quot;Q:S:size&quot;)">&lt;index&gt;</a><text>], [</text><a link="xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>]</text></asmtemplate>
      </encoding>
      <encoding name="LD4_asisdlso_H4_4h" oneofinclass="4" oneof="12" label="16-bit" bitdiffs="opcode == 011 &amp;&amp; size == x0">
        <docvars>
          <docvar key="as-structure-org" value="of-halfwords" />
          <docvar key="as-structure-post-index" value="as-no-post-index" />
          <docvar key="instr-class" value="advsimd" />
          <docvar key="isa" value="A64" />
          <docvar key="mnemonic" value="LD4" />
        </docvars>
        <box hibit="15" width="3" name="opcode">
          <c>0</c>
          <c>1</c>
          <c></c>
        </box>
        <box hibit="11" width="2" name="size">
          <c></c>
          <c>0</c>
        </box>
        <asmtemplate><text>LD4  </text><text>{</text><text> </text><a link="vt" hover="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a><text>.H, </text><a link="vt2" hover="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a><text>.H, </text><a link="vt3" hover="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a><text>.H, </text><a link="vt4" hover="Fourth SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt4&gt;</a><text>.H </text><text>}</text><text>[</text><a link="index_2" hover="Element index (field &quot;Q:S:size&lt;1&gt;&quot;)">&lt;index&gt;</a><text>], [</text><a link="xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>]</text></asmtemplate>
      </encoding>
      <encoding name="LD4_asisdlso_S4_4s" oneofinclass="4" oneof="12" label="32-bit" bitdiffs="opcode == 101 &amp;&amp; size == 00">
        <docvars>
          <docvar key="as-structure-org" value="of-words" />
          <docvar key="as-structure-post-index" value="as-no-post-index" />
          <docvar key="instr-class" value="advsimd" />
          <docvar key="isa" value="A64" />
          <docvar key="mnemonic" value="LD4" />
        </docvars>
        <box hibit="15" width="3" name="opcode">
          <c>1</c>
          <c>0</c>
          <c></c>
        </box>
        <box hibit="11" width="2" name="size">
          <c>0</c>
          <c>0</c>
        </box>
        <asmtemplate><text>LD4  </text><text>{</text><text> </text><a link="vt" hover="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a><text>.S, </text><a link="vt2" hover="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a><text>.S, </text><a link="vt3" hover="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a><text>.S, </text><a link="vt4" hover="Fourth SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt4&gt;</a><text>.S </text><text>}</text><text>[</text><a link="index_3" hover="Element index (field &quot;Q:S&quot;)">&lt;index&gt;</a><text>], [</text><a link="xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>]</text></asmtemplate>
      </encoding>
      <encoding name="LD4_asisdlso_D4_4d" oneofinclass="4" oneof="12" label="64-bit" bitdiffs="opcode == 101 &amp;&amp; S == 0 &amp;&amp; size == 01">
        <docvars>
          <docvar key="as-structure-org" value="of-doublewords" />
          <docvar key="as-structure-post-index" value="as-no-post-index" />
          <docvar key="instr-class" value="advsimd" />
          <docvar key="isa" value="A64" />
          <docvar key="mnemonic" value="LD4" />
        </docvars>
        <box hibit="15" width="3" name="opcode">
          <c>1</c>
          <c>0</c>
          <c></c>
        </box>
        <box hibit="12" width="1" name="S">
          <c>0</c>
        </box>
        <box hibit="11" width="2" name="size">
          <c>0</c>
          <c>1</c>
        </box>
        <asmtemplate><text>LD4  </text><text>{</text><text> </text><a link="vt" hover="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a><text>.D, </text><a link="vt2" hover="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a><text>.D, </text><a link="vt3" hover="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a><text>.D, </text><a link="vt4" hover="Fourth SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt4&gt;</a><text>.D </text><text>}</text><text>[</text><a link="index_1" hover="Element index (field &quot;Q&quot;)">&lt;index&gt;</a><text>], [</text><a link="xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>]</text></asmtemplate>
      </encoding>
      <ps_section howmany="1">
        <ps name="aarch64/instrs/memory/vector/single/no-wb" mylink="aarch64.instrs.memory.vector.single.no-wb" enclabels="" sections="1" secttype="noheading">
          <pstext mayhavelinks="1" section="Decode" rep_section="decode">integer t = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rt);
integer n = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;</pstext>
        </ps>
      </ps_section>
    </iclass>
    <iclass name="Post-index" oneof="2" id="as_post_index" no_encodings="8" isa="A64">
      <docvars>
        <docvar key="as-structure-post-index" value="as-post-index" />
        <docvar key="instr-class" value="advsimd" />
        <docvar key="isa" value="A64" />
        <docvar key="mnemonic" value="LD4" />
      </docvars>
      <iclassintro count="8"></iclassintro>
      <regdiagram form="32" psname="aarch64/instrs/memory/vector/single/post-inc" tworows="1">
        <box hibit="31" settings="1">
          <c>0</c>
        </box>
        <box hibit="30" name="Q" usename="1">
          <c></c>
        </box>
        <box hibit="29" width="7" settings="7">
          <c>0</c>
          <c>0</c>
          <c>1</c>
          <c>1</c>
          <c>0</c>
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="22" name="L" usename="1" settings="1" psbits="x">
          <c>1</c>
        </box>
        <box hibit="21" name="R" usename="1" settings="1" psbits="x">
          <c>1</c>
        </box>
        <box hibit="20" width="5" name="Rm" usename="1">
          <c colspan="5"></c>
        </box>
        <box hibit="15" width="3" name="opcode" usename="1" settings="1" psbits="xxx">
          <c>x</c>
          <c>x</c>
          <c>1</c>
        </box>
        <box hibit="12" name="S" usename="1">
          <c></c>
        </box>
        <box hibit="11" width="2" name="size" usename="1">
          <c colspan="2"></c>
        </box>
        <box hibit="9" width="5" name="Rn" usename="1">
          <c colspan="5"></c>
        </box>
        <box hibit="4" width="5" name="Rt" usename="1">
          <c colspan="5"></c>
        </box>
      </regdiagram>
      <encoding name="LD4_asisdlsop_B4_i4b" oneofinclass="8" oneof="12" label="8-bit, immediate offset" bitdiffs="Rm == 11111 &amp;&amp; opcode == 001">
        <docvars>
          <docvar key="as-structure-index-source" value="post-index-imm" />
          <docvar key="as-structure-org" value="of-bytes" />
          <docvar key="as-structure-post-index" value="as-post-index" />
          <docvar key="instr-class" value="advsimd" />
          <docvar key="isa" value="A64" />
          <docvar key="ld1-single-labels" value="of-bytes-post-index-imm" />
          <docvar key="mnemonic" value="LD4" />
        </docvars>
        <box hibit="20" width="5" name="Rm">
          <c>1</c>
          <c>1</c>
          <c>1</c>
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="15" width="3" name="opcode">
          <c>0</c>
          <c>0</c>
          <c></c>
        </box>
        <asmtemplate><text>LD4  </text><text>{</text><text> </text><a link="vt" hover="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a><text>.B, </text><a link="vt2" hover="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a><text>.B, </text><a link="vt3" hover="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a><text>.B, </text><a link="vt4" hover="Fourth SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt4&gt;</a><text>.B </text><text>}</text><text>[</text><a link="index" hover="Element index (field &quot;Q:S:size&quot;)">&lt;index&gt;</a><text>], [</text><a link="xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>], #4</text></asmtemplate>
      </encoding>
      <encoding name="LD4_asisdlsop_BX4_r4b" oneofinclass="8" oneof="12" label="8-bit, register offset" bitdiffs="Rm != 11111 &amp;&amp; opcode == 001">
        <docvars>
          <docvar key="as-structure-index-source" value="post-index-reg" />
          <docvar key="as-structure-org" value="of-bytes" />
          <docvar key="as-structure-post-index" value="as-post-index" />
          <docvar key="instr-class" value="advsimd" />
          <docvar key="isa" value="A64" />
          <docvar key="ld1-single-labels" value="of-bytes-post-index-reg" />
          <docvar key="mnemonic" value="LD4" />
        </docvars>
        <box hibit="20" width="5" name="Rm">
          <c>N</c>
          <c>N</c>
          <c>N</c>
          <c>N</c>
          <c>N</c>
        </box>
        <box hibit="15" width="3" name="opcode">
          <c>0</c>
          <c>0</c>
          <c></c>
        </box>
        <asmtemplate><text>LD4  </text><text>{</text><text> </text><a link="vt" hover="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a><text>.B, </text><a link="vt2" hover="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a><text>.B, </text><a link="vt3" hover="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a><text>.B, </text><a link="vt4" hover="Fourth SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt4&gt;</a><text>.B </text><text>}</text><text>[</text><a link="index" hover="Element index (field &quot;Q:S:size&quot;)">&lt;index&gt;</a><text>], [</text><a link="xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>], </text><a link="xm" hover="64-bit general-purpose post-index register, excluding XZR (field &quot;Rm&quot;)">&lt;Xm&gt;</a></asmtemplate>
      </encoding>
      <encoding name="LD4_asisdlsop_H4_i4h" oneofinclass="8" oneof="12" label="16-bit, immediate offset" bitdiffs="Rm == 11111 &amp;&amp; opcode == 011 &amp;&amp; size == x0">
        <docvars>
          <docvar key="as-structure-index-source" value="post-index-imm" />
          <docvar key="as-structure-org" value="of-halfwords" />
          <docvar key="as-structure-post-index" value="as-post-index" />
          <docvar key="instr-class" value="advsimd" />
          <docvar key="isa" value="A64" />
          <docvar key="ld1-single-labels" value="of-halfwords-post-index-imm" />
          <docvar key="mnemonic" value="LD4" />
        </docvars>
        <box hibit="20" width="5" name="Rm">
          <c>1</c>
          <c>1</c>
          <c>1</c>
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="15" width="3" name="opcode">
          <c>0</c>
          <c>1</c>
          <c></c>
        </box>
        <box hibit="11" width="2" name="size">
          <c></c>
          <c>0</c>
        </box>
        <asmtemplate><text>LD4  </text><text>{</text><text> </text><a link="vt" hover="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a><text>.H, </text><a link="vt2" hover="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a><text>.H, </text><a link="vt3" hover="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a><text>.H, </text><a link="vt4" hover="Fourth SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt4&gt;</a><text>.H </text><text>}</text><text>[</text><a link="index_2" hover="Element index (field &quot;Q:S:size&lt;1&gt;&quot;)">&lt;index&gt;</a><text>], [</text><a link="xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>], #8</text></asmtemplate>
      </encoding>
      <encoding name="LD4_asisdlsop_HX4_r4h" oneofinclass="8" oneof="12" label="16-bit, register offset" bitdiffs="Rm != 11111 &amp;&amp; opcode == 011 &amp;&amp; size == x0">
        <docvars>
          <docvar key="as-structure-index-source" value="post-index-reg" />
          <docvar key="as-structure-org" value="of-halfwords" />
          <docvar key="as-structure-post-index" value="as-post-index" />
          <docvar key="instr-class" value="advsimd" />
          <docvar key="isa" value="A64" />
          <docvar key="ld1-single-labels" value="of-halfwords-post-index-reg" />
          <docvar key="mnemonic" value="LD4" />
        </docvars>
        <box hibit="20" width="5" name="Rm">
          <c>N</c>
          <c>N</c>
          <c>N</c>
          <c>N</c>
          <c>N</c>
        </box>
        <box hibit="15" width="3" name="opcode">
          <c>0</c>
          <c>1</c>
          <c></c>
        </box>
        <box hibit="11" width="2" name="size">
          <c></c>
          <c>0</c>
        </box>
        <asmtemplate><text>LD4  </text><text>{</text><text> </text><a link="vt" hover="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a><text>.H, </text><a link="vt2" hover="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a><text>.H, </text><a link="vt3" hover="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a><text>.H, </text><a link="vt4" hover="Fourth SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt4&gt;</a><text>.H </text><text>}</text><text>[</text><a link="index_2" hover="Element index (field &quot;Q:S:size&lt;1&gt;&quot;)">&lt;index&gt;</a><text>], [</text><a link="xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>], </text><a link="xm" hover="64-bit general-purpose post-index register, excluding XZR (field &quot;Rm&quot;)">&lt;Xm&gt;</a></asmtemplate>
      </encoding>
      <encoding name="LD4_asisdlsop_S4_i4s" oneofinclass="8" oneof="12" label="32-bit, immediate offset" bitdiffs="Rm == 11111 &amp;&amp; opcode == 101 &amp;&amp; size == 00">
        <docvars>
          <docvar key="as-structure-index-source" value="post-index-imm" />
          <docvar key="as-structure-org" value="of-words" />
          <docvar key="as-structure-post-index" value="as-post-index" />
          <docvar key="instr-class" value="advsimd" />
          <docvar key="isa" value="A64" />
          <docvar key="ld1-single-labels" value="of-words-post-index-imm" />
          <docvar key="mnemonic" value="LD4" />
        </docvars>
        <box hibit="20" width="5" name="Rm">
          <c>1</c>
          <c>1</c>
          <c>1</c>
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="15" width="3" name="opcode">
          <c>1</c>
          <c>0</c>
          <c></c>
        </box>
        <box hibit="11" width="2" name="size">
          <c>0</c>
          <c>0</c>
        </box>
        <asmtemplate><text>LD4  </text><text>{</text><text> </text><a link="vt" hover="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a><text>.S, </text><a link="vt2" hover="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a><text>.S, </text><a link="vt3" hover="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a><text>.S, </text><a link="vt4" hover="Fourth SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt4&gt;</a><text>.S </text><text>}</text><text>[</text><a link="index_3" hover="Element index (field &quot;Q:S&quot;)">&lt;index&gt;</a><text>], [</text><a link="xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>], #16</text></asmtemplate>
      </encoding>
      <encoding name="LD4_asisdlsop_SX4_r4s" oneofinclass="8" oneof="12" label="32-bit, register offset" bitdiffs="Rm != 11111 &amp;&amp; opcode == 101 &amp;&amp; size == 00">
        <docvars>
          <docvar key="as-structure-index-source" value="post-index-reg" />
          <docvar key="as-structure-org" value="of-words" />
          <docvar key="as-structure-post-index" value="as-post-index" />
          <docvar key="instr-class" value="advsimd" />
          <docvar key="isa" value="A64" />
          <docvar key="ld1-single-labels" value="of-words-post-index-reg" />
          <docvar key="mnemonic" value="LD4" />
        </docvars>
        <box hibit="20" width="5" name="Rm">
          <c>N</c>
          <c>N</c>
          <c>N</c>
          <c>N</c>
          <c>N</c>
        </box>
        <box hibit="15" width="3" name="opcode">
          <c>1</c>
          <c>0</c>
          <c></c>
        </box>
        <box hibit="11" width="2" name="size">
          <c>0</c>
          <c>0</c>
        </box>
        <asmtemplate><text>LD4  </text><text>{</text><text> </text><a link="vt" hover="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a><text>.S, </text><a link="vt2" hover="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a><text>.S, </text><a link="vt3" hover="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a><text>.S, </text><a link="vt4" hover="Fourth SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt4&gt;</a><text>.S </text><text>}</text><text>[</text><a link="index_3" hover="Element index (field &quot;Q:S&quot;)">&lt;index&gt;</a><text>], [</text><a link="xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>], </text><a link="xm" hover="64-bit general-purpose post-index register, excluding XZR (field &quot;Rm&quot;)">&lt;Xm&gt;</a></asmtemplate>
      </encoding>
      <encoding name="LD4_asisdlsop_D4_i4d" oneofinclass="8" oneof="12" label="64-bit, immediate offset" bitdiffs="Rm == 11111 &amp;&amp; opcode == 101 &amp;&amp; S == 0 &amp;&amp; size == 01">
        <docvars>
          <docvar key="as-structure-index-source" value="post-index-imm" />
          <docvar key="as-structure-org" value="of-doublewords" />
          <docvar key="as-structure-post-index" value="as-post-index" />
          <docvar key="instr-class" value="advsimd" />
          <docvar key="isa" value="A64" />
          <docvar key="ld1-single-labels" value="of-doublewords-post-index-imm" />
          <docvar key="mnemonic" value="LD4" />
        </docvars>
        <box hibit="20" width="5" name="Rm">
          <c>1</c>
          <c>1</c>
          <c>1</c>
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="15" width="3" name="opcode">
          <c>1</c>
          <c>0</c>
          <c></c>
        </box>
        <box hibit="12" width="1" name="S">
          <c>0</c>
        </box>
        <box hibit="11" width="2" name="size">
          <c>0</c>
          <c>1</c>
        </box>
        <asmtemplate><text>LD4  </text><text>{</text><text> </text><a link="vt" hover="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a><text>.D, </text><a link="vt2" hover="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a><text>.D, </text><a link="vt3" hover="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a><text>.D, </text><a link="vt4" hover="Fourth SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt4&gt;</a><text>.D </text><text>}</text><text>[</text><a link="index_1" hover="Element index (field &quot;Q&quot;)">&lt;index&gt;</a><text>], [</text><a link="xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>], #32</text></asmtemplate>
      </encoding>
      <encoding name="LD4_asisdlsop_DX4_r4d" oneofinclass="8" oneof="12" label="64-bit, register offset" bitdiffs="Rm != 11111 &amp;&amp; opcode == 101 &amp;&amp; S == 0 &amp;&amp; size == 01">
        <docvars>
          <docvar key="as-structure-index-source" value="post-index-reg" />
          <docvar key="as-structure-org" value="of-doublewords" />
          <docvar key="as-structure-post-index" value="as-post-index" />
          <docvar key="instr-class" value="advsimd" />
          <docvar key="isa" value="A64" />
          <docvar key="ld1-single-labels" value="of-doublewords-post-index-reg" />
          <docvar key="mnemonic" value="LD4" />
        </docvars>
        <box hibit="20" width="5" name="Rm">
          <c>N</c>
          <c>N</c>
          <c>N</c>
          <c>N</c>
          <c>N</c>
        </box>
        <box hibit="15" width="3" name="opcode">
          <c>1</c>
          <c>0</c>
          <c></c>
        </box>
        <box hibit="12" width="1" name="S">
          <c>0</c>
        </box>
        <box hibit="11" width="2" name="size">
          <c>0</c>
          <c>1</c>
        </box>
        <asmtemplate><text>LD4  </text><text>{</text><text> </text><a link="vt" hover="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a><text>.D, </text><a link="vt2" hover="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a><text>.D, </text><a link="vt3" hover="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a><text>.D, </text><a link="vt4" hover="Fourth SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt4&gt;</a><text>.D </text><text>}</text><text>[</text><a link="index_1" hover="Element index (field &quot;Q&quot;)">&lt;index&gt;</a><text>], [</text><a link="xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>], </text><a link="xm" hover="64-bit general-purpose post-index register, excluding XZR (field &quot;Rm&quot;)">&lt;Xm&gt;</a></asmtemplate>
      </encoding>
      <ps_section howmany="1">
        <ps name="aarch64/instrs/memory/vector/single/post-inc" mylink="aarch64.instrs.memory.vector.single.post-inc" enclabels="" sections="1" secttype="noheading">
          <pstext mayhavelinks="1" section="Decode" rep_section="decode">integer t = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rt);
integer n = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer m = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rm);
boolean wback = TRUE;</pstext>
        </ps>
      </ps_section>
    </iclass>
  </classes>
  <explanations scope="all">
    <explanation enclist="LD4_asisdlso_B4_4b, LD4_asisdlso_D4_4d, LD4_asisdlso_H4_4h, LD4_asisdlso_S4_4s, LD4_asisdlsop_B4_i4b, LD4_asisdlsop_D4_i4d, LD4_asisdlsop_H4_i4h, LD4_asisdlsop_S4_i4s, LD4_asisdlsop_BX4_r4b, LD4_asisdlsop_DX4_r4d, LD4_asisdlsop_HX4_r4h, LD4_asisdlsop_SX4_r4s" symboldefcount="1">
      <symbol link="vt">&lt;Vt&gt;</symbol>
      <account encodedin="Rt">
        <intro>
          <para>Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="LD4_asisdlso_B4_4b, LD4_asisdlso_D4_4d, LD4_asisdlso_H4_4h, LD4_asisdlso_S4_4s, LD4_asisdlsop_B4_i4b, LD4_asisdlsop_D4_i4d, LD4_asisdlsop_H4_i4h, LD4_asisdlsop_S4_i4s, LD4_asisdlsop_BX4_r4b, LD4_asisdlsop_DX4_r4d, LD4_asisdlsop_HX4_r4h, LD4_asisdlsop_SX4_r4s" symboldefcount="1">
      <symbol link="vt2">&lt;Vt2&gt;</symbol>
      <account encodedin="Rt">
        <intro>
          <para>Is the name of the second SIMD&amp;FP register to be transferred, encoded as "Rt" plus 1 modulo 32.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="LD4_asisdlso_B4_4b, LD4_asisdlso_D4_4d, LD4_asisdlso_H4_4h, LD4_asisdlso_S4_4s, LD4_asisdlsop_B4_i4b, LD4_asisdlsop_D4_i4d, LD4_asisdlsop_H4_i4h, LD4_asisdlsop_S4_i4s, LD4_asisdlsop_BX4_r4b, LD4_asisdlsop_DX4_r4d, LD4_asisdlsop_HX4_r4h, LD4_asisdlsop_SX4_r4s" symboldefcount="1">
      <symbol link="vt3">&lt;Vt3&gt;</symbol>
      <account encodedin="Rt">
        <intro>
          <para>Is the name of the third SIMD&amp;FP register to be transferred, encoded as "Rt" plus 2 modulo 32.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="LD4_asisdlso_B4_4b, LD4_asisdlso_D4_4d, LD4_asisdlso_H4_4h, LD4_asisdlso_S4_4s, LD4_asisdlsop_B4_i4b, LD4_asisdlsop_D4_i4d, LD4_asisdlsop_H4_i4h, LD4_asisdlsop_S4_i4s, LD4_asisdlsop_BX4_r4b, LD4_asisdlsop_DX4_r4d, LD4_asisdlsop_HX4_r4h, LD4_asisdlsop_SX4_r4s" symboldefcount="1">
      <symbol link="vt4">&lt;Vt4&gt;</symbol>
      <account encodedin="Rt">
        <intro>
          <para>Is the name of the fourth SIMD&amp;FP register to be transferred, encoded as "Rt" plus 3 modulo 32.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="LD4_asisdlso_B4_4b, LD4_asisdlsop_B4_i4b, LD4_asisdlsop_BX4_r4b" symboldefcount="1">
      <symbol link="index">&lt;index&gt;</symbol>
      <account encodedin="Q:S:size">
        <docvars>
          <docvar key="as-structure-org" value="of-bytes" />
        </docvars>
        <intro>
          <para>For the 8-bit variant: is the element index, encoded in "Q:S:size".</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="LD4_asisdlso_H4_4h, LD4_asisdlsop_H4_i4h, LD4_asisdlsop_HX4_r4h" symboldefcount="2">
      <symbol link="index_2">&lt;index&gt;</symbol>
      <account encodedin="Q:S:size">
        <docvars>
          <docvar key="as-structure-org" value="of-halfwords" />
        </docvars>
        <intro>
          <para>For the 16-bit variant: is the element index, encoded in "Q:S:size&lt;1&gt;".</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="LD4_asisdlso_S4_4s, LD4_asisdlsop_S4_i4s, LD4_asisdlsop_SX4_r4s" symboldefcount="3">
      <symbol link="index_3">&lt;index&gt;</symbol>
      <account encodedin="Q:S">
        <docvars>
          <docvar key="as-structure-org" value="of-words" />
        </docvars>
        <intro>
          <para>For the 32-bit variant: is the element index, encoded in "Q:S".</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="LD4_asisdlso_D4_4d, LD4_asisdlsop_D4_i4d, LD4_asisdlsop_DX4_r4d" symboldefcount="4">
      <symbol link="index_1">&lt;index&gt;</symbol>
      <account encodedin="Q">
        <docvars>
          <docvar key="as-structure-org" value="of-doublewords" />
        </docvars>
        <intro>
          <para>For the 64-bit variant: is the element index, encoded in "Q".</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="LD4_asisdlso_B4_4b, LD4_asisdlso_D4_4d, LD4_asisdlso_H4_4h, LD4_asisdlso_S4_4s, LD4_asisdlsop_B4_i4b, LD4_asisdlsop_D4_i4d, LD4_asisdlsop_H4_i4h, LD4_asisdlsop_S4_i4s, LD4_asisdlsop_BX4_r4b, LD4_asisdlsop_DX4_r4d, LD4_asisdlsop_HX4_r4h, LD4_asisdlsop_SX4_r4s" symboldefcount="1">
      <symbol link="xn_sp">&lt;Xn|SP&gt;</symbol>
      <account encodedin="Rn">
        <intro>
          <para>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="LD4_asisdlsop_BX4_r4b, LD4_asisdlsop_DX4_r4d, LD4_asisdlsop_HX4_r4h, LD4_asisdlsop_SX4_r4s" symboldefcount="1">
      <symbol link="xm">&lt;Xm&gt;</symbol>
      <account encodedin="Rm">
        <intro>
          <para>Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.</para>
        </intro>
      </account>
    </explanation>
  </explanations>
  <ps_section howmany="1">
    <ps name="aarch64/instrs/memory/vector/single/no-wb" mylink="commonps" enclabels="" sections="1" secttype="Shared Decode">
      <pstext mayhavelinks="1" section="Postdecode" rep_section="postdecode">integer scale = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(opcode&lt;2:1&gt;);
integer selem = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(opcode&lt;0&gt;:R) + 1;
boolean replicate = FALSE;
integer index;

case scale of
    when 3
        // load and replicate
        if L == '0' || S == '1' then <a link="impl-shared.UnallocatedEncoding.0" file="shared_pseudocode.xml" hover="function: UnallocatedEncoding()">UnallocatedEncoding</a>();
        scale = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(size);
        replicate = TRUE;
    when 0
        index = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Q:S:size);         // B[0-15]
    when 1
        if size&lt;0&gt; == '1' then <a link="impl-shared.UnallocatedEncoding.0" file="shared_pseudocode.xml" hover="function: UnallocatedEncoding()">UnallocatedEncoding</a>();
        index = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Q:S:size&lt;1&gt;);      // H[0-7]
    when 2
        if size&lt;1&gt; == '1' then <a link="impl-shared.UnallocatedEncoding.0" file="shared_pseudocode.xml" hover="function: UnallocatedEncoding()">UnallocatedEncoding</a>();
        if size&lt;0&gt; == '0' then
            index = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Q:S);          // S[0-3]
        else
            if S == '1' then <a link="impl-shared.UnallocatedEncoding.0" file="shared_pseudocode.xml" hover="function: UnallocatedEncoding()">UnallocatedEncoding</a>();
            index = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Q);            // D[0-1]
            scale = 3;

<a link="MemOp" file="shared_pseudocode.xml" hover="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp</a> memop = if L == '1' then <a link="MemOp_LOAD" file="shared_pseudocode.xml" hover="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_LOAD</a> else <a link="MemOp_STORE" file="shared_pseudocode.xml" hover="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_STORE</a>;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 &lt;&lt; scale;</pstext>
    </ps>
  </ps_section>
  <ps_section howmany="1">
    <ps name="aarch64/instrs/memory/vector/single/no-wb" mylink="commonps" enclabels="" sections="1" secttype="Operation">
      <pstext mayhavelinks="1" section="Execute" rep_section="execute"><a link="impl-aarch64.CheckFPAdvSIMDEnabled64.0" file="shared_pseudocode.xml" hover="function: CheckFPAdvSIMDEnabled64()">CheckFPAdvSIMDEnabled64</a>();

bits(64) address;
bits(64) offs;
bits(128) rval;
bits(esize) element;
integer s;
constant integer ebytes = esize DIV 8;

if n == 31 then
    <a link="impl-aarch64.CheckSPAlignment.0" file="shared_pseudocode.xml" hover="function: CheckSPAlignment()">CheckSPAlignment</a>();
    address = <a link="impl-aarch64.SP.read.0" file="shared_pseudocode.xml" hover="accessor: bits(width) SP[]">SP</a>[];
else
    address = <a link="impl-aarch64.X.read.1" file="shared_pseudocode.xml" hover="accessor: bits(width) X[integer n]">X</a>[n];

offs = <a link="impl-shared.Zeros.0" file="shared_pseudocode.xml" hover="function: bits(N) Zeros()">Zeros</a>();
if replicate then
    // load and replicate to all elements
    for s = 0 to selem-1
        element = <a link="impl-aarch64.Mem.read.3" file="shared_pseudocode.xml" hover="accessor: bits(size*8) Mem[bits(64) address, integer size, AccType acctype]">Mem</a>[address + offs, ebytes, <a link="AccType_VEC" file="shared_pseudocode.xml" hover="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType_VEC</a>];
        // replicate to fill 128- or 64-bit register
        <a link="impl-aarch64.V.write.1" file="shared_pseudocode.xml" hover="accessor: V[integer n] = bits(width) value">V</a>[t] = <a link="impl-shared.Replicate.2" file="shared_pseudocode.xml" hover="function: bits(M*N) Replicate(bits(M) x, integer N)">Replicate</a>(element, datasize DIV esize);
        offs = offs + ebytes;
        t = (t + 1) MOD 32;
else
    // load/store one element per register
    for s = 0 to selem-1
        rval = <a link="impl-aarch64.V.read.1" file="shared_pseudocode.xml" hover="accessor: bits(width) V[integer n]">V</a>[t];
        if memop == <a link="MemOp_LOAD" file="shared_pseudocode.xml" hover="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_LOAD</a> then
            // insert into one lane of 128-bit register
            <a link="impl-shared.Elem.write.3" file="shared_pseudocode.xml" hover="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value">Elem</a>[rval, index, esize] = <a link="impl-aarch64.Mem.read.3" file="shared_pseudocode.xml" hover="accessor: bits(size*8) Mem[bits(64) address, integer size, AccType acctype]">Mem</a>[address + offs, ebytes, <a link="AccType_VEC" file="shared_pseudocode.xml" hover="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType_VEC</a>];
            <a link="impl-aarch64.V.write.1" file="shared_pseudocode.xml" hover="accessor: V[integer n] = bits(width) value">V</a>[t] = rval;
        else // memop == MemOp_STORE
            // extract from one lane of 128-bit register
            <a link="impl-aarch64.Mem.write.3" file="shared_pseudocode.xml" hover="accessor: Mem[bits(64) address, integer size, AccType acctype] = bits(size*8) value">Mem</a>[address + offs, ebytes, <a link="AccType_VEC" file="shared_pseudocode.xml" hover="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType_VEC</a>] = <a link="impl-shared.Elem.read.3" file="shared_pseudocode.xml" hover="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[rval, index, esize];
        offs = offs + ebytes;
        t = (t + 1) MOD 32;

if wback then
    if m != 31 then
        offs = <a link="impl-aarch64.X.read.1" file="shared_pseudocode.xml" hover="accessor: bits(width) X[integer n]">X</a>[m];
    if n == 31 then
        <a link="impl-aarch64.SP.write.0" file="shared_pseudocode.xml" hover="accessor: SP[] = bits(width) value">SP</a>[] = address + offs;
    else
        <a link="impl-aarch64.X.write.1" file="shared_pseudocode.xml" hover="accessor: X[integer n] = bits(width) value">X</a>[n] = address + offs;</pstext>
    </ps>
  </ps_section>
</instructionsection>
