# VLSI Design
## Slot machine
State machine
  ![](https://github.com/Leesuke44/VLSI-Design/blob/main/assets/slot_machine_StateMachine.PNG)
RTL
  ![](https://github.com/Leesuke44/VLSI-Design/blob/main/assets/slot_machine_RTL.PNG)
## Register in VHDL
![](https://github.com/Leesuke44/VLSI-Design/blob/main/assets/vhdl_RTL.PNG)
## Register in Verilog
![](https://github.com/Leesuke44/VLSI-Design/blob/main/assets/ver_RTL.PNG)
