Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Develop/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6fd7c7df049144668184e8f0bc5b996c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot dds_tb_func_synth xil_defaultlib.dds_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'b1' is not declared [C:/Users/Chris/project_dds2/project_dds2.srcs/sim_1/new/dds_tb.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
