Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,271
design__instance__area,559.286
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00000394520702684531
power__switching__total,0.000003790502660194761
power__leakage__total,1.4594193631367602E-9
power__total,0.000007737169653410092
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.25
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25
timing__hold__ws__corner:nom_tt_025C_1v80,0.6894295884880527
timing__setup__ws__corner:nom_tt_025C_1v80,10.709339496107502
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.689430
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,18.734093
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.25
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.25
timing__hold__ws__corner:nom_ss_100C_1v60,1.6529016401214185
timing__setup__ws__corner:nom_ss_100C_1v60,9.488956555750573
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,1.652902
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,17.678230
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25
timing__hold__ws__corner:nom_ff_n40C_1v95,0.3636656911876822
timing__setup__ws__corner:nom_ff_n40C_1v95,11.130881420517078
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.363666
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,19.077044
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25
clock__skew__worst_setup,0.25
timing__hold__ws,0.3629711633994097
timing__setup__ws,9.487676690611588
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.362971
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.672218
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,271
design__instance__area__stdcell,559.286
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.0339099
design__instance__utilization__stdcell,0.0339099
design__instance__count__class:buffer,7
design__instance__count__class:inverter,2
design__instance__count__class:sequential_cell,2
design__instance__count__class:multi_input_combinational_cell,30
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1461
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,519.559
design__violations,0
design__instance__count__class:timing_repair_buffer,5
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,65
route__net__special,2
route__drc_errors__iter:1,3
route__wirelength__iter:1,486
route__drc_errors__iter:2,3
route__wirelength__iter:2,496
route__drc_errors__iter:3,0
route__wirelength__iter:3,497
route__drc_errors,0
route__wirelength,497
route__vias,222
route__vias__singlecut,222
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,60.38
timing__unannotated_net__count__corner:nom_tt_025C_1v80,54
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,1
timing__unannotated_net__count__corner:nom_ss_100C_1v60,54
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,1
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,54
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,1
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25
timing__hold__ws__corner:min_tt_025C_1v80,0.6886569287522125
timing__setup__ws__corner:min_tt_025C_1v80,10.709868850460614
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.688657
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,18.734528
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,54
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,1
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.25
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.25
timing__hold__ws__corner:min_ss_100C_1v60,1.650960082041043
timing__setup__ws__corner:min_ss_100C_1v60,9.48988292586852
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,1.650960
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,17.679541
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,54
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,1
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25
timing__hold__ws__corner:min_ff_n40C_1v95,0.3629711633994097
timing__setup__ws__corner:min_ff_n40C_1v95,11.131262449069904
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.362971
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,19.077545
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,54
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,1
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.25
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.25
timing__hold__ws__corner:max_tt_025C_1v80,0.6943082971742935
timing__setup__ws__corner:max_tt_025C_1v80,10.708572109931179
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.694308
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,18.731304
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,54
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,1
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.25
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.25
timing__hold__ws__corner:max_ss_100C_1v60,1.6625347125116254
timing__setup__ws__corner:max_ss_100C_1v60,9.487676690611588
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.662535
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,17.672218
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,54
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,1
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25
timing__hold__ws__corner:max_ff_n40C_1v95,0.36803855449402195
timing__setup__ws__corner:max_ff_n40C_1v95,11.130266801033262
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.368039
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,19.073862
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,54
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,1
timing__unannotated_net__count,54
timing__unannotated_net_filtered__count,1
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00000690857
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00000744346
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,1.50343E-7
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00000744346
design_powergrid__voltage__worst,0.00000744346
design_powergrid__voltage__worst__net:VPWR,1.79999
design_powergrid__drop__worst,0.00000744346
design_powergrid__drop__worst__net:VPWR,0.00000690857
design_powergrid__voltage__worst__net:VGND,0.00000744346
design_powergrid__drop__worst__net:VGND,0.00000744346
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,1.449999999999999881445202944141303902370054856874048709869384765625E-7
ir__drop__worst,0.0000069099999999999999096556013711278865230269730091094970703125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
