https://edaplayground.com/x/9Yyy
Verilog Design And Testbench of FSM Non Overlapping Mealy Machine
