Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec  7 17:06:40 2023
| Host         : Smile running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file randomled_timing_summary_routed.rpt -pb randomled_timing_summary_routed.pb -rpx randomled_timing_summary_routed.rpx -warn_on_violation
| Design       : randomled
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (84)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (84)
-------------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   92          inf        0.000                      0                   92           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.194ns  (logic 4.163ns (67.208%)  route 2.031ns (32.792%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDCE                         0.000     0.000 r  out_data_reg[6]/C
    SLICE_X85Y88         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  out_data_reg[6]/Q
                         net (fo=1, routed)           2.031     2.450    out_data_OBUF[6]
    W3                   OBUF (Prop_obuf_I_O)         3.744     6.194 r  out_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.194    out_data[6]
    W3                                                                r  out_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.044ns  (logic 4.180ns (69.156%)  route 1.864ns (30.844%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDCE                         0.000     0.000 r  out_data_reg[3]/C
    SLICE_X85Y88         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  out_data_reg[3]/Q
                         net (fo=1, routed)           1.864     2.283    out_data_OBUF[3]
    V5                   OBUF (Prop_obuf_I_O)         3.761     6.044 r  out_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.044    out_data[3]
    V5                                                                r  out_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.977ns  (logic 4.161ns (69.611%)  route 1.816ns (30.389%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDCE                         0.000     0.000 r  out_data_reg[4]/C
    SLICE_X85Y88         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  out_data_reg[4]/Q
                         net (fo=1, routed)           1.816     2.235    out_data_OBUF[4]
    W1                   OBUF (Prop_obuf_I_O)         3.742     5.977 r  out_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.977    out_data[4]
    W1                                                                r  out_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.890ns  (logic 4.173ns (70.840%)  route 1.718ns (29.160%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDCE                         0.000     0.000 r  out_data_reg[7]/C
    SLICE_X85Y88         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  out_data_reg[7]/Q
                         net (fo=1, routed)           1.718     2.137    out_data_OBUF[7]
    Y1                   OBUF (Prop_obuf_I_O)         3.754     5.890 r  out_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.890    out_data[7]
    Y1                                                                r  out_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.889ns  (logic 4.033ns (68.481%)  route 1.856ns (31.519%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDCE                         0.000     0.000 r  out_data_reg[5]/C
    SLICE_X85Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  out_data_reg[5]/Q
                         net (fo=1, routed)           1.856     2.312    out_data_OBUF[5]
    W2                   OBUF (Prop_obuf_I_O)         3.577     5.889 r  out_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.889    out_data[5]
    W2                                                                r  out_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.860ns  (logic 4.008ns (68.397%)  route 1.852ns (31.603%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDCE                         0.000     0.000 r  out_data_reg[0]/C
    SLICE_X85Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  out_data_reg[0]/Q
                         net (fo=1, routed)           1.852     2.308    out_data_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         3.552     5.860 r  out_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.860    out_data[0]
    U5                                                                r  out_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.752ns  (logic 4.040ns (70.226%)  route 1.713ns (29.774%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDCE                         0.000     0.000 r  out_data_reg[2]/C
    SLICE_X85Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  out_data_reg[2]/Q
                         net (fo=1, routed)           1.713     2.169    out_data_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.584     5.752 r  out_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.752    out_data[2]
    V4                                                                r  out_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.690ns  (logic 4.020ns (70.648%)  route 1.670ns (29.352%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDCE                         0.000     0.000 r  out_data_reg[1]/C
    SLICE_X85Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  out_data_reg[1]/Q
                         net (fo=1, routed)           1.670     2.126    out_data_OBUF[1]
    V1                   OBUF (Prop_obuf_I_O)         3.564     5.690 r  out_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.690    out_data[1]
    V1                                                                r  out_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            l1/data_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.355ns  (logic 1.522ns (45.362%)  route 1.833ns (54.638%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y6                   IBUF (Prop_ibuf_I_O)         1.522     1.522 f  rst_IBUF_inst/O
                         net (fo=42, routed)          1.833     3.355    l1/AR[0]
    SLICE_X84Y88         FDCE                                         f  l1/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            l1/data_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.355ns  (logic 1.522ns (45.362%)  route 1.833ns (54.638%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y6                   IBUF (Prop_ibuf_I_O)         1.522     1.522 f  rst_IBUF_inst/O
                         net (fo=42, routed)          1.833     3.355    l1/AR[0]
    SLICE_X84Y88         FDPE                                         f  l1/data_reg[1]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 l1/data_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l1/data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDCE                         0.000     0.000 r  l1/data_reg[17]/C
    SLICE_X83Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  l1/data_reg[17]/Q
                         net (fo=1, routed)           0.104     0.245    l1/data[17]
    SLICE_X83Y85         FDPE                                         r  l1/data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l1/data_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l1/data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDCE                         0.000     0.000 r  l1/data_reg[14]/C
    SLICE_X82Y85         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  l1/data_reg[14]/Q
                         net (fo=1, routed)           0.119     0.247    l1/data[14]
    SLICE_X82Y85         FDCE                                         r  l1/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l1/data_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l1/data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDCE                         0.000     0.000 r  l1/data_reg[29]/C
    SLICE_X82Y84         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  l1/data_reg[29]/Q
                         net (fo=1, routed)           0.119     0.247    l1/data[29]
    SLICE_X82Y84         FDPE                                         r  l1/data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l1/data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l1/data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.148ns (58.859%)  route 0.103ns (41.141%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDCE                         0.000     0.000 r  l1/data_reg[7]/C
    SLICE_X84Y85         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  l1/data_reg[7]/Q
                         net (fo=1, routed)           0.103     0.251    l1/data[7]
    SLICE_X83Y85         FDCE                                         r  l1/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l1/data_reg[13]/C
                            (rising edge-triggered cell FDPE)
  Destination:            l1/data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDPE                         0.000     0.000 r  l1/data_reg[13]/C
    SLICE_X82Y85         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  l1/data_reg[13]/Q
                         net (fo=1, routed)           0.121     0.262    l1/data[13]
    SLICE_X82Y85         FDCE                                         r  l1/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l1/data_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l1/data_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDCE                         0.000     0.000 r  l1/data_reg[28]/C
    SLICE_X82Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  l1/data_reg[28]/Q
                         net (fo=1, routed)           0.121     0.262    l1/data[28]
    SLICE_X82Y84         FDCE                                         r  l1/data_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l1/data_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l1/data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.128ns (46.415%)  route 0.148ns (53.585%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDCE                         0.000     0.000 r  l1/data_reg[21]/C
    SLICE_X83Y85         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  l1/data_reg[21]/Q
                         net (fo=1, routed)           0.148     0.276    l1/data[21]
    SLICE_X83Y84         FDPE                                         r  l1/data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l1/data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l1/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDCE                         0.000     0.000 r  l1/data_reg[5]/C
    SLICE_X84Y85         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  l1/data_reg[5]/Q
                         net (fo=1, routed)           0.116     0.280    l1/data[5]
    SLICE_X84Y85         FDPE                                         r  l1/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l1/data_reg[11]/C
                            (rising edge-triggered cell FDPE)
  Destination:            l1/data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDPE                         0.000     0.000 r  l1/data_reg[11]/C
    SLICE_X82Y85         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  l1/data_reg[11]/Q
                         net (fo=1, routed)           0.172     0.313    l1/data[11]
    SLICE_X82Y85         FDPE                                         r  l1/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l1/data_reg[25]/C
                            (rising edge-triggered cell FDPE)
  Destination:            l1/data_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.558%)  route 0.175ns (55.442%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDPE                         0.000     0.000 r  l1/data_reg[25]/C
    SLICE_X82Y84         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  l1/data_reg[25]/Q
                         net (fo=1, routed)           0.175     0.316    l1/data[25]
    SLICE_X82Y84         FDCE                                         r  l1/data_reg[26]/D
  -------------------------------------------------------------------    -------------------





