{
  "Top": "resize_accel",
  "RtlTop": "resize_accel",
  "RtlPrefix": "",
  "RtlSubPrefix": "resize_accel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "src": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<24>, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "src",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dst": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<24>, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "dst",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "src_rows": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "src_rows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "src_cols": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "src_cols",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dst_rows": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "dst_rows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dst_cols": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "dst_cols",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -version=2.0.1",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "resize_accel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "175 ~ 8369117",
    "Latency": "175"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "resize_accel",
    "Version": "2.0",
    "DisplayName": "Resize_accel",
    "Revision": "1",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_resize_accel_2_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/include\/need\/org_xf_resize_accel_stream.cpp"],
    "Vhdl": [
      "impl\/vhdl\/resize_accel_axis2xfMat_24_9_2160_3840_1_Pipeline_loop_col_zxi2mat.vhd",
      "impl\/vhdl\/resize_accel_axis2xfMat_24_9_2160_3840_1_s.vhd",
      "impl\/vhdl\/resize_accel_Block_split1_proc.vhd",
      "impl\/vhdl\/resize_accel_control_s_axi.vhd",
      "impl\/vhdl\/resize_accel_fifo_w24_d2_S.vhd",
      "impl\/vhdl\/resize_accel_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/resize_accel_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/resize_accel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/resize_accel_mac_muladd_12ns_9s_21s_22_4_1.vhd",
      "impl\/vhdl\/resize_accel_mac_muladd_12ns_10s_22s_23_4_1.vhd",
      "impl\/vhdl\/resize_accel_mul_48ns_42s_74_5_0.vhd",
      "impl\/vhdl\/resize_accel_mul_mul_12ns_9s_21_4_1.vhd",
      "impl\/vhdl\/resize_accel_mul_mul_12ns_12ns_24_4_1.vhd",
      "impl\/vhdl\/resize_accel_regslice_both.vhd",
      "impl\/vhdl\/resize_accel_resize_1_9_2160_3840_2160_3840_1_9_s.vhd",
      "impl\/vhdl\/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2.vhd",
      "impl\/vhdl\/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5.vhd",
      "impl\/vhdl\/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_line_bbkb.vhd",
      "impl\/vhdl\/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s.vhd",
      "impl\/vhdl\/resize_accel_scaleCompute_17_42_20_48_16_1_s.vhd",
      "impl\/vhdl\/resize_accel_start_for_xfMat2axis_24_9_2160_3840_1_U0.vhd",
      "impl\/vhdl\/resize_accel_udiv_64ns_16ns_64_68_seq_1.vhd",
      "impl\/vhdl\/resize_accel_xfMat2axis_24_9_2160_3840_1_Pipeline_loop_col_mat2axi.vhd",
      "impl\/vhdl\/resize_accel_xfMat2axis_24_9_2160_3840_1_s.vhd",
      "impl\/vhdl\/resize_accel_xfUDivResize.vhd",
      "impl\/vhdl\/resize_accel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/resize_accel_axis2xfMat_24_9_2160_3840_1_Pipeline_loop_col_zxi2mat.v",
      "impl\/verilog\/resize_accel_axis2xfMat_24_9_2160_3840_1_s.v",
      "impl\/verilog\/resize_accel_Block_split1_proc.v",
      "impl\/verilog\/resize_accel_control_s_axi.v",
      "impl\/verilog\/resize_accel_fifo_w24_d2_S.v",
      "impl\/verilog\/resize_accel_fifo_w32_d2_S.v",
      "impl\/verilog\/resize_accel_fifo_w32_d3_S.v",
      "impl\/verilog\/resize_accel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/resize_accel_hls_deadlock_detection_unit.v",
      "impl\/verilog\/resize_accel_hls_deadlock_detector.vh",
      "impl\/verilog\/resize_accel_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/resize_accel_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/resize_accel_hls_deadlock_report_unit.vh",
      "impl\/verilog\/resize_accel_mac_muladd_12ns_9s_21s_22_4_1.v",
      "impl\/verilog\/resize_accel_mac_muladd_12ns_10s_22s_23_4_1.v",
      "impl\/verilog\/resize_accel_mul_48ns_42s_74_5_0.v",
      "impl\/verilog\/resize_accel_mul_mul_12ns_9s_21_4_1.v",
      "impl\/verilog\/resize_accel_mul_mul_12ns_12ns_24_4_1.v",
      "impl\/verilog\/resize_accel_regslice_both.v",
      "impl\/verilog\/resize_accel_resize_1_9_2160_3840_2160_3840_1_9_s.v",
      "impl\/verilog\/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2.v",
      "impl\/verilog\/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5.v",
      "impl\/verilog\/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_line_bbkb.v",
      "impl\/verilog\/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s.v",
      "impl\/verilog\/resize_accel_scaleCompute_17_42_20_48_16_1_s.v",
      "impl\/verilog\/resize_accel_start_for_xfMat2axis_24_9_2160_3840_1_U0.v",
      "impl\/verilog\/resize_accel_udiv_64ns_16ns_64_68_seq_1.v",
      "impl\/verilog\/resize_accel_xfMat2axis_24_9_2160_3840_1_Pipeline_loop_col_mat2axi.v",
      "impl\/verilog\/resize_accel_xfMat2axis_24_9_2160_3840_1_s.v",
      "impl\/verilog\/resize_accel_xfUDivResize.v",
      "impl\/verilog\/resize_accel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/resize_accel_v2_0\/data\/resize_accel.mdd",
      "impl\/misc\/drivers\/resize_accel_v2_0\/data\/resize_accel.tcl",
      "impl\/misc\/drivers\/resize_accel_v2_0\/src\/Makefile",
      "impl\/misc\/drivers\/resize_accel_v2_0\/src\/xresize_accel.c",
      "impl\/misc\/drivers\/resize_accel_v2_0\/src\/xresize_accel.h",
      "impl\/misc\/drivers\/resize_accel_v2_0\/src\/xresize_accel_hw.h",
      "impl\/misc\/drivers\/resize_accel_v2_0\/src\/xresize_accel_linux.c",
      "impl\/misc\/drivers\/resize_accel_v2_0\/src\/xresize_accel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/resize_accel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_4",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "3",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "5",
              "width": "1",
              "name": "CHAN2_INT_EN",
              "access": "RW",
              "description": "Enable Channel 2 (ap_local_deadlock) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "6",
              "width": "26",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "3",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "5",
              "width": "1",
              "name": "CHAN2_INT_ST",
              "access": "RTOW",
              "description": "Channel 2 (ap_local_deadlock) Interrupt Status. 0 = No Channel 2 input interrupt, 1 = Channel 2 input interrup"
            },
            {
              "offset": "6",
              "width": "26",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "src_rows",
          "access": "W",
          "description": "Data signal of src_rows",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "src_rows",
              "access": "W",
              "description": "Bit 31 to 0 of src_rows"
            }]
        },
        {
          "offset": "0x18",
          "name": "src_cols",
          "access": "W",
          "description": "Data signal of src_cols",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "src_cols",
              "access": "W",
              "description": "Bit 31 to 0 of src_cols"
            }]
        },
        {
          "offset": "0x20",
          "name": "dst_rows",
          "access": "W",
          "description": "Data signal of dst_rows",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dst_rows",
              "access": "W",
              "description": "Bit 31 to 0 of dst_rows"
            }]
        },
        {
          "offset": "0x28",
          "name": "dst_cols",
          "access": "W",
          "description": "Data signal of dst_cols",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dst_cols",
              "access": "W",
              "description": "Bit 31 to 0 of dst_cols"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "src_rows"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "src_cols"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "dst_rows"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "dst_cols"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:src:dst",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "src": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "24",
      "portPrefix": "src_",
      "ports": [
        "src_TDATA",
        "src_TDEST",
        "src_TID",
        "src_TKEEP",
        "src_TLAST",
        "src_TREADY",
        "src_TSTRB",
        "src_TUSER",
        "src_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "src"
        }]
    },
    "dst": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "24",
      "portPrefix": "dst_",
      "ports": [
        "dst_TDATA",
        "dst_TDEST",
        "dst_TID",
        "dst_TKEEP",
        "dst_TLAST",
        "dst_TREADY",
        "dst_TSTRB",
        "dst_TUSER",
        "dst_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "dst"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "src_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "src_TKEEP": {
      "dir": "in",
      "width": "3"
    },
    "src_TSTRB": {
      "dir": "in",
      "width": "3"
    },
    "src_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "src_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dst_TDATA": {
      "dir": "out",
      "width": "24"
    },
    "dst_TKEEP": {
      "dir": "out",
      "width": "3"
    },
    "dst_TSTRB": {
      "dir": "out",
      "width": "3"
    },
    "dst_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dst_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "resize_accel",
      "Instances": [
        {
          "ModuleName": "Block_split1_proc",
          "InstanceName": "Block_split1_proc_U0"
        },
        {
          "ModuleName": "axis2xfMat_24_9_2160_3840_1_s",
          "InstanceName": "axis2xfMat_24_9_2160_3840_1_U0",
          "Instances": [{
              "ModuleName": "axis2xfMat_24_9_2160_3840_1_Pipeline_loop_col_zxi2mat",
              "InstanceName": "grp_axis2xfMat_24_9_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_102"
            }]
        },
        {
          "ModuleName": "resize_1_9_2160_3840_2160_3840_1_9_s",
          "InstanceName": "resize_1_9_2160_3840_2160_3840_1_9_U0",
          "Instances": [{
              "ModuleName": "resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s",
              "InstanceName": "grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_82",
              "Instances": [
                {
                  "ModuleName": "resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2",
                  "InstanceName": "grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204"
                },
                {
                  "ModuleName": "xfUDivResize",
                  "InstanceName": "grp_xfUDivResize_fu_172"
                },
                {
                  "ModuleName": "scaleCompute_17_42_20_48_16_1_s",
                  "InstanceName": "grp_scaleCompute_17_42_20_48_16_1_s_fu_189"
                },
                {
                  "ModuleName": "resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5",
                  "InstanceName": "grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214",
                  "Instances": [{
                      "ModuleName": "scaleCompute_17_42_20_48_16_1_s",
                      "InstanceName": "grp_scaleCompute_17_42_20_48_16_1_s_fu_541"
                    }]
                }
              ]
            }]
        },
        {
          "ModuleName": "xfMat2axis_24_9_2160_3840_1_s",
          "InstanceName": "xfMat2axis_24_9_2160_3840_1_U0",
          "Instances": [{
              "ModuleName": "xfMat2axis_24_9_2160_3840_1_Pipeline_loop_col_mat2axi",
              "InstanceName": "grp_xfMat2axis_24_9_2160_3840_1_Pipeline_loop_col_mat2axi_fu_82"
            }]
        }
      ]
    },
    "Info": {
      "Block_split1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "axis2xfMat_24_9_2160_3840_1_Pipeline_loop_col_zxi2mat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "axis2xfMat_24_9_2160_3840_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xfUDivResize": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scaleCompute_17_42_20_48_16_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "resize_1_9_2160_3840_2160_3840_1_9_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xfMat2axis_24_9_2160_3840_1_Pipeline_loop_col_mat2axi": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xfMat2axis_24_9_2160_3840_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "resize_accel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Block_split1_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "130",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "47",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "axis2xfMat_24_9_2160_3840_1_Pipeline_loop_col_zxi2mat": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "3842",
          "PipelineIIMin": "2",
          "PipelineIIMax": "3842",
          "PipelineII": "2 ~ 3842",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.061"
        },
        "Loops": [{
            "Name": "loop_col_zxi2mat",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "3840",
            "Latency": "0 ~ 3840",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "39",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "90",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "axis2xfMat_24_9_2160_3840_1_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "8303041",
          "PipelineIIMin": "1",
          "PipelineIIMax": "8303041",
          "PipelineII": "1 ~ 8303041",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.268"
        },
        "Loops": [{
            "Name": "loop_row_axi2mat",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8303040",
            "Latency": "0 ~ 8303040",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "3844",
            "PipelineDepth": "4 ~ 3844"
          }],
        "Area": {
          "FF": "56",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "196",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "3842",
          "LatencyWorst": "7682",
          "PipelineIIMin": "4",
          "PipelineIIMax": "7682",
          "PipelineII": "4 ~ 7682",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.888"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_337_1_VITIS_LOOP_342_2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "7680",
            "Latency": "2 ~ 7680",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "104",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "235",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xfUDivResize": {
        "Latency": {
          "LatencyBest": "68",
          "LatencyAvg": "68",
          "LatencyWorst": "68",
          "PipelineII": "68",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.071"
        },
        "Area": {
          "FF": "911",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "791",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "scaleCompute_17_42_20_48_16_1_s": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.663"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "525",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "219",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "1938",
          "LatencyWorst": "3858",
          "PipelineIIMin": "19",
          "PipelineIIMax": "3858",
          "PipelineII": "19 ~ 3858",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.655"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_394_5",
            "TripCount": "",
            "LatencyMin": "17",
            "LatencyMax": "3856",
            "Latency": "17 ~ 3856",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "BRAM_18K": "12",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "4",
          "DSP": "10",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "2240",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "1571",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s": {
        "Latency": {
          "LatencyBest": "173",
          "LatencyAvg": "2110995",
          "LatencyWorst": "8369115",
          "PipelineIIMin": "173",
          "PipelineIIMax": "8369115",
          "PipelineII": "173 ~ 8369115",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.655"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_387_4",
            "TripCount": "",
            "LatencyMin": "32",
            "LatencyMax": "8361360",
            "Latency": "32 ~ 8361360",
            "PipelineII": "",
            "PipelineDepthMin": "32",
            "PipelineDepthMax": "3871",
            "PipelineDepth": "32 ~ 3871"
          }],
        "Area": {
          "BRAM_18K": "36",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "12",
          "DSP": "14",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "6",
          "FF": "4789",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "4313",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "resize_1_9_2160_3840_2160_3840_1_9_s": {
        "Latency": {
          "LatencyBest": "174",
          "LatencyAvg": "2110996",
          "LatencyWorst": "8369116",
          "PipelineIIMin": "174",
          "PipelineIIMax": "8369116",
          "PipelineII": "174 ~ 8369116",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.655"
        },
        "Area": {
          "BRAM_18K": "36",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "12",
          "DSP": "14",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "6",
          "FF": "4858",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "4401",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xfMat2axis_24_9_2160_3840_1_Pipeline_loop_col_mat2axi": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "3842",
          "PipelineIIMin": "2",
          "PipelineIIMax": "3842",
          "PipelineII": "2 ~ 3842",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.061"
        },
        "Loops": [{
            "Name": "loop_col_mat2axi",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "3840",
            "Latency": "0 ~ 3840",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "16",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "110",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xfMat2axis_24_9_2160_3840_1_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "8303042",
          "PipelineIIMin": "2",
          "PipelineIIMax": "8303042",
          "PipelineII": "2 ~ 8303042",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.534"
        },
        "Loops": [{
            "Name": "loop_row_mat2axi",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8303040",
            "Latency": "0 ~ 8303040",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "3844",
            "PipelineDepth": "4 ~ 3844"
          }],
        "Area": {
          "FF": "163",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "310",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "resize_accel": {
        "Latency": {
          "LatencyBest": "175",
          "LatencyAvg": "",
          "LatencyWorst": "8369117",
          "PipelineIIMin": "175",
          "PipelineIIMax": "8369117",
          "PipelineII": "175 ~ 8369117",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.655"
        },
        "Area": {
          "BRAM_18K": "36",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "12",
          "DSP": "14",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "6",
          "FF": "6396",
          "AVAIL_FF": "106400",
          "UTIL_FF": "6",
          "LUT": "5992",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "11",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-06-18 18:22:02 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
