

================================================================
== Vitis HLS Report for 'AxiStream2Mat'
================================================================
* Date:           Mon Jun 27 00:45:08 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pp_pipeline_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LVI-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.290 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min    |    max    | min |   max   |   Type   |
    +---------+---------+-----------+-----------+-----+---------+----------+
    |        8|  2073607|  80.000 ns|  20.736 ms|    8|  2073607|  dataflow|
    +---------+---------+-----------+-----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |                          |                         |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |         Instance         |          Module         |   min   |   max   |    min    |    max    | min |   max   |   Type  |
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |entry_proc8_U0            |entry_proc8              |        0|        0|       0 ns|       0 ns|    0|        0|       no|
        |last_blk_pxl_width_1_U0   |last_blk_pxl_width_1     |        0|        0|       0 ns|       0 ns|    0|        0|       no|
        |AxiStream2MatStream_2_U0  |AxiStream2MatStream_2_s  |        7|  2073606|  70.000 ns|  20.736 ms|    7|  2073606|       no|
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      12|    -|
|FIFO             |        -|     -|     297|     201|    -|
|Instance         |        -|     1|     328|    2572|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     627|    2803|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-------------------------+---------+----+-----+------+-----+
    |         Instance         |          Module         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------+-------------------------+---------+----+-----+------+-----+
    |AxiStream2MatStream_2_U0  |AxiStream2MatStream_2_s  |        0|   1|  323|  2505|    0|
    |entry_proc8_U0            |entry_proc8              |        0|   0|    2|    47|    0|
    |last_blk_pxl_width_1_U0   |last_blk_pxl_width_1     |        0|   0|    3|    20|    0|
    +--------------------------+-------------------------+---------+----+-----+------+-----+
    |Total                     |                         |        0|   1|  328|  2572|    0|
    +--------------------------+-------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |cols_c_U                  |        0|  99|   0|    -|     3|   11|       33|
    |last_blk_width_channel_U  |        0|  99|   0|    -|     2|    5|       10|
    |rows_c_U                  |        0|  99|   0|    -|     3|   11|       33|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |        0| 297|   0|    0|     8|   27|       76|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                             |       and|   0|  0|   2|           1|           1|
    |entry_proc8_U0_ap_start                   |       and|   0|  0|   2|           1|           1|
    |last_blk_pxl_width_1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc8_U0_ap_ready           |        or|   0|  0|   2|           1|           1|
    |ap_sync_last_blk_pxl_width_1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  12|           6|           6|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc8_U0_ap_ready           |   9|          2|    1|          2|
    |ap_sync_reg_last_blk_pxl_width_1_U0_ap_ready  |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  18|          4|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc8_U0_ap_ready           |  1|   0|    1|          0|
    |ap_sync_reg_last_blk_pxl_width_1_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ldata1_dout                |   in|   64|     ap_fifo|              ldata1|       pointer|
|ldata1_empty_n             |   in|    1|     ap_fifo|              ldata1|       pointer|
|ldata1_read                |  out|    1|     ap_fifo|              ldata1|       pointer|
|imgInput_uv_data82_din     |  out|   16|     ap_fifo|  imgInput_uv_data82|       pointer|
|imgInput_uv_data82_full_n  |   in|    1|     ap_fifo|  imgInput_uv_data82|       pointer|
|imgInput_uv_data82_write   |  out|    1|     ap_fifo|  imgInput_uv_data82|       pointer|
|rows_dout                  |   in|   11|     ap_fifo|                rows|       pointer|
|rows_empty_n               |   in|    1|     ap_fifo|                rows|       pointer|
|rows_read                  |  out|    1|     ap_fifo|                rows|       pointer|
|cols_dout                  |   in|   11|     ap_fifo|                cols|       pointer|
|cols_empty_n               |   in|    1|     ap_fifo|                cols|       pointer|
|cols_read                  |  out|    1|     ap_fifo|                cols|       pointer|
|ap_clk                     |   in|    1|  ap_ctrl_hs|       AxiStream2Mat|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|       AxiStream2Mat|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|       AxiStream2Mat|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|       AxiStream2Mat|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|       AxiStream2Mat|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|       AxiStream2Mat|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|       AxiStream2Mat|  return value|
+---------------------------+-----+-----+------------+--------------------+--------------+

