set ::env(PROJECT_NAME) counter
set ::env(DESIGN_TOP) counter
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/counter/rtl
set ::env(TOP_VERILOG)RTL_Benchmark/Verilog/OpenCores_designs/counter/rtl/counter.v
set ::env(CLOCK_PORT) clk_counter
set ::env(DOMAIN) micro_benchmarks
