#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jun 11 23:22:22 2024
# Process ID: 19688
# Log file: E:/Files_for_work/hardware_proj/px2_all/px2_all.runs/impl_2/ps2_design_1_wrapper.vdi
# Journal file: E:/Files_for_work/hardware_proj/px2_all/px2_all.runs/impl_2\vivado.jou
#-----------------------------------------------------------
source ps2_design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/sources_1/bd/ps2_design_1/ip/ps2_design_1_processing_system7_0_0/ps2_design_1_processing_system7_0_0.xdc] for cell 'ps2_design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/sources_1/bd/ps2_design_1/ip/ps2_design_1_processing_system7_0_0/ps2_design_1_processing_system7_0_0.xdc] for cell 'ps2_design_1_i/processing_system7_0/inst'
Parsing XDC File [e:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/sources_1/bd/ps2_design_1/ip/ps2_design_1_axi_gpio_0_0/ps2_design_1_axi_gpio_0_0_board.xdc] for cell 'ps2_design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/sources_1/bd/ps2_design_1/ip/ps2_design_1_axi_gpio_0_0/ps2_design_1_axi_gpio_0_0_board.xdc] for cell 'ps2_design_1_i/axi_gpio_0/U0'
Parsing XDC File [e:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/sources_1/bd/ps2_design_1/ip/ps2_design_1_axi_gpio_0_0/ps2_design_1_axi_gpio_0_0.xdc] for cell 'ps2_design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/sources_1/bd/ps2_design_1/ip/ps2_design_1_axi_gpio_0_0/ps2_design_1_axi_gpio_0_0.xdc] for cell 'ps2_design_1_i/axi_gpio_0/U0'
Parsing XDC File [e:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/sources_1/bd/ps2_design_1/ip/ps2_design_1_rst_processing_system7_0_100M_0/ps2_design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'ps2_design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [e:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/sources_1/bd/ps2_design_1/ip/ps2_design_1_rst_processing_system7_0_100M_0/ps2_design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'ps2_design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [e:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/sources_1/bd/ps2_design_1/ip/ps2_design_1_rst_processing_system7_0_100M_0/ps2_design_1_rst_processing_system7_0_100M_0.xdc] for cell 'ps2_design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [e:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/sources_1/bd/ps2_design_1/ip/ps2_design_1_rst_processing_system7_0_100M_0/ps2_design_1_rst_processing_system7_0_100M_0.xdc] for cell 'ps2_design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [e:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/sources_1/bd/ps2_design_1/ip/ps2_design_1_clk_wiz_0_0/ps2_design_1_clk_wiz_0_0_board.xdc] for cell 'ps2_design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [e:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/sources_1/bd/ps2_design_1/ip/ps2_design_1_clk_wiz_0_0/ps2_design_1_clk_wiz_0_0_board.xdc] for cell 'ps2_design_1_i/clk_wiz_0/inst'
Parsing XDC File [e:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/sources_1/bd/ps2_design_1/ip/ps2_design_1_clk_wiz_0_0/ps2_design_1_clk_wiz_0_0.xdc] for cell 'ps2_design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/sources_1/bd/ps2_design_1/ip/ps2_design_1_clk_wiz_0_0/ps2_design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [e:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/sources_1/bd/ps2_design_1/ip/ps2_design_1_clk_wiz_0_0/ps2_design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 991.223 ; gain = 411.656
Finished Parsing XDC File [e:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/sources_1/bd/ps2_design_1/ip/ps2_design_1_clk_wiz_0_0/ps2_design_1_clk_wiz_0_0.xdc] for cell 'ps2_design_1_i/clk_wiz_0/inst'
Parsing XDC File [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc]
WARNING: [Vivado 12-584] No ports matched 'l3'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r3'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sselect'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'start'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[31]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[30]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[29]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[28]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[27]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[26]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[25]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[24]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[23]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[22]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[21]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[20]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[19]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[18]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[17]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[16]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[15]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[14]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[13]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[12]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[11]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[10]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[9]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[8]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[7]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[6]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[5]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[4]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[3]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[2]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[1]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_tri_i[0]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'l3'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r3'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sselect'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'start'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_0_tri_i[0]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_0_tri_i[0]'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's_ctl'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's_ctl'. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Files_for_work/hardware_proj/px2_all/px2_all.srcs/constrs_1/new/all2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 991.223 ; gain = 650.395
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 991.223 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15e671008

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.260 . Memory (MB): peak = 995.059 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 60 cells.
Phase 2 Constant Propagation | Checksum: 1282e92ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.668 . Memory (MB): peak = 995.059 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 362 unconnected nets.
INFO: [Opt 31-11] Eliminated 211 unconnected cells.
Phase 3 Sweep | Checksum: 1f60b163a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 995.059 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 995.059 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f60b163a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 995.059 ; gain = 0.000
Implement Debug Cores | Checksum: 2203601ed
Logic Optimization | Checksum: 2203601ed

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1f60b163a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 995.059 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1f60b163a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.461 . Memory (MB): peak = 995.059 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 44 Warnings, 44 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 995.059 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Files_for_work/hardware_proj/px2_all/px2_all.runs/impl_2/ps2_design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 13555dddf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 995.059 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 995.059 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 995.059 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: ae9024da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 995.059 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: ae9024da

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: ae9024da

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 2459d489

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1022.121 ; gain = 27.063
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5228d834

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1a09dad9d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1022.121 ; gain = 27.063
Phase 2.2.1 Place Init Design | Checksum: 1c137c85d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1022.121 ; gain = 27.063
Phase 2.2 Build Placer Netlist Model | Checksum: 1c137c85d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1c137c85d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1022.121 ; gain = 27.063
Phase 2.3 Constrain Clocks/Macros | Checksum: 1c137c85d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1022.121 ; gain = 27.063
Phase 2 Placer Initialization | Checksum: 1c137c85d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 2644b1964

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 2644b1964

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1f87e3f94

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 2297b6be6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 2297b6be6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 2098acf52

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 2335a800a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 273bfbf22

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.121 ; gain = 27.063
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 273bfbf22

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 273bfbf22

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 273bfbf22

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.121 ; gain = 27.063
Phase 4.6 Small Shape Detail Placement | Checksum: 273bfbf22

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 273bfbf22

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.121 ; gain = 27.063
Phase 4 Detail Placement | Checksum: 273bfbf22

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 117c8fe83

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 117c8fe83

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.715. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 10a19bd6f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.121 ; gain = 27.063
Phase 5.2.2 Post Placement Optimization | Checksum: 10a19bd6f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.121 ; gain = 27.063
Phase 5.2 Post Commit Optimization | Checksum: 10a19bd6f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 10a19bd6f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 10a19bd6f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 10a19bd6f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.121 ; gain = 27.063
Phase 5.5 Placer Reporting | Checksum: 10a19bd6f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.121 ; gain = 27.063

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 14f07ad99

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.121 ; gain = 27.063
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 14f07ad99

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.121 ; gain = 27.063
Ending Placer Task | Checksum: ecf2646c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.121 ; gain = 27.063
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 45 Warnings, 44 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1022.121 ; gain = 27.063
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.360 . Memory (MB): peak = 1022.121 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1022.121 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1022.121 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1022.121 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15f4ff024

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1122.145 ; gain = 100.023

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15f4ff024

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1124.348 ; gain = 102.227

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15f4ff024

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1132.355 ; gain = 110.234
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 190277cfd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1154.895 ; gain = 132.773
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.772  | TNS=0.000  | WHS=-0.173 | THS=-38.581|

Phase 2 Router Initialization | Checksum: 22b043f37

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1154.895 ; gain = 132.773

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: aa58f276

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1154.895 ; gain = 132.773

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 290
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: bd6c6889

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1154.895 ; gain = 132.773
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.887  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 61e283d4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1154.895 ; gain = 132.773

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 2810869ec

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1154.895 ; gain = 132.773
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.887  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 25c3b7e2f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1154.895 ; gain = 132.773
Phase 4 Rip-up And Reroute | Checksum: 25c3b7e2f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1154.895 ; gain = 132.773

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 26ba8187c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1154.895 ; gain = 132.773
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.002  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 26ba8187c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1154.895 ; gain = 132.773

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26ba8187c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1154.895 ; gain = 132.773
Phase 5 Delay and Skew Optimization | Checksum: 26ba8187c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1154.895 ; gain = 132.773

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1c63daa3c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1154.895 ; gain = 132.773
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.002  | TNS=0.000  | WHS=0.045  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 23cda2815

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.895 ; gain = 132.773

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.54489 %
  Global Horizontal Routing Utilization  = 0.531271 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1db3f89f4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.895 ; gain = 132.773

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1db3f89f4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.895 ; gain = 132.773

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20d7aa162

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.895 ; gain = 132.773

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.002  | TNS=0.000  | WHS=0.045  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20d7aa162

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.895 ; gain = 132.773
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.895 ; gain = 132.773

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 46 Warnings, 44 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1154.895 ; gain = 132.773
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.424 . Memory (MB): peak = 1154.895 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Files_for_work/hardware_proj/px2_all/px2_all.runs/impl_2/ps2_design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Jun 11 23:23:41 2024...
