// Seed: 1984232868
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input uwire id_2,
    output tri id_3,
    input tri0 id_4
    , id_13,
    input uwire id_5,
    output wor id_6,
    output uwire id_7,
    input tri1 id_8,
    output wire id_9,
    output supply1 id_10,
    input wor id_11
);
endmodule
module module_1 #(
    parameter id_20 = 32'd5,
    parameter id_24 = 32'd50,
    parameter id_8  = 32'd68
) (
    input supply1 id_0,
    output tri id_1,
    input uwire id_2,
    input wire id_3,
    input tri id_4,
    output tri id_5,
    input tri1 id_6,
    input wire id_7,
    input wire _id_8,
    output tri id_9,
    input tri1 id_10,
    output tri0 id_11,
    output supply1 id_12,
    input wire id_13,
    output tri0 id_14,
    input uwire id_15,
    output wor id_16,
    output uwire id_17
);
  assign id_5 = id_8;
  logic [id_8 : id_8] id_19;
  module_0 modCall_1 (
      id_3,
      id_16,
      id_3,
      id_14,
      id_13,
      id_13,
      id_5,
      id_17,
      id_4,
      id_17,
      id_11,
      id_15
  );
  assign modCall_1.id_0 = 0;
  assign id_5 = id_4;
  wire _id_20;
  wire [-1 : id_20] id_21, id_22, id_23;
  wire _id_24;
  ;
  logic id_25;
  logic [id_24 : -1 'b0] id_26;
  ;
endmodule
