DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I_tester"
duLibraryName "AD_DA_test"
duName "adc128S102Controller_tester"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "samplingFrequency"
type "real"
value "samplingFrequency"
)
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
]
mwi 0
uid 1774,0
)
(Instance
name "I_ADC"
duLibraryName "AD_DA_test"
duName "adc128S102"
elements [
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
]
mwi 0
uid 9610,0
)
(Instance
name "I_DUT"
duLibraryName "AD_DA"
duName "adc128S102Controller"
elements [
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "spiFrequency"
type "real"
value "spiFrequency"
)
]
mwi 0
uid 10258,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.3 (Build 4)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "/home/francois/Documents/HEVs/Projets/Comet_Camera/FPGA/Prefs/../Libs/AD_DA_test/hdl"
)
(vvPair
variable "HDSDir"
value "/home/francois/Documents/HEVs/Projets/Comet_Camera/FPGA/Prefs/../Libs/AD_DA_test/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/francois/Documents/HEVs/Projets/Comet_Camera/FPGA/Prefs/../Libs/AD_DA_test/hds/adc128@s102@controller_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/francois/Documents/HEVs/Projets/Comet_Camera/FPGA/Prefs/../Libs/AD_DA_test/hds/adc128@s102@controller_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/francois/Documents/HEVs/Projets/Comet_Camera/FPGA/Prefs/../Libs/AD_DA_test/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/francois/Documents/HEVs/Projets/Comet_Camera/FPGA/Prefs/../Libs/AD_DA_test/hds/adc128@s102@controller_tb"
)
(vvPair
variable "d_logical"
value "/home/francois/Documents/HEVs/Projets/Comet_Camera/FPGA/Prefs/../Libs/AD_DA_test/hds/adc128S102Controller_tb"
)
(vvPair
variable "date"
value "05/17/22"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "17"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "adc128S102Controller_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "francois"
)
(vvPair
variable "graphical_source_date"
value "05/17/22"
)
(vvPair
variable "graphical_source_group"
value "francois"
)
(vvPair
variable "graphical_source_host"
value "Hyperion"
)
(vvPair
variable "graphical_source_time"
value "14:17:51"
)
(vvPair
variable "group"
value "francois"
)
(vvPair
variable "host"
value "Hyperion"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "AD_DA_test"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HEI_LIBS_DIR/AD_DA_test/designcheck"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/AD_DA_test"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "adc128S102Controller_tb"
)
(vvPair
variable "month"
value "May"
)
(vvPair
variable "month_long"
value "May"
)
(vvPair
variable "p"
value "/home/francois/Documents/HEVs/Projets/Comet_Camera/FPGA/Prefs/../Libs/AD_DA_test/hds/adc128@s102@controller_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/francois/Documents/HEVs/Projets/Comet_Camera/FPGA/Prefs/../Libs/AD_DA_test/hds/adc128S102Controller_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:17:51"
)
(vvPair
variable "unit"
value "adc128S102Controller_tb"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2019.3 (Build 4)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2022"
)
(vvPair
variable "yy"
value "22"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 198,0
optionalChildren [
*1 (Grouping
uid 1487,0
optionalChildren [
*2 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "83000,85000,102000,87000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "83200,85500,98800,86500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,85000,77000,87000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "courier,12,1"
)
xt "58750,85350,69250,86650"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,91000,77000,93000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,91500,72400,92500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,85000,83000,87000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,85500,82000,86500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,87000,77000,89000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,87500,72400,88500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,87000,56000,89000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,87500,54800,88500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,89000,56000,91000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,89500,54200,90500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,87000,102000,93000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,87200,90400,88200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,89000,77000,91000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,89500,66400,90500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,91000,56000,93000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,91500,55400,92500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "51000,85000,102000,93000"
)
oxt "13000,22000,64000,30000"
)
*12 (Blk
uid 1774,0
shape (Rectangle
uid 1775,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "1000,71000,101000,79000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1776,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 1777,0
va (VaSet
font "courier,9,1"
)
xt "600,78900,6100,79800"
st "AD_DA_test"
blo "600,79600"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 1778,0
va (VaSet
font "courier,9,1"
)
xt "600,80100,14600,81000"
st "adc128S102Controller_tester"
blo "600,80800"
tm "BlkNameMgr"
)
*15 (Text
uid 1779,0
va (VaSet
font "courier,9,1"
)
xt "600,81300,5400,82500"
st "I_tester"
blo "600,82300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1780,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1781,0
text (MLText
uid 1782,0
va (VaSet
)
xt "1000,83000,34600,86000"
st "clockFrequency    = clockFrequency       ( real     )  
samplingFrequency = samplingFrequency    ( real     )  
adcBitNb          = adcBitNb             ( positive )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "samplingFrequency"
type "real"
value "samplingFrequency"
)
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
]
)
viewicon (ZoomableIcon
uid 6959,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "1250,77250,2750,78750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*16 (Net
uid 3544,0
decl (Decl
n "reset"
t "std_ulogic"
o 12
suid 17,0
)
declText (MLText
uid 3545,0
va (VaSet
isHidden 1
)
xt "0,0,17400,1000"
st "SIGNAL reset    : std_ulogic"
)
)
*17 (Net
uid 3552,0
decl (Decl
n "clock"
t "std_ulogic"
o 11
suid 18,0
)
declText (MLText
uid 3553,0
va (VaSet
isHidden 1
)
xt "0,0,17400,1000"
st "SIGNAL clock    : std_ulogic"
)
)
*18 (Net
uid 7835,0
decl (Decl
n "sampleEn"
t "std_ulogic"
o 13
suid 88,0
)
declText (MLText
uid 7836,0
va (VaSet
isHidden 1
)
xt "0,0,17400,1000"
st "SIGNAL sampleEn : std_ulogic"
)
)
*19 (SaComponent
uid 9610,0
optionalChildren [
*20 (CptPort
uid 9562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,36625,27000,37375"
)
tg (CPTG
uid 9564,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9565,0
va (VaSet
)
xt "28000,36400,29800,37400"
st "IN0"
blo "28000,37200"
)
)
thePort (LogicalPort
decl (Decl
n "IN0"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 3
suid 4,0
)
)
)
*21 (CptPort
uid 9566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,42625,43750,43375"
)
tg (CPTG
uid 9568,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9569,0
va (VaSet
)
xt "39600,42400,42000,43400"
st "DOUT"
ju 2
blo "42000,43200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DOUT"
t "std_ulogic"
o 6
suid 5,0
)
)
)
*22 (CptPort
uid 9570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9571,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,36625,43750,37375"
)
tg (CPTG
uid 9572,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9573,0
va (VaSet
)
xt "39600,36400,42000,37400"
st "CS_n"
ju 2
blo "42000,37200"
)
)
thePort (LogicalPort
decl (Decl
n "CS_n"
t "std_ulogic"
o 1
suid 11,0
)
)
)
*23 (CptPort
uid 9574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9575,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,38625,43750,39375"
)
tg (CPTG
uid 9576,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9577,0
va (VaSet
)
xt "39600,38500,42000,39500"
st "SCLK"
ju 2
blo "42000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "SCLK"
t "std_ulogic"
o 5
suid 32,0
)
)
)
*24 (CptPort
uid 9578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9579,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,40625,43750,41375"
)
tg (CPTG
uid 9580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9581,0
va (VaSet
)
xt "40200,40400,42000,41400"
st "DIN"
ju 2
blo "42000,41200"
)
)
thePort (LogicalPort
decl (Decl
n "DIN"
t "std_ulogic"
o 2
suid 33,0
)
)
)
*25 (CptPort
uid 9582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9583,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,38625,27000,39375"
)
tg (CPTG
uid 9584,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9585,0
va (VaSet
)
xt "28000,38500,29800,39500"
st "IN1"
blo "28000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "IN1"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 4
suid 40,0
)
)
)
*26 (CptPort
uid 9586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,40625,27000,41375"
)
tg (CPTG
uid 9588,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9589,0
va (VaSet
)
xt "28000,40500,29800,41500"
st "IN2"
blo "28000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "IN2"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 7
suid 41,0
)
)
)
*27 (CptPort
uid 9590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,42625,27000,43375"
)
tg (CPTG
uid 9592,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9593,0
va (VaSet
)
xt "28000,42500,29800,43500"
st "IN3"
blo "28000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "IN3"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 8
suid 42,0
)
)
)
*28 (CptPort
uid 9594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9595,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,44625,27000,45375"
)
tg (CPTG
uid 9596,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9597,0
va (VaSet
)
xt "28000,44500,29800,45500"
st "IN4"
blo "28000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "IN4"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 9
suid 43,0
)
)
)
*29 (CptPort
uid 9598,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9599,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,46625,27000,47375"
)
tg (CPTG
uid 9600,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9601,0
va (VaSet
)
xt "28000,46500,29800,47500"
st "IN5"
blo "28000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "IN5"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 10
suid 44,0
)
)
)
*30 (CptPort
uid 9602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9603,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,48625,27000,49375"
)
tg (CPTG
uid 9604,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9605,0
va (VaSet
)
xt "28000,48500,29800,49500"
st "IN6"
blo "28000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "IN6"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 11
suid 45,0
)
)
)
*31 (CptPort
uid 9606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9607,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,50625,27000,51375"
)
tg (CPTG
uid 9608,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9609,0
va (VaSet
)
xt "28000,50500,29800,51500"
st "IN7"
blo "28000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "IN7"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 12
suid 46,0
)
)
)
]
shape (Rectangle
uid 9611,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "27000,33000,43000,55000"
)
oxt "38000,5000,54000,27000"
ttg (MlTextGroup
uid 9612,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*32 (Text
uid 9613,0
va (VaSet
font "courier,9,1"
)
xt "26950,55000,32450,55900"
st "AD_DA_test"
blo "26950,55700"
tm "BdLibraryNameMgr"
)
*33 (Text
uid 9614,0
va (VaSet
font "courier,9,1"
)
xt "26950,55900,32450,56800"
st "adc128S102"
blo "26950,56600"
tm "CptNameMgr"
)
*34 (Text
uid 9615,0
va (VaSet
font "courier,9,1"
)
xt "26950,56800,29450,57700"
st "I_ADC"
blo "26950,57500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9616,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9617,0
text (MLText
uid 9618,0
va (VaSet
)
xt "27000,58000,49800,59000"
st "adcBitNb = adcBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
]
)
viewicon (ZoomableIcon
uid 9619,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "27250,53250,28750,54750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*35 (Net
uid 9674,0
decl (Decl
n "IN7"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 12
suid 99,0
)
declText (MLText
uid 9675,0
va (VaSet
isHidden 1
)
xt "0,0,28800,1000"
st "SIGNAL IN7      : unsigned(adcBitNb-1 DOWNTO 0)"
)
)
*36 (Net
uid 9682,0
decl (Decl
n "IN6"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 13
suid 100,0
)
declText (MLText
uid 9683,0
va (VaSet
isHidden 1
)
xt "0,0,28800,1000"
st "SIGNAL IN6      : unsigned(adcBitNb-1 DOWNTO 0)"
)
)
*37 (Net
uid 9690,0
decl (Decl
n "IN5"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 14
suid 101,0
)
declText (MLText
uid 9691,0
va (VaSet
isHidden 1
)
xt "0,0,28800,1000"
st "SIGNAL IN5      : unsigned(adcBitNb-1 DOWNTO 0)"
)
)
*38 (Net
uid 9698,0
decl (Decl
n "IN4"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 15
suid 102,0
)
declText (MLText
uid 9699,0
va (VaSet
isHidden 1
)
xt "0,0,28800,1000"
st "SIGNAL IN4      : unsigned(adcBitNb-1 DOWNTO 0)"
)
)
*39 (Net
uid 9706,0
decl (Decl
n "IN3"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 16
suid 103,0
)
declText (MLText
uid 9707,0
va (VaSet
isHidden 1
)
xt "0,0,28800,1000"
st "SIGNAL IN3      : unsigned(adcBitNb-1 DOWNTO 0)"
)
)
*40 (Net
uid 9714,0
decl (Decl
n "IN2"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 17
suid 104,0
)
declText (MLText
uid 9715,0
va (VaSet
isHidden 1
)
xt "0,0,28800,1000"
st "SIGNAL IN2      : unsigned(adcBitNb-1 DOWNTO 0)"
)
)
*41 (Net
uid 9722,0
decl (Decl
n "IN1"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 18
suid 105,0
)
declText (MLText
uid 9723,0
va (VaSet
isHidden 1
)
xt "0,0,28800,1000"
st "SIGNAL IN1      : unsigned(adcBitNb-1 DOWNTO 0)"
)
)
*42 (Net
uid 9730,0
decl (Decl
n "IN0"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 19
suid 106,0
)
declText (MLText
uid 9731,0
va (VaSet
isHidden 1
)
xt "0,0,28800,1000"
st "SIGNAL IN0      : unsigned(adcBitNb-1 DOWNTO 0)"
)
)
*43 (Net
uid 9808,0
decl (Decl
n "sample7"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 12
suid 107,0
)
declText (MLText
uid 9809,0
va (VaSet
isHidden 1
)
xt "0,0,28800,1000"
st "SIGNAL sample7  : unsigned(adcBitNb-1 downto 0)"
)
)
*44 (Net
uid 9816,0
decl (Decl
n "sample6"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 13
suid 108,0
)
declText (MLText
uid 9817,0
va (VaSet
isHidden 1
)
xt "0,0,28800,1000"
st "SIGNAL sample6  : unsigned(adcBitNb-1 downto 0)"
)
)
*45 (Net
uid 9824,0
decl (Decl
n "sample5"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 14
suid 109,0
)
declText (MLText
uid 9825,0
va (VaSet
isHidden 1
)
xt "0,0,28800,1000"
st "SIGNAL sample5  : unsigned(adcBitNb-1 downto 0)"
)
)
*46 (Net
uid 9832,0
decl (Decl
n "sample4"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 15
suid 110,0
)
declText (MLText
uid 9833,0
va (VaSet
isHidden 1
)
xt "0,0,28800,1000"
st "SIGNAL sample4  : unsigned(adcBitNb-1 downto 0)"
)
)
*47 (Net
uid 9840,0
decl (Decl
n "sample3"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 16
suid 111,0
)
declText (MLText
uid 9841,0
va (VaSet
isHidden 1
)
xt "0,0,28800,1000"
st "SIGNAL sample3  : unsigned(adcBitNb-1 downto 0)"
)
)
*48 (Net
uid 9848,0
decl (Decl
n "sample2"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 17
suid 112,0
)
declText (MLText
uid 9849,0
va (VaSet
isHidden 1
)
xt "0,0,28800,1000"
st "SIGNAL sample2  : unsigned(adcBitNb-1 downto 0)"
)
)
*49 (Net
uid 9856,0
decl (Decl
n "sample1"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 18
suid 113,0
)
declText (MLText
uid 9857,0
va (VaSet
isHidden 1
)
xt "0,0,28800,1000"
st "SIGNAL sample1  : unsigned(adcBitNb-1 downto 0)"
)
)
*50 (Net
uid 9864,0
decl (Decl
n "sample0"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 19
suid 114,0
)
declText (MLText
uid 9865,0
va (VaSet
isHidden 1
)
xt "0,0,28800,1000"
st "SIGNAL sample0  : unsigned(adcBitNb-1 downto 0)"
)
)
*51 (Net
uid 9872,0
decl (Decl
n "CS_n"
t "std_ulogic"
o 20
suid 115,0
)
declText (MLText
uid 9873,0
va (VaSet
isHidden 1
)
xt "0,0,17400,1000"
st "SIGNAL CS_n     : std_ulogic"
)
)
*52 (Net
uid 9878,0
decl (Decl
n "SCLK"
t "std_ulogic"
o 21
suid 116,0
)
declText (MLText
uid 9879,0
va (VaSet
isHidden 1
)
xt "0,0,17400,1000"
st "SIGNAL SCLK     : std_ulogic"
)
)
*53 (Net
uid 9884,0
decl (Decl
n "DIN"
t "std_ulogic"
o 22
suid 117,0
)
declText (MLText
uid 9885,0
va (VaSet
isHidden 1
)
xt "0,0,17400,1000"
st "SIGNAL DIN      : std_ulogic"
)
)
*54 (Net
uid 9890,0
decl (Decl
n "DOUT"
t "std_ulogic"
o 23
suid 118,0
)
declText (MLText
uid 9891,0
va (VaSet
isHidden 1
)
xt "0,0,17400,1000"
st "SIGNAL DOUT     : std_ulogic"
)
)
*55 (SaComponent
uid 10258,0
optionalChildren [
*56 (CptPort
uid 10198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10199,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,40625,59000,41375"
)
tg (CPTG
uid 10200,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10201,0
va (VaSet
)
xt "60000,40400,61800,41400"
st "DIN"
blo "60000,41200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DIN"
t "std_ulogic"
o 5
suid 2,0
)
)
)
*57 (CptPort
uid 10202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10203,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,42625,59000,43375"
)
tg (CPTG
uid 10204,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10205,0
va (VaSet
)
xt "60000,42400,62400,43400"
st "DOUT"
blo "60000,43200"
)
)
thePort (LogicalPort
decl (Decl
n "DOUT"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*58 (CptPort
uid 10206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10207,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,38625,59000,39375"
)
tg (CPTG
uid 10208,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10209,0
va (VaSet
)
xt "60000,38400,62400,39400"
st "SCLK"
blo "60000,39200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCLK"
t "std_ulogic"
o 1
suid 11,0
)
)
)
*59 (CptPort
uid 10210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10211,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,50625,59000,51375"
)
tg (CPTG
uid 10212,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10213,0
va (VaSet
)
xt "60000,50400,63000,51400"
st "clock"
blo "60000,51200"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 15,0
)
)
)
*60 (CptPort
uid 10214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,52625,59000,53375"
)
tg (CPTG
uid 10216,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10217,0
va (VaSet
)
xt "60000,52400,63000,53400"
st "reset"
blo "60000,53200"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 16,0
)
)
)
*61 (CptPort
uid 10218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10219,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,48625,59000,49375"
)
tg (CPTG
uid 10220,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10221,0
va (VaSet
)
xt "60000,48600,64800,49600"
st "sampleEn"
blo "60000,49400"
)
)
thePort (LogicalPort
decl (Decl
n "sampleEn"
t "std_ulogic"
o 7
suid 18,0
)
)
)
*62 (CptPort
uid 10222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10223,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,36625,59000,37375"
)
tg (CPTG
uid 10224,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10225,0
va (VaSet
)
xt "60000,36400,62400,37400"
st "CS_n"
blo "60000,37200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 4
suid 19,0
)
)
)
*63 (CptPort
uid 10226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10227,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,38625,75750,39375"
)
tg (CPTG
uid 10228,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10229,0
va (VaSet
)
xt "69800,38400,74000,39400"
st "sample1"
ju 2
blo "74000,39200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sample1"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 9
suid 39,0
)
)
)
*64 (CptPort
uid 10230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,36625,75750,37375"
)
tg (CPTG
uid 10232,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10233,0
va (VaSet
)
xt "69800,36400,74000,37400"
st "sample0"
ju 2
blo "74000,37200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sample0"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 8
suid 40,0
)
)
)
*65 (CptPort
uid 10234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10235,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,40625,75750,41375"
)
tg (CPTG
uid 10236,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10237,0
va (VaSet
)
xt "69800,40500,74000,41500"
st "sample2"
ju 2
blo "74000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sample2"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 10
suid 49,0
)
)
)
*66 (CptPort
uid 10238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10239,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,42625,75750,43375"
)
tg (CPTG
uid 10240,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10241,0
va (VaSet
)
xt "69800,42500,74000,43500"
st "sample3"
ju 2
blo "74000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sample3"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 11
suid 50,0
)
)
)
*67 (CptPort
uid 10242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10243,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,44625,75750,45375"
)
tg (CPTG
uid 10244,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10245,0
va (VaSet
)
xt "69800,44500,74000,45500"
st "sample4"
ju 2
blo "74000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sample4"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 12
suid 51,0
)
)
)
*68 (CptPort
uid 10246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10247,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,46625,75750,47375"
)
tg (CPTG
uid 10248,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10249,0
va (VaSet
)
xt "69800,46500,74000,47500"
st "sample5"
ju 2
blo "74000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sample5"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 13
suid 52,0
)
)
)
*69 (CptPort
uid 10250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10251,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,48625,75750,49375"
)
tg (CPTG
uid 10252,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10253,0
va (VaSet
)
xt "69800,48500,74000,49500"
st "sample6"
ju 2
blo "74000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sample6"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 14
suid 53,0
)
)
)
*70 (CptPort
uid 10254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10255,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,50625,75750,51375"
)
tg (CPTG
uid 10256,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10257,0
va (VaSet
)
xt "69800,50500,74000,51500"
st "sample7"
ju 2
blo "74000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sample7"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 15
suid 54,0
)
)
)
]
shape (Rectangle
uid 10259,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "59000,33000,75000,55000"
)
oxt "53000,18000,69000,40000"
ttg (MlTextGroup
uid 10260,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*71 (Text
uid 10261,0
va (VaSet
font "courier,9,1"
)
xt "59200,55000,61700,55900"
st "AD_DA"
blo "59200,55700"
tm "BdLibraryNameMgr"
)
*72 (Text
uid 10262,0
va (VaSet
font "courier,9,1"
)
xt "59200,55900,69700,56800"
st "adc128S102Controller"
blo "59200,56600"
tm "CptNameMgr"
)
*73 (Text
uid 10263,0
va (VaSet
font "courier,9,1"
)
xt "59200,56800,61700,57700"
st "I_DUT"
blo "59200,57500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10264,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10265,0
text (MLText
uid 10266,0
va (VaSet
)
xt "59000,58400,89000,61400"
st "adcBitNb       = adcBitNb          ( positive )  
clockFrequency = clockFrequency    ( real     )  
spiFrequency   = spiFrequency      ( real     )  
"
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "spiFrequency"
type "real"
value "spiFrequency"
)
]
)
viewicon (ZoomableIcon
uid 10267,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "59250,53250,60750,54750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*74 (Wire
uid 3546,0
shape (OrthoPolyLine
uid 3547,0
va (VaSet
vasetType 3
)
xt "57000,53000,58250,71000"
pts [
"58250,53000"
"57000,53000"
"57000,71000"
]
)
start &60
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3551,0
va (VaSet
font "courier,12,0"
)
xt "55000,51600,59100,53000"
st "reset"
blo "55000,52800"
tm "WireNameMgr"
)
)
on &16
)
*75 (Wire
uid 3554,0
shape (OrthoPolyLine
uid 3555,0
va (VaSet
vasetType 3
)
xt "55000,51000,58250,71000"
pts [
"58250,51000"
"55000,51000"
"55000,71000"
]
)
start &59
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3558,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3559,0
va (VaSet
font "courier,12,0"
)
xt "55000,49600,58800,51000"
st "clock"
blo "55000,50800"
tm "WireNameMgr"
)
)
on &17
)
*76 (Wire
uid 7837,0
shape (OrthoPolyLine
uid 7838,0
va (VaSet
vasetType 3
)
xt "53000,49000,58250,71000"
pts [
"58250,49000"
"53000,49000"
"53000,71000"
]
)
start &61
end &12
sat 32
eat 2
stc 0
st 0
sf 1
tg (WTG
uid 7841,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7842,0
va (VaSet
font "courier,12,0"
)
xt "51000,47600,57900,49000"
st "sampleEn"
blo "51000,48800"
tm "WireNameMgr"
)
)
on &18
)
*77 (Wire
uid 9676,0
shape (OrthoPolyLine
uid 9677,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "23000,51000,26250,71000"
pts [
"26250,51000"
"23000,51000"
"23000,71000"
]
)
start &31
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 9680,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9681,0
va (VaSet
font "courier,12,0"
)
xt "23250,49700,25350,51000"
st "IN7"
blo "23250,50700"
tm "WireNameMgr"
)
)
on &35
)
*78 (Wire
uid 9684,0
shape (OrthoPolyLine
uid 9685,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,49000,26250,71000"
pts [
"26250,49000"
"21000,49000"
"21000,71000"
]
)
start &30
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 9688,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9689,0
va (VaSet
font "courier,12,0"
)
xt "23250,47700,25350,49000"
st "IN6"
blo "23250,48700"
tm "WireNameMgr"
)
)
on &36
)
*79 (Wire
uid 9692,0
shape (OrthoPolyLine
uid 9693,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,47000,26250,71000"
pts [
"26250,47000"
"19000,47000"
"19000,71000"
]
)
start &29
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 9696,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9697,0
va (VaSet
font "courier,12,0"
)
xt "23250,45700,25350,47000"
st "IN5"
blo "23250,46700"
tm "WireNameMgr"
)
)
on &37
)
*80 (Wire
uid 9700,0
shape (OrthoPolyLine
uid 9701,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "17000,45000,26250,71000"
pts [
"26250,45000"
"17000,45000"
"17000,71000"
]
)
start &28
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 9704,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9705,0
va (VaSet
font "courier,12,0"
)
xt "23250,43700,25350,45000"
st "IN4"
blo "23250,44700"
tm "WireNameMgr"
)
)
on &38
)
*81 (Wire
uid 9708,0
shape (OrthoPolyLine
uid 9709,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "15000,43000,26250,71000"
pts [
"26250,43000"
"15000,43000"
"15000,71000"
]
)
start &27
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 9712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9713,0
va (VaSet
font "courier,12,0"
)
xt "23250,41700,25350,43000"
st "IN3"
blo "23250,42700"
tm "WireNameMgr"
)
)
on &39
)
*82 (Wire
uid 9716,0
shape (OrthoPolyLine
uid 9717,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,41000,26250,71000"
pts [
"26250,41000"
"13000,41000"
"13000,71000"
]
)
start &26
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 9720,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9721,0
va (VaSet
font "courier,12,0"
)
xt "23250,39700,25350,41000"
st "IN2"
blo "23250,40700"
tm "WireNameMgr"
)
)
on &40
)
*83 (Wire
uid 9724,0
shape (OrthoPolyLine
uid 9725,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "11000,39000,26250,71000"
pts [
"26250,39000"
"11000,39000"
"11000,71000"
]
)
start &25
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 9728,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9729,0
va (VaSet
font "courier,12,0"
)
xt "23250,37700,25350,39000"
st "IN1"
blo "23250,38700"
tm "WireNameMgr"
)
)
on &41
)
*84 (Wire
uid 9732,0
shape (OrthoPolyLine
uid 9733,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,37000,26250,71000"
pts [
"26250,37000"
"9000,37000"
"9000,71000"
]
)
start &20
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 9736,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9737,0
va (VaSet
font "courier,12,0"
)
xt "23250,35700,25350,37000"
st "IN0"
blo "23250,36700"
tm "WireNameMgr"
)
)
on &42
)
*85 (Wire
uid 9810,0
shape (OrthoPolyLine
uid 9811,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75750,51000,79000,71000"
pts [
"75750,51000"
"79000,51000"
"79000,71000"
]
)
start &70
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 9814,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9815,0
va (VaSet
font "courier,12,0"
)
xt "77750,49700,82650,51000"
st "sample7"
blo "77750,50700"
tm "WireNameMgr"
)
)
on &43
)
*86 (Wire
uid 9818,0
shape (OrthoPolyLine
uid 9819,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75750,49000,81000,71000"
pts [
"75750,49000"
"81000,49000"
"81000,71000"
]
)
start &69
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 9822,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9823,0
va (VaSet
font "courier,12,0"
)
xt "77750,47700,82650,49000"
st "sample6"
blo "77750,48700"
tm "WireNameMgr"
)
)
on &44
)
*87 (Wire
uid 9826,0
shape (OrthoPolyLine
uid 9827,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75750,47000,83000,71000"
pts [
"75750,47000"
"83000,47000"
"83000,71000"
]
)
start &68
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 9830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9831,0
va (VaSet
font "courier,12,0"
)
xt "77750,45700,82650,47000"
st "sample5"
blo "77750,46700"
tm "WireNameMgr"
)
)
on &45
)
*88 (Wire
uid 9834,0
shape (OrthoPolyLine
uid 9835,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75750,45000,85000,71000"
pts [
"75750,45000"
"85000,45000"
"85000,71000"
]
)
start &67
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 9838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9839,0
va (VaSet
font "courier,12,0"
)
xt "77750,43700,82650,45000"
st "sample4"
blo "77750,44700"
tm "WireNameMgr"
)
)
on &46
)
*89 (Wire
uid 9842,0
shape (OrthoPolyLine
uid 9843,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75750,43000,87000,71000"
pts [
"75750,43000"
"87000,43000"
"87000,71000"
]
)
start &66
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 9846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9847,0
va (VaSet
font "courier,12,0"
)
xt "77750,41700,82650,43000"
st "sample3"
blo "77750,42700"
tm "WireNameMgr"
)
)
on &47
)
*90 (Wire
uid 9850,0
shape (OrthoPolyLine
uid 9851,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75750,41000,89000,71000"
pts [
"75750,41000"
"89000,41000"
"89000,71000"
]
)
start &65
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 9854,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9855,0
va (VaSet
font "courier,12,0"
)
xt "77750,39700,82650,41000"
st "sample2"
blo "77750,40700"
tm "WireNameMgr"
)
)
on &48
)
*91 (Wire
uid 9858,0
shape (OrthoPolyLine
uid 9859,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75750,39000,91000,71000"
pts [
"75750,39000"
"91000,39000"
"91000,71000"
]
)
start &63
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 9862,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9863,0
va (VaSet
font "courier,12,0"
)
xt "77750,37700,82650,39000"
st "sample1"
blo "77750,38700"
tm "WireNameMgr"
)
)
on &49
)
*92 (Wire
uid 9866,0
shape (OrthoPolyLine
uid 9867,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75750,37000,93000,71000"
pts [
"75750,37000"
"93000,37000"
"93000,71000"
]
)
start &64
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 9870,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9871,0
va (VaSet
font "courier,12,0"
)
xt "77750,35700,82650,37000"
st "sample0"
blo "77750,36700"
tm "WireNameMgr"
)
)
on &50
)
*93 (Wire
uid 9874,0
shape (OrthoPolyLine
uid 9875,0
va (VaSet
vasetType 3
)
xt "43750,37000,58250,37000"
pts [
"43750,37000"
"58250,37000"
]
)
start &22
end &62
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 9876,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9877,0
va (VaSet
font "courier,12,0"
)
xt "45750,35700,48550,37000"
st "CS_n"
blo "45750,36700"
tm "WireNameMgr"
)
)
on &51
)
*94 (Wire
uid 9880,0
shape (OrthoPolyLine
uid 9881,0
va (VaSet
vasetType 3
)
xt "43750,39000,58250,39000"
pts [
"43750,39000"
"58250,39000"
]
)
start &23
end &58
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 9882,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9883,0
va (VaSet
font "courier,12,0"
)
xt "45750,37700,48550,39000"
st "SCLK"
blo "45750,38700"
tm "WireNameMgr"
)
)
on &52
)
*95 (Wire
uid 9886,0
shape (OrthoPolyLine
uid 9887,0
va (VaSet
vasetType 3
)
xt "43750,41000,58250,41000"
pts [
"43750,41000"
"58250,41000"
]
)
start &24
end &56
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 9888,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9889,0
va (VaSet
font "courier,12,0"
)
xt "45750,39700,47850,41000"
st "DIN"
blo "45750,40700"
tm "WireNameMgr"
)
)
on &53
)
*96 (Wire
uid 9892,0
shape (OrthoPolyLine
uid 9893,0
va (VaSet
vasetType 3
)
xt "43750,43000,58250,43000"
pts [
"43750,43000"
"58250,43000"
]
)
start &21
end &57
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 9894,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9895,0
va (VaSet
font "courier,12,0"
)
xt "45750,41700,48550,43000"
st "DOUT"
blo "45750,42700"
tm "WireNameMgr"
)
)
on &54
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *97 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
uid 1297,0
va (VaSet
font "courier,9,1"
)
xt "-7000,19600,600,20800"
st "Package List"
blo "-7000,20600"
)
*99 (MLText
uid 1298,0
va (VaSet
)
xt "-7000,20800,11600,23800"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
uid 191,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,0,31000,1200"
st "Compiler Directives"
blo "20000,1000"
)
*101 (Text
uid 192,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,1400,33000,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*102 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,2800,32000,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*103 (Text
uid 194,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,5600,33500,6800"
st "Post-module directives:"
blo "20000,6600"
)
*104 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*105 (Text
uid 196,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,7200,33200,8400"
st "End-module directives:"
blo "20000,8200"
)
*106 (MLText
uid 197,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1985,154,3284,1144"
viewArea "-8647,18006,104199,104109"
cachedDiagramExtent "-7000,0,102000,93000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ippsion.hevs.ch\\PREA309_HPLJ3005DN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 595
paperHeight 842
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4  (210mm x 297mm)"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 67
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,19000"
lastUid 10267,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,12,0"
)
xt "200,200,3000,1500"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,9,1"
)
xt "150,900,4150,2100"
st "Panel0"
blo "150,1900"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
va (VaSet
font "courier,9,1"
)
xt "1500,2550,6900,3750"
st "<library>"
blo "1500,3550"
tm "BdLibraryNameMgr"
)
*108 (Text
va (VaSet
font "courier,9,1"
)
xt "1500,3750,6300,4950"
st "<block>"
blo "1500,4750"
tm "BlkNameMgr"
)
*109 (Text
va (VaSet
font "courier,9,1"
)
xt "1500,4950,4000,6150"
st "U_0"
blo "1500,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
va (VaSet
font "courier,12,1"
)
xt "-100,3000,5600,4400"
st "Library"
blo "-100,4200"
)
*111 (Text
va (VaSet
font "courier,12,1"
)
xt "-100,4400,11600,5800"
st "MWComponent"
blo "-100,5600"
)
*112 (Text
va (VaSet
font "courier,12,1"
)
xt "-100,5800,3600,7200"
st "U_0"
blo "-100,7000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
va (VaSet
font "courier,12,1"
)
xt "-350,2550,5350,3950"
st "Library"
blo "-350,3750"
tm "BdLibraryNameMgr"
)
*114 (Text
va (VaSet
font "courier,12,1"
)
xt "-350,3950,10550,5350"
st "SaComponent"
blo "-350,5150"
tm "CptNameMgr"
)
*115 (Text
va (VaSet
font "courier,12,1"
)
xt "-350,5350,3350,6750"
st "U_0"
blo "-350,6550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-600,8250,900,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
va (VaSet
font "courier,12,1"
)
xt "-850,2550,4850,3950"
st "Library"
blo "-850,3750"
)
*117 (Text
va (VaSet
font "courier,12,1"
)
xt "-850,3950,11250,5350"
st "VhdlComponent"
blo "-850,5150"
)
*118 (Text
va (VaSet
font "courier,12,1"
)
xt "-850,5350,2850,6750"
st "U_0"
blo "-850,6550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
va (VaSet
font "courier,12,1"
)
xt "-1600,2550,4100,3950"
st "Library"
blo "-1600,3750"
)
*120 (Text
va (VaSet
font "courier,12,1"
)
xt "-1600,3950,12300,5350"
st "VerilogComponent"
blo "-1600,5150"
)
*121 (Text
va (VaSet
font "courier,12,1"
)
xt "-1600,5350,2100,6750"
st "U_0"
blo "-1600,6550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
va (VaSet
font "courier,9,1"
)
xt "2950,3400,5350,4600"
st "eb1"
blo "2950,4400"
tm "HdlTextNameMgr"
)
*123 (Text
va (VaSet
font "courier,9,1"
)
xt "2950,4600,4150,5800"
st "1"
blo "2950,5600"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2600,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "courier,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "courier,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "courier,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "courier,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,5900,1400"
st "bundle0"
blo "0,1200"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,12,0"
)
xt "0,1400,1400,2700"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5400,1000"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1200,10800,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "-2950,-1500,14450,-500"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "-150,300,1250,1500"
st "1"
blo "-150,1300"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*124 (Text
va (VaSet
font "courier,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*125 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "-1800,-1500,9000,-500"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "-150,300,1250,1500"
st "1"
blo "-150,1300"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
va (VaSet
font "courier,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*127 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,750,3400,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,750,3400,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "-7000,25800,-1600,26800"
st "Declarations"
blo "-7000,26600"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "-7000,27000,-4300,28000"
st "Ports:"
blo "-7000,27800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "courier,8,1"
)
xt "-7000,26800,-3200,27800"
st "Pre User:"
blo "-7000,27600"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-5000,27800,23800,39800"
st "constant clockFrequency: real := 100.0E6;
constant spiFrequency: real := 10.0E6;
constant samplingFrequency: real := 48.0E3;

constant adcBitNb: positive := 12;

--constant inputOffset: integer := 0;
--constant inputShiftBitNb: natural := 0;
--constant ddsBitNb: positive := 7;
--constant ddsStep: positive := 22;
--Tscki = Tclk/ddsStep*(2^ddsBitNb - 1)
--nb Tscki per sample = 8Tscki/BCK*48BCK/Sample"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "-7000,27000,100,28000"
st "Diagram Signals:"
blo "-7000,27800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "-7000,27000,-2300,28000"
st "Post User:"
blo "-7000,27800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-5000,41400,-5000,41400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 118,0
usingSuid 1
emptyRow *128 (LEmptyRow
)
uid 3310,0
optionalChildren [
*129 (RefLabelRowHdr
)
*130 (TitleRowHdr
)
*131 (FilterRowHdr
)
*132 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*133 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*134 (GroupColHdr
tm "GroupColHdrMgr"
)
*135 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*136 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*137 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*138 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*139 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*140 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*141 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 12
suid 17,0
)
)
uid 3600,0
)
*142 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 11
suid 18,0
)
)
uid 3602,0
)
*143 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sampleEn"
t "std_ulogic"
o 13
suid 88,0
)
)
uid 8009,0
)
*144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IN7"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 12
suid 99,0
)
)
uid 9896,0
)
*145 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IN6"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 13
suid 100,0
)
)
uid 9898,0
)
*146 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IN5"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 14
suid 101,0
)
)
uid 9900,0
)
*147 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IN4"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 15
suid 102,0
)
)
uid 9902,0
)
*148 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IN3"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 16
suid 103,0
)
)
uid 9904,0
)
*149 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IN2"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 17
suid 104,0
)
)
uid 9906,0
)
*150 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IN1"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 18
suid 105,0
)
)
uid 9908,0
)
*151 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IN0"
t "unsigned"
b "(adcBitNb-1 DOWNTO 0)"
o 19
suid 106,0
)
)
uid 9910,0
)
*152 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sample7"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 12
suid 107,0
)
)
uid 9912,0
)
*153 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sample6"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 13
suid 108,0
)
)
uid 9914,0
)
*154 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sample5"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 14
suid 109,0
)
)
uid 9916,0
)
*155 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sample4"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 15
suid 110,0
)
)
uid 9918,0
)
*156 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sample3"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 16
suid 111,0
)
)
uid 9920,0
)
*157 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sample2"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 17
suid 112,0
)
)
uid 9922,0
)
*158 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sample1"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 18
suid 113,0
)
)
uid 9924,0
)
*159 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sample0"
t "unsigned"
b "(adcBitNb-1 downto 0)"
o 19
suid 114,0
)
)
uid 9926,0
)
*160 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CS_n"
t "std_ulogic"
o 20
suid 115,0
)
)
uid 9928,0
)
*161 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SCLK"
t "std_ulogic"
o 21
suid 116,0
)
)
uid 9930,0
)
*162 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DIN"
t "std_ulogic"
o 22
suid 117,0
)
)
uid 9932,0
)
*163 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DOUT"
t "std_ulogic"
o 23
suid 118,0
)
)
uid 9934,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3323,0
optionalChildren [
*164 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *165 (MRCItem
litem &128
pos 23
dimension 20
)
uid 3325,0
optionalChildren [
*166 (MRCItem
litem &129
pos 0
dimension 20
uid 3326,0
)
*167 (MRCItem
litem &130
pos 1
dimension 23
uid 3327,0
)
*168 (MRCItem
litem &131
pos 2
hidden 1
dimension 20
uid 3328,0
)
*169 (MRCItem
litem &141
pos 1
dimension 20
uid 3601,0
)
*170 (MRCItem
litem &142
pos 0
dimension 20
uid 3603,0
)
*171 (MRCItem
litem &143
pos 2
dimension 20
uid 8010,0
)
*172 (MRCItem
litem &144
pos 3
dimension 20
uid 9897,0
)
*173 (MRCItem
litem &145
pos 4
dimension 20
uid 9899,0
)
*174 (MRCItem
litem &146
pos 5
dimension 20
uid 9901,0
)
*175 (MRCItem
litem &147
pos 6
dimension 20
uid 9903,0
)
*176 (MRCItem
litem &148
pos 7
dimension 20
uid 9905,0
)
*177 (MRCItem
litem &149
pos 8
dimension 20
uid 9907,0
)
*178 (MRCItem
litem &150
pos 9
dimension 20
uid 9909,0
)
*179 (MRCItem
litem &151
pos 10
dimension 20
uid 9911,0
)
*180 (MRCItem
litem &152
pos 11
dimension 20
uid 9913,0
)
*181 (MRCItem
litem &153
pos 12
dimension 20
uid 9915,0
)
*182 (MRCItem
litem &154
pos 13
dimension 20
uid 9917,0
)
*183 (MRCItem
litem &155
pos 14
dimension 20
uid 9919,0
)
*184 (MRCItem
litem &156
pos 15
dimension 20
uid 9921,0
)
*185 (MRCItem
litem &157
pos 16
dimension 20
uid 9923,0
)
*186 (MRCItem
litem &158
pos 17
dimension 20
uid 9925,0
)
*187 (MRCItem
litem &159
pos 18
dimension 20
uid 9927,0
)
*188 (MRCItem
litem &160
pos 19
dimension 20
uid 9929,0
)
*189 (MRCItem
litem &161
pos 20
dimension 20
uid 9931,0
)
*190 (MRCItem
litem &162
pos 21
dimension 20
uid 9933,0
)
*191 (MRCItem
litem &163
pos 22
dimension 20
uid 9935,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 3329,0
optionalChildren [
*192 (MRCItem
litem &132
pos 0
dimension 20
uid 3330,0
)
*193 (MRCItem
litem &134
pos 1
dimension 50
uid 3331,0
)
*194 (MRCItem
litem &135
pos 2
dimension 100
uid 3332,0
)
*195 (MRCItem
litem &136
pos 3
dimension 50
uid 3333,0
)
*196 (MRCItem
litem &137
pos 4
dimension 100
uid 3334,0
)
*197 (MRCItem
litem &138
pos 5
dimension 100
uid 3335,0
)
*198 (MRCItem
litem &139
pos 6
dimension 50
uid 3336,0
)
*199 (MRCItem
litem &140
pos 7
dimension 80
uid 3337,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3324,0
vaOverrides [
]
)
]
)
uid 3309,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *200 (LEmptyRow
)
uid 3339,0
optionalChildren [
*201 (RefLabelRowHdr
)
*202 (TitleRowHdr
)
*203 (FilterRowHdr
)
*204 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*205 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*206 (GroupColHdr
tm "GroupColHdrMgr"
)
*207 (NameColHdr
tm "GenericNameColHdrMgr"
)
*208 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*209 (InitColHdr
tm "GenericValueColHdrMgr"
)
*210 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*211 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 3351,0
optionalChildren [
*212 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *213 (MRCItem
litem &200
pos 0
dimension 20
)
uid 3353,0
optionalChildren [
*214 (MRCItem
litem &201
pos 0
dimension 20
uid 3354,0
)
*215 (MRCItem
litem &202
pos 1
dimension 23
uid 3355,0
)
*216 (MRCItem
litem &203
pos 2
hidden 1
dimension 20
uid 3356,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 3357,0
optionalChildren [
*217 (MRCItem
litem &204
pos 0
dimension 20
uid 3358,0
)
*218 (MRCItem
litem &206
pos 1
dimension 50
uid 3359,0
)
*219 (MRCItem
litem &207
pos 2
dimension 100
uid 3360,0
)
*220 (MRCItem
litem &208
pos 3
dimension 100
uid 3361,0
)
*221 (MRCItem
litem &209
pos 4
dimension 50
uid 3362,0
)
*222 (MRCItem
litem &210
pos 5
dimension 50
uid 3363,0
)
*223 (MRCItem
litem &211
pos 6
dimension 80
uid 3364,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 3352,0
vaOverrides [
]
)
]
)
uid 3338,0
type 1
)
activeModelName "BlockDiag"
)
