// Seed: 3390173440
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    output logic id_6,
    output id_7,
    output reg id_8,
    output wire id_9
);
  type_17(
      id_9[1], 1, id_6
  );
  logic id_10;
  always @(~id_1 or negedge id_0) if (1'b0) id_8 <= id_10 && id_3;
endmodule
