#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jan 14 07:52:05 2022
# Process ID: 12848
# Current directory: C:/home/github/LogicDesign/Final/TopMaster
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15052 C:\home\github\LogicDesign\Final\TopMaster\TopMaster.xpr
# Log file: C:/home/github/LogicDesign/Final/TopMaster/vivado.log
# Journal file: C:/home/github/LogicDesign/Final/TopMaster\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/home/github/LogicDesign/Final/TopMaster/TopMaster.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.848 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'ConvKernel_T' [C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/ConvKernel_T.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'Convolution_Layer_T' [C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/Convolution_Layer_T.v:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ConvKernel_T()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sim_1/new/ConvKernel_T.v
	(Active) Duplicate found at line 1 of file C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/ConvKernel_T.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Convolution_Layer_T()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sim_1/new/Convolution_Layer_T.v
	(Active) Duplicate found at line 1 of file C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/Convolution_Layer_T.v
[Fri Jan 14 08:01:06 2022] Launched synth_1...
Run output will be captured here: C:/home/github/LogicDesign/Final/TopMaster/TopMaster.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 6
[Fri Jan 14 08:03:36 2022] Launched synth_1...
Run output will be captured here: C:/home/github/LogicDesign/Final/TopMaster/TopMaster.runs/synth_1/runme.log
[Fri Jan 14 08:03:36 2022] Launched impl_1...
Run output will be captured here: C:/home/github/LogicDesign/Final/TopMaster/TopMaster.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1185.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1265.258 ; gain = 0.340
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1265.258 ; gain = 0.340
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1671.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1777.914 ; gain = 759.066
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
place_ports {data_to_slave_o[0]} J1
place_ports {data_to_slave_o[1]} L2
place_ports {data_to_slave_o[2]} J2
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_to_slave_o[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_to_slave_o[2]} {data_to_slave_o[1]} {data_to_slave_o[0]}]]
place_ports ack N2
place_ports clk W5
place_ports notice_master U16
place_ports request2s L3
place_ports rst_n U18
place_ports valid J3
set_property IOSTANDARD LVCMOS33 [get_ports [list ack]]
set_property IOSTANDARD LVCMOS33 [get_ports [list ack]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list notice_master]]
set_property IOSTANDARD LVCMOS33 [get_ports [list request2s]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_n]]
file mkdir C:/home/github/LogicDesign/Final/TopMaster/TopMaster.srcs/constrs_1/new
close [ open C:/home/github/LogicDesign/Final/TopMaster/TopMaster.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 C:/home/github/LogicDesign/Final/TopMaster/TopMaster.srcs/constrs_1/new/constraints.xdc
set_property target_constrs_file C:/home/github/LogicDesign/Final/TopMaster/TopMaster.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
set_property IOSTANDARD LVCMOS33 [get_ports [list valid]]
save_constraints -force
ERROR: [Common 17-53] User Exception: A file was added to constraint set constrs_1 after the  implementation design was open. Doing "Save Constraints" will overwrite these files. Use "Save Constraints As" to avoid losing any data on disk.
save_constraints_as constrs_2
set_property constrset constrs_2 [get_runs synth_1]
set_property constrset constrs_2 [get_runs impl_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jan 14 08:11:12 2022] Launched synth_1...
Run output will be captured here: C:/home/github/LogicDesign/Final/TopMaster/TopMaster.runs/synth_1/runme.log
[Fri Jan 14 08:11:12 2022] Launched impl_1...
Run output will be captured here: C:/home/github/LogicDesign/Final/TopMaster/TopMaster.runs/impl_1/runme.log
set_property {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} {} [get_runs synth_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jan 14 08:13:18 2022] Launched synth_1...
Run output will be captured here: C:/home/github/LogicDesign/Final/TopMaster/TopMaster.runs/synth_1/runme.log
[Fri Jan 14 08:13:18 2022] Launched impl_1...
Run output will be captured here: C:/home/github/LogicDesign/Final/TopMaster/TopMaster.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2002.066 ; gain = 2.230
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711944A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3563.270 ; gain = 1561.203
set_property PROGRAM.FILE {C:/home/github/LogicDesign/Final/TopMaster/TopMaster.runs/impl_1/TopMaster.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/home/github/LogicDesign/Final/TopMaster/TopMaster.runs/impl_1/TopMaster.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
