// Seed: 141073561
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout uwire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_7 = -1 == id_6;
  logic [7:0][1 : 1] id_8;
  assign id_2 = id_5;
  assign id_8[((-1))] = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output logic [7:0] id_4;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_5,
      id_6,
      id_5
  );
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_13;
  wire id_14 = id_6 - id_1 + id_7 ^ -1;
  assign id_4[-1] = 1;
endmodule
