module traffic_light_tb();

    // Testbench signals
    reg clk;                // Clock signal
    reg reset;              // Reset signal
    wire red, green, yellow; // Outputs for traffic lights

    // Instantiate the traffic_light_fsm module
    traffic_light uut (
        .clk(clk),
        .reset(reset),
        .red(red),
        .green(green),
        .yellow(yellow)
    );

    // Clock generation: 10 time units period
    always #5 clk = ~clk;

    // Test sequence
    initial begin
        // Initialize inputs
        clk = 0;
        reset = 1;

        // Apply reset
        #10 reset = 0;

        // Monitor outputs
        $monitor("Time: %0t | Red: %b | Green: %b | Yellow: %b", $time, red, green, yellow);

        // Run simulation for 100 time units
        #100;
        $finish;
    end

endmodule
