{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1378348897107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1378348897108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 04 23:41:36 2013 " "Processing started: Wed Sep 04 23:41:36 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1378348897108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1378348897108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1378348897108 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1378348897789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sites/dropbox/temporaria/trabalho_microprocessadores/processador_pires/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sites/dropbox/temporaria/trabalho_microprocessadores/processador_pires/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ula_descrita " "Found design unit 1: ULA-ula_descrita" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378348898802 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378348898802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378348898802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sites/dropbox/temporaria/trabalho_microprocessadores/processador_pires/rom/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sites/dropbox/temporaria/trabalho_microprocessadores/processador_pires/rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "../ROM/ROM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ROM/ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378348898810 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../ROM/ROM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ROM/ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378348898810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378348898810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sites/dropbox/temporaria/trabalho_microprocessadores/processador_pires/registrador/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sites/dropbox/temporaria/trabalho_microprocessadores/processador_pires/registrador/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-reg8b " "Found design unit 1: registrador-reg8b" {  } { { "../registrador/registrador.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/registrador/registrador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378348898815 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "../registrador/registrador.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/registrador/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378348898815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378348898815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sites/dropbox/temporaria/trabalho_microprocessadores/processador_pires/ram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sites/dropbox/temporaria/trabalho_microprocessadores/processador_pires/ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378348898847 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378348898847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378348898847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sites/dropbox/temporaria/trabalho_microprocessadores/processador_pires/controle/controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sites/dropbox/temporaria/trabalho_microprocessadores/processador_pires/controle/controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-maquina_estados " "Found design unit 1: controle-maquina_estados" {  } { { "../Controle/controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378348898851 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "../Controle/controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378348898851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378348898851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sites/dropbox/temporaria/trabalho_microprocessadores/processador_pires/bloco_dados/bloco_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sites/dropbox/temporaria/trabalho_microprocessadores/processador_pires/bloco_dados/bloco_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bloco_dados-ligacoes " "Found design unit 1: bloco_dados-ligacoes" {  } { { "../Bloco_dados/bloco_dados.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378348898855 ""} { "Info" "ISGN_ENTITY_NAME" "1 bloco_dados " "Found entity 1: bloco_dados" {  } { { "../Bloco_dados/bloco_dados.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378348898855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378348898855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-processador_pires " "Found design unit 1: top_level-processador_pires" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378348898860 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378348898860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378348898860 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1378348898952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloco_dados bloco_dados:bloco " "Elaborating entity \"bloco_dados\" for hierarchy \"bloco_dados:bloco\"" {  } { { "top_level.vhd" "bloco" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378348898983 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_B bloco_dados.vhd(106) " "VHDL Process Statement warning at bloco_dados.vhd(106): signal \"s_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Bloco_dados/bloco_dados.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1378348898987 "|top_level|bloco_dados:bloco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador bloco_dados:bloco\|registrador:RegA " "Elaborating entity \"registrador\" for hierarchy \"bloco_dados:bloco\|registrador:RegA\"" {  } { { "../Bloco_dados/bloco_dados.vhd" "RegA" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378348898993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA bloco_dados:bloco\|ULA:ULA1 " "Elaborating entity \"ULA\" for hierarchy \"bloco_dados:bloco\|ULA:ULA1\"" {  } { { "../Bloco_dados/bloco_dados.vhd" "ULA1" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378348899010 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ULA.vhd(35) " "VHDL Process Statement warning at ULA.vhd(35): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1378348899015 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_mult ULA.vhd(35) " "VHDL Process Statement warning at ULA.vhd(35): inferring latch(es) for signal or variable \"temp_mult\", which holds its previous value in one or more paths through the process" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1378348899015 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z ULA.vhd(71) " "VHDL Process Statement warning at ULA.vhd(71): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1378348899016 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "N ULA.vhd(71) " "VHDL Process Statement warning at ULA.vhd(71): inferring latch(es) for signal or variable \"N\", which holds its previous value in one or more paths through the process" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1378348899016 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida ULA.vhd(71) " "VHDL Process Statement warning at ULA.vhd(71): inferring latch(es) for signal or variable \"saida\", which holds its previous value in one or more paths through the process" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1378348899016 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] ULA.vhd(71) " "Inferred latch for \"saida\[0\]\" at ULA.vhd(71)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899016 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] ULA.vhd(71) " "Inferred latch for \"saida\[1\]\" at ULA.vhd(71)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899016 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] ULA.vhd(71) " "Inferred latch for \"saida\[2\]\" at ULA.vhd(71)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899016 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] ULA.vhd(71) " "Inferred latch for \"saida\[3\]\" at ULA.vhd(71)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899016 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] ULA.vhd(71) " "Inferred latch for \"saida\[4\]\" at ULA.vhd(71)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899016 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] ULA.vhd(71) " "Inferred latch for \"saida\[5\]\" at ULA.vhd(71)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899016 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] ULA.vhd(71) " "Inferred latch for \"saida\[6\]\" at ULA.vhd(71)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899016 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] ULA.vhd(71) " "Inferred latch for \"saida\[7\]\" at ULA.vhd(71)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899016 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N ULA.vhd(71) " "Inferred latch for \"N\" at ULA.vhd(71)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899016 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z ULA.vhd(71) " "Inferred latch for \"Z\" at ULA.vhd(71)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899017 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[0\] ULA.vhd(35) " "Inferred latch for \"temp_mult\[0\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899017 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[1\] ULA.vhd(35) " "Inferred latch for \"temp_mult\[1\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899017 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[2\] ULA.vhd(35) " "Inferred latch for \"temp_mult\[2\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899017 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[3\] ULA.vhd(35) " "Inferred latch for \"temp_mult\[3\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899017 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[4\] ULA.vhd(35) " "Inferred latch for \"temp_mult\[4\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899017 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[5\] ULA.vhd(35) " "Inferred latch for \"temp_mult\[5\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899017 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[6\] ULA.vhd(35) " "Inferred latch for \"temp_mult\[6\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899017 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[7\] ULA.vhd(35) " "Inferred latch for \"temp_mult\[7\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899017 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[8\] ULA.vhd(35) " "Inferred latch for \"temp_mult\[8\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899017 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[9\] ULA.vhd(35) " "Inferred latch for \"temp_mult\[9\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899018 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[10\] ULA.vhd(35) " "Inferred latch for \"temp_mult\[10\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899018 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[11\] ULA.vhd(35) " "Inferred latch for \"temp_mult\[11\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899018 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[12\] ULA.vhd(35) " "Inferred latch for \"temp_mult\[12\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899018 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[13\] ULA.vhd(35) " "Inferred latch for \"temp_mult\[13\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899018 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[14\] ULA.vhd(35) " "Inferred latch for \"temp_mult\[14\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899018 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[15\] ULA.vhd(35) " "Inferred latch for \"temp_mult\[15\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899018 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ULA.vhd(35) " "Inferred latch for \"temp\[0\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899018 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ULA.vhd(35) " "Inferred latch for \"temp\[1\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899018 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ULA.vhd(35) " "Inferred latch for \"temp\[2\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899018 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ULA.vhd(35) " "Inferred latch for \"temp\[3\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899018 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ULA.vhd(35) " "Inferred latch for \"temp\[4\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899018 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ULA.vhd(35) " "Inferred latch for \"temp\[5\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899019 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ULA.vhd(35) " "Inferred latch for \"temp\[6\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899019 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ULA.vhd(35) " "Inferred latch for \"temp\[7\]\" at ULA.vhd(35)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899019 "|top_level|bloco_dados:bloco|ULA:ULA1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM bloco_dados:bloco\|ROM:ROM1 " "Elaborating entity \"ROM\" for hierarchy \"bloco_dados:bloco\|ROM:ROM1\"" {  } { { "../Bloco_dados/bloco_dados.vhd" "ROM1" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378348899021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bloco_dados:bloco\|ROM:ROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bloco_dados:bloco\|ROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "../ROM/ROM.vhd" "altsyncram_component" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ROM/ROM.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378348899150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_dados:bloco\|ROM:ROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bloco_dados:bloco\|ROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "../ROM/ROM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ROM/ROM.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1378348899153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_dados:bloco\|ROM:ROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"bloco_dados:bloco\|ROM:ROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_mem.mif " "Parameter \"init_file\" = \"ROM_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899153 ""}  } { { "../ROM/ROM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ROM/ROM.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1378348899153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tm81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tm81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tm81 " "Found entity 1: altsyncram_tm81" {  } { { "db/altsyncram_tm81.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/db/altsyncram_tm81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378348899287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378348899287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tm81 bloco_dados:bloco\|ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_tm81:auto_generated " "Elaborating entity \"altsyncram_tm81\" for hierarchy \"bloco_dados:bloco\|ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_tm81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378348899288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM bloco_dados:bloco\|RAM:RAM1 " "Elaborating entity \"RAM\" for hierarchy \"bloco_dados:bloco\|RAM:RAM1\"" {  } { { "../Bloco_dados/bloco_dados.vhd" "RAM1" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378348899295 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM_IN RAM.vhd(121) " "VHDL Process Statement warning at RAM.vhd(121): signal \"RAM_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1378348899297 "|top_level|bloco_dados:bloco|RAM:RAM1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RAM_OUT RAM.vhd(114) " "VHDL Process Statement warning at RAM.vhd(114): inferring latch(es) for signal or variable \"RAM_OUT\", which holds its previous value in one or more paths through the process" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1378348899297 "|top_level|bloco_dados:bloco|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_OUT\[0\] RAM.vhd(114) " "Inferred latch for \"RAM_OUT\[0\]\" at RAM.vhd(114)" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899297 "|top_level|bloco_dados:bloco|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_OUT\[1\] RAM.vhd(114) " "Inferred latch for \"RAM_OUT\[1\]\" at RAM.vhd(114)" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899297 "|top_level|bloco_dados:bloco|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_OUT\[2\] RAM.vhd(114) " "Inferred latch for \"RAM_OUT\[2\]\" at RAM.vhd(114)" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899297 "|top_level|bloco_dados:bloco|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_OUT\[3\] RAM.vhd(114) " "Inferred latch for \"RAM_OUT\[3\]\" at RAM.vhd(114)" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899297 "|top_level|bloco_dados:bloco|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_OUT\[4\] RAM.vhd(114) " "Inferred latch for \"RAM_OUT\[4\]\" at RAM.vhd(114)" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899297 "|top_level|bloco_dados:bloco|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_OUT\[5\] RAM.vhd(114) " "Inferred latch for \"RAM_OUT\[5\]\" at RAM.vhd(114)" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899297 "|top_level|bloco_dados:bloco|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_OUT\[6\] RAM.vhd(114) " "Inferred latch for \"RAM_OUT\[6\]\" at RAM.vhd(114)" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899297 "|top_level|bloco_dados:bloco|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_OUT\[7\] RAM.vhd(114) " "Inferred latch for \"RAM_OUT\[7\]\" at RAM.vhd(114)" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378348899297 "|top_level|bloco_dados:bloco|RAM:RAM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bloco_dados:bloco\|RAM:RAM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bloco_dados:bloco\|RAM:RAM1\|altsyncram:altsyncram_component\"" {  } { { "../RAM/RAM.vhd" "altsyncram_component" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378348899313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_dados:bloco\|RAM:RAM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bloco_dados:bloco\|RAM:RAM1\|altsyncram:altsyncram_component\"" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1378348899316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_dados:bloco\|RAM:RAM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"bloco_dados:bloco\|RAM:RAM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378348899317 ""}  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1378348899317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pa1 " "Found entity 1: altsyncram_5pa1" {  } { { "db/altsyncram_5pa1.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/db/altsyncram_5pa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378348899416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378348899416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pa1 bloco_dados:bloco\|RAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_5pa1:auto_generated " "Elaborating entity \"altsyncram_5pa1\" for hierarchy \"bloco_dados:bloco\|RAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_5pa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378348899417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:controlador " "Elaborating entity \"controle\" for hierarchy \"controle:controlador\"" {  } { { "top_level.vhd" "controlador" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378348899422 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG\[2\] GND " "Pin \"DEBUG\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|DEBUG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG\[3\] GND " "Pin \"DEBUG\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|DEBUG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG\[4\] GND " "Pin \"DEBUG\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|DEBUG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG\[5\] GND " "Pin \"DEBUG\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|DEBUG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG\[6\] GND " "Pin \"DEBUG\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|DEBUG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG\[7\] GND " "Pin \"DEBUG\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|DEBUG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[0\] GND " "Pin \"A\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[1\] GND " "Pin \"A\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[2\] GND " "Pin \"A\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[3\] GND " "Pin \"A\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[4\] GND " "Pin \"A\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[5\] GND " "Pin \"A\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[6\] GND " "Pin \"A\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[7\] GND " "Pin \"A\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] GND " "Pin \"B\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[3\] GND " "Pin \"B\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[4\] GND " "Pin \"B\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[5\] GND " "Pin \"B\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[6\] GND " "Pin \"B\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[7\] GND " "Pin \"B\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378348900763 "|top_level|B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1378348900763 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1378348900898 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1378348901151 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1378348901151 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAM_IN\[0\] " "No output dependent on input pin \"RAM_IN\[0\]\"" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1378348901255 "|top_level|RAM_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAM_IN\[1\] " "No output dependent on input pin \"RAM_IN\[1\]\"" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1378348901255 "|top_level|RAM_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAM_IN\[2\] " "No output dependent on input pin \"RAM_IN\[2\]\"" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1378348901255 "|top_level|RAM_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAM_IN\[3\] " "No output dependent on input pin \"RAM_IN\[3\]\"" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1378348901255 "|top_level|RAM_IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAM_IN\[4\] " "No output dependent on input pin \"RAM_IN\[4\]\"" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1378348901255 "|top_level|RAM_IN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAM_IN\[5\] " "No output dependent on input pin \"RAM_IN\[5\]\"" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1378348901255 "|top_level|RAM_IN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAM_IN\[6\] " "No output dependent on input pin \"RAM_IN\[6\]\"" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1378348901255 "|top_level|RAM_IN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAM_IN\[7\] " "No output dependent on input pin \"RAM_IN\[7\]\"" {  } { { "top_level.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/top_level/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1378348901255 "|top_level|RAM_IN[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1378348901255 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1378348901257 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1378348901257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1378348901257 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1378348901257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1378348901257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1378348901304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 04 23:41:41 2013 " "Processing ended: Wed Sep 04 23:41:41 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1378348901304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1378348901304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1378348901304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1378348901304 ""}
