// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_backProp_8_4_10_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        agg_result_0_i,
        agg_result_0_o,
        agg_result_0_o_ap_vld,
        agg_result_1_i,
        agg_result_1_o,
        agg_result_1_o_ap_vld,
        agg_result_2_i,
        agg_result_2_o,
        agg_result_2_o_ap_vld,
        agg_result_3_i,
        agg_result_3_o,
        agg_result_3_o_ap_vld,
        w_l_plus1_0_address0,
        w_l_plus1_0_ce0,
        w_l_plus1_0_q0,
        w_l_plus1_1_address0,
        w_l_plus1_1_ce0,
        w_l_plus1_1_q0,
        w_l_plus1_2_address0,
        w_l_plus1_2_ce0,
        w_l_plus1_2_q0,
        w_l_plus1_3_address0,
        w_l_plus1_3_ce0,
        w_l_plus1_3_q0,
        d_l_plus1_0_address0,
        d_l_plus1_0_ce0,
        d_l_plus1_0_q0,
        input_0_address0,
        input_0_ce0,
        input_0_q0,
        weights_0_address0,
        weights_0_ce0,
        weights_0_q0,
        weights_1_address0,
        weights_1_ce0,
        weights_1_q0,
        weights_2_address0,
        weights_2_ce0,
        weights_2_q0,
        weights_3_address0,
        weights_3_ce0,
        weights_3_q0,
        weights_4_address0,
        weights_4_ce0,
        weights_4_q0,
        weights_5_address0,
        weights_5_ce0,
        weights_5_q0,
        weights_6_address0,
        weights_6_ce0,
        weights_6_q0,
        weights_7_address0,
        weights_7_ce0,
        weights_7_q0,
        p_read,
        p_read1,
        p_read2,
        p_read3
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [24:0] agg_result_0_i;
output  [24:0] agg_result_0_o;
output   agg_result_0_o_ap_vld;
input  [24:0] agg_result_1_i;
output  [24:0] agg_result_1_o;
output   agg_result_1_o_ap_vld;
input  [24:0] agg_result_2_i;
output  [24:0] agg_result_2_o;
output   agg_result_2_o_ap_vld;
input  [24:0] agg_result_3_i;
output  [24:0] agg_result_3_o;
output   agg_result_3_o_ap_vld;
output  [3:0] w_l_plus1_0_address0;
output   w_l_plus1_0_ce0;
input  [24:0] w_l_plus1_0_q0;
output  [3:0] w_l_plus1_1_address0;
output   w_l_plus1_1_ce0;
input  [24:0] w_l_plus1_1_q0;
output  [3:0] w_l_plus1_2_address0;
output   w_l_plus1_2_ce0;
input  [24:0] w_l_plus1_2_q0;
output  [3:0] w_l_plus1_3_address0;
output   w_l_plus1_3_ce0;
input  [24:0] w_l_plus1_3_q0;
output  [3:0] d_l_plus1_0_address0;
output   d_l_plus1_0_ce0;
input  [24:0] d_l_plus1_0_q0;
output  [2:0] input_0_address0;
output   input_0_ce0;
input  [23:0] input_0_q0;
output  [1:0] weights_0_address0;
output   weights_0_ce0;
input  [24:0] weights_0_q0;
output  [1:0] weights_1_address0;
output   weights_1_ce0;
input  [24:0] weights_1_q0;
output  [1:0] weights_2_address0;
output   weights_2_ce0;
input  [24:0] weights_2_q0;
output  [1:0] weights_3_address0;
output   weights_3_ce0;
input  [24:0] weights_3_q0;
output  [1:0] weights_4_address0;
output   weights_4_ce0;
input  [24:0] weights_4_q0;
output  [1:0] weights_5_address0;
output   weights_5_ce0;
input  [24:0] weights_5_q0;
output  [1:0] weights_6_address0;
output   weights_6_ce0;
input  [24:0] weights_6_q0;
output  [1:0] weights_7_address0;
output   weights_7_ce0;
input  [24:0] weights_7_q0;
input  [24:0] p_read;
input  [24:0] p_read1;
input  [24:0] p_read2;
input  [24:0] p_read3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[24:0] agg_result_0_o;
reg agg_result_0_o_ap_vld;
reg[24:0] agg_result_1_o;
reg agg_result_1_o_ap_vld;
reg[24:0] agg_result_2_o;
reg agg_result_2_o_ap_vld;
reg[24:0] agg_result_3_o;
reg agg_result_3_o_ap_vld;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
reg   [5:0] w_l_plus1_T_address0;
reg    w_l_plus1_T_ce0;
reg    w_l_plus1_T_we0;
wire   [24:0] w_l_plus1_T_q0;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_done;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_idle;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_ready;
wire   [3:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_0_address0;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_0_ce0;
wire   [3:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_1_address0;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_1_ce0;
wire   [3:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_2_address0;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_2_ce0;
wire   [3:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_3_address0;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_3_ce0;
wire   [5:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_address0;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_ce0;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_we0;
wire   [24:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_d0;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_done;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_idle;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_ready;
wire   [1:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_0_address0;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_0_ce0;
wire   [1:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_1_address0;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_1_ce0;
wire   [1:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_2_address0;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_2_ce0;
wire   [1:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_3_address0;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_3_ce0;
wire   [1:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_4_address0;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_4_ce0;
wire   [1:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_5_address0;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_5_ce0;
wire   [1:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_6_address0;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_6_ce0;
wire   [1:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_7_address0;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_7_ce0;
wire   [2:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_input_0_address0;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_input_0_ce0;
wire   [24:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_33_load_out;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_33_load_out_ap_vld;
wire   [24:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_31_load_out;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_31_load_out_ap_vld;
wire   [24:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_29_load_out;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_29_load_out_ap_vld;
wire   [24:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_load_out;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_load_out_ap_vld;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_done;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_idle;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_ready;
wire   [24:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_0;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_0_ap_vld;
wire   [5:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_w_l_plus1_T_address0;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_w_l_plus1_T_ce0;
wire   [3:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_d_l_plus1_0_address0;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_d_l_plus1_0_ce0;
wire   [24:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_1;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_1_ap_vld;
wire   [24:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_2;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_2_ap_vld;
wire   [24:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_3;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_3_ap_vld;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_done;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_idle;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_ready;
wire   [24:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_load_out;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_load_out_ap_vld;
wire   [24:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_1_load_out;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_1_load_out_ap_vld;
wire   [24:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_2_load_out;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_2_load_out_ap_vld;
wire   [24:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_3_load_out;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_3_load_out_ap_vld;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_done;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_idle;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_ready;
wire   [17:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_load_out;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_load_out_ap_vld;
wire   [17:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_10_load_out;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_10_load_out_ap_vld;
wire   [17:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_13_load_1_out;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_13_load_1_out_ap_vld;
wire   [17:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_16_load_out;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_16_load_out_ap_vld;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_done;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_idle;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_ready;
wire   [24:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_0_o;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_0_o_ap_vld;
wire   [24:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_3_o;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_3_o_ap_vld;
wire   [24:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_2_o;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_2_o_ap_vld;
wire   [24:0] grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_1_o;
wire    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_1_o_ap_vld;
reg    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start_reg;
reg    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start_reg;
reg    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    ap_block_state2_on_subcall_done;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_block_state4_on_subcall_done;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start_reg = 1'b0;
#0 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start_reg = 1'b0;
#0 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start_reg = 1'b0;
#0 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start_reg = 1'b0;
#0 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start_reg = 1'b0;
#0 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start_reg = 1'b0;
end

top_backProp_8_4_10_s_w_l_plus1_T_RAM_AUTO_1R1W #(
    .DataWidth( 25 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
w_l_plus1_T_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_l_plus1_T_address0),
    .ce0(w_l_plus1_T_ce0),
    .we0(w_l_plus1_T_we0),
    .d0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_d0),
    .q0(w_l_plus1_T_q0)
);

top_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start),
    .ap_done(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_done),
    .ap_idle(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_idle),
    .ap_ready(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_ready),
    .w_l_plus1_0_address0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_0_address0),
    .w_l_plus1_0_ce0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_0_ce0),
    .w_l_plus1_0_q0(w_l_plus1_0_q0),
    .w_l_plus1_1_address0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_1_address0),
    .w_l_plus1_1_ce0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_1_ce0),
    .w_l_plus1_1_q0(w_l_plus1_1_q0),
    .w_l_plus1_2_address0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_2_address0),
    .w_l_plus1_2_ce0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_2_ce0),
    .w_l_plus1_2_q0(w_l_plus1_2_q0),
    .w_l_plus1_3_address0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_3_address0),
    .w_l_plus1_3_ce0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_3_ce0),
    .w_l_plus1_3_q0(w_l_plus1_3_q0),
    .w_l_plus1_T_address0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_address0),
    .w_l_plus1_T_ce0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_ce0),
    .w_l_plus1_T_we0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_we0),
    .w_l_plus1_T_d0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_d0)
);

top_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start),
    .ap_done(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_done),
    .ap_idle(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_idle),
    .ap_ready(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_ready),
    .weights_0_address0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_0_address0),
    .weights_0_ce0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_0_ce0),
    .weights_0_q0(weights_0_q0),
    .weights_1_address0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_1_address0),
    .weights_1_ce0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_1_ce0),
    .weights_1_q0(weights_1_q0),
    .weights_2_address0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_2_address0),
    .weights_2_ce0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_2_ce0),
    .weights_2_q0(weights_2_q0),
    .weights_3_address0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_3_address0),
    .weights_3_ce0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_3_ce0),
    .weights_3_q0(weights_3_q0),
    .weights_4_address0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_4_address0),
    .weights_4_ce0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_4_ce0),
    .weights_4_q0(weights_4_q0),
    .weights_5_address0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_5_address0),
    .weights_5_ce0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_5_ce0),
    .weights_5_q0(weights_5_q0),
    .weights_6_address0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_6_address0),
    .weights_6_ce0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_6_ce0),
    .weights_6_q0(weights_6_q0),
    .weights_7_address0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_7_address0),
    .weights_7_ce0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_7_ce0),
    .weights_7_q0(weights_7_q0),
    .input_0_address0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_input_0_address0),
    .input_0_ce0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_input_0_ce0),
    .input_0_q0(input_0_q0),
    .C_33_load_out(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_33_load_out),
    .C_33_load_out_ap_vld(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_33_load_out_ap_vld),
    .C_31_load_out(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_31_load_out),
    .C_31_load_out_ap_vld(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_31_load_out_ap_vld),
    .C_29_load_out(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_29_load_out),
    .C_29_load_out_ap_vld(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_29_load_out_ap_vld),
    .C_load_out(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_load_out),
    .C_load_out_ap_vld(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_load_out_ap_vld)
);

top_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start),
    .ap_done(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_done),
    .ap_idle(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_idle),
    .ap_ready(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_ready),
    .agg_result_0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_0),
    .agg_result_0_ap_vld(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_0_ap_vld),
    .w_l_plus1_T_address0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_w_l_plus1_T_address0),
    .w_l_plus1_T_ce0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_w_l_plus1_T_ce0),
    .w_l_plus1_T_q0(w_l_plus1_T_q0),
    .d_l_plus1_0_address0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_d_l_plus1_0_address0),
    .d_l_plus1_0_ce0(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_d_l_plus1_0_ce0),
    .d_l_plus1_0_q0(d_l_plus1_0_q0),
    .agg_result_1(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_1),
    .agg_result_1_ap_vld(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_1_ap_vld),
    .agg_result_2(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_2),
    .agg_result_2_ap_vld(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_2_ap_vld),
    .agg_result_3(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_3),
    .agg_result_3_ap_vld(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_3_ap_vld)
);

top_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start),
    .ap_done(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_done),
    .ap_idle(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_idle),
    .ap_ready(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_ready),
    .C_load_reload(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_load_out),
    .C_29_load_reload(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_29_load_out),
    .C_31_load_reload(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_31_load_out),
    .C_33_load_reload(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_33_load_out),
    .p_read(p_read),
    .p_read1(p_read1),
    .p_read2(p_read2),
    .p_read3(p_read3),
    .net_load_out(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_load_out),
    .net_load_out_ap_vld(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_load_out_ap_vld),
    .net_1_load_out(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_1_load_out),
    .net_1_load_out_ap_vld(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_1_load_out_ap_vld),
    .net_2_load_out(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_2_load_out),
    .net_2_load_out_ap_vld(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_2_load_out_ap_vld),
    .net_3_load_out(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_3_load_out),
    .net_3_load_out_ap_vld(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_3_load_out_ap_vld)
);

top_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start),
    .ap_done(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_done),
    .ap_idle(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_idle),
    .ap_ready(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_ready),
    .net_load_reload(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_load_out),
    .net_1_load_reload(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_1_load_out),
    .net_2_load_reload(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_2_load_out),
    .net_3_load_reload(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_3_load_out),
    .output_load_out(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_load_out),
    .output_load_out_ap_vld(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_load_out_ap_vld),
    .output_10_load_out(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_10_load_out),
    .output_10_load_out_ap_vld(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_10_load_out_ap_vld),
    .output_13_load_1_out(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_13_load_1_out),
    .output_13_load_1_out_ap_vld(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_13_load_1_out_ap_vld),
    .output_16_load_out(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_16_load_out),
    .output_16_load_out_ap_vld(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_16_load_out_ap_vld)
);

top_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start),
    .ap_done(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_done),
    .ap_idle(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_idle),
    .ap_ready(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_ready),
    .agg_result_0_i(agg_result_0_i),
    .agg_result_0_o(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_0_o),
    .agg_result_0_o_ap_vld(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_0_o_ap_vld),
    .agg_result_3_i(agg_result_3_i),
    .agg_result_3_o(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_3_o),
    .agg_result_3_o_ap_vld(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_3_o_ap_vld),
    .agg_result_2_i(agg_result_2_i),
    .agg_result_2_o(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_2_o),
    .agg_result_2_o_ap_vld(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_2_o_ap_vld),
    .agg_result_1_i(agg_result_1_i),
    .agg_result_1_o(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_1_o),
    .agg_result_1_o_ap_vld(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_1_o_ap_vld),
    .output_load_reload(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_load_out),
    .output_10_load_reload(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_10_load_out),
    .output_13_load_1_reload(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_13_load_1_out),
    .output_16_load_reload(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_16_load_out)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start_reg <= 1'b1;
        end else if ((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_ready == 1'b1)) begin
            grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start_reg <= 1'b1;
        end else if ((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_ready == 1'b1)) begin
            grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start_reg <= 1'b1;
        end else if ((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_ready == 1'b1)) begin
            grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start_reg <= 1'b1;
        end else if ((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_ready == 1'b1)) begin
            grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start_reg <= 1'b1;
        end else if ((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_ready == 1'b1)) begin
            grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start_reg <= 1'b1;
        end else if ((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_ready == 1'b1)) begin
            grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        agg_result_0_o = 25'd0;
    end else if (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_0_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        agg_result_0_o = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_0_o;
    end else if (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        agg_result_0_o = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_0;
    end else begin
        agg_result_0_o = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        agg_result_0_o_ap_vld = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        agg_result_0_o_ap_vld = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_0_o_ap_vld;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_0_o_ap_vld = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_0_ap_vld;
    end else begin
        agg_result_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        agg_result_1_o = 25'd0;
    end else if (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        agg_result_1_o = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_1_o;
    end else if (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        agg_result_1_o = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_1;
    end else begin
        agg_result_1_o = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        agg_result_1_o_ap_vld = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        agg_result_1_o_ap_vld = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_1_o_ap_vld;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_1_o_ap_vld = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_1_ap_vld;
    end else begin
        agg_result_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        agg_result_2_o = 25'd0;
    end else if (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        agg_result_2_o = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_2_o;
    end else if (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        agg_result_2_o = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_2;
    end else begin
        agg_result_2_o = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        agg_result_2_o_ap_vld = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        agg_result_2_o_ap_vld = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_2_o_ap_vld;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_2_o_ap_vld = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_2_ap_vld;
    end else begin
        agg_result_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        agg_result_3_o = 25'd0;
    end else if (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        agg_result_3_o = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_3_o;
    end else if (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        agg_result_3_o = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_3;
    end else begin
        agg_result_3_o = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        agg_result_3_o_ap_vld = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        agg_result_3_o_ap_vld = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_3_o_ap_vld;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_3_o_ap_vld = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_3_ap_vld;
    end else begin
        agg_result_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        w_l_plus1_T_address0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_w_l_plus1_T_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        w_l_plus1_T_address0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_address0;
    end else begin
        w_l_plus1_T_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        w_l_plus1_T_ce0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_w_l_plus1_T_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        w_l_plus1_T_ce0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_ce0;
    end else begin
        w_l_plus1_T_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        w_l_plus1_T_we0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_we0;
    end else begin
        w_l_plus1_T_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_done == 1'b0) | (grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_done == 1'b0) | (grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_done == 1'b0));
end

assign d_l_plus1_0_address0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_d_l_plus1_0_address0;

assign d_l_plus1_0_ce0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_d_l_plus1_0_ce0;

assign grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start_reg;

assign grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start_reg;

assign grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start_reg;

assign grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start_reg;

assign grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start_reg;

assign grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start_reg;

assign input_0_address0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_input_0_address0;

assign input_0_ce0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_input_0_ce0;

assign w_l_plus1_0_address0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_0_address0;

assign w_l_plus1_0_ce0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_0_ce0;

assign w_l_plus1_1_address0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_1_address0;

assign w_l_plus1_1_ce0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_1_ce0;

assign w_l_plus1_2_address0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_2_address0;

assign w_l_plus1_2_ce0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_2_ce0;

assign w_l_plus1_3_address0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_3_address0;

assign w_l_plus1_3_ce0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_3_ce0;

assign weights_0_address0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_0_address0;

assign weights_0_ce0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_0_ce0;

assign weights_1_address0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_1_address0;

assign weights_1_ce0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_1_ce0;

assign weights_2_address0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_2_address0;

assign weights_2_ce0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_2_ce0;

assign weights_3_address0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_3_address0;

assign weights_3_ce0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_3_ce0;

assign weights_4_address0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_4_address0;

assign weights_4_ce0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_4_ce0;

assign weights_5_address0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_5_address0;

assign weights_5_ce0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_5_ce0;

assign weights_6_address0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_6_address0;

assign weights_6_ce0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_6_ce0;

assign weights_7_address0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_7_address0;

assign weights_7_ce0 = grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_7_ce0;

endmodule //top_backProp_8_4_10_s
