Info (10281): Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/tylerh96/Desktop/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/tylerh96/Desktop/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/tylerh96/Desktop/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/tylerh96/Desktop/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/tylerh96/Desktop/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/tylerh96/Desktop/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/tylerh96/Desktop/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/tylerh96/Desktop/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_mm_interconnect_0_router.sv Line: 49
Warning (10034): Output port "HEX0" at DE1_SoC.sv(2) has no driver File: C:/Users/tylerh96/Desktop/niosII_hw_dev_tutorial/DE1_SoC.sv Line: 2
Warning (10034): Output port "HEX1" at DE1_SoC.sv(2) has no driver File: C:/Users/tylerh96/Desktop/niosII_hw_dev_tutorial/DE1_SoC.sv Line: 2
Warning (10034): Output port "HEX2" at DE1_SoC.sv(2) has no driver File: C:/Users/tylerh96/Desktop/niosII_hw_dev_tutorial/DE1_SoC.sv Line: 2
Warning (10034): Output port "HEX3" at DE1_SoC.sv(2) has no driver File: C:/Users/tylerh96/Desktop/niosII_hw_dev_tutorial/DE1_SoC.sv Line: 2
Warning (10034): Output port "HEX4" at DE1_SoC.sv(2) has no driver File: C:/Users/tylerh96/Desktop/niosII_hw_dev_tutorial/DE1_SoC.sv Line: 2
Warning (10034): Output port "HEX5" at DE1_SoC.sv(2) has no driver File: C:/Users/tylerh96/Desktop/niosII_hw_dev_tutorial/DE1_SoC.sv Line: 2
Warning (10034): Output port "LEDR[9..8]" at DE1_SoC.sv(3) has no driver File: C:/Users/tylerh96/Desktop/niosII_hw_dev_tutorial/DE1_SoC.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
