/// Complete Register Map for STM32F7x6
/// Generated by Alloy Code Generator from CMSIS-SVD
///
/// Device:  STM32F7x6
/// Vendor:  STMicro
/// Family:  stm32f7
/// CPU:     CM7
///
/// This is the main convenience header that includes all generated
/// register definitions, bit fields, enumerations, and utilities.
///
/// Usage:
///   #include <hal/st/stm32f7/stm32f7x6/register_map.hpp>
///
///   using namespace alloy::hal::st::stm32f7::stm32f7x6;
///
///   // Access registers
///   rcc::RCC->CR = rcc::cr::HSEON::set(rcc::RCC->CR);
///
/// DO NOT EDIT - Regenerate if SVD file changes

#pragma once

// ============================================================================
// Core utilities
// ============================================================================

// ============================================================================
// Peripheral Register Structures (Family Level)
// ============================================================================

#include "../generated/registers/ac_registers.hpp"
#include "../generated/registers/adc2_registers.hpp"
#include "../generated/registers/aes_registers.hpp"
#include "../generated/registers/c_adc_registers.hpp"
#include "../generated/registers/can1_registers.hpp"
#include "../generated/registers/crc_registers.hpp"
#include "../generated/registers/dac_registers.hpp"
#include "../generated/registers/dbg_registers.hpp"
#include "../generated/registers/dma2_registers.hpp"
#include "../generated/registers/exti_registers.hpp"
#include "../generated/registers/flash_registers.hpp"
#include "../generated/registers/fmc_registers.hpp"
#include "../generated/registers/fpu_cpacr_registers.hpp"
#include "../generated/registers/fpu_registers.hpp"
#include "../generated/registers/gpioa_registers.hpp"
#include "../generated/registers/gpiob_registers.hpp"
#include "../generated/registers/gpioh_registers.hpp"
#include "../generated/registers/i2c1_registers.hpp"
#include "../generated/registers/iwdg_registers.hpp"
#include "../generated/registers/lptim1_registers.hpp"
#include "../generated/registers/mpu_registers.hpp"
#include "../generated/registers/nvic_registers.hpp"
#include "../generated/registers/nvic_stir_registers.hpp"
#include "../generated/registers/otg_fs_device_registers.hpp"
#include "../generated/registers/otg_fs_global_registers.hpp"
#include "../generated/registers/otg_fs_host_registers.hpp"
#include "../generated/registers/otg_fs_pwrclk_registers.hpp"
#include "../generated/registers/otg_hs_device_registers.hpp"
#include "../generated/registers/otg_hs_global_registers.hpp"
#include "../generated/registers/otg_hs_host_registers.hpp"
#include "../generated/registers/otg_hs_pwrclk_registers.hpp"
#include "../generated/registers/pf_registers.hpp"
#include "../generated/registers/pwr_registers.hpp"
#include "../generated/registers/quadspi_registers.hpp"
#include "../generated/registers/rcc_registers.hpp"
#include "../generated/registers/rng_registers.hpp"
#include "../generated/registers/rtc_registers.hpp"
#include "../generated/registers/sai1_registers.hpp"
#include "../generated/registers/scb_actrl_registers.hpp"
#include "../generated/registers/scb_registers.hpp"
#include "../generated/registers/sdmmc1_registers.hpp"
#include "../generated/registers/spi5_registers.hpp"
#include "../generated/registers/stk_registers.hpp"
#include "../generated/registers/syscfg_registers.hpp"
#include "../generated/registers/tim13_registers.hpp"
#include "../generated/registers/tim1_registers.hpp"
#include "../generated/registers/tim2_registers.hpp"
#include "../generated/registers/tim3_registers.hpp"
#include "../generated/registers/tim5_registers.hpp"
#include "../generated/registers/tim6_registers.hpp"
#include "../generated/registers/tim9_registers.hpp"
#include "../generated/registers/usart1_registers.hpp"
#include "../generated/registers/usart3_registers.hpp"
#include "../generated/registers/usbphyc_registers.hpp"
#include "../generated/registers/wwdg_registers.hpp"

// ============================================================================
// Peripheral Bit Field Definitions (Family Level)
// ============================================================================

#include "../generated/bitfields/ac_bitfields.hpp"
#include "../generated/bitfields/adc2_bitfields.hpp"
#include "../generated/bitfields/aes_bitfields.hpp"
#include "../generated/bitfields/c_adc_bitfields.hpp"
#include "../generated/bitfields/can1_bitfields.hpp"
#include "../generated/bitfields/crc_bitfields.hpp"
#include "../generated/bitfields/dac_bitfields.hpp"
#include "../generated/bitfields/dbg_bitfields.hpp"
#include "../generated/bitfields/dma2_bitfields.hpp"
#include "../generated/bitfields/exti_bitfields.hpp"
#include "../generated/bitfields/flash_bitfields.hpp"
#include "../generated/bitfields/fmc_bitfields.hpp"
#include "../generated/bitfields/fpu_bitfields.hpp"
#include "../generated/bitfields/fpu_cpacr_bitfields.hpp"
#include "../generated/bitfields/gpioa_bitfields.hpp"
#include "../generated/bitfields/gpiob_bitfields.hpp"
#include "../generated/bitfields/gpioh_bitfields.hpp"
#include "../generated/bitfields/i2c1_bitfields.hpp"
#include "../generated/bitfields/iwdg_bitfields.hpp"
#include "../generated/bitfields/lptim1_bitfields.hpp"
#include "../generated/bitfields/mpu_bitfields.hpp"
#include "../generated/bitfields/nvic_bitfields.hpp"
#include "../generated/bitfields/nvic_stir_bitfields.hpp"
#include "../generated/bitfields/otg_fs_device_bitfields.hpp"
#include "../generated/bitfields/otg_fs_global_bitfields.hpp"
#include "../generated/bitfields/otg_fs_host_bitfields.hpp"
#include "../generated/bitfields/otg_fs_pwrclk_bitfields.hpp"
#include "../generated/bitfields/otg_hs_device_bitfields.hpp"
#include "../generated/bitfields/otg_hs_global_bitfields.hpp"
#include "../generated/bitfields/otg_hs_host_bitfields.hpp"
#include "../generated/bitfields/otg_hs_pwrclk_bitfields.hpp"
#include "../generated/bitfields/pf_bitfields.hpp"
#include "../generated/bitfields/pwr_bitfields.hpp"
#include "../generated/bitfields/quadspi_bitfields.hpp"
#include "../generated/bitfields/rcc_bitfields.hpp"
#include "../generated/bitfields/rng_bitfields.hpp"
#include "../generated/bitfields/rtc_bitfields.hpp"
#include "../generated/bitfields/sai1_bitfields.hpp"
#include "../generated/bitfields/scb_actrl_bitfields.hpp"
#include "../generated/bitfields/scb_bitfields.hpp"
#include "../generated/bitfields/sdmmc1_bitfields.hpp"
#include "../generated/bitfields/spi5_bitfields.hpp"
#include "../generated/bitfields/stk_bitfields.hpp"
#include "../generated/bitfields/syscfg_bitfields.hpp"
#include "../generated/bitfields/tim13_bitfields.hpp"
#include "../generated/bitfields/tim1_bitfields.hpp"
#include "../generated/bitfields/tim2_bitfields.hpp"
#include "../generated/bitfields/tim3_bitfields.hpp"
#include "../generated/bitfields/tim5_bitfields.hpp"
#include "../generated/bitfields/tim6_bitfields.hpp"
#include "../generated/bitfields/tim9_bitfields.hpp"
#include "../generated/bitfields/usart1_bitfields.hpp"
#include "../generated/bitfields/usart3_bitfields.hpp"
#include "../generated/bitfields/usbphyc_bitfields.hpp"
#include "../generated/bitfields/wwdg_bitfields.hpp"

// ============================================================================
// Enumerated Value Definitions
// ============================================================================

#include "enums.hpp"

// ============================================================================
// Namespace Convenience Aliases
// ============================================================================

namespace alloy::hal::st::stm32f7::stm32f7x6 {

/// Main namespace alias for this MCU
///
/// Usage:
///   using namespace alloy::hal::st::stm32f7::stm32f7x6;
///   // Now you can use rcc::RCC, gpio::GPIOA, etc.

}  // namespace alloy::hal::st::stm32f7::stm32f7x6

// ============================================================================
// Global Namespace Aliases (Optional)
// ============================================================================

/// You can define shorter aliases if desired:
///
/// namespace mcu = alloy::hal::st::stm32f7::stm32f7x6;
///
/// Then use:
///   mcu::rcc::RCC->CR = ...

// ============================================================================
// Generated File Summary
// ============================================================================
//
// This header includes:
//   - 55 peripheral register structures
//   - 55 peripheral bit field definitions
//   - Enumeration definitions
//
// Total peripherals with registers: 55
//
// For detailed documentation, see:
//   - REGISTER_USAGE.md (register access patterns)
//   - BITFIELD_USAGE.md (bit field operations)
//   - ENUM_USAGE.md (enumeration usage)
//   - PIN_FUNCTIONS_USAGE.md (pin configuration)
//
