/*
 * stm32f411xx.h
 *
 *  Created on: Mar 11, 2025
 *      Author: omega
 */
#include <vector>
#ifndef INC_STM32F411XX_H_
#define INC_STM32F411XX_H_
// base address
#define FLASH_BASEADDR 0x08000000U // flash base address page 75
#define SRAM1_BASEADDR 0x20000000U
// #define SRAM2_BASEADDR 0x2001
#define SRAM SRAM1_BASEADDR
#define ROM 0x1FFF0000U
#define PERISH_BASE 0x40000000U
#define APB1PERISH_BASE PERISH_BASE
#define APB2PERISH_BASE 0x40010000U
#define AHB1PERISH_BASE 0x40020000U
#define AHB2PERISH_BASE 0x50000000U
// AHB1 peripherals
#define GPIOA_BASEADDR (AHB1PERISH_BASE + 0x0000)
#define GPIOB_BASEADDR (AHB1PERISH_BASE + 0x0400)
#define GPIOC_BASEADDR (AHB1PERISH_BASE + 0x0800)
#define GPIOD_BASEADDR (AHB1PERISH_BASE + 0x0C00)
#define GPIOE_BASEADDR (AHB1PERISH_BASE + 0x1000)
#define GPIOF_BASEADDR (AHB1PERISH_BASE + 0x1400)
#define GPIOG_BASEADDR (AHB1PERISH_BASE + 0x1800)
#define GPIOH_BASEADDR (AHB1PERISH_BASE + 0x1C00)
#define GPIOI_BASEADDR (AHB1PERISH_BASE + 0x2000)
#define GPIOJ_BASEADDR (AHB1PERISH_BASE + 0x2400)
#define GPIOK_BASEADDR (AHB1PERISH_BASE + 0x2800)
// APB1 peripherals
#define I2C1_BASEADDR (APB2PERISH_BASE + 0x5400)
#define I2C2_BASEADDR (APB2PERISH_BASE + 0x5800)
#define I2C3_BASEADDR (APB2PERISH_BASE + 0x5C00)

#define SPI2_BASEADDR (APB1PERISH_BASE + 0x3800)
#define SPI3_BASEADDR (APB1PERISH_BASE + 0x3C00)

#define USART2_BASEADDR (APB1PERISH_BASE + 0x4400)
#define USART3_BASEADDR (APB1PERISH_BASE + 0x4800)

#define UART4_BASEADDR (APB1PERISH_BASE + 0x4C00)
#define UART5_BASEADDR (APB1PERISH_BASE + 0x5000)
// APB2 peripherals
#define SPI1_BASEADDR (APB2PERISH_BASE + 0x3000)
#define USART1_BASEADDR (APB2PERISH_BASE + 0x1400)
#define USART6_BASEADDR (APB2PERISH_BASE + 0x1000)

#define SYSCFG_BASEADDR (APB2PERISH_BASE + 0x3800)
#define EXTI (APB2PERSIH_BASE + 0x3C00)
#endif /* INC_STM32F411XX_H_ */
