Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package xil_defaultlib.SystemVerilogCSP
Compiling package std.std
Compiling module xil_defaultlib.Channel(WIDTH=18,hsProtocol=P4Ph...
Compiling module xil_defaultlib.noc_snn_tb(load_start=Channel(WI...
Compiling module xil_defaultlib.Channel(WIDTH=44,hsProtocol=P4Ph...
Compiling module xil_defaultlib.Channel(WIDTH=10,hsProtocol=P4Ph...
Compiling module xil_defaultlib.ifmap_mem(ifmap_addr=Channel(WID...
Compiling module xil_defaultlib.ifmap_control(timestep=Channel(W...
Compiling module xil_defaultlib.ifmap_pack(pack_start=Channel(WI...
Compiling module xil_defaultlib.ifmap(timestep=Channel(WIDTH=18,...
Compiling module xil_defaultlib.Channel(hsProtocol=P4PhaseBD_Sys...
Compiling module xil_defaultlib.filter_mem(filter_data=Channel(W...
Compiling module xil_defaultlib.filter_control(load_start=Channe...
Compiling module xil_defaultlib.filter_pack(pack_start=Channel(h...
Compiling module xil_defaultlib.filter(filter_addr=Channel(WIDTH...
Compiling module xil_defaultlib.router_t1(in_left=Channel(WIDTH=...
Compiling module xil_defaultlib.router_t2(LOCAL_ADDR=4'b1000)(in...
Compiling module xil_defaultlib.router_t2(LOCAL_ADDR=4'b1001)(in...
Compiling module xil_defaultlib.router_t2(LOCAL_ADDR=4'b1010)(in...
Compiling module xil_defaultlib.router_t2(LOCAL_ADDR=4'b1011)(in...
Compiling module xil_defaultlib.router_t2(LOCAL_ADDR=4'b1100)(in...
Compiling module xil_defaultlib.pe(filter_in=Channel(WIDTH=44,hs...
Compiling module xil_defaultlib.sum(in1=Channel(WIDTH=44,hsProto...
Compiling module xil_defaultlib.ofmap(ofmap_data=Channel(WIDTH=4...
Compiling module xil_defaultlib.noc_snn(load_start=Channel(WIDTH...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
