#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ADC_cy_psoc4_sar_1 */
#define ADC_cy_psoc4_sar_1__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sar_1__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT_NEWVALUE CYREG_SAR_CHAN_RESULT_NEWVALUE
#define ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT_UPDATED CYREG_SAR_CHAN_RESULT_UPDATED
#define ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sar_1__SAR_CHAN_WORK_NEWVALUE CYREG_SAR_CHAN_WORK_NEWVALUE
#define ADC_cy_psoc4_sar_1__SAR_CHAN_WORK_UPDATED CYREG_SAR_CHAN_WORK_UPDATED
#define ADC_cy_psoc4_sar_1__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sar_1__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sar_1__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sar_1__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sar_1__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sar_1__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sar_1__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sar_1__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sar_1__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sar_1__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sar_1__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sar_1__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sar_1__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sar_1__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sar_1__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sar_1__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sar_1__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar_1__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_cy_psoc4_sar_1__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar_1__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar_1__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar_1__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar_1__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar_1__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sar_1__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sar_1__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar_1__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_cy_psoc4_sar_1__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar_1__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_cy_psoc4_sar_1__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar_1__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar_1__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar_1__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar_1__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar_1__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar_1__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar_1__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar_1__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar_1__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sar_1__SAR_STATUS CYREG_SAR_STATUS
#define ADC_cy_psoc4_sar_1__SAR_WOUNDING CYREG_SAR_WOUNDING

/* ADC_cy_psoc4_sarmux_1 */
#define ADC_cy_psoc4_sarmux_1__CH_0_MINUS_PIN 5
#define ADC_cy_psoc4_sarmux_1__CH_0_MINUS_PORT 0
#define ADC_cy_psoc4_sarmux_1__CH_0_PIN 7
#define ADC_cy_psoc4_sarmux_1__CH_0_PORT 0
#define ADC_cy_psoc4_sarmux_1__CH_1_MINUS_PIN 6
#define ADC_cy_psoc4_sarmux_1__CH_1_MINUS_PORT 0
#define ADC_cy_psoc4_sarmux_1__CH_1_PIN 5
#define ADC_cy_psoc4_sarmux_1__CH_1_PORT 0
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT_NEWVALUE CYREG_SAR_CHAN_RESULT_NEWVALUE
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT_UPDATED CYREG_SAR_CHAN_RESULT_UPDATED
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK_NEWVALUE CYREG_SAR_CHAN_WORK_NEWVALUE
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK_UPDATED CYREG_SAR_CHAN_WORK_UPDATED
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sarmux_1__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_cy_psoc4_sarmux_1__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_cy_psoc4_sarmux_1__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sarmux_1__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sarmux_1__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sarmux_1__VNEG0 0

/* ADC_intSarClock */
#define ADC_intSarClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL12
#define ADC_intSarClock__DIV_ID 0x00000041u
#define ADC_intSarClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define ADC_intSarClock__PA_DIV_ID 0x000000FFu

/* ADC_intUabClock */
#define ADC_intUabClock__DIV_ID 0x00000040u
#define ADC_intUabClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define ADC_intUabClock__PA_DIV_ID 0x000000FFu

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define ADC_IRQ__INTC_MASK 0x8000u
#define ADC_IRQ__INTC_NUMBER 15u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0P_IPR3
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0P_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0P_ISPR

/* P0_3 */
#define P0_3__0__DR CYREG_GPIO_PRT0_DR
#define P0_3__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define P0_3__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define P0_3__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define P0_3__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0_3__0__HSIOM_MASK 0x0000F000u
#define P0_3__0__HSIOM_SHIFT 12u
#define P0_3__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define P0_3__0__INTR CYREG_GPIO_PRT0_INTR
#define P0_3__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define P0_3__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define P0_3__0__MASK 0x08u
#define P0_3__0__PC CYREG_GPIO_PRT0_PC
#define P0_3__0__PC2 CYREG_GPIO_PRT0_PC2
#define P0_3__0__PORT 0u
#define P0_3__0__PS CYREG_GPIO_PRT0_PS
#define P0_3__0__SHIFT 3u
#define P0_3__DR CYREG_GPIO_PRT0_DR
#define P0_3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define P0_3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define P0_3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define P0_3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define P0_3__INTR CYREG_GPIO_PRT0_INTR
#define P0_3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define P0_3__INTSTAT CYREG_GPIO_PRT0_INTR
#define P0_3__MASK 0x08u
#define P0_3__PC CYREG_GPIO_PRT0_PC
#define P0_3__PC2 CYREG_GPIO_PRT0_PC2
#define P0_3__PORT 0u
#define P0_3__PS CYREG_GPIO_PRT0_PS
#define P0_3__SHIFT 3u

/* EZI2C_SCB */
#define EZI2C_SCB__CTRL CYREG_SCB2_CTRL
#define EZI2C_SCB__EZ_DATA0 CYREG_SCB2_EZ_DATA0
#define EZI2C_SCB__EZ_DATA1 CYREG_SCB2_EZ_DATA1
#define EZI2C_SCB__EZ_DATA10 CYREG_SCB2_EZ_DATA10
#define EZI2C_SCB__EZ_DATA11 CYREG_SCB2_EZ_DATA11
#define EZI2C_SCB__EZ_DATA12 CYREG_SCB2_EZ_DATA12
#define EZI2C_SCB__EZ_DATA13 CYREG_SCB2_EZ_DATA13
#define EZI2C_SCB__EZ_DATA14 CYREG_SCB2_EZ_DATA14
#define EZI2C_SCB__EZ_DATA15 CYREG_SCB2_EZ_DATA15
#define EZI2C_SCB__EZ_DATA16 CYREG_SCB2_EZ_DATA16
#define EZI2C_SCB__EZ_DATA17 CYREG_SCB2_EZ_DATA17
#define EZI2C_SCB__EZ_DATA18 CYREG_SCB2_EZ_DATA18
#define EZI2C_SCB__EZ_DATA19 CYREG_SCB2_EZ_DATA19
#define EZI2C_SCB__EZ_DATA2 CYREG_SCB2_EZ_DATA2
#define EZI2C_SCB__EZ_DATA20 CYREG_SCB2_EZ_DATA20
#define EZI2C_SCB__EZ_DATA21 CYREG_SCB2_EZ_DATA21
#define EZI2C_SCB__EZ_DATA22 CYREG_SCB2_EZ_DATA22
#define EZI2C_SCB__EZ_DATA23 CYREG_SCB2_EZ_DATA23
#define EZI2C_SCB__EZ_DATA24 CYREG_SCB2_EZ_DATA24
#define EZI2C_SCB__EZ_DATA25 CYREG_SCB2_EZ_DATA25
#define EZI2C_SCB__EZ_DATA26 CYREG_SCB2_EZ_DATA26
#define EZI2C_SCB__EZ_DATA27 CYREG_SCB2_EZ_DATA27
#define EZI2C_SCB__EZ_DATA28 CYREG_SCB2_EZ_DATA28
#define EZI2C_SCB__EZ_DATA29 CYREG_SCB2_EZ_DATA29
#define EZI2C_SCB__EZ_DATA3 CYREG_SCB2_EZ_DATA3
#define EZI2C_SCB__EZ_DATA30 CYREG_SCB2_EZ_DATA30
#define EZI2C_SCB__EZ_DATA31 CYREG_SCB2_EZ_DATA31
#define EZI2C_SCB__EZ_DATA4 CYREG_SCB2_EZ_DATA4
#define EZI2C_SCB__EZ_DATA5 CYREG_SCB2_EZ_DATA5
#define EZI2C_SCB__EZ_DATA6 CYREG_SCB2_EZ_DATA6
#define EZI2C_SCB__EZ_DATA7 CYREG_SCB2_EZ_DATA7
#define EZI2C_SCB__EZ_DATA8 CYREG_SCB2_EZ_DATA8
#define EZI2C_SCB__EZ_DATA9 CYREG_SCB2_EZ_DATA9
#define EZI2C_SCB__I2C_CFG CYREG_SCB2_I2C_CFG
#define EZI2C_SCB__I2C_CTRL CYREG_SCB2_I2C_CTRL
#define EZI2C_SCB__I2C_M_CMD CYREG_SCB2_I2C_M_CMD
#define EZI2C_SCB__I2C_S_CMD CYREG_SCB2_I2C_S_CMD
#define EZI2C_SCB__I2C_STATUS CYREG_SCB2_I2C_STATUS
#define EZI2C_SCB__INTR_CAUSE CYREG_SCB2_INTR_CAUSE
#define EZI2C_SCB__INTR_I2C_EC CYREG_SCB2_INTR_I2C_EC
#define EZI2C_SCB__INTR_I2C_EC_MASK CYREG_SCB2_INTR_I2C_EC_MASK
#define EZI2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB2_INTR_I2C_EC_MASKED
#define EZI2C_SCB__INTR_M CYREG_SCB2_INTR_M
#define EZI2C_SCB__INTR_M_MASK CYREG_SCB2_INTR_M_MASK
#define EZI2C_SCB__INTR_M_MASKED CYREG_SCB2_INTR_M_MASKED
#define EZI2C_SCB__INTR_M_SET CYREG_SCB2_INTR_M_SET
#define EZI2C_SCB__INTR_RX CYREG_SCB2_INTR_RX
#define EZI2C_SCB__INTR_RX_MASK CYREG_SCB2_INTR_RX_MASK
#define EZI2C_SCB__INTR_RX_MASKED CYREG_SCB2_INTR_RX_MASKED
#define EZI2C_SCB__INTR_RX_SET CYREG_SCB2_INTR_RX_SET
#define EZI2C_SCB__INTR_S CYREG_SCB2_INTR_S
#define EZI2C_SCB__INTR_S_MASK CYREG_SCB2_INTR_S_MASK
#define EZI2C_SCB__INTR_S_MASKED CYREG_SCB2_INTR_S_MASKED
#define EZI2C_SCB__INTR_S_SET CYREG_SCB2_INTR_S_SET
#define EZI2C_SCB__INTR_SPI_EC CYREG_SCB2_INTR_SPI_EC
#define EZI2C_SCB__INTR_SPI_EC_MASK CYREG_SCB2_INTR_SPI_EC_MASK
#define EZI2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB2_INTR_SPI_EC_MASKED
#define EZI2C_SCB__INTR_TX CYREG_SCB2_INTR_TX
#define EZI2C_SCB__INTR_TX_MASK CYREG_SCB2_INTR_TX_MASK
#define EZI2C_SCB__INTR_TX_MASKED CYREG_SCB2_INTR_TX_MASKED
#define EZI2C_SCB__INTR_TX_SET CYREG_SCB2_INTR_TX_SET
#define EZI2C_SCB__RX_CTRL CYREG_SCB2_RX_CTRL
#define EZI2C_SCB__RX_FIFO_CTRL CYREG_SCB2_RX_FIFO_CTRL
#define EZI2C_SCB__RX_FIFO_RD CYREG_SCB2_RX_FIFO_RD
#define EZI2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB2_RX_FIFO_RD_SILENT
#define EZI2C_SCB__RX_FIFO_STATUS CYREG_SCB2_RX_FIFO_STATUS
#define EZI2C_SCB__RX_MATCH CYREG_SCB2_RX_MATCH
#define EZI2C_SCB__SPI_CTRL CYREG_SCB2_SPI_CTRL
#define EZI2C_SCB__SPI_STATUS CYREG_SCB2_SPI_STATUS
#define EZI2C_SCB__SS0_POSISTION 0u
#define EZI2C_SCB__SS1_POSISTION 1u
#define EZI2C_SCB__SS2_POSISTION 2u
#define EZI2C_SCB__SS3_POSISTION 3u
#define EZI2C_SCB__STATUS CYREG_SCB2_STATUS
#define EZI2C_SCB__TX_CTRL CYREG_SCB2_TX_CTRL
#define EZI2C_SCB__TX_FIFO_CTRL CYREG_SCB2_TX_FIFO_CTRL
#define EZI2C_SCB__TX_FIFO_STATUS CYREG_SCB2_TX_FIFO_STATUS
#define EZI2C_SCB__TX_FIFO_WR CYREG_SCB2_TX_FIFO_WR
#define EZI2C_SCB__UART_CTRL CYREG_SCB2_UART_CTRL
#define EZI2C_SCB__UART_FLOW_CTRL CYREG_SCB2_UART_FLOW_CTRL
#define EZI2C_SCB__UART_RX_CTRL CYREG_SCB2_UART_RX_CTRL
#define EZI2C_SCB__UART_RX_STATUS CYREG_SCB2_UART_RX_STATUS
#define EZI2C_SCB__UART_TX_CTRL CYREG_SCB2_UART_TX_CTRL

/* EZI2C_SCB_IRQ */
#define EZI2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define EZI2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define EZI2C_SCB_IRQ__INTC_MASK 0x400u
#define EZI2C_SCB_IRQ__INTC_NUMBER 10u
#define EZI2C_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define EZI2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define EZI2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0P_IPR2
#define EZI2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0P_ISER
#define EZI2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0P_ISPR

/* EZI2C_SCBCLK */
#define EZI2C_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define EZI2C_SCBCLK__DIV_ID 0x00000042u
#define EZI2C_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define EZI2C_SCBCLK__PA_DIV_ID 0x000000FFu

/* EZI2C_scl */
#define EZI2C_scl__0__DR CYREG_GPIO_PRT4_DR
#define EZI2C_scl__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define EZI2C_scl__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define EZI2C_scl__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define EZI2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define EZI2C_scl__0__HSIOM_GPIO 0u
#define EZI2C_scl__0__HSIOM_I2C 14u
#define EZI2C_scl__0__HSIOM_I2C_SCL 14u
#define EZI2C_scl__0__HSIOM_MASK 0x0000000Fu
#define EZI2C_scl__0__HSIOM_SHIFT 0u
#define EZI2C_scl__0__HSIOM_SPI 15u
#define EZI2C_scl__0__HSIOM_SPI_MOSI 15u
#define EZI2C_scl__0__HSIOM_UART 9u
#define EZI2C_scl__0__HSIOM_UART_RX 9u
#define EZI2C_scl__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_scl__0__INTR CYREG_GPIO_PRT4_INTR
#define EZI2C_scl__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_scl__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define EZI2C_scl__0__MASK 0x01u
#define EZI2C_scl__0__PC CYREG_GPIO_PRT4_PC
#define EZI2C_scl__0__PC2 CYREG_GPIO_PRT4_PC2
#define EZI2C_scl__0__PORT 4u
#define EZI2C_scl__0__PS CYREG_GPIO_PRT4_PS
#define EZI2C_scl__0__SHIFT 0u
#define EZI2C_scl__DR CYREG_GPIO_PRT4_DR
#define EZI2C_scl__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define EZI2C_scl__DR_INV CYREG_GPIO_PRT4_DR_INV
#define EZI2C_scl__DR_SET CYREG_GPIO_PRT4_DR_SET
#define EZI2C_scl__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_scl__INTR CYREG_GPIO_PRT4_INTR
#define EZI2C_scl__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_scl__INTSTAT CYREG_GPIO_PRT4_INTR
#define EZI2C_scl__MASK 0x01u
#define EZI2C_scl__PC CYREG_GPIO_PRT4_PC
#define EZI2C_scl__PC2 CYREG_GPIO_PRT4_PC2
#define EZI2C_scl__PORT 4u
#define EZI2C_scl__PS CYREG_GPIO_PRT4_PS
#define EZI2C_scl__SHIFT 0u

/* EZI2C_sda */
#define EZI2C_sda__0__DR CYREG_GPIO_PRT4_DR
#define EZI2C_sda__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define EZI2C_sda__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define EZI2C_sda__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define EZI2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define EZI2C_sda__0__HSIOM_GPIO 0u
#define EZI2C_sda__0__HSIOM_I2C 14u
#define EZI2C_sda__0__HSIOM_I2C_SDA 14u
#define EZI2C_sda__0__HSIOM_MASK 0x000000F0u
#define EZI2C_sda__0__HSIOM_SHIFT 4u
#define EZI2C_sda__0__HSIOM_SPI 15u
#define EZI2C_sda__0__HSIOM_SPI_MISO 15u
#define EZI2C_sda__0__HSIOM_UART 9u
#define EZI2C_sda__0__HSIOM_UART_TX 9u
#define EZI2C_sda__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_sda__0__INTR CYREG_GPIO_PRT4_INTR
#define EZI2C_sda__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_sda__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define EZI2C_sda__0__MASK 0x02u
#define EZI2C_sda__0__PC CYREG_GPIO_PRT4_PC
#define EZI2C_sda__0__PC2 CYREG_GPIO_PRT4_PC2
#define EZI2C_sda__0__PORT 4u
#define EZI2C_sda__0__PS CYREG_GPIO_PRT4_PS
#define EZI2C_sda__0__SHIFT 1u
#define EZI2C_sda__DR CYREG_GPIO_PRT4_DR
#define EZI2C_sda__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define EZI2C_sda__DR_INV CYREG_GPIO_PRT4_DR_INV
#define EZI2C_sda__DR_SET CYREG_GPIO_PRT4_DR_SET
#define EZI2C_sda__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_sda__INTR CYREG_GPIO_PRT4_INTR
#define EZI2C_sda__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_sda__INTSTAT CYREG_GPIO_PRT4_INTR
#define EZI2C_sda__MASK 0x02u
#define EZI2C_sda__PC CYREG_GPIO_PRT4_PC
#define EZI2C_sda__PC2 CYREG_GPIO_PRT4_PC2
#define EZI2C_sda__PORT 4u
#define EZI2C_sda__PS CYREG_GPIO_PRT4_PS
#define EZI2C_sda__SHIFT 1u

/* PVref_cy_psoc4_pref */
#define PVref_cy_psoc4_pref_PRB_REF CYREG_PASS_PRB_REF0

/* Pin_Vhi */
#define Pin_Vhi__0__DR CYREG_GPIO_PRT3_DR
#define Pin_Vhi__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_Vhi__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_Vhi__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_Vhi__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_Vhi__0__HSIOM_MASK 0xF0000000u
#define Pin_Vhi__0__HSIOM_SHIFT 28u
#define Pin_Vhi__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_Vhi__0__INTR CYREG_GPIO_PRT3_INTR
#define Pin_Vhi__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_Vhi__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_Vhi__0__MASK 0x80u
#define Pin_Vhi__0__PC CYREG_GPIO_PRT3_PC
#define Pin_Vhi__0__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_Vhi__0__PORT 3u
#define Pin_Vhi__0__PS CYREG_GPIO_PRT3_PS
#define Pin_Vhi__0__SHIFT 7u
#define Pin_Vhi__DR CYREG_GPIO_PRT3_DR
#define Pin_Vhi__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_Vhi__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_Vhi__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_Vhi__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_Vhi__INTR CYREG_GPIO_PRT3_INTR
#define Pin_Vhi__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_Vhi__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_Vhi__MASK 0x80u
#define Pin_Vhi__PC CYREG_GPIO_PRT3_PC
#define Pin_Vhi__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_Vhi__PORT 3u
#define Pin_Vhi__PS CYREG_GPIO_PRT3_PS
#define Pin_Vhi__SHIFT 7u

/* GreenLED */
#define GreenLED__0__DR CYREG_GPIO_PRT2_DR
#define GreenLED__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define GreenLED__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define GreenLED__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define GreenLED__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define GreenLED__0__HSIOM_MASK 0x0F000000u
#define GreenLED__0__HSIOM_SHIFT 24u
#define GreenLED__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define GreenLED__0__INTR CYREG_GPIO_PRT2_INTR
#define GreenLED__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define GreenLED__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define GreenLED__0__MASK 0x40u
#define GreenLED__0__PC CYREG_GPIO_PRT2_PC
#define GreenLED__0__PC2 CYREG_GPIO_PRT2_PC2
#define GreenLED__0__PORT 2u
#define GreenLED__0__PS CYREG_GPIO_PRT2_PS
#define GreenLED__0__SHIFT 6u
#define GreenLED__DR CYREG_GPIO_PRT2_DR
#define GreenLED__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define GreenLED__DR_INV CYREG_GPIO_PRT2_DR_INV
#define GreenLED__DR_SET CYREG_GPIO_PRT2_DR_SET
#define GreenLED__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define GreenLED__INTR CYREG_GPIO_PRT2_INTR
#define GreenLED__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define GreenLED__INTSTAT CYREG_GPIO_PRT2_INTR
#define GreenLED__MASK 0x40u
#define GreenLED__PC CYREG_GPIO_PRT2_PC
#define GreenLED__PC2 CYREG_GPIO_PRT2_PC2
#define GreenLED__PORT 2u
#define GreenLED__PS CYREG_GPIO_PRT2_PS
#define GreenLED__SHIFT 6u

/* Pin_Vlow */
#define Pin_Vlow__0__DR CYREG_GPIO_PRT3_DR
#define Pin_Vlow__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_Vlow__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_Vlow__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_Vlow__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_Vlow__0__HSIOM_MASK 0x0F000000u
#define Pin_Vlow__0__HSIOM_SHIFT 24u
#define Pin_Vlow__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_Vlow__0__INTR CYREG_GPIO_PRT3_INTR
#define Pin_Vlow__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_Vlow__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_Vlow__0__MASK 0x40u
#define Pin_Vlow__0__PC CYREG_GPIO_PRT3_PC
#define Pin_Vlow__0__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_Vlow__0__PORT 3u
#define Pin_Vlow__0__PS CYREG_GPIO_PRT3_PS
#define Pin_Vlow__0__SHIFT 6u
#define Pin_Vlow__DR CYREG_GPIO_PRT3_DR
#define Pin_Vlow__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_Vlow__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_Vlow__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_Vlow__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_Vlow__INTR CYREG_GPIO_PRT3_INTR
#define Pin_Vlow__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_Vlow__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_Vlow__MASK 0x40u
#define Pin_Vlow__PC CYREG_GPIO_PRT3_PC
#define Pin_Vlow__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_Vlow__PORT 3u
#define Pin_Vlow__PS CYREG_GPIO_PRT3_PS
#define Pin_Vlow__SHIFT 6u

/* Pin_Vref */
#define Pin_Vref__0__DR CYREG_GPIO_PRT1_DR
#define Pin_Vref__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_Vref__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_Vref__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_Vref__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_Vref__0__HSIOM_MASK 0x0000F000u
#define Pin_Vref__0__HSIOM_SHIFT 12u
#define Pin_Vref__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_Vref__0__INTR CYREG_GPIO_PRT1_INTR
#define Pin_Vref__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_Vref__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_Vref__0__MASK 0x08u
#define Pin_Vref__0__PC CYREG_GPIO_PRT1_PC
#define Pin_Vref__0__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_Vref__0__PORT 1u
#define Pin_Vref__0__PS CYREG_GPIO_PRT1_PS
#define Pin_Vref__0__SHIFT 3u
#define Pin_Vref__DR CYREG_GPIO_PRT1_DR
#define Pin_Vref__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_Vref__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_Vref__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_Vref__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_Vref__INTR CYREG_GPIO_PRT1_INTR
#define Pin_Vref__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_Vref__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_Vref__MASK 0x08u
#define Pin_Vref__PC CYREG_GPIO_PRT1_PC
#define Pin_Vref__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_Vref__PORT 1u
#define Pin_Vref__PS CYREG_GPIO_PRT1_PS
#define Pin_Vref__SHIFT 3u

/* Pin_Vtherm */
#define Pin_Vtherm__0__DR CYREG_GPIO_PRT3_DR
#define Pin_Vtherm__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_Vtherm__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_Vtherm__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_Vtherm__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_Vtherm__0__HSIOM_MASK 0x00F00000u
#define Pin_Vtherm__0__HSIOM_SHIFT 20u
#define Pin_Vtherm__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_Vtherm__0__INTR CYREG_GPIO_PRT3_INTR
#define Pin_Vtherm__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_Vtherm__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_Vtherm__0__MASK 0x20u
#define Pin_Vtherm__0__PC CYREG_GPIO_PRT3_PC
#define Pin_Vtherm__0__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_Vtherm__0__PORT 3u
#define Pin_Vtherm__0__PS CYREG_GPIO_PRT3_PS
#define Pin_Vtherm__0__SHIFT 5u
#define Pin_Vtherm__DR CYREG_GPIO_PRT3_DR
#define Pin_Vtherm__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_Vtherm__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_Vtherm__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_Vtherm__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_Vtherm__INTR CYREG_GPIO_PRT3_INTR
#define Pin_Vtherm__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_Vtherm__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_Vtherm__MASK 0x20u
#define Pin_Vtherm__PC CYREG_GPIO_PRT3_PC
#define Pin_Vtherm__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_Vtherm__PORT 3u
#define Pin_Vtherm__PS CYREG_GPIO_PRT3_PS
#define Pin_Vtherm__SHIFT 5u

/* VrefBuffer_cy_psoc4_abuf */
#define VrefBuffer_cy_psoc4_abuf__COMP_STAT CYREG_CTB1_COMP_STAT
#define VrefBuffer_cy_psoc4_abuf__COMP_STAT_SHIFT 16u
#define VrefBuffer_cy_psoc4_abuf__CTB_CTB_CTRL CYREG_CTB1_CTB_CTRL
#define VrefBuffer_cy_psoc4_abuf__INTR CYREG_CTB1_INTR
#define VrefBuffer_cy_psoc4_abuf__INTR_MASK CYREG_CTB1_INTR_MASK
#define VrefBuffer_cy_psoc4_abuf__INTR_MASK_SHIFT 1u
#define VrefBuffer_cy_psoc4_abuf__INTR_MASKED CYREG_CTB1_INTR_MASKED
#define VrefBuffer_cy_psoc4_abuf__INTR_MASKED_SHIFT 1u
#define VrefBuffer_cy_psoc4_abuf__INTR_SET CYREG_CTB1_INTR_SET
#define VrefBuffer_cy_psoc4_abuf__INTR_SET_SHIFT 1u
#define VrefBuffer_cy_psoc4_abuf__INTR_SHIFT 1u
#define VrefBuffer_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTB1_OA1_COMP_TRIM
#define VrefBuffer_cy_psoc4_abuf__OA_NUMBER 1u
#define VrefBuffer_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTB1_OA1_OFFSET_TRIM
#define VrefBuffer_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTB1_OA_RES1_CTRL
#define VrefBuffer_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTB1_OA1_SLOPE_OFFSET_TRIM
#define VrefBuffer_cy_psoc4_abuf__OA_SW CYREG_CTB1_OA1_SW
#define VrefBuffer_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTB1_OA1_SW_CLEAR

/* Miscellaneous */
#define CY_PROJECT_NAME "CE211321_Temperature_Sensing"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CyDesignWideVoltageReference_PRB_REF CYREG_PASS_PRB_REF1
#define CYDEV_BANDGAP_REF_GAIN 1
#define CYDEV_BANDGAP_VOLTAGE 1.200
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x1C0011ACu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4I
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4I_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 12u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PRB_VDDA_SLEEP 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_SYSTEM_PRB_SOURCE 0
#define CYDEV_SYSTEM_PRB_VALUE 15
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_m0s8cpussv3_VERSION 1
#define CYIPBLOCK_m0s8csdv2_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8pass4b_VERSION 1
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8srsslt_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
