(S (PP (IN After) (NP (NP (NNS years)) (PP (IN of) (NP (NN development))))) (, ,) (NP (NNP FPGAs)) (VP (VBP are) (ADVP (RB finally)) (VP (VBG making) (NP (DT an) (NN appearance)) (PP (IN on) (NP (JJ multi-tenant) (NN cloud) (NNS servers))))) (. .))
(S (NP (DT These) (JJ heterogeneous) (CD FPGA-CPU) (NNS architectures)) (VP (JJ break) (NP (NP (JJ common) (NNS assumptions)) (PP (IN about) (NP (NN isolation) (CC and) (NN security) (NNS boundaries))))) (. .))
(S (SBAR (IN Since) (S (NP (DT the) (NNP FPGA) (CC and) (NNP CPU) (NNS architectures)) (VP (NN share) (NP (JJ hardware) (NNS resources))))) (, ,) (NP (NP (DT a) (JJ new) (NN class)) (PP (IN of) (NP (NNS vulnerabilities)))) (VP (VBZ requires) (S (NP (PRP us)) (VP (TO to) (VP (VB reassess) (NP (NP (DT the) (NN security) (CC and) (NN dependability)) (PP (IN of) (NP (DT these) (NNS platforms)))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN work))) (, ,) (NP (PRP we)) (VP (VP (VBP analyze) (NP (DT the) (NN memory) (CC and) (NN cache) (NN subsystem))) (CC and) (VP (VB study) (NP (NP (NNP Rowhammer) (CC and) (NN cache) (NNS attacks)) (VP (VBN enabled) (PP (IN on) (NP (NP (NP (CD two) (VBN proposed) (JJ heterogeneous) (JJ FPGA-CPU) (NNS platforms)) (PP (IN by) (NP (NNP Intel)))) (: :) (NP (NP (NP (DT the) (NNP Arria) (CD 10) (NNP GX)) (PP (IN with) (NP (DT an) (VBN integrated) (NNP FPGA-CPU) (NN platform)))) (, ,) (CC and) (NP (NP (DT the) (NNP Arria) (CD 10) (NNP GX) (NNP PAC) (NN expansion) (NN card)) (SBAR (WHNP (WDT which)) (S (VP (VBZ connects) (NP (DT the) (NNP FPGA)) (PP (TO to) (NP (DT the) (NNP CPU))) (PP (IN via) (NP (DT the) (NNP PCIe) (NN interface)))))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP show) (SBAR (IN that) (S (SBAR (IN while) (S (NP (NNP Intel) (NNP PACs)) (ADVP (RB currently)) (VP (VBP are) (ADJP (JJ immune) (PP (TO to) (NP (NP (VB cache) (NNS attacks)) (PP (IN from) (NP (NNP FPGA))) (PP (TO to) (NP (NNP CPU))))))))) (, ,) (NP (DT the) (JJ integrated) (NN platform)) (VP (VBZ is) (ADVP (RB indeed)) (ADJP (JJ vulnerable) (PP (TO to) (NP (NP (NNP Prime) (CC and) (NNP Probe) (NN style) (NNS attacks)) (PP (IN from) (NP (DT the) (NNP FPGA))) (PP (TO to) (NP (NP (DT the) (NNP CPU) (POS 's)) (JJ last) (NN level) (NN cache)))))))))) (. .))
(S (ADVP (RB Further)) (, ,) (NP (PRP we)) (VP (VBP demonstrate) (NP (NP (NNP JackHammer)) (, ,) (NP (NP (DT a) (ADJP (NN novel) (CC and) (JJ efficient)) (NNP Rowhammer)) (PP (IN from) (NP (DT the) (NNP FPGA))) (PP (TO to) (NP (NP (DT the) (NN host) (POS 's)) (JJ main) (NN memory)))))) (. .))
(S (NP (PRP$ Our) (NNS results)) (VP (VBP indicate) (SBAR (IN that) (S (NP (DT a) (JJ malicious) (NNP FPGA)) (VP (VP (MD can) (VP (VB perform) (ADVP (ADVP (RB twice) (RB as) (RB fast)) (PP (IN as) (NP (NP (DT a) (JJ typical) (NNP Rowhammer) (NN attack)) (PP (IN from) (NP (DT the) (NNP CPU))) (PP (IN on) (NP (DT the) (JJ same) (NN system)))))))) (CC and) (VP (VBZ causes) (NP (NP (QP (RB around) (CD four) (NNS times) (RB as) (JJ many)) (RB bit) (JJ flips)) (PP (IN as) (NP (DT the) (NNP CPU) (NN attack))))))))) (. .))
(S (NP (PRP We)) (VP (VBP demonstrate) (NP (NP (DT the) (NN efficacy)) (PP (IN of) (NP (NP (NNP JackHammer)) (PP (IN from) (NP (DT the) (NNP FPGA)))))) (PP (IN through) (NP (NP (DT a) (JJ realistic) (NN fault) (NN attack)) (PP (IN on) (NP (NP (DT the) (NNP WolfSSL) (NNP RSA) (VBG signing) (NN implementation)) (SBAR (WHNP (WDT that)) (S (VP (ADVP (RB reliably)) (VBZ causes) (NP (DT a) (NN fault)) (PP (IN after) (NP (NP (DT an) (NN average)) (PP (IN of) (NP (JJ fifty-eight) (NNP RSA) (NNS signatures))) (, ,) (ADJP (ADJP (NP (CD 25) (NN %)) (JJR faster)) (PP (IN than) (NP (DT a) (NNP CPU) (NN rowhammer) (NN attack)))))))))))))) (. .))
(S (PP (IN In) (NP (DT some) (NNS scenarios))) (NP (PRP$ our) (NNP JackHammer) (NN attack)) (VP (VBZ produces) (NP (JJ faulty) (NNS signatures)) (ADVP (ADVP (ADVP (QP (RBR more) (IN than) (CD three) (NNS times)) (RBR more) (RB often)) (CC and) (ADVP (QP (RB almost) (CD three) (NNS times)) (RBR faster))) (PP (IN than) (NP (DT a) (JJ conventional) (NNP CPU) (NN rowhammer) (NN attack))))) (. .))
