// Seed: 118026932
module module_0 (
    input tri0 id_0
    , id_4,
    input wire id_1
    , id_5,
    input tri0 id_2
);
  assign module_2.type_7 = 0;
  wire id_6;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input tri1 id_2,
    output uwire id_3,
    output supply1 id_4
);
  assign id_4 = id_1 == id_2;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2 (
    output wor id_0,
    input tri id_1,
    output tri0 id_2,
    input wor id_3,
    output wand id_4,
    output wire id_5,
    output wire id_6,
    input wire id_7,
    input wire id_8,
    input wand id_9,
    output wor id_10,
    output wor id_11,
    input supply0 id_12,
    input supply1 id_13,
    input wand id_14,
    input wand id_15
);
  uwire  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ;
  module_0 modCall_1 (
      id_7,
      id_9,
      id_13
  );
  assign id_33 = 1;
endmodule
