<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — transistor stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="circuit.html">circuit</a></span> (21)
<br/><span class="tag"><a href="level.html">level</a></span> (17)
<br/><span class="tag"><a href="size.html">size</a></span> (16)
<br/><span class="tag"><a href="cmos.html">cmos</a></span> (12)
<br/><span class="tag"><a href="design.html">design</a></span> (12)
</div>
<h2><span class="ttl">Stem</span> transistor$ (<a href="../words.html">all stems</a>)</h2>
<h3>86 papers:</h3>
<dl class="toc"><dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-ChenSC.html">DAC-2015-ChenSC</a></dt><dd>A SPICE model of flexible transition metal dichalcogenide field-effect transistors (<abbr title="Ying-Yu Chen">YYC</abbr>, <abbr title="Zelei Sun">ZS</abbr>, <abbr title="Deming Chen">DC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-RakshitWLGM.html">DAC-2015-RakshitWLGM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Monolayer transition metal dichalcogenide and black phosphorus transistors for low power robust SRAM design (<abbr title="Joydeep Rakshit">JR</abbr>, <abbr title="Runlai Wan">RW</abbr>, <abbr title="Kai Tak Lam">KTL</abbr>, <abbr title="Jing Guo">JG</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LuLJLHCL.html">DATE-2015-LuLJLHCL</a> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Simultaneous transistor pairing and placement for CMOS standard cells (<abbr title="Ang Lu">AL</abbr>, <abbr title="Hsueh-Ju Lu">HJL</abbr>, <abbr title="En-Jang Jang">EJJ</abbr>, <abbr title="Yu-Po Lin">YPL</abbr>, <abbr title="Chun-Hsiang Hung">CHH</abbr>, <abbr title="Chun-Chih Chuang">CCC</abbr>, <abbr title="Rung-Bin Lin">RBL</abbr>), pp. 1647–1652.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SedighiPHNN.html">DATE-2015-SedighiPHNN</a></dt><dd>A CNN-inspired mixed signal processor based on tunnel transistors (<abbr title="Behnam Sedighi">BS</abbr>, <abbr title="Indranil Palit">IP</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Joseph Nahas">JN</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>), pp. 1150–1155.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-DengBZW.html">DAC-2014-DengBZW</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Two-level DC Operating Points Finder for Transistor Circuits (<abbr title="Jian Deng">JD</abbr>, <abbr title="Kim Batselier">KB</abbr>, <abbr title="Yang Zhang">YZ</abbr>, <abbr title="Ngai Wong">NW</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-YuSHEAB.html">DAC-2014-YuSHEAB</a> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Remembrance of Transistors Past: Compact Model Parameter Extraction Using Bayesian Inference and Incomplete New Measurements (<abbr title="Li Yu">LY</abbr>, <abbr title="Sharad Saxena">SS</abbr>, <abbr title="Christopher Hess">CH</abbr>, <abbr title="Ibrahim Abe M. Elfadel">IAME</abbr>, <abbr title="Dimitri A. Antoniadis">DAA</abbr>, <abbr title="Duane S. Boning">DSB</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ChenCH.html">DATE-2014-ChenCH</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Area minimization synthesis for reconfigurable single-electron transistor arrays with fabrication constraints (<abbr title="Yi-Hang Chen">YHC</abbr>, <abbr title="Jian-Yu Chen">JYC</abbr>, <abbr title="Juinn-Dar Huang">JDH</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-LiuCHWCDN.html">DATE-2014-LiuCHWCDN</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Width minimization in the Single-Electron Transistor array synthesis (<abbr title="Chian-Wei Liu">CWL</abbr>, <abbr title="Chang-En Chiang">CEC</abbr>, <abbr title="Ching-Yi Huang">CYH</abbr>, <abbr title="Chun-Yao Wang">CYW</abbr>, <abbr title="Yung-Chih Chen">YCC</abbr>, <abbr title="Suman Datta">SD</abbr>, <abbr title="Vijaykrishnan Narayanan">VN</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-PalitSHHNN.html">DATE-2014-PalitSHHNN</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span></dt><dd>Impact of steep-slope transistors on non-von Neumann architectures: CNN case study (<abbr title="Indranil Palit">IP</abbr>, <abbr title="Behnam Sedighi">BS</abbr>, <abbr title="András Horváth">AH</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Joseph Nahas">JN</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ZschieschangRKTZLBRBXMK.html">DATE-2014-ZschieschangRKTZLBRBXMK</a></dt><dd>Low-voltage organic transistors for flexible electronics (<abbr title="Ute Zschieschang">UZ</abbr>, <abbr title="Reinhold Rodel">RR</abbr>, <abbr title="Ulrike Kraft">UK</abbr>, <abbr title="Kazuo Takimiya">KT</abbr>, <abbr title="Tarek Zaki">TZ</abbr>, <abbr title="Florian Letzkus">FL</abbr>, <abbr title="Joerg Butschke">JB</abbr>, <abbr title="Harald Richter">HR</abbr>, <abbr title="Joachim N. Burghartz">JNB</abbr>, <abbr title="Wei Xiong">WX</abbr>, <abbr title="Boris Murmann">BM</abbr>, <abbr title="Hagen Klauk">HK</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-GaillardonMABSLM.html">DAC-2013-GaillardonMABSLM</a> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Towards structured ASICs using polarity-tunable Si nanowire transistors (<abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Michele De Marchi">MDM</abbr>, <abbr title="Luca Gaetano Amarù">LGA</abbr>, <abbr title="Shashikanth Bobba">SB</abbr>, <abbr title="Davide Sacchetto">DS</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), p. 4.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-LeeLL.html">DAC-2013-LeeLL</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>Power benefit study for ultra-high density transistor-level monolithic 3D ICs (<abbr title="Young-Joon Lee">YJL</abbr>, <abbr title="Daniel B. Limbrick">DBL</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), p. 10.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-SekitaniYTSS.html">DAC-2013-SekitaniYTSS</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Electrical artificial skin using ultraflexible organic transistor (<abbr title="Tsuyoshi Sekitani">TS</abbr>, <abbr title="Tomoyuki Yokota">TY</abbr>, <abbr title="Makoto Takamiya">MT</abbr>, <abbr title="Takayasu Sakurai">TS</abbr>, <abbr title="Takao Someya">TS</abbr>), p. 3.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ChenRSIFC.html">DATE-2013-ChenRSIFC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>A SPICE-compatible model of graphene nano-ribbon field-effect transistors enabling circuit-level delay and power analysis under process variation (<abbr title="Ying-Yu Chen">YYC</abbr>, <abbr title="Artem Rogachev">AR</abbr>, <abbr title="Amit Sangai">AS</abbr>, <abbr title="Giuseppe Iannaccone">GI</abbr>, <abbr title="Gianluca Fiori">GF</abbr>, <abbr title="Deming Chen">DC</abbr>), pp. 1789–1794.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ChiangTWHCDN.html">DATE-2013-ChiangTWHCDN</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>On reconfigurable single-electron transistor arrays synthesis using reordering techniques (<abbr title="Chang-En Chiang">CEC</abbr>, <abbr title="Li-Fu Tang">LFT</abbr>, <abbr title="Chun-Yao Wang">CYW</abbr>, <abbr title="Ching-Yi Huang">CYH</abbr>, <abbr title="Yung-Chih Chen">YCC</abbr>, <abbr title="Suman Datta">SD</abbr>, <abbr title="Vijaykrishnan Narayanan">VN</abbr>), pp. 1807–1812.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-BobbaMLM.html">DAC-2012-BobbaMLM</a> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Physical synthesis onto a Sea-of-Tiles with double-gate silicon nanowire transistors (<abbr title="Shashikanth Bobba">SB</abbr>, <abbr title="Michele De Marchi">MDM</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 42–47.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-RudolfTWW.html">DATE-2012-RudolfTWW</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span></dt><dd>Automated critical device identification for configurable analogue transistors (<abbr title="Robert Rudolf">RR</abbr>, <abbr title="Pouya Taatizadeh">PT</abbr>, <abbr title="Reuben Wilcock">RW</abbr>, <abbr title="Peter R. Wilson">PRW</abbr>), pp. 858–861.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-TangZBM.html">DATE-2012-TangZBM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Transistor-level gate model based statistical timing analysis considering correlations (<abbr title="Qin Tang">QT</abbr>, <abbr title="Amir Zjajo">AZ</abbr>, <abbr title="Michel Berkelaar">MB</abbr>, <abbr title="Nick van der Meijs">NvdM</abbr>), pp. 917–922.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-ChenEWDXN.html">DAC-2011-ChenEWDXN</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Automated mapping for reconfigurable single-electron transistor arrays (<abbr title="Yung-Chih Chen">YCC</abbr>, <abbr title="Soumya Eachempati">SE</abbr>, <abbr title="Chun-Yao Wang">CYW</abbr>, <abbr title="Suman Datta">SD</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Vijaykrishnan Narayanan">VN</abbr>), pp. 878–883.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-Hu.html">DAC-2011-Hu</a> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/why.html" title="why">#why</a></span></dt><dd>New sub-20nm transistors: why and how (<abbr title="Chenming Hu">CH</abbr>), pp. 460–463.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-ZhengSXHBC.html">DAC-2011-ZhengSXHBC</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability (<abbr title="Rui Zheng">RZ</abbr>, <abbr title="Jounghyuk Suh">JS</abbr>, <abbr title="Cheng Xu">CX</abbr>, <abbr title="Nagib Hakim">NH</abbr>, <abbr title="Bertan Bakkaloglu">BB</abbr>, <abbr title="Yu Cao">YC</abbr>), pp. 322–327.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-ZukoskiYM.html">DAC-2011-ZukoskiYM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Universal logic modules based on double-gate carbon nanotube transistors (<abbr title="Andrew Zukoski">AZ</abbr>, <abbr title="Xuebei Yang">XY</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), pp. 884–889.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-YangM.html">DATE-2011-YangM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Robust 6T Si tunneling transistor SRAM design (<abbr title="Xuebei Yang">XY</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), pp. 740–745.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-BeeceXVZL.html">DAC-2010-BeeceXVZL</a> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span></dt><dd>Transistor sizing of custom high-performance digital circuits with parametric yield considerations (<abbr title="Daniel K. Beece">DKB</abbr>, <abbr title="Jinjun Xiong">JX</abbr>, <abbr title="Chandu Visweswariah">CV</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Yifang Liu">YL</abbr>), pp. 781–786.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-TangZBM.html">DAC-2010-TangZBM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>RDE-based transistor-level gate simulation for statistical static timing analysis (<abbr title="Qin Tang">QT</abbr>, <abbr title="Amir Zjajo">AZ</abbr>, <abbr title="Michel Berkelaar">MB</abbr>, <abbr title="Nick van der Meijs">NvdM</abbr>), pp. 787–792.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-HenryN.html">DATE-2010-HenryN</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>From transistors to MEMS: Throughput-aware power gating in CMOS circuits (<abbr title="Michael B. Henry">MBH</abbr>, <abbr title="Leyla Nazhandali">LN</abbr>), pp. 130–135.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-PanYZS.html">DATE-2010-PanYZS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>An efficient transistor-level piecewise-linear macromodeling approach for model order reduction of nonlinear circuits (<abbr title="Xiaoda Pan">XP</abbr>, <abbr title="Fan Yang">FY</abbr>, <abbr title="Xuan Zeng">XZ</abbr>, <abbr title="Yangfeng Su">YS</abbr>), pp. 1673–1676.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-XuCWZ.html">DAC-2009-XuCWZ</a></dt><dd>Improving STT MRAM storage density through smaller-than-worst-case transistor sizing (<abbr title="Wei Xu">WX</abbr>, <abbr title="Yiran Chen">YC</abbr>, <abbr title="Xiaobin Wang">XW</abbr>, <abbr title="Tong Zhang">TZ</abbr>), pp. 87–90.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-KhanK.html">DATE-2009-KhanK</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>A self-adaptive system architecture to address transistor aging (<abbr title="Omer Khan">OK</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 81–86.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-MitraZPW.html">DATE-2009-MitraZPW</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Imperfection-immune VLSI logic circuits using Carbon Nanotube Field Effect Transistors (<abbr title="Subhasish Mitra">SM</abbr>, <abbr title="Jie Zhang">JZ</abbr>, <abbr title="Nishant Patil">NP</abbr>, <abbr title="Hai Wei">HW</abbr>), pp. 436–441.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PengC.html">DATE-2009-PengC</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Parallel transistor level full-chip circuit simulation (<abbr title="He Peng">HP</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 304–307.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-KuonR.html">DAC-2008-KuonR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>Automated transistor sizing for FPGA architecture exploration (<abbr title="Ian Kuon">IK</abbr>, <abbr title="Jonathan Rose">JR</abbr>), pp. 792–795.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-RajaVBG.html">DAC-2008-RajaVBG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Transistor level gate modeling for accurate and fast timing, noise, and power analysis (<abbr title="S. Raja">SR</abbr>, <abbr title="F. Varadi">FV</abbr>, <abbr title="Murat R. Becer">MRB</abbr>, <abbr title="Joao Geada">JG</abbr>), pp. 456–461.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-BacinschiMKG.html">DATE-2008-BacinschiMKG</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/bias.html" title="bias">#bias</a></span></dt><dd>An Analog On-Chip Adaptive Body Bias Calibration for Reducing Mismatches in Transistor Pairs (<abbr title="Petru Bogdan Bacinschi">PBB</abbr>, <abbr title="Tudor Murgan">TM</abbr>, <abbr title="Klaus Koch">KK</abbr>, <abbr title="Manfred Glesner">MG</abbr>), pp. 698–703.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-BinkleyGGR.html">DATE-2008-BinkleyGGR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>From Transistor to PLL — Analogue Design and EDA Methods (<abbr title="David Binkley">DB</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>).</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ClineCBTS.html">DATE-2008-ClineCBTS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Transistor-Specific Delay Modeling for SSTA (<abbr title="Brian Cline">BC</abbr>, <abbr title="Kaviraj Chopra">KC</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Andres Torres">AT</abbr>, <abbr title="Savithri Sundareswaran">SS</abbr>), pp. 592–597.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-PakbazniaP.html">DATE-2008-PakbazniaP</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Coarse-Grain MTCMOS Sleep Transistor Sizing Using Delay Budgeting (<abbr title="Ehsan Pakbaznia">EP</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 385–390.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-ChiouJCC.html">DAC-2007-ChiouJCC</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Fine-Grained Sleep Transistor Sizing Algorithm for Leakage Power Minimization (<abbr title="De-Shiuan Chiou">DSC</abbr>, <abbr title="Da-Cheng Juan">DCJ</abbr>, <abbr title="Yu-Ting Chen">YTC</abbr>, <abbr title="Shih-Chieh Chang">SCC</abbr>), pp. 81–86.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-ZhuGSDK.html">DAC-2007-ZhuGSDK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Towards An Ultra-Low-Power Architecture Using Single-Electron Tunneling Transistors (<abbr title="Changyun Zhu">CZ</abbr>, <abbr title="Zhenyu (Peter) Gu">Z(G</abbr>, <abbr title="Li Shang">LS</abbr>, <abbr title="Robert P. Dick">RPD</abbr>, <abbr title="Robert G. Knobel">RGK</abbr>), pp. 312–317.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-AggarwalO.html">DATE-2007-AggarwalO</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Simulation-based reusable posynomial models for MOS transistor parameters (<abbr title="Varun Aggarwal">VA</abbr>, <abbr title="Una-May O'Reilly">UMO</abbr>), pp. 69–74.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-ChenZLC.html">DATE-2007-ChenZLC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Fast statistical circuit analysis with finite-point based transistor model (<abbr title="Min Chen">MC</abbr>, <abbr title="Wei Zhao">WZ</abbr>, <abbr title="Frank Liu">FL</abbr>, <abbr title="Yu Cao">YC</abbr>), pp. 1391–1396.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SathanurCBMMP.html">DATE-2007-SathanurCBMMP</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Interactive presentation: Efficient computation of discharge current upper bounds for clustered sleep transistor sizing (<abbr title="Ashoka Visweswara Sathanur">AVS</abbr>, <abbr title="Andrea Calimera">AC</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 1544–1549.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-DupenloupLM.html">DAC-2006-DupenloupLM</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Transistor abstraction for the functional verification of FPGAs (<abbr title="Guy Dupenloup">GD</abbr>, <abbr title="Thierry Lemeunier">TL</abbr>, <abbr title="Roland Mayr">RM</abbr>), pp. 1069–1072.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-ShiH.html">DAC-2006-ShiH</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Challenges in sleep transistor design and implementation in low-power designs (<abbr title="Kaijian Shi">KS</abbr>, <abbr title="David Howard">DH</abbr>), pp. 113–116.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-LongH.html">DAC-2003-LongH</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Distributed sleep transistor network for power reduction (<abbr title="Changbo Long">CL</abbr>, <abbr title="Lei He">LH</abbr>), pp. 181–186.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-GirardiB.html">DATE-2003-GirardiB</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>LIT — An Automatic Layout Generation Tool for Trapezoidal Association of Transistors for Basic Analog Building Blocks (<abbr title="Alessandro Girardi">AG</abbr>, <abbr title="Sergio Bampi">SB</abbr>), pp. 11106–11107.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-WangZ.html">DATE-2003-WangZ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>Transistor-Level Static Timing Analysis by Piecewise Quadratic Waveform Matching (<abbr title="Zhong Wang">ZW</abbr>, <abbr title="Jianwen Zhu">JZ</abbr>), pp. 11026–11031.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2003-Bhandarkar.html">HPCA-2003-Bhandarkar</a> <span class="tag"><a href="../tag/enterprise.html" title="enterprise">#enterprise</a></span></dt><dd>Billion Transistor Chips in Mainstream Enterprise Platforms of the Future (<abbr title="Dileep Bhandarkar">DB</abbr>), p. 3.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-MartelDAWA.html">DAC-2002-MartelDAWA</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Carbon nanotube field-effect transistors and logic circuits (<abbr title="R. Martel">RM</abbr>, <abbr title="V. Derycke">VD</abbr>, <abbr title="Jörg Appenzeller">JA</abbr>, <abbr title="Shalom J. Wind">SJW</abbr>, <abbr title="Phaedon Avouris">PA</abbr>), pp. 94–98.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-DingM.html">DATE-2002-DingM</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Optimal Transistor Tapering for High-Speed CMOS Circuits (<abbr title="Li Ding">LD</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 708–713.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-KetkarKS.html">DAC-2000-KetkarKS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Convex delay models for transistor sizing (<abbr title="Mahesh Ketkar">MK</abbr>, <abbr title="Kishore Kasamsetty">KK</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 655–660.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-SundararajanSP.html">DAC-2000-SundararajanSP</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MINFLOTRANSIT: min-cost flow based transistor sizing tool (<abbr title="Vijay Sundararajan">VS</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>, <abbr title="Keshab K. Parhi">KKP</abbr>), pp. 649–664.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-YouVMX.html">DAC-2000-YouVMX</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A practical approach to parasitic extraction for design of multimillion-transistor integrated circuits (<abbr title="Eileen You">EY</abbr>, <abbr title="Lakshminarasimh Varadadesikan">LV</abbr>, <abbr title="John MacDonald">JM</abbr>, <abbr title="Wieze Xie">WX</abbr>), pp. 69–74.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-FrohlichGF.html">DATE-2000-FrohlichGF</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A New Partitioning Method for Parallel Simulation of VLSI Circuits on Transistor Level (<abbr title="Norbert Fröhlich">NF</abbr>, <abbr title="Volker Glöckel">VG</abbr>, <abbr title="Josef Fleischmann">JF</abbr>), pp. 679–684.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-SchollB.html">DATE-2000-SchollB</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the Generation of Multiplexer Circuits for Pass Transistor Logic (<abbr title="Christoph Scholl">CS</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 372–378.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-JohnsonSR.html">DAC-1999-JohnsonSR</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Leakage Control with Efficient Use of Transistor Stacks in Single Threshold CMOS (<abbr title="Mark C. Johnson">MCJ</abbr>, <abbr title="Dinesh Somasekhar">DS</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 442–445.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-MoussaSSDPCGJ.html">DAC-1999-MoussaSSDPCGJ</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Comparing RTL and Behavioral Design Methodologies in the Case of a 2M-Transistor ATM Shaper (<abbr title="Imed Moussa">IM</abbr>, <abbr title="Zoltan Sugar">ZS</abbr>, <abbr title="Rodolph Suescun">RS</abbr>, <abbr title="Mario Diaz-Nava">MDN</abbr>, <abbr title="Marco Pavesi">MP</abbr>, <abbr title="Salvatore Crudo">SC</abbr>, <abbr title="Luca Gazi">LG</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 598–603.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-ChoiB.html">DATE-1999-ChoiB</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>OTA Amplifiers Design on Digital Sea-of-Transistors Array (<abbr title="Jung Hyun Choi">JHC</abbr>, <abbr title="Sergio Bampi">SB</abbr>), pp. 776–777.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-DartuP.html">DAC-1998-DartuP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>TETA: Transistor-Level Engine for Timing Analysis (<abbr title="Florentin Dartu">FD</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 595–598.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-ChatzigeorgiouN.html">DATE-1998-ChatzigeorgiouN</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>Collapsing the Transistor Chain to an Effective Single Equivalent Transistor (<abbr title="Alexander Chatzigeorgiou">AC</abbr>, <abbr title="Spiridon Nikolaidis">SN</abbr>), pp. 2–6.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-KaoCA.html">DAC-1997-KaoCA</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Transistor Sizing Issues and Tool For Multi-Threshold CMOS Technology (<abbr title="James Kao">JK</abbr>, <abbr title="Anantha Chandrakasan">AC</abbr>, <abbr title="Dimitri Antoniadis">DA</abbr>), pp. 409–414.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-KimK.html">DAC-1997-KimK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Transistor Folding Algorithm for Row-Based CMOS Layout Design (<abbr title="Jaewon Kim">JK</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 456–459.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-BasaranR.html">DAC-1996-BasaranR</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An O(n) Algorithm for Transistor Stacking with Performance Constraints (<abbr title="Bulent Basaran">BB</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 221–226.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-DasguptaK96a.html">DAC-1996-DasguptaK96a</a> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span></dt><dd>Hot-Carrier Reliability Enhancement via Input Reordering and Transistor Sizing (<abbr title="Aurobindo Dasgupta">AD</abbr>, <abbr title="Ramesh Karri">RK</abbr>), pp. 819–824.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-KuehlmannCSL.html">DAC-1994-KuehlmannCSL</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Error Diagnosis for Transistor-Level Verification (<abbr title="Andreas Kuehlmann">AK</abbr>, <abbr title="David Ihsin Cheng">DIC</abbr>, <abbr title="Arvind Srinivasan">AS</abbr>, <abbr title="David P. LaPotin">DPL</abbr>), pp. 218–224.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-MehrotraFL.html">DAC-1994-MehrotraFL</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Stochastic Optimization Approach to Transistor Sizing for CMOS VLSI Circuits (<abbr title="Sharad Mehrotra">SM</abbr>, <abbr title="Paul D. Franzon">PDF</abbr>, <abbr title="Wentai Liu">WL</abbr>), pp. 36–40.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-LinCHH.html">EDAC-1994-LinCHH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Cell Height Driven Transistor Sizing in a Cell Based Module Design (<abbr title="How-Rern Lin">HRL</abbr>, <abbr title="Ching-Lung Chou">CLC</abbr>, <abbr title="Yu-Chin Hsu">YCH</abbr>, <abbr title="TingTing Hwang">TH</abbr>), pp. 425–429.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1994-Li.html">SAC-1994-Li</a> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the equivalence of pull-up transistor assignment in PLA folding and distribution graph (<abbr title="Wing Ning Li">WNL</abbr>), pp. 374–378.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-CarlsonC.html">DAC-1993-CarlsonC</a> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Enhancement of CMOS VLSI Circuits by Transistor Reordering (<abbr title="Bradley S. Carlson">BSC</abbr>, <abbr title="C. Y. Roger Chen">CYRC</abbr>), pp. 361–366.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-HoS.html">DAC-1991-HoS</a></dt><dd>Flexible Transistor Matrix (FTM) (<abbr title="King C. Ho">KCH</abbr>, <abbr title="Sarma Sastry">SS</abbr>), pp. 475–480.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-SinghC.html">DAC-1990-SinghC</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span></dt><dd>A Transistor Reordering Technique for Gate Matrix Layout (<abbr title="Uminder Singh">US</abbr>, <abbr title="C. Y. Roger Chen">CYRC</abbr>), pp. 462–467.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-GaiottiDR.html">DAC-1989-GaiottiDR</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Worst-case Delay Estimation of Transistor Groups (<abbr title="Serge Gaiotti">SG</abbr>, <abbr title="Michel Dagenais">MD</abbr>, <abbr title="Nicholas C. Rumin">NCR</abbr>), pp. 491–495.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-Marple.html">DAC-1989-Marple</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Transistor Size Optimization in the Tailor Layout System (<abbr title="David Marple">DM</abbr>), pp. 43–48.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-Boehner.html">DAC-1988-Boehner</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>LOGEX — an Automatic Logic Extractor Form Transistor to Gate Level for CMOS Technology (<abbr title="Michael Boehner">MB</abbr>), pp. 517–522.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Cirit.html">DAC-1987-Cirit</a></dt><dd>Transistor Sizing in CMOS Circuits (<abbr title="Mehmet A. Cirit">MAC</abbr>), pp. 121–124.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Hedlund.html">DAC-1987-Hedlund</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Aesop: A Tool for Automated Transistor Sizing (<abbr title="Kye S. Hedlund">KSH</abbr>), pp. 114–120.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-LueM.html">DAC-1987-LueM</a> <span class="tag"><a href="../tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>PLAY: Pattern-Based Symbolic Cell Layout: Part I: Transistor Placement (<abbr title="W.-J. Lue">WJL</abbr>, <abbr title="Lawrence P. McNamee">LPM</abbr>), pp. 659–665.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-LursinsapG.html">DAC-1987-LursinsapG</a></dt><dd>Improving a PLA Area by Pull-Up Transistor Folding (<abbr title="Chidchanok Lursinsap">CL</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 608–614.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-ShihA.html">DAC-1986-ShihA</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Transistor-level test generation for physical failures in CMOS circuits (<abbr title="Hsi-Ching Shih">HCS</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 243–249.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-KaoFL.html">DAC-1985-KaoFL</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>Algorithms for automatic transistor sizing in CMOS digital circuits (<abbr title="William H. Kao">WHK</abbr>, <abbr title="Nader Fathi">NF</abbr>, <abbr title="Chia-Hao Lee">CHL</abbr>), pp. 781–784.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-ReddyRA.html">DAC-1985-ReddyRA</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Transistor level test generation for MOS circuits (<abbr title="Madhukar K. Reddy">MKR</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Prathima Agrawal">PA</abbr>), pp. 825–828.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-Schaefer.html">DAC-1985-Schaefer</a></dt><dd>A transistor-level logic-with-timing simulator for MOS circuits (<abbr title="Thomas J. Schaefer">TJS</abbr>), pp. 762–765.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-BarzilaiHSTW.html">DAC-1983-BarzilaiHSTW</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Simulating pass transistor circuits using logic simulation machines (<abbr title="Zeev Barzilai">ZB</abbr>, <abbr title="Leendert M. Huisman">LMH</abbr>, <abbr title="Gabriel M. Silberman">GMS</abbr>, <abbr title="Donald T. Tang">DTT</abbr>, <abbr title="Lin S. Woo">LSW</abbr>), pp. 157–163.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-CoxC.html">DAC-1980-CoxC</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>The Standard Transistor Array (star) (Part II automatic cell placement techniques) (<abbr title="Glenn W. Cox">GWC</abbr>, <abbr title="B. D. Carroll">BDC</abbr>), pp. 451–457.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-GouldE.html">DAC-1980-GouldE</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>The standard transistor array (STAR): Part I A two-layer metal semicustom design system (<abbr title="John M. Gould">JMG</abbr>, <abbr title="Teddy M. Edge">TME</abbr>), pp. 108–113.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-DobesB.html">DAC-1976-DobesB</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span></dt><dd>The automatic recognition of silicon gate transistor geometries: An LSI design aid program (<abbr title="Ivan Dobes">ID</abbr>, <abbr title="Ron Byrd">RB</abbr>), pp. 327–335.</dd> <div class="pagevis" style="width:8px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>