// Seed: 4067160743
module module_0 (
    output tri0 id_0
    , id_3,
    input  tri0 id_1
);
  tri1 id_4 = 1;
  id_5(
      .id_0(id_3), .id_1(1), .id_2((1)), .id_3({id_6, id_3, id_4, 1, (1 && 1 && id_0), !1'b0})
  );
  assign id_4 = 1;
  wire id_7;
  wire id_8;
  assign module_1.id_1 = 0;
  id_9(
      .id_0(id_7), .id_1(1 & id_4)
  );
  wire id_10, id_11;
endmodule
module module_1 (
    output wand id_0,
    input  wire id_1
);
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_0,
      id_1
  );
endmodule
