{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.41421",
   "Default View_TopLeft":"166,-831",
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"/FFT_rx09_chXX_to_Decoder|/UFBmod_rx09_chXX_Decoder|/Decoder_rx09_to_FIFO|",
   "PinnedPorts":"clk_100MHz|reset_100MHz|TRX_dds_tx_rf09_ptt|TRX_decoder_rx_rf09_chXX_active|TRX_decoder_rx_rf09_chXX_noise|TRX_decoder_rx_rf09_chXX_sql_open|TRX_decoder_rx_rf09_chXX_squelch_lvl|TRX_post_fft_rx_rf09_mem_a_EoT|TRX_post_fft_rx_rf09_mem_a_addr|TRX_post_fft_rx_rf09_chXX_mem_b_dout|TRX_decoder_rx_rf09_chXX_strength|TRX_decoder_rx_rf09_chXX_center_pos|TRX_pushdata_rx_rf09_chXX_din|TRX_pushdata_rx_rf09_chXX_wr_en|TRX_post_fft_rx_rf09_chXX_mem_b_addr|",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port clk_100MHz -pg 1 -lvl 0 -x -100 -y -710 -defaultsOSRD
preplace port TRX_dds_tx_rf09_ptt -pg 1 -lvl 0 -x -100 -y -808 -defaultsOSRD
preplace port TRX_decoder_rx_rf09_chXX_active -pg 1 -lvl 4 -x 2700 -y -572 -defaultsOSRD
preplace port TRX_decoder_rx_rf09_chXX_sql_open -pg 1 -lvl 4 -x 2700 -y -512 -defaultsOSRD
preplace port TRX_post_fft_rx_rf09_mem_a_EoT -pg 1 -lvl 0 -x -100 -y -530 -defaultsOSRD
preplace port reset_100MHz -pg 1 -lvl 0 -x -100 -y -590 -defaultsOSRD
preplace port TRX_pushdata_rx_rf09_chXX_wr_en -pg 1 -lvl 4 -x 2700 -y -662 -defaultsOSRD
preplace portBus TRX_decoder_rx_rf09_chXX_noise -pg 1 -lvl 4 -x 2700 -y -482 -defaultsOSRD
preplace portBus TRX_decoder_rx_rf09_chXX_squelch_lvl -pg 1 -lvl 0 -x -100 -y -778 -defaultsOSRD
preplace portBus TRX_post_fft_rx_rf09_mem_a_addr -pg 1 -lvl 0 -x -100 -y -560 -defaultsOSRD
preplace portBus TRX_post_fft_rx_rf09_chXX_mem_b_dout -pg 1 -lvl 0 -x -100 -y -500 -defaultsOSRD
preplace portBus TRX_decoder_rx_rf09_chXX_strength -pg 1 -lvl 4 -x 2700 -y -602 -defaultsOSRD
preplace portBus TRX_decoder_rx_rf09_chXX_center_pos -pg 1 -lvl 4 -x 2700 -y -542 -defaultsOSRD
preplace portBus TRX_pushdata_rx_rf09_chXX_din -pg 1 -lvl 4 -x 2700 -y -692 -defaultsOSRD
preplace portBus TRX_post_fft_rx_rf09_chXX_mem_b_addr -pg 1 -lvl 4 -x 2700 -y -632 -defaultsOSRD
preplace inst FFT_rx09_chXX_to_Decoder -pg 1 -lvl 1 -x 450 -y -692 -defaultsOSRD
preplace inst UFBmod_rx09_chXX_Decoder -pg 1 -lvl 2 -x 1429 -y -662 -defaultsOSRD
preplace inst Decoder_rx09_to_FIFO -pg 1 -lvl 3 -x 2299 -y -712 -defaultsOSRD
preplace netloc TRX_decoder_rx09_chXX_noise_0 1 1 3 840 -842 1900J -840 2650J
preplace netloc clk_100MHz_0 1 0 3 -60 -812 890 -812 1870
preplace netloc TRX_dds_tx_rf09_ptt_0 1 0 2 -80J -832 860
preplace netloc TRX_decoder_fft_frame_avail_ctr_0 1 1 1 N -702
preplace netloc TRX_decoder_rx09_chXX_active_0 1 2 2 1900 -624 2640J
preplace netloc TRX_decoder_rx09_chXX_sql_open_0 1 2 2 1890 -566 2610J
preplace netloc TRX_decoder_rx09_chXX_squelch_lvl_1 1 0 2 -70J -822 850
preplace netloc TRX_post_fft_rx09_mem_a_EoT_0 1 0 1 -40 -702n
preplace netloc TRX_post_fft_rx09_mem_a_addr_0 1 0 1 -30 -682n
preplace netloc TRX_post_fft_rx09_chXX_mem_b_dout_0 1 0 1 -20 -662n
preplace netloc reset_100MHz_0 1 0 3 -50 -802 880 -802 1860
preplace netloc TRX_fft_rx09_chXX_signal_bins_blk_mem_gen_0_addrb_1 1 0 3 -10 -850 830J -852 1850
preplace netloc TRX_decoder_rx09_chXX_signal_bins_blk_mem_gen_0_doutb_0 1 1 1 N -682
preplace netloc TRX_decoder_rx09_chXX_strength_0 1 2 2 1880 -614 2630J
preplace netloc TRX_decoder_rx09_chXX_center_pos_0 1 2 2 1870 -596 2620J
preplace netloc TRX_decoder_rx09_chXX_msg_mem_b_dout_0 1 2 1 1860 -702n
preplace netloc TRX_decoder_rx09_chXX_msg_mem_b_addr_1 1 1 3 910 -832 1890J -830 2630
preplace netloc TRX_decoder_rx09_chXX_FIFO_accepted_1 1 1 3 900 -862 1900J -860 2640
preplace netloc TRX_decoder_rx09_chXX_FIFO_handshake_0 1 2 1 1850 -712n
preplace netloc TRX_pushdata_rx_rf09_chXX_din_0 1 3 1 2680 -702n
preplace netloc TRX_pushdata_rx_rf09_chXX_wr_en_0 1 3 1 2660 -682n
preplace netloc TRX_post_fft_rx09_chXX_mem_b_addr_0 1 1 3 870 -822 1880J -820 2670J
levelinfo -pg 1 -100 450 1429 2299 2700
pagesize -pg 1 -db -bbox -sgen -460 -1790 3050 1070
"
}
0
