{
    "component_name": "carry_skip_adder",
    "parameters": [
        {
            "name": "N",
            "value": "8"
        },
        {
            "name": "BLOCK_SIZE",
            "value": "4"
        }
    ],
    "inputs": [
        [
            "input",
            "wire",
            "unsigned",
            "7:0",
            "a"
        ],
        [
            "input",
            "wire",
            "unsigned",
            "7:0",
            "b"
        ],
        [
            "input",
            "wire",
            "unsigned",
            "1",
            "cin"
        ]
    ],
    "outputs": [
        [
            "output",
            "wire",
            "unsigned",
            "7:0",
            "sum"
        ],
        [
            "output",
            "wire",
            "unsigned",
            "1",
            "cout"
        ]
    ],
    "others": {
        "N": [
            "wire",
            "",
            ""
        ],
        "n": [
            "wire",
            "",
            "ci"
        ],
        "t": [
            "wire",
            "",
            "cou"
        ],
        "S": [
            "wire",
            "",
            "NUM_BLOCK"
        ]
    },
    "submodules": {
        "ripple_carry_adder": {
            "component_name": "ripple_carry_adder",
            "parameters": [
                {
                    "name": "N",
                    "value": "2"
                }
            ],
            "inputs": [
                [
                    "input",
                    "wire",
                    "unsigned",
                    "N-1:0",
                    "a"
                ],
                [
                    "input",
                    "wire",
                    "unsigned",
                    "N-1:0",
                    "b"
                ],
                [
                    "input",
                    "wire",
                    "unsigned",
                    "1",
                    "cin"
                ]
            ],
            "outputs": [
                [
                    "output",
                    "wire",
                    "unsigned",
                    "N-1:0",
                    "sum"
                ],
                [
                    "output",
                    "wire",
                    "unsigned",
                    "1",
                    "cout"
                ]
            ],
            "others": {
                "N": [
                    "wire",
                    "",
                    ""
                ],
                "n": [
                    "wire",
                    "",
                    "ci"
                ],
                "t": [
                    "wire",
                    "",
                    "cou"
                ]
            },
            "submodules": {
                "full_adder": {
                    "component_name": "full_adder",
                    "parameters": [],
                    "inputs": [
                        [
                            "input",
                            "wire",
                            "unsigned",
                            "1",
                            "a"
                        ],
                        [
                            "input",
                            "wire",
                            "unsigned",
                            "1",
                            "b"
                        ],
                        [
                            "input",
                            "wire",
                            "unsigned",
                            "1",
                            "cin"
                        ]
                    ],
                    "outputs": [
                        [
                            "output",
                            "wire",
                            "unsigned",
                            "1",
                            "sum"
                        ],
                        [
                            "output",
                            "wire",
                            "unsigned",
                            "1",
                            "cout"
                        ]
                    ],
                    "others": {
                        "n": [
                            "wire",
                            "",
                            "ci"
                        ],
                        "m": [
                            "wire",
                            "",
                            "su"
                        ],
                        "t": [
                            "wire",
                            "",
                            "cou"
                        ],
                        "1": [
                            "wire",
                            "",
                            "c"
                        ]
                    },
                    "submodules": {
                        "half_adder": {
                            "component_name": "half_adder",
                            "parameters": [],
                            "inputs": [
                                [
                                    "input",
                                    "wire",
                                    "unsigned",
                                    "1",
                                    "a"
                                ],
                                [
                                    "input",
                                    "wire",
                                    "unsigned",
                                    "1",
                                    "b"
                                ]
                            ],
                            "outputs": [
                                [
                                    "output",
                                    "wire",
                                    "unsigned",
                                    "1",
                                    "sum"
                                ],
                                [
                                    "output",
                                    "wire",
                                    "unsigned",
                                    "1",
                                    "cout"
                                ]
                            ],
                            "others": {
                                "m": [
                                    "wire",
                                    "",
                                    "su"
                                ],
                                "t": [
                                    "wire",
                                    "",
                                    "cou"
                                ]
                            },
                            "submodules": {}
                        }
                    }
                }
            }
        },
        "skip_logic": {
            "component_name": "skip_logic",
            "parameters": [
                {
                    "name": "N",
                    "value": "4"
                }
            ],
            "inputs": [
                [
                    "input",
                    "wire",
                    "unsigned",
                    "N-1:0",
                    "a"
                ],
                [
                    "input",
                    "wire",
                    "unsigned",
                    "N-1:0",
                    "b"
                ],
                [
                    "input",
                    "wire",
                    "unsigned",
                    "1",
                    "cin"
                ],
                [
                    "input",
                    "wire",
                    "unsigned",
                    "1",
                    "cout"
                ]
            ],
            "outputs": [
                [
                    "output",
                    "wire",
                    "unsigned",
                    "1",
                    "cin_next"
                ]
            ],
            "others": {
                "t": [
                    "wire",
                    "",
                    "cou"
                ],
                "N": [
                    "wire",
                    "",
                    ""
                ],
                "n": [
                    "wire",
                    "",
                    "ci"
                ],
                "P": [
                    "wire",
                    "",
                    ""
                ]
            },
            "submodules": {}
        }
    },
    "param_comb": [
        [
            "N",
            8
        ],
        [
            "BLOCK_SIZE",
            5
        ]
    ],
    "rules": [
        "AdderRule"
    ],
    "stimuli": [
        "a = 8'b10111111; b = 8'b10001001; cin = 1'b1;",
        "a = 8'b10110100; b = 8'b10001001; cin = 1'b0;",
        "a = 8'b11001011; b = 8'b11000000; cin = 1'b1;",
        "a = 8'b01100011; b = 8'b11001100; cin = 1'b1;",
        "a = 8'b00101101; b = 8'b10011001; cin = 1'b1;",
        "a = 8'b01101011; b = 8'b00010111; cin = 1'b1;",
        "a = 8'b00010010; b = 8'b00010011; cin = 1'b0;",
        "a = 8'b11101010; b = 8'b11001000; cin = 1'b1;",
        "a = 8'b01011011; b = 8'b00111101; cin = 1'b1;",
        "a = 8'b11100110; b = 8'b00110000; cin = 1'b0;",
        "a = 8'b01100001; b = 8'b00001001; cin = 1'b0;",
        "a = 8'b11000010; b = 8'b10111011; cin = 1'b0;",
        "a = 8'b01000000; b = 8'b01110000; cin = 1'b0;",
        "a = 8'b10100110; b = 8'b00111001; cin = 1'b0;",
        "a = 8'b01111001; b = 8'b01111110; cin = 1'b0;",
        "a = 8'b11011101; b = 8'b11000111; cin = 1'b1;",
        "a = 8'b00011011; b = 8'b00011110; cin = 1'b0;",
        "a = 8'b01101010; b = 8'b00000111; cin = 1'b0;",
        "a = 8'b01011010; b = 8'b10011001; cin = 1'b1;",
        "a = 8'b00011001; b = 8'b10011101; cin = 1'b0;",
        "a = 8'b00100101; b = 8'b00111011; cin = 1'b0;",
        "a = 8'b01001110; b = 8'b10111101; cin = 1'b0;",
        "a = 8'b10011110; b = 8'b00110110; cin = 1'b0;",
        "a = 8'b10111010; b = 8'b11000001; cin = 1'b0;",
        "a = 8'b11101100; b = 8'b01111110; cin = 1'b0;",
        "a = 8'b10101001; b = 8'b10111010; cin = 1'b0;",
        "a = 8'b00010100; b = 8'b11011010; cin = 1'b1;",
        "a = 8'b01010010; b = 8'b10110101; cin = 1'b1;",
        "a = 8'b00000111; b = 8'b01011110; cin = 1'b0;",
        "a = 8'b00000101; b = 8'b01110010; cin = 1'b1;",
        "a = 8'b10110111; b = 8'b00001000; cin = 1'b0;",
        "a = 8'b11011011; b = 8'b00010111; cin = 1'b1;",
        "a = 8'b00001110; b = 8'b11010100; cin = 1'b0;"
    ],
    "expected": [
        {
            "sum": 73,
            "cout": 1
        },
        {
            "sum": 61,
            "cout": 1
        },
        {
            "sum": 140,
            "cout": 1
        },
        {
            "sum": 48,
            "cout": 1
        },
        {
            "sum": 199,
            "cout": 0
        },
        {
            "sum": 131,
            "cout": 0
        },
        {
            "sum": 37,
            "cout": 0
        },
        {
            "sum": 179,
            "cout": 1
        },
        {
            "sum": 153,
            "cout": 0
        },
        {
            "sum": 22,
            "cout": 1
        },
        {
            "sum": 106,
            "cout": 0
        },
        {
            "sum": 125,
            "cout": 1
        },
        {
            "sum": 176,
            "cout": 0
        },
        {
            "sum": 223,
            "cout": 0
        },
        {
            "sum": 247,
            "cout": 0
        },
        {
            "sum": 165,
            "cout": 1
        },
        {
            "sum": 57,
            "cout": 0
        },
        {
            "sum": 113,
            "cout": 0
        },
        {
            "sum": 244,
            "cout": 0
        },
        {
            "sum": 182,
            "cout": 0
        },
        {
            "sum": 96,
            "cout": 0
        },
        {
            "sum": 11,
            "cout": 1
        },
        {
            "sum": 212,
            "cout": 0
        },
        {
            "sum": 123,
            "cout": 1
        },
        {
            "sum": 106,
            "cout": 1
        },
        {
            "sum": 99,
            "cout": 1
        },
        {
            "sum": 239,
            "cout": 0
        },
        {
            "sum": 8,
            "cout": 1
        },
        {
            "sum": 101,
            "cout": 0
        },
        {
            "sum": 120,
            "cout": 0
        },
        {
            "sum": 191,
            "cout": 0
        },
        {
            "sum": 243,
            "cout": 0
        },
        {
            "sum": 226,
            "cout": 0
        }
    ],
    "param_component_name": "N8_BLOCK_SIZE5_carry_skip_adder"
}