Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 20:47:57 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath/post_route_timing.rpt
| Design       : datapath
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[1].bkp_1_reg[1][7]/D
                                                              3.029         
col_sel_pp2_reg[1]/C           CD[1].col_reg[2][7]/D          3.128         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[2].bkp_1_reg[2][5]/D
                                                              3.319         
col_sel_pp2_reg[1]/C           CD[2].col_reg[1][5]/D          3.322         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[2].bkp_1_reg[2][0]/D
                                                              3.436         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[1].bkp_1_reg[1][5]/D
                                                              3.440         
col_sel_pp2_reg[1]/C           CD[3].col_reg[0][7]/D          3.444         
col_sel_pp2_reg[1]/C           CD[1].col_reg[2][5]/D          3.450         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[3].bkp_1_reg[3][7]/D
                                                              3.504         
col_sel_pp2_reg[1]/C           CD[2].col_reg[1][0]/D          3.566         
KR[1].key_reg[2][21]/C         SBOX/SBOX[3]/out_gf_pp_reg[0]/D
                                                              3.581         
KR[1].key_reg[2][25]/C         SBOX/SBOX[0]/out_gf_pp_reg[0]/D
                                                              3.605         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[1].bkp_reg[1][7]/D
                                                              3.606         
KR[1].key_reg[2][21]/C         SBOX/SBOX[3]/out_gf_pp_reg[1]/D
                                                              3.608         
col_sel_pp2_reg[0]/C           IV_BKP_REGISTERS[2].bkp_reg[2][2]/D
                                                              3.658         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[2].bkp_1_reg[2][2]/D
                                                              3.675         
sbox_pp2_reg[4]/C              CD[1].col_reg[2][28]/D         3.679         
col_sel_pp2_reg[1]/C           CD[3].col_reg[0][5]/D          3.704         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[2].bkp_reg[2][9]/D
                                                              3.714         
sbox_pp2_reg[4]/C              CD[2].col_reg[1][28]/D         3.719         
col_sel_pp2_reg[0]/C           IV_BKP_REGISTERS[0].bkp_reg[0][5]/D
                                                              3.727         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[3].bkp_1_reg[3][5]/D
                                                              3.728         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[0].bkp_1_reg[0][7]/D
                                                              3.734         
col_sel_pp2_reg[1]/C           CD[0].col_reg[3][7]/D          3.752         
col_sel_pp2_reg[0]/C           IV_BKP_REGISTERS[1].bkp_reg[1][2]/D
                                                              3.758         
sbox_pp2_reg[23]/C             CD[3].col_reg[0][11]/D         3.767         
KR[1].key_reg[2][21]/C         SBOX/SBOX[3]/out_gf_pp_reg[2]/D
                                                              3.777         
col_sel_pp2_reg[1]/C           CD[2].col_reg[1][7]/D          3.787         
sbox_pp2_reg[4]/C              IV_BKP_REGISTERS[1].bkp_1_reg[1][28]/D
                                                              3.791         
KR[1].key_reg[2][21]/C         SBOX/SBOX[3]/out_gf_pp_reg[3]/D
                                                              3.793         
sbox_pp2_reg[23]/C             IV_BKP_REGISTERS[2].bkp_1_reg[2][11]/D
                                                              3.811         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[2].bkp_reg[2][13]/D
                                                              3.821         
sbox_pp2_reg[23]/C             IV_BKP_REGISTERS[0].bkp_1_reg[0][11]/D
                                                              3.821         
sbox_pp2_reg[4]/C              IV_BKP_REGISTERS[2].bkp_1_reg[2][28]/D
                                                              3.823         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[3].bkp_reg[3][0]/D
                                                              3.841         
sbox_pp2_reg[23]/C             CD[1].col_reg[2][11]/D         3.850         
col_sel_pp2_reg[1]/C           CD[0].col_reg[3][19]/D         3.858         
sbox_pp2_reg[23]/C             CD[0].col_reg[3][11]/D         3.880         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[2].bkp_1_reg[2][7]/D
                                                              3.895         
col_sel_pp2_reg[1]/C           CD[2].col_reg[1][6]/D          3.913         
col_sel_pp2_reg[0]/C           IV_BKP_REGISTERS[1].bkp_reg[1][0]/D
                                                              3.926         
sbox_pp2_reg[4]/C              IV_BKP_REGISTERS[3].bkp_1_reg[3][28]/D
                                                              3.931         
sbox_pp2_reg[23]/C             IV_BKP_REGISTERS[1].bkp_1_reg[1][11]/D
                                                              3.943         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[1].bkp_1_reg[1][15]/D
                                                              3.946         
sbox_pp2_reg[4]/C              IV_BKP_REGISTERS[0].bkp_1_reg[0][28]/D
                                                              3.947         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[2].bkp_reg[2][5]/D
                                                              3.948         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[1].bkp_1_reg[1][0]/D
                                                              3.948         
col_sel_pp2_reg[0]/C           IV_BKP_REGISTERS[2].bkp_reg[2][0]/D
                                                              3.951         
sbox_pp2_reg[4]/C              CD[0].col_reg[3][28]/D         3.951         
sbox_pp2_reg[23]/C             IV_BKP_REGISTERS[3].bkp_1_reg[3][11]/D
                                                              3.953         
col_sel_pp2_reg[0]/C           CD[3].col_reg[0][12]/D         3.956         
KR[1].key_reg[2][10]/C         SBOX/SBOX[2]/out_gf_pp_reg[3]/D
                                                              3.961         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[0].bkp_1_reg[0][0]/D
                                                              3.964         
col_sel_pp2_reg[1]/C           CD[2].col_reg[1][2]/D          3.965         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[2].bkp_1_reg[2][6]/D
                                                              3.966         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[1].bkp_1_reg[1][6]/D
                                                              3.967         
col_sel_pp2_reg[0]/C           IV_BKP_REGISTERS[0].bkp_reg[0][13]/D
                                                              3.973         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[0].bkp_1_reg[0][19]/D
                                                              3.982         
col_sel_pp2_reg[1]/C           CD[1].col_reg[2][6]/D          3.984         
sbox_pp2_reg[4]/C              CD[3].col_reg[0][28]/D         3.985         
col_sel_pp2_reg[1]/C           CD[3].col_reg[0][0]/D          3.987         
col_sel_pp2_reg[0]/C           IV_BKP_REGISTERS[3].bkp_reg[3][13]/D
                                                              4.002         
col_sel_pp2_reg[1]/C           CD[2].col_reg[1][12]/D         4.012         
sbox_pp2_reg[23]/C             CD[2].col_reg[1][11]/D         4.019         
col_sel_pp2_reg[1]/C           CD[0].col_reg[3][0]/D          4.021         
sbox_pp2_reg[23]/C             IV_BKP_REGISTERS[2].bkp_reg[2][11]/D
                                                              4.023         
col_en_cnt_unit_pp2_reg[2]/C   CD[2].col_reg[1][27]/D         4.023         
col_sel_pp2_reg[1]/C           CD[3].col_reg[0][18]/D         4.041         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[1].bkp_reg[1][5]/D
                                                              4.047         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[1].bkp_1_reg[1][12]/D
                                                              4.057         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[0].bkp_1_reg[0][2]/D
                                                              4.059         
col_sel_pp2_reg[1]/C           CD[1].col_reg[2][15]/D         4.063         
col_sel_pp2_reg[0]/C           IV_BKP_REGISTERS[3].bkp_1_reg[3][12]/D
                                                              4.064         
col_sel_pp2_reg[1]/C           CD[1].col_reg[2][0]/D          4.068         
col_sel_pp2_reg[0]/C           IV_BKP_REGISTERS[0].bkp_reg[0][2]/D
                                                              4.069         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[2].bkp_1_reg[2][12]/D
                                                              4.072         
col_sel_pp2_reg[0]/C           IV_BKP_REGISTERS[0].bkp_reg[0][12]/D
                                                              4.074         
KR[1].key_reg[2][25]/C         SBOX/SBOX[0]/out_gf_pp_reg[2]/D
                                                              4.074         
sbox_pp2_reg[26]/C             CD[0].col_reg[3][21]/D         4.076         
col_sel_pp2_reg[1]/C           CD[0].col_reg[3][5]/D          4.079         
col_sel_pp2_reg[1]/C           CD[3].col_reg[0][2]/D          4.083         
col_sel_pp2_reg[1]/C           CD[1].col_reg[2][12]/D         4.088         
col_sel_pp2_reg[1]/C           CD[0].col_reg[3][12]/D         4.102         
col_sel_pp2_reg[1]/C           CD[0].col_reg[3][2]/D          4.103         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[3].bkp_1_reg[3][31]/D
                                                              4.124         
col_en_cnt_unit_pp2_reg[2]/C   IV_BKP_REGISTERS[0].bkp_1_reg[0][27]/D
                                                              4.125         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[2].bkp_reg[2][7]/D
                                                              4.127         
col_sel_pp2_reg[0]/C           IV_BKP_REGISTERS[0].bkp_reg[0][7]/D
                                                              4.131         
col_sel_pp2_reg[0]/C           IV_BKP_REGISTERS[3].bkp_reg[3][12]/D
                                                              4.134         
col_sel_pp2_reg[1]/C           CD[3].col_reg[0][31]/D         4.136         
col_sel_pp2_reg[1]/C           CD[2].col_reg[1][13]/D         4.138         
col_sel_pp2_reg[1]/C           CD[3].col_reg[0][19]/D         4.151         
col_sel_pp2_reg[1]/C           IV_BKP_REGISTERS[0].bkp_1_reg[0][12]/D
                                                              4.159         
KR[1].key_reg[2][9]/C          SBOX/SBOX[2]/out_gf_pp_reg[2]/D
                                                              4.162         
sbox_pp2_reg[26]/C             IV_BKP_REGISTERS[3].bkp_1_reg[3][21]/D
                                                              4.163         
col_sel_pp2_reg[0]/C           IV_BKP_REGISTERS[2].bkp_reg[2][12]/D
                                                              4.167         
KR[1].key_reg[2][9]/C          SBOX/SBOX[2]/out_gf_pp_reg[1]/D
                                                              4.167         
sbox_pp2_reg[26]/C             CD[1].col_reg[2][21]/D         4.171         
col_en_cnt_unit_pp2_reg[3]/C   IV_BKP_REGISTERS[2].bkp_reg[2][31]/D
                                                              4.185         
sbox_pp2_reg[5]/C              IV_BKP_REGISTERS[0].bkp_1_reg[0][1]/D
                                                              4.187         



