<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>hw_types.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">hw_types.h File Reference<div class="ingroups"><a class="el" href="group___h_w___t_y_p_e_s.html">HW Type Defines</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains the in-line functions required to read/write values from/to the hardware registers. This file also contains field manipulation macros to get and set field values.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga39ccce29d9c2154572360ef69e5234e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#ga39ccce29d9c2154572360ef69e5234e7">HW_RD_REG32</a>(<a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>)&#160;&#160;&#160;(<a class="el" href="group___h_w___t_y_p_e_s.html#ga8296edbd6d75baeb098f4f0b4ecf45a1">HW_RD_REG32_RAW</a>((uint32_t) (<a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>)))</td></tr>
<tr class="memdesc:ga39ccce29d9c2154572360ef69e5234e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro reads a 32-bit value from a hardware register and returns the value.  <a href="group___h_w___t_y_p_e_s.html#ga39ccce29d9c2154572360ef69e5234e7">More...</a><br /></td></tr>
<tr class="separator:ga39ccce29d9c2154572360ef69e5234e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b688b0b7106de7d0ef8dccb1d244eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#ga6b688b0b7106de7d0ef8dccb1d244eda">HW_WR_REG32</a>(<a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>,  value)&#160;&#160;&#160;(<a class="el" href="group___h_w___t_y_p_e_s.html#ga2b3c6faea6441c2afbf111b4807a4f8e">HW_WR_REG32_RAW</a>((uint32_t) (<a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>), (uint32_t) (value)))</td></tr>
<tr class="memdesc:ga6b688b0b7106de7d0ef8dccb1d244eda"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro writes a 32-bit value to a hardware register.  <a href="group___h_w___t_y_p_e_s.html#ga6b688b0b7106de7d0ef8dccb1d244eda">More...</a><br /></td></tr>
<tr class="separator:ga6b688b0b7106de7d0ef8dccb1d244eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9fc17052a9503248a8c5b127f91311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#ga2c9fc17052a9503248a8c5b127f91311">HW_RD_REG16</a>(<a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>)&#160;&#160;&#160;(<a class="el" href="group___h_w___t_y_p_e_s.html#gaad941f1e3beedd801aab2da52071ae3b">HW_RD_REG16_RAW</a>((uint32_t) (<a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>)))</td></tr>
<tr class="memdesc:ga2c9fc17052a9503248a8c5b127f91311"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro reads a 16-bit value from a hardware register and returns the value.  <a href="group___h_w___t_y_p_e_s.html#ga2c9fc17052a9503248a8c5b127f91311">More...</a><br /></td></tr>
<tr class="separator:ga2c9fc17052a9503248a8c5b127f91311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa22555241005c2b043339d8658f4d4df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#gaa22555241005c2b043339d8658f4d4df">HW_WR_REG16</a>(<a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>,  value)&#160;&#160;&#160;(<a class="el" href="group___h_w___t_y_p_e_s.html#gaa549f8fab053bb6d911734c0fe467cad">HW_WR_REG16_RAW</a>((uint32_t) (<a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>), (uint16_t) (value)))</td></tr>
<tr class="memdesc:gaa22555241005c2b043339d8658f4d4df"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro writes a 16-bit value to a hardware register.  <a href="group___h_w___t_y_p_e_s.html#gaa22555241005c2b043339d8658f4d4df">More...</a><br /></td></tr>
<tr class="separator:gaa22555241005c2b043339d8658f4d4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0ef3bb42c9e5251026ea8a256853cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#gaf0ef3bb42c9e5251026ea8a256853cda">HW_RD_REG8</a>(<a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>)&#160;&#160;&#160;(<a class="el" href="group___h_w___t_y_p_e_s.html#ga9445800482fc20920093d5746ece70b3">HW_RD_REG8_RAW</a>((uint32_t) (<a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>)))</td></tr>
<tr class="memdesc:gaf0ef3bb42c9e5251026ea8a256853cda"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro reads a 8-bit value from a hardware register and returns the value.  <a href="group___h_w___t_y_p_e_s.html#gaf0ef3bb42c9e5251026ea8a256853cda">More...</a><br /></td></tr>
<tr class="separator:gaf0ef3bb42c9e5251026ea8a256853cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d3ecccd86962bbd7432f10ae414c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#gac4d3ecccd86962bbd7432f10ae414c0f">HW_WR_REG8</a>(<a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>,  value)&#160;&#160;&#160;(<a class="el" href="group___h_w___t_y_p_e_s.html#gaf52b90041f440c9ee77f540ee6210d5c">HW_WR_REG8_RAW</a>((uint32_t) (<a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>), (uint8_t) (value)))</td></tr>
<tr class="memdesc:gac4d3ecccd86962bbd7432f10ae414c0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro writes a 8-bit value to a hardware register.  <a href="group___h_w___t_y_p_e_s.html#gac4d3ecccd86962bbd7432f10ae414c0f">More...</a><br /></td></tr>
<tr class="separator:gac4d3ecccd86962bbd7432f10ae414c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33ebfd8d39ab9ebe1c8ae9ace73b661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#gac33ebfd8d39ab9ebe1c8ae9ace73b661">HW_GET_FIELD</a>(regVal,  REG_FIELD)&#160;&#160;&#160;(((regVal) &amp; (uint32_t) REG_FIELD##_MASK) &gt;&gt; (uint32_t) REG_FIELD##_SHIFT)</td></tr>
<tr class="memdesc:gac33ebfd8d39ab9ebe1c8ae9ace73b661"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract a field value. This macro extracts the field value from a 32-bit variable (which contains the register value). This macro does not read from actual register address, and only extracts the field from a variable.  <a href="group___h_w___t_y_p_e_s.html#gac33ebfd8d39ab9ebe1c8ae9ace73b661">More...</a><br /></td></tr>
<tr class="separator:gac33ebfd8d39ab9ebe1c8ae9ace73b661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6e3b46e7d440db648f742e5811bcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#gaba6e3b46e7d440db648f742e5811bcbe">HW_SET_FIELD32</a>(regVal,  REG_FIELD,  fieldVal)</td></tr>
<tr class="memdesc:gaba6e3b46e7d440db648f742e5811bcbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to write a specific field value. This macro first clears the specified field value and then performs "OR" of the field value which is shifted and masked. This will set the field value at its desired position.  <a href="group___h_w___t_y_p_e_s.html#gaba6e3b46e7d440db648f742e5811bcbe">More...</a><br /></td></tr>
<tr class="separator:gaba6e3b46e7d440db648f742e5811bcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69ffdcbdde7bcbf38c41162e940c8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#gab69ffdcbdde7bcbf38c41162e940c8e7">HW_SET_FIELD16</a>(regVal,  REG_FIELD,  fieldVal)</td></tr>
<tr class="memdesc:gab69ffdcbdde7bcbf38c41162e940c8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to write a specific field value. This macro first clears the specified field value and then performs "OR" of the field value which is shifted and masked. This will set the field value at its desired position.  <a href="group___h_w___t_y_p_e_s.html#gab69ffdcbdde7bcbf38c41162e940c8e7">More...</a><br /></td></tr>
<tr class="separator:gab69ffdcbdde7bcbf38c41162e940c8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga909a7abcb747975f19f82bfb03a77fd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#ga909a7abcb747975f19f82bfb03a77fd7">HW_SET_FIELD8</a>(regVal,  REG_FIELD,  fieldVal)</td></tr>
<tr class="memdesc:ga909a7abcb747975f19f82bfb03a77fd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to write a specific field value. This macro first clears the specified field value and then performs "OR" of the field value which is shifted and masked. This will set the field value at its desired position.  <a href="group___h_w___t_y_p_e_s.html#ga909a7abcb747975f19f82bfb03a77fd7">More...</a><br /></td></tr>
<tr class="separator:ga909a7abcb747975f19f82bfb03a77fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f0a53eb22601cc571f2064ed5557ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#ga4f0a53eb22601cc571f2064ed5557ca6">HW_WR_FIELD32</a>(regAddr,  REG_FIELD,  fieldVal)</td></tr>
<tr class="memdesc:ga4f0a53eb22601cc571f2064ed5557ca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro calls read-modify-write API for 32 bit register. It also frames the mask and shift from register field macro.  <a href="group___h_w___t_y_p_e_s.html#ga4f0a53eb22601cc571f2064ed5557ca6">More...</a><br /></td></tr>
<tr class="separator:ga4f0a53eb22601cc571f2064ed5557ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89aaf3f93ebe7a515fc43aa3bad44452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#ga89aaf3f93ebe7a515fc43aa3bad44452">HW_WR_FIELD16</a>(regAddr,  REG_FIELD,  fieldVal)</td></tr>
<tr class="memdesc:ga89aaf3f93ebe7a515fc43aa3bad44452"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro calls read-modify-write API for 16 bit register. It also frames the mask and shift from register field macro.  <a href="group___h_w___t_y_p_e_s.html#ga89aaf3f93ebe7a515fc43aa3bad44452">More...</a><br /></td></tr>
<tr class="separator:ga89aaf3f93ebe7a515fc43aa3bad44452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb89f4962a754871bf77870702fdd590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#gaeb89f4962a754871bf77870702fdd590">HW_WR_FIELD8</a>(regAddr,  REG_FIELD,  fieldVal)</td></tr>
<tr class="memdesc:gaeb89f4962a754871bf77870702fdd590"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro calls read-modify-write API for 8 bit register. It also frames the mask and shift from register field macro.  <a href="group___h_w___t_y_p_e_s.html#gaeb89f4962a754871bf77870702fdd590">More...</a><br /></td></tr>
<tr class="separator:gaeb89f4962a754871bf77870702fdd590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7458c2bf4a2a180a186cd72a3cb0f03a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#ga7458c2bf4a2a180a186cd72a3cb0f03a">HW_RD_FIELD32</a>(regAddr,  REG_FIELD)</td></tr>
<tr class="memdesc:ga7458c2bf4a2a180a186cd72a3cb0f03a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro calls read field API for 32 bit register. It also frames the mask and shift from register field macro.  <a href="group___h_w___t_y_p_e_s.html#ga7458c2bf4a2a180a186cd72a3cb0f03a">More...</a><br /></td></tr>
<tr class="separator:ga7458c2bf4a2a180a186cd72a3cb0f03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52914a52ac0018fb3ec90f7665bc0cca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#ga52914a52ac0018fb3ec90f7665bc0cca">HW_RD_FIELD16</a>(regAddr,  REG_FIELD)</td></tr>
<tr class="memdesc:ga52914a52ac0018fb3ec90f7665bc0cca"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro calls read field API for 16 bit register. It also frames the mask and shift from register field macro.  <a href="group___h_w___t_y_p_e_s.html#ga52914a52ac0018fb3ec90f7665bc0cca">More...</a><br /></td></tr>
<tr class="separator:ga52914a52ac0018fb3ec90f7665bc0cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f48e7a6934f9c04d28ea6b59d0ba94a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#ga4f48e7a6934f9c04d28ea6b59d0ba94a">HW_RD_FIELD8</a>(regAddr,  REG_FIELD)</td></tr>
<tr class="memdesc:ga4f48e7a6934f9c04d28ea6b59d0ba94a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro calls read field API for 8 bit register. It also frames the mask and shift from register field macro.  <a href="group___h_w___t_y_p_e_s.html#ga4f48e7a6934f9c04d28ea6b59d0ba94a">More...</a><br /></td></tr>
<tr class="separator:ga4f48e7a6934f9c04d28ea6b59d0ba94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc97d2eaaa0256af873f9e4c6b10d5bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc97d2eaaa0256af873f9e4c6b10d5bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#gacc97d2eaaa0256af873f9e4c6b10d5bc">HW_SYNC_BARRIER</a>()</td></tr>
<tr class="memdesc:gacc97d2eaaa0256af873f9e4c6b10d5bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro to use data sync barrier in case of ARM. This can not be defined as static inline function. This will be called inside every hardware register writes. In case cache APIs are implemented to use the hardware register write functions, (current implementation) and we call a function after actual reg write for cache disable, the return address in the stack will be invalid. <br /></td></tr>
<tr class="separator:gacc97d2eaaa0256af873f9e4c6b10d5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae939d222bdb6b237c9a4a632a96dbda8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae939d222bdb6b237c9a4a632a96dbda8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#gae939d222bdb6b237c9a4a632a96dbda8">HW_MEM_BARRIER</a>(void)</td></tr>
<tr class="memdesc:gae939d222bdb6b237c9a4a632a96dbda8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro to use memory data barrier in case of ARM. This can not be defined as static inline function. Please refer comment for HW_SYNC_BARRIER. <br /></td></tr>
<tr class="separator:gae939d222bdb6b237c9a4a632a96dbda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga8296edbd6d75baeb098f4f0b4ecf45a1"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#ga8296edbd6d75baeb098f4f0b4ecf45a1">HW_RD_REG32_RAW</a> (uint32_t <a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>)</td></tr>
<tr class="memdesc:ga8296edbd6d75baeb098f4f0b4ecf45a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads a 32-bit value from a hardware register and returns the value.  <a href="group___h_w___t_y_p_e_s.html#ga8296edbd6d75baeb098f4f0b4ecf45a1">More...</a><br /></td></tr>
<tr class="separator:ga8296edbd6d75baeb098f4f0b4ecf45a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b3c6faea6441c2afbf111b4807a4f8e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#ga2b3c6faea6441c2afbf111b4807a4f8e">HW_WR_REG32_RAW</a> (uint32_t <a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint32_t value)</td></tr>
<tr class="memdesc:ga2b3c6faea6441c2afbf111b4807a4f8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function writes a 32-bit value to a hardware register.  <a href="group___h_w___t_y_p_e_s.html#ga2b3c6faea6441c2afbf111b4807a4f8e">More...</a><br /></td></tr>
<tr class="separator:ga2b3c6faea6441c2afbf111b4807a4f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad941f1e3beedd801aab2da52071ae3b"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#gaad941f1e3beedd801aab2da52071ae3b">HW_RD_REG16_RAW</a> (uint32_t <a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>)</td></tr>
<tr class="memdesc:gaad941f1e3beedd801aab2da52071ae3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads a 16-bit value from a hardware register and returns the value.  <a href="group___h_w___t_y_p_e_s.html#gaad941f1e3beedd801aab2da52071ae3b">More...</a><br /></td></tr>
<tr class="separator:gaad941f1e3beedd801aab2da52071ae3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa549f8fab053bb6d911734c0fe467cad"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#gaa549f8fab053bb6d911734c0fe467cad">HW_WR_REG16_RAW</a> (uint32_t <a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint16_t value)</td></tr>
<tr class="memdesc:gaa549f8fab053bb6d911734c0fe467cad"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function writes a 16-bit value to a hardware register.  <a href="group___h_w___t_y_p_e_s.html#gaa549f8fab053bb6d911734c0fe467cad">More...</a><br /></td></tr>
<tr class="separator:gaa549f8fab053bb6d911734c0fe467cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9445800482fc20920093d5746ece70b3"><td class="memItemLeft" align="right" valign="top">static uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#ga9445800482fc20920093d5746ece70b3">HW_RD_REG8_RAW</a> (uint32_t <a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>)</td></tr>
<tr class="memdesc:ga9445800482fc20920093d5746ece70b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads a 8-bit value from a hardware register and returns the value.  <a href="group___h_w___t_y_p_e_s.html#ga9445800482fc20920093d5746ece70b3">More...</a><br /></td></tr>
<tr class="separator:ga9445800482fc20920093d5746ece70b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52b90041f440c9ee77f540ee6210d5c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#gaf52b90041f440c9ee77f540ee6210d5c">HW_WR_REG8_RAW</a> (uint32_t <a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint8_t value)</td></tr>
<tr class="memdesc:gaf52b90041f440c9ee77f540ee6210d5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function writes a 8-bit value to a hardware register.  <a href="group___h_w___t_y_p_e_s.html#gaf52b90041f440c9ee77f540ee6210d5c">More...</a><br /></td></tr>
<tr class="separator:gaf52b90041f440c9ee77f540ee6210d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95242519415005a91d717671a5ffe25c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#ga95242519415005a91d717671a5ffe25c">HW_WR_FIELD32_RAW</a> (uint32_t <a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint32_t mask, uint32_t shift, uint32_t value)</td></tr>
<tr class="memdesc:ga95242519415005a91d717671a5ffe25c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads a 32 bit register, modifies specific set of bits and writes back to the register.  <a href="group___h_w___t_y_p_e_s.html#ga95242519415005a91d717671a5ffe25c">More...</a><br /></td></tr>
<tr class="separator:ga95242519415005a91d717671a5ffe25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c094fd7610d7cd2f48cb8b14cfc8bfd"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#ga5c094fd7610d7cd2f48cb8b14cfc8bfd">HW_WR_FIELD16_RAW</a> (uint32_t <a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint16_t mask, uint32_t shift, uint16_t value)</td></tr>
<tr class="memdesc:ga5c094fd7610d7cd2f48cb8b14cfc8bfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads a 16 bit register, modifies specific set of bits and writes back to the register.  <a href="group___h_w___t_y_p_e_s.html#ga5c094fd7610d7cd2f48cb8b14cfc8bfd">More...</a><br /></td></tr>
<tr class="separator:ga5c094fd7610d7cd2f48cb8b14cfc8bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98f22dc79472c4f0f7bb4f7c9ba89a4"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#gab98f22dc79472c4f0f7bb4f7c9ba89a4">HW_WR_FIELD8_RAW</a> (uint32_t <a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint8_t mask, uint32_t shift, uint8_t value)</td></tr>
<tr class="memdesc:gab98f22dc79472c4f0f7bb4f7c9ba89a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads a 8 bit register, modifies specific set of bits and writes back to the register.  <a href="group___h_w___t_y_p_e_s.html#gab98f22dc79472c4f0f7bb4f7c9ba89a4">More...</a><br /></td></tr>
<tr class="separator:gab98f22dc79472c4f0f7bb4f7c9ba89a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d000a80f85678d2731e499c47e253e"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#ga38d000a80f85678d2731e499c47e253e">HW_RD_FIELD32_RAW</a> (uint32_t <a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint32_t mask, uint32_t shift)</td></tr>
<tr class="memdesc:ga38d000a80f85678d2731e499c47e253e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads a 32 bit register, masks specific set of bits and the left shifted value.  <a href="group___h_w___t_y_p_e_s.html#ga38d000a80f85678d2731e499c47e253e">More...</a><br /></td></tr>
<tr class="separator:ga38d000a80f85678d2731e499c47e253e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827ffaa64cd769d8571dead6158c5bb0"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#ga827ffaa64cd769d8571dead6158c5bb0">HW_RD_FIELD16_RAW</a> (uint32_t <a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint16_t mask, uint32_t shift)</td></tr>
<tr class="memdesc:ga827ffaa64cd769d8571dead6158c5bb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads a 16 bit register, masks specific set of bits and the left shifted value.  <a href="group___h_w___t_y_p_e_s.html#ga827ffaa64cd769d8571dead6158c5bb0">More...</a><br /></td></tr>
<tr class="separator:ga827ffaa64cd769d8571dead6158c5bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac75724b66810929ebcd91b3e1c98c8ae"><td class="memItemLeft" align="right" valign="top">static uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___t_y_p_e_s.html#gac75724b66810929ebcd91b3e1c98c8ae">HW_RD_FIELD8_RAW</a> (uint32_t <a class="el" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint8_t mask, uint32_t shift)</td></tr>
<tr class="memdesc:gac75724b66810929ebcd91b3e1c98c8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads a 8 bit register, masks specific set of bits and the left shifted value.  <a href="group___h_w___t_y_p_e_s.html#gac75724b66810929ebcd91b3e1c98c8ae">More...</a><br /></td></tr>
<tr class="separator:gac75724b66810929ebcd91b3e1c98c8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains the in-line functions required to read/write values from/to the hardware registers. This file also contains field manipulation macros to get and set field values. </p>
<p>This file contains the prototypes/definition of general purpose API for the HW access This also contains some related macros.</p>
<dl class="section copyright"><dt>Copyright</dt><dd>Copyright (C) 2013 Texas Instruments Incorporated - <a href="http://www.ti.com/">http://www.ti.com/</a></dd></dl>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
