
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.55+8 (git sha1 9334a5c27, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Executing script file `vsd_mini_fpga.ys' --

1. Executing Verilog-2005 frontend: /home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v
Parsing Verilog input from `/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v' to AST representation.
Storing AST representation for module `$abstract\serv_bufreg2'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_compdec.v
Parsing Verilog input from `/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_compdec.v' to AST representation.
Storing AST representation for module `$abstract\serv_compdec'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v
Parsing Verilog input from `/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v' to AST representation.
Storing AST representation for module `$abstract\serv_decode'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v
Parsing Verilog input from `/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_mem_if'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v
Parsing Verilog input from `/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v' to AST representation.
Storing AST representation for module `$abstract\serv_alu'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v
Parsing Verilog input from `/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v' to AST representation.
Storing AST representation for module `$abstract\serv_csr'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v
Parsing Verilog input from `/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v' to AST representation.
Storing AST representation for module `$abstract\serv_top'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v
Parsing Verilog input from `/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v' to AST representation.
Storing AST representation for module `$abstract\serv_bufreg'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_aligner.v
Parsing Verilog input from `/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_aligner.v' to AST representation.
Storing AST representation for module `$abstract\serv_aligner'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v
Parsing Verilog input from `/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_top'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v
Parsing Verilog input from `/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v' to AST representation.
Storing AST representation for module `$abstract\serv_immdec'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_synth_wrapper.v
Parsing Verilog input from `/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_synth_wrapper.v' to AST representation.
Storing AST representation for module `$abstract\serv_synth_wrapper'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v
Parsing Verilog input from `/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v' to AST representation.
Storing AST representation for module `$abstract\serv_ctrl'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v
Parsing Verilog input from `/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_ram'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v
Parsing Verilog input from `/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_ram_if'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v
Parsing Verilog input from `/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v' to AST representation.
Storing AST representation for module `$abstract\serv_state'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v
Parsing Verilog input from `/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_if'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v
Parsing Verilog input from `/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v' to AST representation.
Storing AST representation for module `$abstract\vsd_mini_fpga'.
Successfully finished Verilog frontend.

19. Executing ATTRMAP pass (move or copy attributes).

20. Executing SYNTH_ICE40 pass.

20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

20.2. Executing HIERARCHY pass (managing design hierarchy).

20.3. Executing AST frontend in derive mode using pre-parsed AST for module `\vsd_mini_fpga'.
Generating RTLIL representation for module `\vsd_mini_fpga'.

20.3.1. Analyzing design hierarchy..
Top module:  \vsd_mini_fpga
Parameter \RESET_PC = 1'0

20.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_top'.
Parameter \RESET_PC = 1'0
Generating RTLIL representation for module `$paramod\serv_rf_top\RESET_PC=1'0'.

20.3.3. Analyzing design hierarchy..
Top module:  \vsd_mini_fpga
Used module:     $paramod\serv_rf_top\RESET_PC=1'0
Parameter \WITH_CSR = 1
Parameter \PRE_REGISTER = 1
Parameter \RESET_STRATEGY = 1296649801
Parameter \RESET_PC = 1'0
Parameter \MDU = 1'0
Parameter \COMPRESSED = 1'0
Parameter \ALIGN = 1'0

20.3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_top'.
Parameter \WITH_CSR = 1
Parameter \PRE_REGISTER = 1
Parameter \RESET_STRATEGY = 1296649801
Parameter \RESET_PC = 1'0
Parameter \MDU = 1'0
Parameter \COMPRESSED = 1'0
Parameter \ALIGN = 1'0
Generating RTLIL representation for module `$paramod$d8f788b1d3c3ebdc411de01817f492edd4eb9a4e\serv_top'.
Parameter \width = 2
Parameter \csr_regs = 4

20.3.5. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_ram'.
Parameter \width = 2
Parameter \csr_regs = 4
Generating RTLIL representation for module `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram'.
Parameter \width = 2
Parameter \reset_strategy = 1296649801
Parameter \csr_regs = 4

20.3.6. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_ram_if'.
Parameter \width = 2
Parameter \reset_strategy = 1296649801
Parameter \csr_regs = 4
Generating RTLIL representation for module `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if'.

20.3.7. Analyzing design hierarchy..
Top module:  \vsd_mini_fpga
Used module:     $paramod\serv_rf_top\RESET_PC=1'0
Used module:         $paramod$d8f788b1d3c3ebdc411de01817f492edd4eb9a4e\serv_top
Used module:         $paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram
Used module:         $paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if
Parameter \RESET_STRATEGY = 1296649801

20.3.8. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_csr'.
Parameter \RESET_STRATEGY = 1296649801
Generating RTLIL representation for module `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001'.
Parameter \WITH_CSR = 1'1

20.3.9. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_mem_if'.
Parameter \WITH_CSR = 1'1
Generating RTLIL representation for module `$paramod\serv_mem_if\WITH_CSR=1'1'.
Parameter \WITH_CSR = 1

20.3.10. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_if'.
Parameter \WITH_CSR = 1
Generating RTLIL representation for module `$paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000001'.

20.3.11. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_alu'.
Generating RTLIL representation for module `\serv_alu'.
Parameter \RESET_STRATEGY = 1296649801
Parameter \RESET_PC = 1'0
Parameter \WITH_CSR = 1

20.3.12. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_ctrl'.
Parameter \RESET_STRATEGY = 1296649801
Parameter \RESET_PC = 1'0
Parameter \WITH_CSR = 1
Generating RTLIL representation for module `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl'.

20.3.13. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_bufreg2'.
Generating RTLIL representation for module `\serv_bufreg2'.
Parameter \MDU = 1'0

20.3.14. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_bufreg'.
Parameter \MDU = 1'0
Generating RTLIL representation for module `$paramod\serv_bufreg\MDU=1'0'.

20.3.15. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_immdec'.
Generating RTLIL representation for module `\serv_immdec'.
Parameter \PRE_REGISTER = 1
Parameter \MDU = 1'0

20.3.16. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_decode'.
Parameter \PRE_REGISTER = 1
Parameter \MDU = 1'0
Generating RTLIL representation for module `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0'.
Parameter \RESET_STRATEGY = 1296649801
Parameter \WITH_CSR = 1'1
Parameter \ALIGN = 1'0
Parameter \MDU = 1'0

20.3.17. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_state'.
Parameter \RESET_STRATEGY = 1296649801
Parameter \WITH_CSR = 1'1
Parameter \ALIGN = 1'0
Parameter \MDU = 1'0
Generating RTLIL representation for module `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state'.

20.3.18. Analyzing design hierarchy..
Top module:  \vsd_mini_fpga
Used module:     $paramod\serv_rf_top\RESET_PC=1'0
Used module:         $paramod$d8f788b1d3c3ebdc411de01817f492edd4eb9a4e\serv_top
Used module:             $paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001
Used module:             $paramod\serv_mem_if\WITH_CSR=1'1
Used module:             $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000001
Used module:             \serv_alu
Used module:             $paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl
Used module:             \serv_bufreg2
Used module:             $paramod\serv_bufreg\MDU=1'0
Used module:             \serv_immdec
Used module:             $paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0
Used module:             $paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state
Used module:         $paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram
Used module:         $paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if

20.3.19. Analyzing design hierarchy..
Top module:  \vsd_mini_fpga
Used module:     $paramod\serv_rf_top\RESET_PC=1'0
Used module:         $paramod$d8f788b1d3c3ebdc411de01817f492edd4eb9a4e\serv_top
Used module:             $paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001
Used module:             $paramod\serv_mem_if\WITH_CSR=1'1
Used module:             $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000001
Used module:             \serv_alu
Used module:             $paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl
Used module:             \serv_bufreg2
Used module:             $paramod\serv_bufreg\MDU=1'0
Used module:             \serv_immdec
Used module:             $paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0
Used module:             $paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state
Used module:         $paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram
Used module:         $paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if
Removing unused module `$abstract\vsd_mini_fpga'.
Removing unused module `$abstract\serv_rf_if'.
Removing unused module `$abstract\serv_state'.
Removing unused module `$abstract\serv_rf_ram_if'.
Removing unused module `$abstract\serv_rf_ram'.
Removing unused module `$abstract\serv_ctrl'.
Removing unused module `$abstract\serv_synth_wrapper'.
Removing unused module `$abstract\serv_immdec'.
Removing unused module `$abstract\serv_rf_top'.
Removing unused module `$abstract\serv_aligner'.
Removing unused module `$abstract\serv_bufreg'.
Removing unused module `$abstract\serv_top'.
Removing unused module `$abstract\serv_csr'.
Removing unused module `$abstract\serv_alu'.
Removing unused module `$abstract\serv_mem_if'.
Removing unused module `$abstract\serv_decode'.
Removing unused module `$abstract\serv_compdec'.
Removing unused module `$abstract\serv_bufreg2'.
Removed 18 unused modules.

20.4. Executing PROC pass (convert processes to netlists).

20.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:193$1346'.
Found and cleaned up 1 empty switch in `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1322'.
Found and cleaned up 1 empty switch in `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:0$1052'.
Removing empty process `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:0$1052'.
Found and cleaned up 1 empty switch in `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71$1042'.
Found and cleaned up 1 empty switch in `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$889'.
Found and cleaned up 1 empty switch in `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$862'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:0$834'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:0$833'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:0$832'.
Cleaned up 6 empty switches.

20.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:15$838 in module $paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$649 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1606$639 in module vsd_mini_fpga.
Marked 4 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1569$611 in module vsd_mini_fpga.
Marked 8 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1195$561 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1184$560 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1173$559 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$558 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1151$557 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1140$556 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:811$468 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:781$457 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430 in module vsd_mini_fpga.
Removed a total of 0 dead cases.

20.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 11 redundant assignments.
Promoted 265 assignments to connections.

20.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:522$831'.
  Set init value: \uart_txfull_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:519$830'.
  Set init value: \uart_txempty_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:518$829'.
  Set init value: \uart_tx_trigger_d = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:515$828'.
  Set init value: \uart_tx_pending = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:511$827'.
  Set init value: \uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:493$823'.
  Set init value: \uart_tx_fifo_readable = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:488$822'.
  Set init value: \uart_tx_fifo_produce = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:486$821'.
  Set init value: \uart_tx_fifo_level0 = 5'00000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:478$820'.
  Set init value: \uart_tx_fifo_consume = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:477$819'.
  Set init value: \uart_tx_clear = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:472$818'.
  Set init value: \uart_status_status = 2'00
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:471$817'.
  Set init value: \uart_status_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:470$816'.
  Set init value: \uart_rxtx_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:468$815'.
  Set init value: \uart_rxtx_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:464$814'.
  Set init value: \uart_rxfull_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:461$813'.
  Set init value: \uart_rxempty_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:460$812'.
  Set init value: \uart_rx_trigger_d = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:457$811'.
  Set init value: \uart_rx_pending = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:453$810'.
  Set init value: \uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:435$808'.
  Set init value: \uart_rx_fifo_readable = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:430$807'.
  Set init value: \uart_rx_fifo_produce = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:428$806'.
  Set init value: \uart_rx_fifo_level0 = 5'00000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:420$805'.
  Set init value: \uart_rx_fifo_consume = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:419$804'.
  Set init value: \uart_rx_clear = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:414$803'.
  Set init value: \uart_pending_status = 2'00
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:413$802'.
  Set init value: \uart_pending_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:412$801'.
  Set init value: \uart_pending_r = 2'00
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:410$800'.
  Set init value: \uart_enable_storage = 2'00
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:409$799'.
  Set init value: \uart_enable_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:408$798'.
  Set init value: \tx_tick = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:406$797'.
  Set init value: \tx_sink_ready = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:402$796'.
  Set init value: \tx_phase = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:401$795'.
  Set init value: \tx_enable = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:400$794'.
  Set init value: \tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:399$793'.
  Set init value: \tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:398$792'.
  Set init value: \tx_data = 8'00000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:397$791'.
  Set init value: \tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:396$790'.
  Set init value: \tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:395$789'.
  Set init value: \tx_count = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:394$788'.
  Set init value: \timer_zero_trigger_d = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:391$787'.
  Set init value: \timer_zero_pending = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:390$786'.
  Set init value: \timer_zero_clear = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:385$785'.
  Set init value: \timer_value_status = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:384$784'.
  Set init value: \timer_value_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:383$783'.
  Set init value: \timer_value = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:382$782'.
  Set init value: \timer_update_value_storage = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:381$781'.
  Set init value: \timer_update_value_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:378$780'.
  Set init value: \timer_status_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:377$779'.
  Set init value: \timer_reload_storage = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:376$778'.
  Set init value: \timer_reload_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:373$777'.
  Set init value: \timer_pending_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:372$776'.
  Set init value: \timer_pending_r = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:371$775'.
  Set init value: \timer_load_storage = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:370$774'.
  Set init value: \timer_load_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:368$773'.
  Set init value: \timer_enable_storage = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:367$772'.
  Set init value: \timer_enable_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:366$771'.
  Set init value: \timer_en_storage = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:365$770'.
  Set init value: \timer_en_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:362$768'.
  Set init value: \state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:361$767'.
  Set init value: \soc_rst = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:360$766'.
  Set init value: \slave_sel_r = 3'000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:359$765'.
  Set init value: \slave_sel = 3'000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:353$764'.
  Set init value: \shared_dat_r = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:348$763'.
  Set init value: \shared_ack = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:347$762'.
  Set init value: \serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:346$761'.
  Set init value: \serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:345$760'.
  Set init value: \scratch_storage = 305419896
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:344$759'.
  Set init value: \scratch_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:343$758'.
  Set init value: \rx_tick = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:342$757'.
  Set init value: \rx_source_valid = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:340$756'.
  Set init value: \rx_source_payload_data = 8'00000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:337$753'.
  Set init value: \rx_rx_d = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:335$752'.
  Set init value: \rx_phase = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:334$751'.
  Set init value: \rx_enable = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:333$750'.
  Set init value: \rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:332$749'.
  Set init value: \rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:331$748'.
  Set init value: \rx_data = 8'00000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:330$747'.
  Set init value: \rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:329$746'.
  Set init value: \rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:328$745'.
  Set init value: \rx_count = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:327$744'.
  Set init value: \rs232phytx_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:326$743'.
  Set init value: \rs232phytx_next_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:325$742'.
  Set init value: \rs232phyrx_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:324$741'.
  Set init value: \rs232phyrx_next_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:323$740'.
  Set init value: \reset_storage = 2'00
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:322$739'.
  Set init value: \reset_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:319$738'.
  Set init value: \regs1 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:318$737'.
  Set init value: \regs0 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:317$736'.
  Set init value: \ram_we = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:304$734'.
  Set init value: \ram_bus_ram_bus_ack = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:301$732'.
  Set init value: \next_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:290$730'.
  Set init value: \minimalservsoc_ram_bus_ack = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:286$728'.
  Set init value: \interface1_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:285$727'.
  Set init value: \interface1_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:284$726'.
  Set init value: \interface1_dat_w = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:282$725'.
  Set init value: \interface1_adr = 14'00000000000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:265$723'.
  Set init value: \interface0_dat_r = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:249$722'.
  Set init value: \interface0_ack = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:237$717'.
  Set init value: \grant = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:236$716'.
  Set init value: \error = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:215$713'.
  Set init value: \csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:213$712'.
  Set init value: \csr_bankarray_sel_r = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:208$711'.
  Set init value: \csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:203$710'.
  Set init value: \csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:198$709'.
  Set init value: \csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:195$708'.
  Set init value: \csr_bankarray_csrbank2_txfull_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:193$707'.
  Set init value: \csr_bankarray_csrbank2_txfull_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:191$706'.
  Set init value: \csr_bankarray_csrbank2_txempty_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:189$705'.
  Set init value: \csr_bankarray_csrbank2_txempty_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:186$704'.
  Set init value: \csr_bankarray_csrbank2_rxfull_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:184$703'.
  Set init value: \csr_bankarray_csrbank2_rxfull_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:182$702'.
  Set init value: \csr_bankarray_csrbank2_rxempty_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:180$701'.
  Set init value: \csr_bankarray_csrbank2_rxempty_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:178$700'.
  Set init value: \csr_bankarray_csrbank2_ev_status_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:176$699'.
  Set init value: \csr_bankarray_csrbank2_ev_status_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:174$698'.
  Set init value: \csr_bankarray_csrbank2_ev_pending_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:172$697'.
  Set init value: \csr_bankarray_csrbank2_ev_pending_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:170$696'.
  Set init value: \csr_bankarray_csrbank2_ev_enable0_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:168$695'.
  Set init value: \csr_bankarray_csrbank2_ev_enable0_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:166$694'.
  Set init value: \csr_bankarray_csrbank1_value_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:164$693'.
  Set init value: \csr_bankarray_csrbank1_value_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:162$692'.
  Set init value: \csr_bankarray_csrbank1_update_value0_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:160$691'.
  Set init value: \csr_bankarray_csrbank1_update_value0_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:157$690'.
  Set init value: \csr_bankarray_csrbank1_reload0_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:155$689'.
  Set init value: \csr_bankarray_csrbank1_reload0_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:153$688'.
  Set init value: \csr_bankarray_csrbank1_load0_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:151$687'.
  Set init value: \csr_bankarray_csrbank1_load0_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:149$686'.
  Set init value: \csr_bankarray_csrbank1_ev_status_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:147$685'.
  Set init value: \csr_bankarray_csrbank1_ev_status_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:145$684'.
  Set init value: \csr_bankarray_csrbank1_ev_pending_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:143$683'.
  Set init value: \csr_bankarray_csrbank1_ev_pending_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:141$682'.
  Set init value: \csr_bankarray_csrbank1_ev_enable0_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:139$681'.
  Set init value: \csr_bankarray_csrbank1_ev_enable0_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:137$680'.
  Set init value: \csr_bankarray_csrbank1_en0_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:135$679'.
  Set init value: \csr_bankarray_csrbank1_en0_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:132$678'.
  Set init value: \csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:130$677'.
  Set init value: \csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:128$676'.
  Set init value: \csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:126$675'.
  Set init value: \csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:124$674'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:122$673'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:118$672'.
  Set init value: \count = 20'11110100001001000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:115$671'.
  Set init value: \bus_errors_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:114$670'.
  Set init value: \bus_errors = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:112$669'.
  Set init value: \array_muxed7 = 2'00
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:111$668'.
  Set init value: \array_muxed6 = 3'000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:110$667'.
  Set init value: \array_muxed5 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:109$666'.
  Set init value: \array_muxed4 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:108$665'.
  Set init value: \array_muxed3 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:107$664'.
  Set init value: \array_muxed2 = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:106$663'.
  Set init value: \array_muxed1 = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:105$662'.
  Set init value: \array_muxed0 = 30'000000000000000000000000000000

20.4.5. Executing PROC_ARST pass (detect async resets in processes).

20.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~142 debug messages>

20.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:193$1346'.
     1/1: $0\genblk1.misalign_trap_sync_r[0:0]
Creating decoders for process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1322'.
     1/7: $0\o_cnt_r[3:0]
     2/7: $0\o_cnt[2:0]
     3/7: $0\stage_two_req[0:0]
     4/7: $0\o_cnt_done[0:0]
     5/7: $0\init_done[0:0]
     6/7: $0\o_ctrl_jump[0:0]
     7/7: $0\ibus_cyc[0:0]
Creating decoders for process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
Creating decoders for process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1259'.
     1/8: $0\imm30[0:0]
     2/8: $0\imm25[0:0]
     3/8: $0\op26[0:0]
     4/8: $0\op22[0:0]
     5/8: $0\op21[0:0]
     6/8: $0\op20[0:0]
     7/8: $0\funct3[2:0]
     8/8: $0\opcode[4:0]
Creating decoders for process `\serv_immdec.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41$1098'.
     1/6: $0\imm11_7[4:0]
     2/6: $0\imm24_20[4:0]
     3/6: $0\imm30_25[5:0]
     4/6: $0\imm7[0:0]
     5/6: $0\imm19_12_20[8:0]
     6/6: $0\imm31[0:0]
Creating decoders for process `$paramod\serv_bufreg\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35$1084'.
     1/2: $0\data[29:0]
     2/2: $0\lsb[1:0]
Creating decoders for process `\serv_bufreg2.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60$1074'.
     1/1: $0\dat[31:0]
Creating decoders for process `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71$1042'.
     1/1: $0\o_ibus_adr[31:0]
Creating decoders for process `\serv_alu.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:61$1027'.
     1/1: $0\cmp_r[0:0]
Creating decoders for process `$paramod\serv_mem_if\WITH_CSR=1'1.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:53$968'.
     1/1: $0\signbit[0:0]
Creating decoders for process `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$889'.
     1/10: $0\mcause3_0[3:0] [1]
     2/10: $0\mcause3_0[3:0] [0]
     3/10: $0\mcause3_0[3:0] [2]
     4/10: $0\mcause3_0[3:0] [3]
     5/10: $0\timer_irq_r[0:0]
     6/10: $0\mcause31[0:0]
     7/10: $0\mie_mtie[0:0]
     8/10: $0\mstatus_mpie[0:0]
     9/10: $0\mstatus_mie[0:0]
    10/10: $0\o_new_irq[0:0]
Creating decoders for process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:122$866'.
     1/1: $0\rdata1[0:0]
Creating decoders for process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:77$865'.
Creating decoders for process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$862'.
     1/4: $0\rdata0[1:0]
     2/4: $0\rgnt[0:0]
     3/4: $0\rreq_r[0:0]
     4/4: $0\rcnt[4:0]
Creating decoders for process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82$858'.
Creating decoders for process `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:33$846'.
Creating decoders for process `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:15$838'.
     1/3: $1$memwr$\memory$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$837_EN[1:0]$844
     2/3: $1$memwr$\memory$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$837_DATA[1:0]$843
     3/3: $1$memwr$\memory$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$837_ADDR[9:0]$842
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:522$831'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:519$830'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:518$829'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:515$828'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:511$827'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:496$826'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$825'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:494$824'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:493$823'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:488$822'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:486$821'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:478$820'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:477$819'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:472$818'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:471$817'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:470$816'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:468$815'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:464$814'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:461$813'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:460$812'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:457$811'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:453$810'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:436$809'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:435$808'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:430$807'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:428$806'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:420$805'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:419$804'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:414$803'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:413$802'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:412$801'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:410$800'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:409$799'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:408$798'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:406$797'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:402$796'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:401$795'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:400$794'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:399$793'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:398$792'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:397$791'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:396$790'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:395$789'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:394$788'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:391$787'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:390$786'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:385$785'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:384$784'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:383$783'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:382$782'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:381$781'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:378$780'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:377$779'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:376$778'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:373$777'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:372$776'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:371$775'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:370$774'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:368$773'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:367$772'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:366$771'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:365$770'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:364$769'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:362$768'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:361$767'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:360$766'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:359$765'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:353$764'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:348$763'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:347$762'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:346$761'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:345$760'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:344$759'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:343$758'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:342$757'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:340$756'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:339$755'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:338$754'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:337$753'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:335$752'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:334$751'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:333$750'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:332$749'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:331$748'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:330$747'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:329$746'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:328$745'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:327$744'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:326$743'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:325$742'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:324$741'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:323$740'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:322$739'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:319$738'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:318$737'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:317$736'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:311$735'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:304$734'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:303$733'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:301$732'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:297$731'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:290$730'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:288$729'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:286$728'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:285$727'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:284$726'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:282$725'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:267$724'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:265$723'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:249$722'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:248$721'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:244$720'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:241$719'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:240$718'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:237$717'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:236$716'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:227$715'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:226$714'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:215$713'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:213$712'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:208$711'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:203$710'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:198$709'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:195$708'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:193$707'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:191$706'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:189$705'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:186$704'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:184$703'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:182$702'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:180$701'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:178$700'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:176$699'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:174$698'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:172$697'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:170$696'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:168$695'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:166$694'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:164$693'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:162$692'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:160$691'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:157$690'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:155$689'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:153$688'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:151$687'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:149$686'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:147$685'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:145$684'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:143$683'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:141$682'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:139$681'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:137$680'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:135$679'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:132$678'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:130$677'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:128$676'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:126$675'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:124$674'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:122$673'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:118$672'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:115$671'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:114$670'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:112$669'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:111$668'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:110$667'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:109$666'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:108$665'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:107$664'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:106$663'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:105$662'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1632$657'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$649'.
     1/3: $1$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1629$386_EN[9:0]$655
     2/3: $1$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1629$386_DATA[9:0]$654
     3/3: $1$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1629$386_ADDR[3:0]$653
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$647'.
     1/1: $0\storage_dat1[9:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1606$639'.
     1/3: $1$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1608$385_EN[9:0]$645
     2/3: $1$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1608$385_DATA[9:0]$644
     3/3: $1$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1608$385_ADDR[3:0]$643
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1592$637'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1569$611'.
     1/12: $1$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1577$384_EN[31:0]$635
     2/12: $1$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1577$384_DATA[31:0]$634
     3/12: $1$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1577$384_ADDR[10:0]$633
     4/12: $1$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1575$383_EN[31:0]$632
     5/12: $1$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1575$383_DATA[31:0]$631
     6/12: $1$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1575$383_ADDR[10:0]$630
     7/12: $1$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1573$382_EN[31:0]$629
     8/12: $1$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1573$382_DATA[31:0]$628
     9/12: $1$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1573$382_ADDR[10:0]$627
    10/12: $1$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1571$381_EN[31:0]$626
    11/12: $1$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1571$381_DATA[31:0]$625
    12/12: $1$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1571$381_ADDR[10:0]$624
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1554$609'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
     1/67: $0\rx_tick[0:0]
     2/67: $0\rx_phase[31:0]
     3/67: $0\tx_phase[31:0]
     4/67: $0\uart_rxfull_re[0:0]
     5/67: $0\uart_txempty_re[0:0]
     6/67: $0\uart_enable_re[0:0]
     7/67: $0\uart_pending_re[0:0]
     8/67: $0\uart_status_re[0:0]
     9/67: $0\uart_rxempty_re[0:0]
    10/67: $0\uart_txfull_re[0:0]
    11/67: $0\csr_bankarray_interface2_bank_bus_dat_r[31:0]
    12/67: $0\timer_enable_re[0:0]
    13/67: $0\timer_pending_re[0:0]
    14/67: $0\timer_status_re[0:0]
    15/67: $0\timer_value_re[0:0]
    16/67: $0\timer_update_value_re[0:0]
    17/67: $0\timer_en_re[0:0]
    18/67: $0\timer_reload_re[0:0]
    19/67: $0\timer_load_re[0:0]
    20/67: $0\csr_bankarray_interface1_bank_bus_dat_r[31:0]
    21/67: $0\csr_bankarray_sel_r[0:0]
    22/67: $0\bus_errors_re[0:0]
    23/67: $0\scratch_re[0:0]
    24/67: $0\reset_re[0:0]
    25/67: $0\csr_bankarray_interface0_bank_bus_dat_r[31:0]
    26/67: $0\state[0:0]
    27/67: $0\timer_zero_trigger_d[0:0]
    28/67: $0\uart_rx_trigger_d[0:0]
    29/67: $0\uart_tx_trigger_d[0:0]
    30/67: $0\rs232phyrx_state[0:0]
    31/67: $0\tx_tick[0:0]
    32/67: $0\rx_rx_d[0:0]
    33/67: $0\rs232phytx_state[0:0]
    34/67: $0\timer_value[31:0]
    35/67: $0\ram_bus_ram_bus_ack[0:0]
    36/67: $0\minimalservsoc_ram_bus_ack[0:0]
    37/67: $0\slave_sel_r[2:0]
    38/67: $0\uart_tx_pending[0:0]
    39/67: $0\uart_tx_fifo_readable[0:0]
    40/67: $0\uart_tx_fifo_produce[3:0]
    41/67: $0\uart_tx_fifo_level0[4:0]
    42/67: $0\uart_tx_fifo_consume[3:0]
    43/67: $0\uart_rx_pending[0:0]
    44/67: $0\uart_rx_fifo_readable[0:0]
    45/67: $0\uart_rx_fifo_produce[3:0]
    46/67: $0\uart_rx_fifo_level0[4:0]
    47/67: $0\uart_rx_fifo_consume[3:0]
    48/67: $0\uart_pending_r[1:0]
    49/67: $0\uart_enable_storage[1:0]
    50/67: $0\tx_data[7:0]
    51/67: $0\tx_count[3:0]
    52/67: $0\timer_zero_pending[0:0]
    53/67: $0\timer_value_status[31:0]
    54/67: $0\timer_update_value_storage[0:0]
    55/67: $0\timer_reload_storage[31:0]
    56/67: $0\timer_pending_r[0:0]
    57/67: $0\timer_load_storage[31:0]
    58/67: $0\timer_enable_storage[0:0]
    59/67: $0\timer_en_storage[0:0]
    60/67: $0\scratch_storage[31:0]
    61/67: $0\rx_data[7:0]
    62/67: $0\rx_count[3:0]
    63/67: $0\reset_storage[1:0]
    64/67: $0\grant[0:0]
    65/67: $0\count[19:0]
    66/67: $0\bus_errors[31:0]
    67/67: $0\serial_tx[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1195$561'.
     1/1: $0\array_muxed7[1:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1184$560'.
     1/1: $0\array_muxed6[2:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1173$559'.
     1/1: $0\array_muxed5[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$558'.
     1/1: $0\array_muxed4[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1151$557'.
     1/1: $0\array_muxed3[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1140$556'.
     1/1: $0\array_muxed2[3:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555'.
     1/1: $0\array_muxed1[31:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554'.
     1/1: $0\array_muxed0[29:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1082$550'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1075$549'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1063$546'.
     1/2: $0\csr_bankarray_csrbank2_rxfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_rxfull_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1054$543'.
     1/2: $0\csr_bankarray_csrbank2_txempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_txempty_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1045$540'.
     1/2: $0\csr_bankarray_csrbank2_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_ev_enable0_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1036$537'.
     1/2: $0\csr_bankarray_csrbank2_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_ev_pending_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1027$534'.
     1/2: $0\csr_bankarray_csrbank2_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_ev_status_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1018$531'.
     1/2: $0\csr_bankarray_csrbank2_rxempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_rxempty_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1009$528'.
     1/2: $0\csr_bankarray_csrbank2_txfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_txfull_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1000$525'.
     1/2: $0\uart_rxtx_we[0:0]
     2/2: $0\uart_rxtx_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:976$521'.
     1/2: $0\csr_bankarray_csrbank1_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_ev_enable0_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:967$518'.
     1/2: $0\csr_bankarray_csrbank1_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_ev_pending_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:958$515'.
     1/2: $0\csr_bankarray_csrbank1_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_ev_status_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:949$512'.
     1/2: $0\csr_bankarray_csrbank1_value_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_value_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:940$509'.
     1/2: $0\csr_bankarray_csrbank1_update_value0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_update_value0_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:931$506'.
     1/2: $0\csr_bankarray_csrbank1_en0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_en0_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:922$503'.
     1/2: $0\csr_bankarray_csrbank1_reload0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_reload0_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:913$500'.
     1/2: $0\csr_bankarray_csrbank1_load0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_load0_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498'.
     1/1: $0\csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:892$496'.
     1/1: $0\soc_rst[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:884$493'.
     1/2: $0\csr_bankarray_csrbank0_bus_errors_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_bus_errors_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:875$490'.
     1/2: $0\csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:866$487'.
     1/2: $0\csr_bankarray_csrbank0_reset0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_reset0_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479'.
     1/7: $0\next_state[0:0]
     2/7: $0\interface1_we[0:0]
     3/7: $0\interface1_re[0:0]
     4/7: $0\interface1_dat_w[31:0]
     5/7: $0\interface1_adr[13:0]
     6/7: $0\interface0_dat_r[31:0]
     7/7: $0\interface0_ack[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:830$476'.
     1/1: $0\timer_zero_clear[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:811$468'.
     1/1: $0\uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:781$457'.
     1/1: $0\uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:758$448'.
     1/1: $0\uart_rx_clear[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:750$446'.
     1/1: $0\uart_tx_clear[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433'.
     1/8: $0\rs232phyrx_next_state[0:0]
     2/8: $0\rx_source_valid[0:0]
     3/8: $0\rx_source_payload_data[7:0]
     4/8: $0\rx_enable[0:0]
     5/8: $0\rx_data_rs232phyrx_next_value_ce1[0:0]
     6/8: $0\rx_data_rs232phyrx_next_value1[7:0]
     7/8: $0\rx_count_rs232phyrx_next_value_ce0[0:0]
     8/8: $0\rx_count_rs232phyrx_next_value0[3:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430'.
     1/9: $0\rs232phytx_next_state[0:0]
     2/9: $0\tx_sink_ready[0:0]
     3/9: $0\tx_enable[0:0]
     4/9: $0\tx_data_rs232phytx_next_value_ce2[0:0]
     5/9: $0\tx_data_rs232phytx_next_value2[7:0]
     6/9: $0\tx_count_rs232phytx_next_value_ce0[0:0]
     7/9: $0\tx_count_rs232phytx_next_value0[3:0]
     8/9: $0\serial_tx_rs232phytx_next_value_ce1[0:0]
     9/9: $0\serial_tx_rs232phytx_next_value1[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:632$417'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408'.
     1/3: $0\shared_dat_r[31:0]
     2/3: $0\shared_ack[0:0]
     3/3: $0\error[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:581$396'.

20.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_ext_funct3' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_bne_or_bge' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_cond_branch' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_dbus_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_e_op' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_ebreak' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_branch_op' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_shift_op' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_slt_or_branch' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_rd_op' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_sh_right' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_mdu_op' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_two_stage_op' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_bufreg_rs1_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_bufreg_imm_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_bufreg_clr_lsb' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_bufreg_sh_signed' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_op_b_source' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_ctrl_jal_or_jalr' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_ctrl_utype' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_ctrl_pc_rel' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_ctrl_mret' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_alu_sub' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_alu_bool_op' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_alu_cmp_eq' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_alu_cmp_sig' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_alu_rd_sel' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_mem_cmd' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_mem_signed' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_mem_word' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_mem_half' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_csr_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_csr_addr' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_csr_mstatus_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_csr_mie_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_csr_mcause_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_csr_source' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_csr_d_sel' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_csr_imm_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_mtval_pc' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_immdec_ctrl' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_immdec_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_rd_mem_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_rd_csr_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\o_rd_alu_en' from process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
No latch inferred for signal `\vsd_mini_fpga.\uart_tx_fifo_sink_last' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:496$826'.
No latch inferred for signal `\vsd_mini_fpga.\uart_tx_fifo_sink_first' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$825'.
No latch inferred for signal `\vsd_mini_fpga.\uart_tx_fifo_replace' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:494$824'.
No latch inferred for signal `\vsd_mini_fpga.\uart_rx_fifo_replace' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:436$809'.
No latch inferred for signal `\vsd_mini_fpga.\sys_rst' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:364$769'.
No latch inferred for signal `\vsd_mini_fpga.\rx_source_last' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:339$755'.
No latch inferred for signal `\vsd_mini_fpga.\rx_source_first' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:338$754'.
No latch inferred for signal `\vsd_mini_fpga.\ram_bus_ram_bus_err' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:311$735'.
No latch inferred for signal `\vsd_mini_fpga.\ram_adr_burst' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:303$733'.
No latch inferred for signal `\vsd_mini_fpga.\minimalservsoc_ram_bus_err' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:297$731'.
No latch inferred for signal `\vsd_mini_fpga.\minimalservsoc_adr_burst' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:288$729'.
No latch inferred for signal `\vsd_mini_fpga.\interface0_err' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:267$724'.
No latch inferred for signal `\vsd_mini_fpga.\ibus_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:248$721'.
No latch inferred for signal `\vsd_mini_fpga.\ibus_dat_w' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:244$720'.
No latch inferred for signal `\vsd_mini_fpga.\ibus_cti' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:241$719'.
No latch inferred for signal `\vsd_mini_fpga.\ibus_bte' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:240$718'.
No latch inferred for signal `\vsd_mini_fpga.\dbus_cti' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:227$715'.
No latch inferred for signal `\vsd_mini_fpga.\dbus_bte' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:226$714'.
No latch inferred for signal `\vsd_mini_fpga.\array_muxed7' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1195$561'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed7 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1195$561`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed7 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1195$561`.
No latch inferred for signal `\vsd_mini_fpga.\array_muxed6' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1184$560'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed6 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1184$560`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed6 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1184$560`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed6 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1184$560`.
No latch inferred for signal `\vsd_mini_fpga.\array_muxed5' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1173$559'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed5` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1173$559`.
No latch inferred for signal `\vsd_mini_fpga.\array_muxed4' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$558'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed4` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$558`.
No latch inferred for signal `\vsd_mini_fpga.\array_muxed3' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1151$557'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed3` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1151$557`.
No latch inferred for signal `\vsd_mini_fpga.\array_muxed2' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1140$556'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed2 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1140$556`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed2 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1140$556`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed2 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1140$556`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed2 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1140$556`.
No latch inferred for signal `\vsd_mini_fpga.\array_muxed1' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [30]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed1 [31]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555`.
No latch inferred for signal `\vsd_mini_fpga.\array_muxed0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\array_muxed0 [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554`.
No latch inferred for signal `\vsd_mini_fpga.\uart_pending_status' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1082$550'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\uart_pending_status [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1082$550`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\uart_pending_status [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1082$550`.
No latch inferred for signal `\vsd_mini_fpga.\uart_status_status' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1075$549'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\uart_status_status [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1075$549`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\uart_status_status [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1075$549`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank2_rxfull_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1063$546'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank2_rxfull_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1063$546`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank2_rxfull_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1063$546'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank2_rxfull_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1063$546`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank2_txempty_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1054$543'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank2_txempty_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1054$543`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank2_txempty_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1054$543'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank2_txempty_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1054$543`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank2_ev_enable0_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1045$540'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank2_ev_enable0_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1045$540`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank2_ev_enable0_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1045$540'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank2_ev_enable0_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1045$540`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank2_ev_pending_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1036$537'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank2_ev_pending_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1036$537`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank2_ev_pending_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1036$537'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank2_ev_pending_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1036$537`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank2_ev_status_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1027$534'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank2_ev_status_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1027$534`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank2_ev_status_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1027$534'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank2_ev_status_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1027$534`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank2_rxempty_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1018$531'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank2_rxempty_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1018$531`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank2_rxempty_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1018$531'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank2_rxempty_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1018$531`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank2_txfull_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1009$528'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank2_txfull_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1009$528`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank2_txfull_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1009$528'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank2_txfull_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1009$528`.
No latch inferred for signal `\vsd_mini_fpga.\uart_rxtx_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1000$525'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\uart_rxtx_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1000$525`.
No latch inferred for signal `\vsd_mini_fpga.\uart_rxtx_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1000$525'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\uart_rxtx_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1000$525`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank1_ev_enable0_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:976$521'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank1_ev_enable0_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:976$521`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank1_ev_enable0_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:976$521'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank1_ev_enable0_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:976$521`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank1_ev_pending_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:967$518'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank1_ev_pending_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:967$518`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank1_ev_pending_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:967$518'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank1_ev_pending_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:967$518`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank1_ev_status_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:958$515'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank1_ev_status_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:958$515`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank1_ev_status_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:958$515'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank1_ev_status_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:958$515`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank1_value_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:949$512'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank1_value_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:949$512`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank1_value_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:949$512'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank1_value_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:949$512`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank1_update_value0_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:940$509'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank1_update_value0_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:940$509`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank1_update_value0_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:940$509'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank1_update_value0_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:940$509`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank1_en0_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:931$506'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank1_en0_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:931$506`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank1_en0_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:931$506'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank1_en0_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:931$506`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank1_reload0_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:922$503'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank1_reload0_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:922$503`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank1_reload0_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:922$503'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank1_reload0_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:922$503`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank1_load0_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:913$500'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank1_load0_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:913$500`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank1_load0_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:913$500'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank1_load0_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:913$500`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [30]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_sram_bus_dat_r [31]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498`.
No latch inferred for signal `\vsd_mini_fpga.\soc_rst' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:892$496'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\soc_rst` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:892$496`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank0_bus_errors_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:884$493'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank0_bus_errors_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:884$493`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank0_bus_errors_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:884$493'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank0_bus_errors_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:884$493`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank0_scratch0_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:875$490'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank0_scratch0_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:875$490`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank0_scratch0_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:875$490'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank0_scratch0_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:875$490`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank0_reset0_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:866$487'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank0_reset0_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:866$487`.
No latch inferred for signal `\vsd_mini_fpga.\csr_bankarray_csrbank0_reset0_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:866$487'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\csr_bankarray_csrbank0_reset0_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:866$487`.
No latch inferred for signal `\vsd_mini_fpga.\interface0_ack' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_ack` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
No latch inferred for signal `\vsd_mini_fpga.\interface0_dat_r' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [30]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface0_dat_r [31]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
No latch inferred for signal `\vsd_mini_fpga.\interface1_adr' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_adr [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_adr [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_adr [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_adr [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_adr [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_adr [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_adr [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_adr [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_adr [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_adr [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_adr [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_adr [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_adr [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_adr [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
No latch inferred for signal `\vsd_mini_fpga.\interface1_dat_w' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [30]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_dat_w [31]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
No latch inferred for signal `\vsd_mini_fpga.\interface1_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
No latch inferred for signal `\vsd_mini_fpga.\interface1_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\interface1_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
No latch inferred for signal `\vsd_mini_fpga.\next_state' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\next_state` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479`.
No latch inferred for signal `\vsd_mini_fpga.\timer_zero_clear' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:830$476'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\timer_zero_clear` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:830$476`.
No latch inferred for signal `\vsd_mini_fpga.\uart_rx_fifo_wrport_adr' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:811$468'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\uart_rx_fifo_wrport_adr [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:811$468`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\uart_rx_fifo_wrport_adr [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:811$468`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\uart_rx_fifo_wrport_adr [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:811$468`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\uart_rx_fifo_wrport_adr [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:811$468`.
No latch inferred for signal `\vsd_mini_fpga.\uart_tx_fifo_wrport_adr' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:781$457'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\uart_tx_fifo_wrport_adr [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:781$457`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\uart_tx_fifo_wrport_adr [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:781$457`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\uart_tx_fifo_wrport_adr [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:781$457`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\uart_tx_fifo_wrport_adr [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:781$457`.
No latch inferred for signal `\vsd_mini_fpga.\uart_rx_clear' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:758$448'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\uart_rx_clear` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:758$448`.
No latch inferred for signal `\vsd_mini_fpga.\uart_tx_clear' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:750$446'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\uart_tx_clear` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:750$446`.
No latch inferred for signal `\vsd_mini_fpga.\rs232phyrx_next_state' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rs232phyrx_next_state` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
No latch inferred for signal `\vsd_mini_fpga.\rx_count_rs232phyrx_next_value0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_count_rs232phyrx_next_value0 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_count_rs232phyrx_next_value0 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_count_rs232phyrx_next_value0 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_count_rs232phyrx_next_value0 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
No latch inferred for signal `\vsd_mini_fpga.\rx_count_rs232phyrx_next_value_ce0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_count_rs232phyrx_next_value_ce0` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
No latch inferred for signal `\vsd_mini_fpga.\rx_data_rs232phyrx_next_value1' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_data_rs232phyrx_next_value1 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_data_rs232phyrx_next_value1 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_data_rs232phyrx_next_value1 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_data_rs232phyrx_next_value1 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_data_rs232phyrx_next_value1 [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_data_rs232phyrx_next_value1 [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_data_rs232phyrx_next_value1 [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_data_rs232phyrx_next_value1 [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
No latch inferred for signal `\vsd_mini_fpga.\rx_data_rs232phyrx_next_value_ce1' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_data_rs232phyrx_next_value_ce1` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
No latch inferred for signal `\vsd_mini_fpga.\rx_enable' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_enable` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
No latch inferred for signal `\vsd_mini_fpga.\rx_source_payload_data' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_source_payload_data [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_source_payload_data [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_source_payload_data [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_source_payload_data [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_source_payload_data [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_source_payload_data [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_source_payload_data [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_source_payload_data [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
No latch inferred for signal `\vsd_mini_fpga.\rx_source_valid' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rx_source_valid` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433`.
No latch inferred for signal `\vsd_mini_fpga.\rs232phytx_next_state' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\rs232phytx_next_state` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430`.
No latch inferred for signal `\vsd_mini_fpga.\serial_tx_rs232phytx_next_value1' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\serial_tx_rs232phytx_next_value1` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430`.
No latch inferred for signal `\vsd_mini_fpga.\serial_tx_rs232phytx_next_value_ce1' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\serial_tx_rs232phytx_next_value_ce1` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430`.
No latch inferred for signal `\vsd_mini_fpga.\tx_count_rs232phytx_next_value0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\tx_count_rs232phytx_next_value0 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\tx_count_rs232phytx_next_value0 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\tx_count_rs232phytx_next_value0 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\tx_count_rs232phytx_next_value0 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430`.
No latch inferred for signal `\vsd_mini_fpga.\tx_count_rs232phytx_next_value_ce0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\tx_count_rs232phytx_next_value_ce0` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430`.
No latch inferred for signal `\vsd_mini_fpga.\tx_data_rs232phytx_next_value2' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\tx_data_rs232phytx_next_value2 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\tx_data_rs232phytx_next_value2 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\tx_data_rs232phytx_next_value2 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\tx_data_rs232phytx_next_value2 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\tx_data_rs232phytx_next_value2 [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\tx_data_rs232phytx_next_value2 [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\tx_data_rs232phytx_next_value2 [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\tx_data_rs232phytx_next_value2 [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430`.
No latch inferred for signal `\vsd_mini_fpga.\tx_data_rs232phytx_next_value_ce2' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\tx_data_rs232phytx_next_value_ce2` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430`.
No latch inferred for signal `\vsd_mini_fpga.\tx_enable' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\tx_enable` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430`.
No latch inferred for signal `\vsd_mini_fpga.\tx_sink_ready' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\tx_sink_ready` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430`.
No latch inferred for signal `\vsd_mini_fpga.\ram_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:632$417'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\ram_we [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:632$417`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\ram_we [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:632$417`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\ram_we [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:632$417`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\ram_we [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:632$417`.
No latch inferred for signal `\vsd_mini_fpga.\error' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\error` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
No latch inferred for signal `\vsd_mini_fpga.\shared_ack' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_ack` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
No latch inferred for signal `\vsd_mini_fpga.\shared_dat_r' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [30]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\shared_dat_r [31]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408`.
No latch inferred for signal `\vsd_mini_fpga.\slave_sel' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:581$396'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\slave_sel [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:581$396`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\slave_sel [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:581$396`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\slave_sel [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:581$396`.

20.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.\genblk1.misalign_trap_sync_r' using process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:193$1346'.
  created $dff cell `$procdff$2024' with positive edge clock.
Creating register for signal `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.\ibus_cyc' using process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1322'.
  created $dff cell `$procdff$2025' with positive edge clock.
Creating register for signal `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.\o_cnt_done' using process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1322'.
  created $dff cell `$procdff$2026' with positive edge clock.
Creating register for signal `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.\o_ctrl_jump' using process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1322'.
  created $dff cell `$procdff$2027' with positive edge clock.
Creating register for signal `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.\stage_two_req' using process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1322'.
  created $dff cell `$procdff$2028' with positive edge clock.
Creating register for signal `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.\init_done' using process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1322'.
  created $dff cell `$procdff$2029' with positive edge clock.
Creating register for signal `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.\o_cnt' using process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1322'.
  created $dff cell `$procdff$2030' with positive edge clock.
Creating register for signal `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.\o_cnt_r' using process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1322'.
  created $dff cell `$procdff$2031' with positive edge clock.
Creating register for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\opcode' using process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1259'.
  created $dff cell `$procdff$2032' with positive edge clock.
Creating register for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\funct3' using process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1259'.
  created $dff cell `$procdff$2033' with positive edge clock.
Creating register for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\op20' using process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1259'.
  created $dff cell `$procdff$2034' with positive edge clock.
Creating register for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\op21' using process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1259'.
  created $dff cell `$procdff$2035' with positive edge clock.
Creating register for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\op22' using process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1259'.
  created $dff cell `$procdff$2036' with positive edge clock.
Creating register for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\op26' using process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1259'.
  created $dff cell `$procdff$2037' with positive edge clock.
Creating register for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\imm25' using process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1259'.
  created $dff cell `$procdff$2038' with positive edge clock.
Creating register for signal `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.\imm30' using process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1259'.
  created $dff cell `$procdff$2039' with positive edge clock.
Creating register for signal `\serv_immdec.\imm31' using process `\serv_immdec.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41$1098'.
  created $dff cell `$procdff$2040' with positive edge clock.
Creating register for signal `\serv_immdec.\imm19_12_20' using process `\serv_immdec.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41$1098'.
  created $dff cell `$procdff$2041' with positive edge clock.
Creating register for signal `\serv_immdec.\imm7' using process `\serv_immdec.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41$1098'.
  created $dff cell `$procdff$2042' with positive edge clock.
Creating register for signal `\serv_immdec.\imm30_25' using process `\serv_immdec.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41$1098'.
  created $dff cell `$procdff$2043' with positive edge clock.
Creating register for signal `\serv_immdec.\imm24_20' using process `\serv_immdec.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41$1098'.
  created $dff cell `$procdff$2044' with positive edge clock.
Creating register for signal `\serv_immdec.\imm11_7' using process `\serv_immdec.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41$1098'.
  created $dff cell `$procdff$2045' with positive edge clock.
Creating register for signal `$paramod\serv_bufreg\MDU=1'0.\lsb' using process `$paramod\serv_bufreg\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35$1084'.
  created $dff cell `$procdff$2046' with positive edge clock.
Creating register for signal `$paramod\serv_bufreg\MDU=1'0.\c_r' using process `$paramod\serv_bufreg\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35$1084'.
  created $dff cell `$procdff$2047' with positive edge clock.
Creating register for signal `$paramod\serv_bufreg\MDU=1'0.\data' using process `$paramod\serv_bufreg\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35$1084'.
  created $dff cell `$procdff$2048' with positive edge clock.
Creating register for signal `\serv_bufreg2.\dat' using process `\serv_bufreg2.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60$1074'.
  created $dff cell `$procdff$2049' with positive edge clock.
Creating register for signal `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.\o_ibus_adr' using process `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71$1042'.
  created $dff cell `$procdff$2050' with positive edge clock.
Creating register for signal `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.\pc_plus_4_cy_r' using process `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71$1042'.
  created $dff cell `$procdff$2051' with positive edge clock.
Creating register for signal `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.\pc_plus_offset_cy_r' using process `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71$1042'.
  created $dff cell `$procdff$2052' with positive edge clock.
Creating register for signal `\serv_alu.\cmp_r' using process `\serv_alu.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:61$1027'.
  created $dff cell `$procdff$2053' with positive edge clock.
Creating register for signal `\serv_alu.\add_cy_r' using process `\serv_alu.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:61$1027'.
  created $dff cell `$procdff$2054' with positive edge clock.
Creating register for signal `$paramod\serv_mem_if\WITH_CSR=1'1.\signbit' using process `$paramod\serv_mem_if\WITH_CSR=1'1.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:53$968'.
  created $dff cell `$procdff$2055' with positive edge clock.
Creating register for signal `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.\o_new_irq' using process `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$889'.
  created $dff cell `$procdff$2056' with positive edge clock.
Creating register for signal `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.\mstatus_mie' using process `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$889'.
  created $dff cell `$procdff$2057' with positive edge clock.
Creating register for signal `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.\mstatus_mpie' using process `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$889'.
  created $dff cell `$procdff$2058' with positive edge clock.
Creating register for signal `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.\mie_mtie' using process `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$889'.
  created $dff cell `$procdff$2059' with positive edge clock.
Creating register for signal `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.\mcause31' using process `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$889'.
  created $dff cell `$procdff$2060' with positive edge clock.
Creating register for signal `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.\mcause3_0' using process `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$889'.
  created $dff cell `$procdff$2061' with positive edge clock.
Creating register for signal `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.\timer_irq_r' using process `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$889'.
  created $dff cell `$procdff$2062' with positive edge clock.
Creating register for signal `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.\rdata1' using process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:122$866'.
  created $dff cell `$procdff$2063' with positive edge clock.
Creating register for signal `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.\wdata0_r' using process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:77$865'.
  created $dff cell `$procdff$2064' with positive edge clock.
Creating register for signal `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.\rdata0' using process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$862'.
  created $dff cell `$procdff$2065' with positive edge clock.
Creating register for signal `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.\rgnt' using process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$862'.
  created $dff cell `$procdff$2066' with positive edge clock.
Creating register for signal `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.\rcnt' using process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$862'.
  created $dff cell `$procdff$2067' with positive edge clock.
Creating register for signal `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.\rtrig1' using process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$862'.
  created $dff cell `$procdff$2068' with positive edge clock.
Creating register for signal `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.\rreq_r' using process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$862'.
  created $dff cell `$procdff$2069' with positive edge clock.
Creating register for signal `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.\wdata1_r' using process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82$858'.
  created $dff cell `$procdff$2070' with positive edge clock.
Creating register for signal `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.\wen0_r' using process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82$858'.
  created $dff cell `$procdff$2071' with positive edge clock.
Creating register for signal `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.\wen1_r' using process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82$858'.
  created $dff cell `$procdff$2072' with positive edge clock.
Creating register for signal `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.\regzero' using process `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:33$846'.
  created $dff cell `$procdff$2073' with positive edge clock.
Creating register for signal `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.\rdata' using process `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:15$838'.
  created $dff cell `$procdff$2074' with positive edge clock.
Creating register for signal `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$memwr$\memory$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$837_ADDR' using process `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:15$838'.
  created $dff cell `$procdff$2075' with positive edge clock.
Creating register for signal `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$memwr$\memory$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$837_DATA' using process `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:15$838'.
  created $dff cell `$procdff$2076' with positive edge clock.
Creating register for signal `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$memwr$\memory$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$837_EN' using process `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:15$838'.
  created $dff cell `$procdff$2077' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\storage_1_dat1' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1632$657'.
  created $dff cell `$procdff$2078' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\storage_1_dat0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$649'.
  created $dff cell `$procdff$2079' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1629$386_ADDR' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$649'.
  created $dff cell `$procdff$2080' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1629$386_DATA' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$649'.
  created $dff cell `$procdff$2081' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1629$386_EN' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$649'.
  created $dff cell `$procdff$2082' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\storage_dat1' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$647'.
  created $dff cell `$procdff$2083' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\storage_dat0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1606$639'.
  created $dff cell `$procdff$2084' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1608$385_ADDR' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1606$639'.
  created $dff cell `$procdff$2085' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1608$385_DATA' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1606$639'.
  created $dff cell `$procdff$2086' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1608$385_EN' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1606$639'.
  created $dff cell `$procdff$2087' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\mem_adr0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1592$637'.
  created $dff cell `$procdff$2088' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\sram_adr0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1569$611'.
  created $dff cell `$procdff$2089' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1571$381_ADDR' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1569$611'.
  created $dff cell `$procdff$2090' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1571$381_DATA' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1569$611'.
  created $dff cell `$procdff$2091' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1571$381_EN' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1569$611'.
  created $dff cell `$procdff$2092' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1573$382_ADDR' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1569$611'.
  created $dff cell `$procdff$2093' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1573$382_DATA' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1569$611'.
  created $dff cell `$procdff$2094' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1573$382_EN' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1569$611'.
  created $dff cell `$procdff$2095' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1575$383_ADDR' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1569$611'.
  created $dff cell `$procdff$2096' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1575$383_DATA' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1569$611'.
  created $dff cell `$procdff$2097' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1575$383_EN' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1569$611'.
  created $dff cell `$procdff$2098' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1577$384_ADDR' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1569$611'.
  created $dff cell `$procdff$2099' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1577$384_DATA' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1569$611'.
  created $dff cell `$procdff$2100' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1577$384_EN' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1569$611'.
  created $dff cell `$procdff$2101' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\rom_dat0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1554$609'.
  created $dff cell `$procdff$2102' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\serial_tx' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2103' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\bus_errors' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2104' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\bus_errors_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2105' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\count' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2106' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\csr_bankarray_interface0_bank_bus_dat_r' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2107' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\csr_bankarray_interface1_bank_bus_dat_r' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2108' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\csr_bankarray_interface2_bank_bus_dat_r' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2109' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\csr_bankarray_sel_r' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2110' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\grant' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2111' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\minimalservsoc_ram_bus_ack' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2112' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\ram_bus_ram_bus_ack' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2113' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\regs0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2114' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\regs1' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2115' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\reset_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2116' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\reset_storage' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2117' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\rs232phyrx_state' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2118' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\rs232phytx_state' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2119' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\rx_count' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2120' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\rx_data' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2121' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\rx_phase' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2122' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\rx_rx_d' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2123' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\rx_tick' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2124' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\scratch_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2125' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\scratch_storage' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2126' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\slave_sel_r' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2127' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\state' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2128' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\timer_en_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2129' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\timer_en_storage' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2130' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\timer_enable_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2131' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\timer_enable_storage' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2132' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\timer_load_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2133' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\timer_load_storage' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2134' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\timer_pending_r' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2135' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\timer_pending_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2136' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\timer_reload_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2137' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\timer_reload_storage' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2138' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\timer_status_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2139' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\timer_update_value_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2140' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\timer_update_value_storage' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2141' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\timer_value' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2142' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\timer_value_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2143' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\timer_value_status' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2144' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\timer_zero_pending' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2145' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\timer_zero_trigger_d' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2146' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\tx_count' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2147' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\tx_data' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2148' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\tx_phase' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2149' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\tx_tick' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2150' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_enable_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2151' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_enable_storage' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2152' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_pending_r' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2153' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_pending_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2154' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_rx_fifo_consume' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2155' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_rx_fifo_level0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2156' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_rx_fifo_produce' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2157' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_rx_fifo_readable' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2158' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_rx_pending' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2159' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_rx_trigger_d' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2160' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_rxempty_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2161' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_rxfull_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2162' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_status_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2163' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_tx_fifo_consume' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2164' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_tx_fifo_level0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2165' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_tx_fifo_produce' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2166' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_tx_fifo_readable' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2167' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_tx_pending' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2168' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_tx_trigger_d' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2169' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_txempty_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2170' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\uart_txfull_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
  created $dff cell `$procdff$2171' with positive edge clock.

20.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

20.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:193$1346'.
Removing empty process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:193$1346'.
Found and cleaned up 3 empty switches in `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1322'.
Removing empty process `$paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:124$1322'.
Removing empty process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:251$1260'.
Found and cleaned up 1 empty switch in `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1259'.
Removing empty process `$paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:238$1259'.
Found and cleaned up 6 empty switches in `\serv_immdec.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41$1098'.
Removing empty process `serv_immdec.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:41$1098'.
Found and cleaned up 2 empty switches in `$paramod\serv_bufreg\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35$1084'.
Removing empty process `$paramod\serv_bufreg\MDU=1'0.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35$1084'.
Found and cleaned up 1 empty switch in `\serv_bufreg2.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60$1074'.
Removing empty process `serv_bufreg2.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:60$1074'.
Found and cleaned up 1 empty switch in `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71$1042'.
Removing empty process `$paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:71$1042'.
Found and cleaned up 1 empty switch in `\serv_alu.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:61$1027'.
Removing empty process `serv_alu.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:61$1027'.
Found and cleaned up 1 empty switch in `$paramod\serv_mem_if\WITH_CSR=1'1.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:53$968'.
Removing empty process `$paramod\serv_mem_if\WITH_CSR=1'1.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:53$968'.
Found and cleaned up 7 empty switches in `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$889'.
Removing empty process `$paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:76$889'.
Found and cleaned up 1 empty switch in `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:122$866'.
Removing empty process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:122$866'.
Removing empty process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:77$865'.
Found and cleaned up 4 empty switches in `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$862'.
Removing empty process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$862'.
Removing empty process `$paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82$858'.
Removing empty process `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:33$846'.
Found and cleaned up 1 empty switch in `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:15$838'.
Removing empty process `$paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.$proc$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:15$838'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:522$831'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:519$830'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:518$829'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:515$828'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:511$827'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:496$826'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$825'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:494$824'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:493$823'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:488$822'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:486$821'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:478$820'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:477$819'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:472$818'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:471$817'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:470$816'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:468$815'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:464$814'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:461$813'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:460$812'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:457$811'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:453$810'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:436$809'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:435$808'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:430$807'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:428$806'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:420$805'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:419$804'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:414$803'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:413$802'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:412$801'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:410$800'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:409$799'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:408$798'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:406$797'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:402$796'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:401$795'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:400$794'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:399$793'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:398$792'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:397$791'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:396$790'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:395$789'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:394$788'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:391$787'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:390$786'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:385$785'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:384$784'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:383$783'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:382$782'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:381$781'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:378$780'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:377$779'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:376$778'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:373$777'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:372$776'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:371$775'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:370$774'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:368$773'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:367$772'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:366$771'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:365$770'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:364$769'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:362$768'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:361$767'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:360$766'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:359$765'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:353$764'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:348$763'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:347$762'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:346$761'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:345$760'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:344$759'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:343$758'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:342$757'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:340$756'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:339$755'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:338$754'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:337$753'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:335$752'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:334$751'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:333$750'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:332$749'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:331$748'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:330$747'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:329$746'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:328$745'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:327$744'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:326$743'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:325$742'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:324$741'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:323$740'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:322$739'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:319$738'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:318$737'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:317$736'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:311$735'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:304$734'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:303$733'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:301$732'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:297$731'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:290$730'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:288$729'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:286$728'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:285$727'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:284$726'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:282$725'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:267$724'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:265$723'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:249$722'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:248$721'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:244$720'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:241$719'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:240$718'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:237$717'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:236$716'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:227$715'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:226$714'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:215$713'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:213$712'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:208$711'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:203$710'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:198$709'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:195$708'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:193$707'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:191$706'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:189$705'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:186$704'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:184$703'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:182$702'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:180$701'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:178$700'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:176$699'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:174$698'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:172$697'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:170$696'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:168$695'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:166$694'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:164$693'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:162$692'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:160$691'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:157$690'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:155$689'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:153$688'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:151$687'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:149$686'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:147$685'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:145$684'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:143$683'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:141$682'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:139$681'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:137$680'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:135$679'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:132$678'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:130$677'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:128$676'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:126$675'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:124$674'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:122$673'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:118$672'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:115$671'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:114$670'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:112$669'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:111$668'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:110$667'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:109$666'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:108$665'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:107$664'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:106$663'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:105$662'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1632$657'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1632$657'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$649'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1627$649'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$647'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1611$647'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1606$639'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1606$639'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1592$637'.
Found and cleaned up 4 empty switches in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1569$611'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1569$611'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1554$609'.
Found and cleaned up 58 empty switches in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1213$562'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1195$561'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1195$561'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1184$560'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1184$560'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1173$559'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1173$559'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$558'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1162$558'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1151$557'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1151$557'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1140$556'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1140$556'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1129$555'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1118$554'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1082$550'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1075$549'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1063$546'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1063$546'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1054$543'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1054$543'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1045$540'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1045$540'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1036$537'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1036$537'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1027$534'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1027$534'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1018$531'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1018$531'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1009$528'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1009$528'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1000$525'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1000$525'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:976$521'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:976$521'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:967$518'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:967$518'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:958$515'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:958$515'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:949$512'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:949$512'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:940$509'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:940$509'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:931$506'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:931$506'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:922$503'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:922$503'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:913$500'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:913$500'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:904$498'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:892$496'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:892$496'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:884$493'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:884$493'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:875$490'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:875$490'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:866$487'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:866$487'.
Found and cleaned up 2 empty switches in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:838$479'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:830$476'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:830$476'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:811$468'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:811$468'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:781$457'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:781$457'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:758$448'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:758$448'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:750$446'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:750$446'.
Found and cleaned up 4 empty switches in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:684$433'.
Found and cleaned up 4 empty switches in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:642$430'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:632$417'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:613$408'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:581$396'.
Cleaned up 142 empty switches.

20.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.
<suppressed ~13 debug messages>
Optimizing module $paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.
<suppressed ~17 debug messages>
Optimizing module serv_immdec.
Optimizing module $paramod\serv_bufreg\MDU=1'0.
<suppressed ~2 debug messages>
Optimizing module serv_bufreg2.
<suppressed ~1 debug messages>
Optimizing module $paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.
<suppressed ~1 debug messages>
Optimizing module serv_alu.
Optimizing module $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000001.
<suppressed ~1 debug messages>
Optimizing module $paramod\serv_mem_if\WITH_CSR=1'1.
<suppressed ~3 debug messages>
Optimizing module $paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.
<suppressed ~1 debug messages>
Optimizing module $paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.
<suppressed ~1 debug messages>
Optimizing module $paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.
Optimizing module $paramod$d8f788b1d3c3ebdc411de01817f492edd4eb9a4e\serv_top.
Optimizing module $paramod\serv_rf_top\RESET_PC=1'0.
Optimizing module vsd_mini_fpga.
<suppressed ~123 debug messages>

20.5. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$5bc254ad4a50c9139a1e42c07db4c2881223315e\serv_state.
Deleting now unused module $paramod\serv_decode\PRE_REGISTER=s32'00000000000000000000000000000001\MDU=1'0.
Deleting now unused module serv_immdec.
Deleting now unused module $paramod\serv_bufreg\MDU=1'0.
Deleting now unused module serv_bufreg2.
Deleting now unused module $paramod$b42bb68d1876e50c085b7cb5194303ebe5f6ac1c\serv_ctrl.
Deleting now unused module serv_alu.
Deleting now unused module $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000001.
Deleting now unused module $paramod\serv_mem_if\WITH_CSR=1'1.
Deleting now unused module $paramod\serv_csr\RESET_STRATEGY=t32'01001101010010010100111001001001.
Deleting now unused module $paramod$64406fc4b3d365a8731348bc1f6cb4e4e0c79797\serv_rf_ram_if.
Deleting now unused module $paramod$6d6842291d6b8c41117638b87885a1d7f7e19e45\serv_rf_ram.
Deleting now unused module $paramod$d8f788b1d3c3ebdc411de01817f492edd4eb9a4e\serv_top.
Deleting now unused module $paramod\serv_rf_top\RESET_PC=1'0.
<suppressed ~14 debug messages>

20.6. Executing TRIBUF pass.

20.7. Executing DEMINOUT pass (demote inout ports to input or output).

20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~6 debug messages>

20.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 128 unused cells and 1232 unused wires.
<suppressed ~180 debug messages>

20.10. Executing CHECK pass (checking for obvious problems).
Checking module vsd_mini_fpga...
Found and reported 0 problems.

20.11. Executing OPT pass (performing simple optimizations).

20.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

20.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~288 debug messages>
Removed a total of 96 cells.

20.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$1745: \grant -> 1'0
      Replacing known input bits on port B of cell $procmux$1743: \grant -> 1'1
      Replacing known input bits on port A of cell $procmux$1741: \grant -> 1'1
      Replacing known input bits on port B of cell $procmux$1749: \grant -> 1'0
      Replacing known input bits on port A of cell $procmux$1747: \grant -> 1'0
      Replacing known input bits on port A of cell $procmux$1875: \state -> 1'0
      Replacing known input bits on port A of cell $procmux$1921: \rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$1919: \rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$1916: \rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$1967: \rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$1965: \rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$1962: \rs232phytx_state -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~161 debug messages>

20.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
    Consolidated identical input bits for $mux cell $flatten\serv_rf_top.\rf_ram.$procmux$1447:
      Old ports: A=2'00, B=2'11, Y=$flatten\serv_rf_top.\rf_ram.$0$memwr$\memory$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$837_EN[1:0]$841
      New ports: A=1'0, B=1'1, Y=$flatten\serv_rf_top.\rf_ram.$0$memwr$\memory$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$837_EN[1:0]$841 [0]
      New connections: $flatten\serv_rf_top.\rf_ram.$0$memwr$\memory$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$837_EN[1:0]$841 [1] = $flatten\serv_rf_top.\rf_ram.$0$memwr$\memory$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$837_EN[1:0]$841 [0]
    Consolidated identical input bits for $mux cell $procmux$1458:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1629$386_EN[9:0]$652
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1629$386_EN[9:0]$652 [0]
      New connections: $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1629$386_EN[9:0]$652 [9:1] = { $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1629$386_EN[9:0]$652 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1629$386_EN[9:0]$652 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1629$386_EN[9:0]$652 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1629$386_EN[9:0]$652 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1629$386_EN[9:0]$652 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1629$386_EN[9:0]$652 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1629$386_EN[9:0]$652 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1629$386_EN[9:0]$652 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1629$386_EN[9:0]$652 [0] }
    Consolidated identical input bits for $mux cell $procmux$1469:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1608$385_EN[9:0]$642
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1608$385_EN[9:0]$642 [0]
      New connections: $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1608$385_EN[9:0]$642 [9:1] = { $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1608$385_EN[9:0]$642 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1608$385_EN[9:0]$642 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1608$385_EN[9:0]$642 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1608$385_EN[9:0]$642 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1608$385_EN[9:0]$642 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1608$385_EN[9:0]$642 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1608$385_EN[9:0]$642 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1608$385_EN[9:0]$642 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1608$385_EN[9:0]$642 [0] }
    Consolidated identical input bits for $mux cell $procmux$1478:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1577$384_EN[31:0]$623
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1577$384_EN[31:0]$623 [24]
      New connections: { $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1577$384_EN[31:0]$623 [31:25] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1577$384_EN[31:0]$623 [23:0] } = { $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1577$384_EN[31:0]$623 [24] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1577$384_EN[31:0]$623 [24] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1577$384_EN[31:0]$623 [24] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1577$384_EN[31:0]$623 [24] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1577$384_EN[31:0]$623 [24] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1577$384_EN[31:0]$623 [24] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1577$384_EN[31:0]$623 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$1487:
      Old ports: A=0, B=16711680, Y=$0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1575$383_EN[31:0]$620
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1575$383_EN[31:0]$620 [16]
      New connections: { $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1575$383_EN[31:0]$620 [31:17] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1575$383_EN[31:0]$620 [15:0] } = { 8'00000000 $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1575$383_EN[31:0]$620 [16] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1575$383_EN[31:0]$620 [16] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1575$383_EN[31:0]$620 [16] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1575$383_EN[31:0]$620 [16] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1575$383_EN[31:0]$620 [16] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1575$383_EN[31:0]$620 [16] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1575$383_EN[31:0]$620 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$1496:
      Old ports: A=0, B=65280, Y=$0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1573$382_EN[31:0]$617
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1573$382_EN[31:0]$617 [8]
      New connections: { $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1573$382_EN[31:0]$617 [31:9] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1573$382_EN[31:0]$617 [7:0] } = { 16'0000000000000000 $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1573$382_EN[31:0]$617 [8] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1573$382_EN[31:0]$617 [8] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1573$382_EN[31:0]$617 [8] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1573$382_EN[31:0]$617 [8] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1573$382_EN[31:0]$617 [8] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1573$382_EN[31:0]$617 [8] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1573$382_EN[31:0]$617 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$1505:
      Old ports: A=0, B=255, Y=$0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1571$381_EN[31:0]$614
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1571$381_EN[31:0]$614 [0]
      New connections: $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1571$381_EN[31:0]$614 [31:1] = { 24'000000000000000000000000 $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1571$381_EN[31:0]$614 [0] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1571$381_EN[31:0]$614 [0] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1571$381_EN[31:0]$614 [0] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1571$381_EN[31:0]$614 [0] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1571$381_EN[31:0]$614 [0] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1571$381_EN[31:0]$614 [0] $0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1571$381_EN[31:0]$614 [0] }
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 7 changes.

20.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

20.11.6. Executing OPT_DFF pass (perform DFF optimizations).

20.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 133 unused wires.
<suppressed ~34 debug messages>

20.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~1 debug messages>

20.11.9. Rerunning OPT passes. (Maybe there is more to do..)

20.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~162 debug messages>

20.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

20.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

20.11.13. Executing OPT_DFF pass (perform DFF optimizations).

20.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

20.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

20.11.16. Rerunning OPT passes. (Maybe there is more to do..)

20.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~162 debug messages>

20.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

20.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

20.11.20. Executing OPT_DFF pass (perform DFF optimizations).

20.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

20.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

20.11.23. Finished OPT passes. (There is nothing left to do.)

20.12. Executing FSM pass (extract and optimize FSM).

20.12.1. Executing FSM_DETECT pass (finding FSMs in design).

20.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

20.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

20.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

20.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

20.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

20.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

20.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

20.13. Executing OPT pass (performing simple optimizations).

20.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

20.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

20.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~162 debug messages>

20.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

20.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

20.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$2168 ($dff) from module vsd_mini_fpga (D = $procmux$1623_Y, Q = \uart_tx_pending, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2193 ($sdff) from module vsd_mini_fpga (D = 1'0, Q = \uart_tx_pending).
Adding SRST signal on $procdff$2167 ($dff) from module vsd_mini_fpga (D = $procmux$1629_Y, Q = \uart_tx_fifo_readable, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2195 ($sdff) from module vsd_mini_fpga (D = 1'0, Q = \uart_tx_fifo_readable).
Adding EN signal on $procdff$2166 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1299$586_Y, Q = \uart_tx_fifo_produce).
Adding EN signal on $procdff$2165 ($dff) from module vsd_mini_fpga (D = $0\uart_tx_fifo_level0[4:0], Q = \uart_tx_fifo_level0).
Adding EN signal on $procdff$2164 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1302$587_Y, Q = \uart_tx_fifo_consume).
Adding SRST signal on $procdff$2159 ($dff) from module vsd_mini_fpga (D = $procmux$1653_Y, Q = \uart_rx_pending, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2206 ($sdff) from module vsd_mini_fpga (D = 1'0, Q = \uart_rx_pending).
Adding SRST signal on $procdff$2158 ($dff) from module vsd_mini_fpga (D = $procmux$1659_Y, Q = \uart_rx_fifo_readable, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2208 ($sdff) from module vsd_mini_fpga (D = 1'0, Q = \uart_rx_fifo_readable).
Adding EN signal on $procdff$2157 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1321$597_Y, Q = \uart_rx_fifo_produce).
Adding EN signal on $procdff$2156 ($dff) from module vsd_mini_fpga (D = $0\uart_rx_fifo_level0[4:0], Q = \uart_rx_fifo_level0).
Adding EN signal on $procdff$2155 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1324$598_Y, Q = \uart_rx_fifo_consume).
Adding EN signal on $procdff$2153 ($dff) from module vsd_mini_fpga (D = \interface1_dat_w [1:0], Q = \uart_pending_r).
Adding EN signal on $procdff$2152 ($dff) from module vsd_mini_fpga (D = \interface1_dat_w [1:0], Q = \uart_enable_storage).
Adding SRST signal on $procdff$2150 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253$577_Y [32], Q = \tx_tick, rval = 1'0).
Adding SRST signal on $procdff$2149 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253$577_Y [31:0], Q = \tx_phase, rval = 41231686).
Adding EN signal on $procdff$2148 ($dff) from module vsd_mini_fpga (D = \tx_data_rs232phytx_next_value2, Q = \tx_data).
Adding EN signal on $procdff$2147 ($dff) from module vsd_mini_fpga (D = \tx_count_rs232phytx_next_value0, Q = \tx_count).
Adding SRST signal on $auto$ff.cc:266:slice$2224 ($dffe) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:659$431_Y, Q = \tx_count, rval = 4'0000).
Adding SRST signal on $procdff$2145 ($dff) from module vsd_mini_fpga (D = $procmux$1695_Y, Q = \timer_zero_pending, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2228 ($sdff) from module vsd_mini_fpga (D = 1'0, Q = \timer_zero_pending).
Adding EN signal on $procdff$2144 ($dff) from module vsd_mini_fpga (D = \timer_value, Q = \timer_value_status).
Adding EN signal on $procdff$2141 ($dff) from module vsd_mini_fpga (D = \interface1_dat_w [0], Q = \timer_update_value_storage).
Adding EN signal on $procdff$2138 ($dff) from module vsd_mini_fpga (D = \interface1_dat_w, Q = \timer_reload_storage).
Adding EN signal on $procdff$2135 ($dff) from module vsd_mini_fpga (D = \interface1_dat_w [0], Q = \timer_pending_r).
Adding EN signal on $procdff$2134 ($dff) from module vsd_mini_fpga (D = \interface1_dat_w, Q = \timer_load_storage).
Adding EN signal on $procdff$2132 ($dff) from module vsd_mini_fpga (D = \interface1_dat_w [0], Q = \timer_enable_storage).
Adding EN signal on $procdff$2130 ($dff) from module vsd_mini_fpga (D = \interface1_dat_w [0], Q = \timer_en_storage).
Adding SRST signal on $procdff$2128 ($dff) from module vsd_mini_fpga (D = $procmux$1875_Y, Q = \state, rval = 1'0).
Adding EN signal on $procdff$2126 ($dff) from module vsd_mini_fpga (D = \interface1_dat_w, Q = \scratch_storage).
Adding SRST signal on $procdff$2124 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268$578_Y [32], Q = \rx_tick, rval = 1'0).
Adding SRST signal on $procdff$2122 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268$578_Y [31:0], Q = \rx_phase, rval = 32'10000000000000000000000000000000).
Adding EN signal on $procdff$2121 ($dff) from module vsd_mini_fpga (D = \rx_data_rs232phyrx_next_value1, Q = \rx_data).
Adding SRST signal on $auto$ff.cc:266:slice$2241 ($dffe) from module vsd_mini_fpga (D = { \regs1 \rx_data [7:1] }, Q = \rx_data, rval = 8'00000000).
Adding EN signal on $procdff$2120 ($dff) from module vsd_mini_fpga (D = \rx_count_rs232phyrx_next_value0, Q = \rx_count).
Adding SRST signal on $auto$ff.cc:266:slice$2245 ($dffe) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:698$434_Y, Q = \rx_count, rval = 4'0000).
Adding EN signal on $procdff$2117 ($dff) from module vsd_mini_fpga (D = \interface1_dat_w [1:0], Q = \reset_storage).
Adding SRST signal on $procdff$2109 ($dff) from module vsd_mini_fpga (D = $procmux$1535_Y, Q = \csr_bankarray_interface2_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$2108 ($dff) from module vsd_mini_fpga (D = $procmux$1562_Y, Q = \csr_bankarray_interface1_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$2107 ($dff) from module vsd_mini_fpga (D = $procmux$1581_Y, Q = \csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$2106 ($dff) from module vsd_mini_fpga (D = $procmux$1755_Y, Q = \count, rval = 20'11110100001001000000).
Adding EN signal on $auto$ff.cc:266:slice$2253 ($sdff) from module vsd_mini_fpga (D = $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$566_Y, Q = \count).
Adding EN signal on $procdff$2104 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240$568_Y, Q = \bus_errors).
Adding EN signal on $procdff$2103 ($dff) from module vsd_mini_fpga (D = \serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$2083 ($dff) from module vsd_mini_fpga (D = $memrd$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1613$648_DATA, Q = \storage_dat1).
Adding EN signal on $procdff$2078 ($dff) from module vsd_mini_fpga (D = $memrd$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1634$658_DATA, Q = \storage_1_dat1).
Adding SRST signal on $flatten\serv_rf_top.\rf_ram_if.$procdff$2069 ($dff) from module vsd_mini_fpga (D = \serv_rf_top.rf_ram_if.i_rreq, Q = \serv_rf_top.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\serv_rf_top.\rf_ram_if.$procdff$2067 ($dff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\rf_ram_if.$procmux$1442_Y [1], Q = \serv_rf_top.rf_ram_if.rcnt [1], rval = 1'1).
Adding SRST signal on $flatten\serv_rf_top.\rf_ram_if.$procdff$2067 ($dff) from module vsd_mini_fpga (D = { $flatten\serv_rf_top.\rf_ram_if.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$863_Y [4:2] $flatten\serv_rf_top.\rf_ram_if.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$863_Y [0] }, Q = { \serv_rf_top.rf_ram_if.rcnt [4:2] \serv_rf_top.rf_ram_if.rcnt [0] }, rval = 4'0000).
Adding SRST signal on $flatten\serv_rf_top.\rf_ram_if.$procdff$2066 ($dff) from module vsd_mini_fpga (D = \serv_rf_top.rf_ram_if.rreq_r, Q = \serv_rf_top.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\serv_rf_top.\rf_ram_if.$procdff$2065 ($dff) from module vsd_mini_fpga (D = \serv_rf_top.rf_ram_if.i_rdata [1], Q = \serv_rf_top.rf_ram_if.rdata0 [1], rval = 1'0).
Adding EN signal on $flatten\serv_rf_top.\rf_ram_if.$procdff$2063 ($dff) from module vsd_mini_fpga (D = \serv_rf_top.rf_ram_if.i_rdata [1], Q = \serv_rf_top.rf_ram_if.rdata1).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\state.$procdff$2031 ($dff) from module vsd_mini_fpga (D = { \serv_rf_top.cpu.state.o_cnt_r [2:0] $flatten\serv_rf_top.\cpu.\state.$or$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:169$1337_Y }, Q = \serv_rf_top.cpu.state.o_cnt_r, rval = 4'0000).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\state.$procdff$2030 ($dff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\cpu.\state.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:168$1332_Y, Q = \serv_rf_top.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\state.$procdff$2029 ($dff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\cpu.\state.$procmux$1360_Y, Q = \serv_rf_top.cpu.state.init_done, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2272 ($sdff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\cpu.\state.$and$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:138$1327_Y, Q = \serv_rf_top.cpu.state.init_done).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\state.$procdff$2028 ($dff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\cpu.\state.$and$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:144$1331_Y, Q = \serv_rf_top.cpu.state.stage_two_req, rval = 1'0).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\state.$procdff$2027 ($dff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\cpu.\state.$procmux$1364_Y, Q = \serv_rf_top.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2275 ($sdff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\cpu.\state.$and$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:139$1328_Y, Q = \serv_rf_top.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\state.$procdff$2026 ($dff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\cpu.\state.$and$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:141$1330_Y, Q = \serv_rf_top.cpu.state.o_cnt_done, rval = 1'0).
Adding EN signal on $flatten\serv_rf_top.\cpu.\state.$procdff$2025 ($dff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\cpu.\ctrl.$or$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:79$1045_Y, Q = \serv_rf_top.cpu.state.ibus_cyc).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\state.$procdff$2024 ($dff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\cpu.\state.$procmux$1348_Y, Q = \serv_rf_top.cpu.state.genblk1.misalign_trap_sync_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2279 ($sdff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\cpu.\state.$and$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:195$1347_Y, Q = \serv_rf_top.cpu.state.genblk1.misalign_trap_sync_r).
Adding EN signal on $flatten\serv_rf_top.\cpu.\mem_if.$procdff$2055 ($dff) from module vsd_mini_fpga (D = \serv_rf_top.cpu.mem_if.i_bufreg2_q, Q = \serv_rf_top.cpu.mem_if.signbit).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$2045 ($dff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\cpu.\immdec.$ternary$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:58$1115_Y, Q = \serv_rf_top.cpu.immdec.imm11_7).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$2044 ($dff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\cpu.\immdec.$ternary$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:55$1112_Y, Q = \serv_rf_top.cpu.immdec.imm24_20).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$2043 ($dff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\cpu.\immdec.$ternary$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:52$1109_Y, Q = \serv_rf_top.cpu.immdec.imm30_25).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$2042 ($dff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\cpu.\immdec.$ternary$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:49$1104_Y, Q = \serv_rf_top.cpu.immdec.imm7).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$2041 ($dff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\cpu.\immdec.$ternary$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:47$1102_Y, Q = \serv_rf_top.cpu.immdec.imm19_12_20).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$2040 ($dff) from module vsd_mini_fpga (D = \serv_rf_top.cpu.bufreg2.i_dat [31], Q = \serv_rf_top.cpu.immdec.imm31).
Adding EN signal on $flatten\serv_rf_top.\cpu.\genblk3.csr.$procdff$2061 ($dff) from module vsd_mini_fpga (D = { $flatten\serv_rf_top.\cpu.\genblk3.csr.$or$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:128$911_Y $flatten\serv_rf_top.\cpu.\genblk3.csr.$or$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:129$915_Y $flatten\serv_rf_top.\cpu.\genblk3.csr.$or$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:130$921_Y $flatten\serv_rf_top.\cpu.\genblk3.csr.$or$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:131$925_Y }, Q = \serv_rf_top.cpu.genblk3.csr.mcause3_0).
Adding EN signal on $flatten\serv_rf_top.\cpu.\genblk3.csr.$procdff$2060 ($dff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\cpu.\genblk3.csr.$ternary$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:134$928_Y, Q = \serv_rf_top.cpu.genblk3.csr.mcause31).
Adding EN signal on $flatten\serv_rf_top.\cpu.\genblk3.csr.$procdff$2058 ($dff) from module vsd_mini_fpga (D = \serv_rf_top.cpu.genblk3.csr.mstatus_mie, Q = \serv_rf_top.cpu.genblk3.csr.mstatus_mpie).
Adding EN signal on $flatten\serv_rf_top.\cpu.\genblk3.csr.$procdff$2057 ($dff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\cpu.\genblk3.csr.$and$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:96$901_Y, Q = \serv_rf_top.cpu.genblk3.csr.mstatus_mie).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\genblk3.csr.$procdff$2056 ($dff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\cpu.\genblk3.csr.$procmux$1430_Y, Q = \serv_rf_top.cpu.genblk3.csr.o_new_irq, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2292 ($sdff) from module vsd_mini_fpga (D = 1'0, Q = \serv_rf_top.cpu.genblk3.csr.o_new_irq).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$2039 ($dff) from module vsd_mini_fpga (D = \serv_rf_top.cpu.bufreg2.i_dat [30], Q = \serv_rf_top.cpu.decode.imm30).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$2037 ($dff) from module vsd_mini_fpga (D = \serv_rf_top.cpu.bufreg2.i_dat [26], Q = \serv_rf_top.cpu.decode.op26).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$2036 ($dff) from module vsd_mini_fpga (D = \serv_rf_top.cpu.bufreg2.i_dat [22], Q = \serv_rf_top.cpu.decode.op22).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$2035 ($dff) from module vsd_mini_fpga (D = \serv_rf_top.cpu.bufreg2.i_dat [21], Q = \serv_rf_top.cpu.decode.op21).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$2034 ($dff) from module vsd_mini_fpga (D = \serv_rf_top.cpu.bufreg2.i_dat [20], Q = \serv_rf_top.cpu.decode.op20).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$2033 ($dff) from module vsd_mini_fpga (D = \serv_rf_top.cpu.bufreg2.i_dat [14:12], Q = \serv_rf_top.cpu.decode.funct3).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$2032 ($dff) from module vsd_mini_fpga (D = \serv_rf_top.cpu.bufreg2.i_dat [6:2], Q = \serv_rf_top.cpu.decode.opcode).
Adding EN signal on $flatten\serv_rf_top.\cpu.\ctrl.$procdff$2050 ($dff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\cpu.\ctrl.$ternary$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:80$1047_Y, Q = \serv_rf_top.cpu.ctrl.o_ibus_adr).
Adding SRST signal on $auto$ff.cc:266:slice$2301 ($dffe) from module vsd_mini_fpga (D = { \serv_rf_top.cpu.ctrl.new_pc \serv_rf_top.cpu.ctrl.o_ibus_adr [31:1] }, Q = \serv_rf_top.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $flatten\serv_rf_top.\cpu.\bufreg2.$procdff$2049 ($dff) from module vsd_mini_fpga (D = $flatten\serv_rf_top.\cpu.\bufreg2.$ternary$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:62$1076_Y, Q = \serv_rf_top.cpu.bufreg2.dat).
Adding EN signal on $flatten\serv_rf_top.\cpu.\bufreg.$procdff$2048 ($dff) from module vsd_mini_fpga (D = { $flatten\serv_rf_top.\cpu.\bufreg.$ternary$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:40$1087_Y \serv_rf_top.cpu.bufreg.data [29:1] }, Q = \serv_rf_top.cpu.bufreg.data).
Adding EN signal on $flatten\serv_rf_top.\cpu.\bufreg.$procdff$2046 ($dff) from module vsd_mini_fpga (D = { $flatten\serv_rf_top.\cpu.\bufreg.$ternary$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:43$1090_Y \serv_rf_top.cpu.bufreg.lsb [1] }, Q = \serv_rf_top.cpu.bufreg.lsb).
Adding EN signal on $flatten\serv_rf_top.\cpu.\alu.$procdff$2053 ($dff) from module vsd_mini_fpga (D = \serv_rf_top.cpu.state.i_alu_cmp, Q = \serv_rf_top.cpu.alu.cmp_r).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$2293 ($sdffe) from module vsd_mini_fpga.

20.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 95 unused cells and 92 unused wires.
<suppressed ~100 debug messages>

20.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~6 debug messages>

20.13.9. Rerunning OPT passes. (Maybe there is more to do..)

20.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~103 debug messages>

20.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

20.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

20.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$2289 ($dffe) from module vsd_mini_fpga (D = \serv_rf_top.cpu.genblk3.csr.csr_in, Q = \serv_rf_top.cpu.genblk3.csr.mcause31, rval = 1'0).

20.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 1 unused cells and 6 unused wires.
<suppressed ~2 debug messages>

20.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

20.13.16. Rerunning OPT passes. (Maybe there is more to do..)

20.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~102 debug messages>

20.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

20.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

20.13.20. Executing OPT_DFF pass (perform DFF optimizations).

20.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

20.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

20.13.23. Finished OPT passes. (There is nothing left to do.)

20.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 27 address bits (of 32) from memory init port vsd_mini_fpga.$meminit$\mem$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:0$661 (mem).
Removed top 20 address bits (of 32) from memory init port vsd_mini_fpga.$meminit$\rom$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:0$660 (rom).
Removed top 6 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$1536_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell vsd_mini_fpga.$procmux$1535 ($pmux).
Removed top 6 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$1537_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$1538_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$1539_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$1540_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$1541_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$1542_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell vsd_mini_fpga.$procmux$1859 ($mux).
Removed top 2 bits (of 10) from FF cell vsd_mini_fpga.$auto$ff.cc:266:slice$2260 ($dffe).
Removed top 2 bits (of 10) from FF cell vsd_mini_fpga.$auto$ff.cc:266:slice$2259 ($dffe).
Removed top 24 bits (of 32) from FF cell vsd_mini_fpga.$auto$ff.cc:266:slice$2250 ($sdff).
Removed top 2 bits (of 3) from port B of cell vsd_mini_fpga.$flatten\serv_rf_top.\cpu.\state.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:168$1332 ($add).
Removed top 1 bits (of 2) from port B of cell vsd_mini_fpga.$flatten\serv_rf_top.\cpu.\decode.$eq$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:228$1258 ($eq).
Removed top 1 bits (of 2) from port B of cell vsd_mini_fpga.$flatten\serv_rf_top.\cpu.\decode.$eq$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:223$1252 ($eq).
Removed top 1 bits (of 2) from port A of cell vsd_mini_fpga.$flatten\serv_rf_top.\cpu.\bufreg.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:33$1082 ($add).
Removed top 1 bits (of 2) from port B of cell vsd_mini_fpga.$flatten\serv_rf_top.\cpu.\bufreg.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:33$1082 ($add).
Removed top 1 bits (of 2) from port B of cell vsd_mini_fpga.$flatten\serv_rf_top.\cpu.\bufreg2.$eq$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:55$1068 ($eq).
Removed top 26 bits (of 32) from mux cell vsd_mini_fpga.$flatten\serv_rf_top.\cpu.\bufreg2.$ternary$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:43$1062 ($mux).
Removed top 31 bits (of 32) from port B of cell vsd_mini_fpga.$flatten\serv_rf_top.\cpu.\bufreg2.$sub$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45$1058 ($sub).
Removed top 26 bits (of 32) from port Y of cell vsd_mini_fpga.$flatten\serv_rf_top.\cpu.\bufreg2.$sub$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45$1058 ($sub).
Removed top 1 bits (of 2) from port A of cell vsd_mini_fpga.$flatten\serv_rf_top.\cpu.\rf_if.$or$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v:115$994 ($or).
Removed top 4 bits (of 6) from mux cell vsd_mini_fpga.$flatten\serv_rf_top.\cpu.\rf_if.$ternary$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v:79$986 ($mux).
Removed top 1 bits (of 2) from port B of cell vsd_mini_fpga.$flatten\serv_rf_top.\cpu.\genblk3.csr.$eq$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:56$868 ($eq).
Removed top 30 bits (of 32) from port B of cell vsd_mini_fpga.$flatten\serv_rf_top.\rf_ram_if.$sub$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80$857 ($sub).
Removed top 27 bits (of 32) from port Y of cell vsd_mini_fpga.$flatten\serv_rf_top.\rf_ram_if.$sub$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80$857 ($sub).
Removed top 4 bits (of 5) from port B of cell vsd_mini_fpga.$flatten\serv_rf_top.\rf_ram_if.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$863 ($add).
Removed top 1 bits (of 2) from mux cell vsd_mini_fpga.$flatten\serv_rf_top.\rf_ram_if.$procmux$1436 ($mux).
Removed top 3 bits (of 5) from mux cell vsd_mini_fpga.$flatten\serv_rf_top.\rf_ram_if.$procmux$1442 ($mux).
Removed top 24 bits (of 32) from port B of cell vsd_mini_fpga.$or$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1117$552 ($or).
Removed top 24 bits (of 32) from wire vsd_mini_fpga.$0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1571$381_EN[31:0]$614.
Removed top 16 bits (of 32) from wire vsd_mini_fpga.$0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1573$382_EN[31:0]$617.
Removed top 8 bits (of 32) from wire vsd_mini_fpga.$0$memwr$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1575$383_EN[31:0]$620.
Removed top 26 bits (of 32) from wire vsd_mini_fpga.$flatten\serv_rf_top.\cpu.\bufreg2.$sub$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45$1058_Y.
Removed top 1 bits (of 2) from wire vsd_mini_fpga.$flatten\serv_rf_top.\rf_ram_if.$0\rdata0[1:0].
Removed top 3 bits (of 5) from wire vsd_mini_fpga.$flatten\serv_rf_top.\rf_ram_if.$procmux$1442_Y.
Removed top 24 bits (of 32) from wire vsd_mini_fpga.$procmux$1535_Y.
Removed top 24 bits (of 32) from wire vsd_mini_fpga.csr_bankarray_sram_bus_dat_r.

20.15. Executing PEEPOPT pass (run peephole optimizers).

20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

20.17. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module vsd_mini_fpga that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\sram$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1580$636 ($memrd):
    Found 1 activation_patterns using ctrl signal \done.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1595$638 ($memrd):
    Found 1 activation_patterns using ctrl signal { \state \done \csr_bankarray_sel_r }.
    No candidates found.

20.18. Executing TECHMAP pass (map to technology primitives).

20.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

20.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

20.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

20.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

20.21. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\mem'[0] in module `\vsd_mini_fpga': no output FF found.
Checking read port `\rom'[0] in module `\vsd_mini_fpga': merging output FF to cell.
Checking read port `\serv_rf_top.rf_ram.memory'[0] in module `\vsd_mini_fpga': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\sram'[0] in module `\vsd_mini_fpga': no output FF found.
Checking read port `\storage'[0] in module `\vsd_mini_fpga': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_1'[0] in module `\vsd_mini_fpga': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port address `\mem'[0] in module `\vsd_mini_fpga': merged address FF to cell.
Checking read port address `\sram'[0] in module `\vsd_mini_fpga': merged address FF to cell.

20.22. Executing WREDUCE pass (reducing word size of cells).

20.23. Executing TECHMAP pass (map to technology primitives).

20.23.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

20.23.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL16X16'.
Successfully finished Verilog frontend.

20.23.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

20.24. Executing OPT_EXPR pass (perform const folding).

20.25. Executing WREDUCE pass (reducing word size of cells).

20.26. Executing ICE40_DSP pass (map multipliers).

20.27. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module vsd_mini_fpga:
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240$568 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253$577 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268$578 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1299$586 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1302$587 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1306$592 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1321$597 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1324$598 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1328$603 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:659$431 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:698$434 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$1005 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$1006 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$1008 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$1009 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\bufreg.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:33$1082 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\bufreg.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:33$1083 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\bufreg2.$sub$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45$1058 ($sub).
  creating $macc model for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:53$1030 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:53$1031 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:65$1038 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:65$1039 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\state.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:168$1332 ($add).
  creating $macc model for $flatten\serv_rf_top.\rf_ram_if.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$863 ($add).
  creating $macc model for $flatten\serv_rf_top.\rf_ram_if.$sub$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80$857 ($sub).
  creating $macc model for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$566 ($sub).
  creating $macc model for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1310$593 ($sub).
  creating $macc model for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1332$604 ($sub).
  creating $macc model for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339$606 ($sub).
  merging $macc model for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:65$1038 into $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:65$1039.
  merging $macc model for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:53$1030 into $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:53$1031.
  merging $macc model for $flatten\serv_rf_top.\cpu.\bufreg.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:33$1082 into $flatten\serv_rf_top.\cpu.\bufreg.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:33$1083.
  merging $macc model for $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$1008 into $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$1009.
  merging $macc model for $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$1005 into $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$1006.
  creating $alu model for $macc $flatten\serv_rf_top.\rf_ram_if.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$863.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\state.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:168$1332.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:65$1039.
  creating $alu model for $macc $flatten\serv_rf_top.\rf_ram_if.$sub$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80$857.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:53$1031.
  creating $alu model for $macc $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$566.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\bufreg2.$sub$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45$1058.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\bufreg.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:33$1083.
  creating $alu model for $macc $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1310$593.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$1009.
  creating $alu model for $macc $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1332$604.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$1006.
  creating $alu model for $macc $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339$606.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:698$434.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:659$431.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1328$603.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1324$598.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1321$597.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1306$592.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1302$587.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1299$586.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268$578.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253$577.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240$568.
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1240$568: $auto$alumacc.cc:495:replace_alu$2375
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1253$577: $auto$alumacc.cc:495:replace_alu$2378
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1268$578: $auto$alumacc.cc:495:replace_alu$2381
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1299$586: $auto$alumacc.cc:495:replace_alu$2384
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1302$587: $auto$alumacc.cc:495:replace_alu$2387
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1306$592: $auto$alumacc.cc:495:replace_alu$2390
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1321$597: $auto$alumacc.cc:495:replace_alu$2393
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1324$598: $auto$alumacc.cc:495:replace_alu$2396
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1328$603: $auto$alumacc.cc:495:replace_alu$2399
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:659$431: $auto$alumacc.cc:495:replace_alu$2402
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:698$434: $auto$alumacc.cc:495:replace_alu$2405
  creating $alu cell for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1339$606: $auto$alumacc.cc:495:replace_alu$2408
  creating $alu cell for $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$1006: $auto$alumacc.cc:495:replace_alu$2411
  creating $alu cell for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1332$604: $auto$alumacc.cc:495:replace_alu$2414
  creating $alu cell for $flatten\serv_rf_top.\cpu.\alu.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$1009: $auto$alumacc.cc:495:replace_alu$2417
  creating $alu cell for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1310$593: $auto$alumacc.cc:495:replace_alu$2420
  creating $alu cell for $flatten\serv_rf_top.\cpu.\bufreg.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:33$1083: $auto$alumacc.cc:495:replace_alu$2423
  creating $alu cell for $flatten\serv_rf_top.\cpu.\bufreg2.$sub$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg2.v:45$1058: $auto$alumacc.cc:495:replace_alu$2426
  creating $alu cell for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233$566: $auto$alumacc.cc:495:replace_alu$2429
  creating $alu cell for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:53$1031: $auto$alumacc.cc:495:replace_alu$2432
  creating $alu cell for $flatten\serv_rf_top.\rf_ram_if.$sub$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80$857: $auto$alumacc.cc:495:replace_alu$2435
  creating $alu cell for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:65$1039: $auto$alumacc.cc:495:replace_alu$2438
  creating $alu cell for $flatten\serv_rf_top.\cpu.\state.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:168$1332: $auto$alumacc.cc:495:replace_alu$2441
  creating $alu cell for $flatten\serv_rf_top.\rf_ram_if.$add$/home/skanda/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$863: $auto$alumacc.cc:495:replace_alu$2444
  created 24 $alu and 0 $macc cells.

20.28. Executing OPT pass (performing simple optimizations).

20.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

20.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

20.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~102 debug messages>

20.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

20.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

20.28.6. Executing OPT_DFF pass (perform DFF optimizations).

20.28.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 11 unused cells and 66 unused wires.
<suppressed ~14 debug messages>

20.28.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

20.28.9. Rerunning OPT passes. (Maybe there is more to do..)

20.28.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~102 debug messages>

20.28.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

20.28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

20.28.13. Executing OPT_DFF pass (perform DFF optimizations).

20.28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

20.28.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

20.28.16. Finished OPT passes. (There is nothing left to do.)

20.29. Executing MEMORY pass.

20.29.1. Executing OPT_MEM pass (optimize memories).
vsd_mini_fpga.mem: removing const-0 lane 7
vsd_mini_fpga.rom: removing const-0 lane 7
vsd_mini_fpga.rom: removing const-0 lane 15
vsd_mini_fpga.rom: removing const-0 lane 23
vsd_mini_fpga.rom: removing const-0 lane 31
Performed a total of 98 transformations.

20.29.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

20.29.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

20.29.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

20.29.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

20.29.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

20.29.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory vsd_mini_fpga.sram by address:
  Merging ports 0, 1 (address \array_muxed0 [10:0]).
  Merging ports 0, 2 (address \array_muxed0 [10:0]).
  Merging ports 0, 3 (address \array_muxed0 [10:0]).

20.29.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

20.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

20.29.10. Executing MEMORY_COLLECT pass (generating $mem cells).

20.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

20.31. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory vsd_mini_fpga.mem
mapping memory vsd_mini_fpga.rom via $__ICE40_RAM4K_
mapping memory vsd_mini_fpga.serv_rf_top.rf_ram.memory via $__ICE40_RAM4K_
mapping memory vsd_mini_fpga.sram via $__ICE40_RAM4K_
mapping memory vsd_mini_fpga.storage via $__ICE40_RAM4K_
mapping memory vsd_mini_fpga.storage_1 via $__ICE40_RAM4K_
<suppressed ~369 debug messages>

20.32. Executing TECHMAP pass (map to technology primitives).

20.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

20.32.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

20.32.3. Continuing TECHMAP pass.
Using template $paramod$14f3ae77ff1994b59f02d085858f48b2e81447f9\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$d22b33ff0a476b6b14e1f22b5b0ca8773b336e69\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$f5bcc0f7005353c252b296d6695b3f5d63ed6049\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$7db405f5940bf396e9bfd39c85ee546a37966af4\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$4a9c4209429eda134ec9489263a6f343784f10e8\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$a0de0f753c5180e014d0628b00d97df1b81af07c\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$c22499c102e5d62d261b6e8994920ec45296e4f8\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$722b538bfd3b3bcaac45f9259c1cc816a63574cb\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$f11f8f49dafd7dc14e82784db2d2a4ea9cea1007\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$0e44ec8a25702b5b131ab35fd060949ed79910d7\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$21db884ff0d62f501ff4ea265f4457282ae75e6e\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$7ee6e89cf7e9a928e1693267e2bc2c22b53fcd98\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$91b7893fffe13b2f24f3d8ae2fbe711b0dcbd9b7\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$6ccc2ac5f3c2f9b57ed72d33e6615f96c7612f5d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$5ed7644a34869680916bf0e7eedac33b285ac154\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$6d3fa471b9b81c89216618364f53fba560672c61\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$cf52ca84c40281bebbafa648b11b60d19453fdef\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$00fef9aaf99168e38586542ae001cfaddba76b1f\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$1375910f822c1309f6c2fadca59d98f190fb6068\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$a1f6b5309207cf102bfb625dccbd224ad06df61d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$7a9d0ef0061ed82dd7d499c66287dd21f204da3d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$230909f0414b78a4d0c7c7d80ed3af3e9471fbb2\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$73fabab2c381b3686c9dc3d9cb361ef3b9bd7fb0\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$3ccb9638b68e0d8ba24443804b6a822806c03b9d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$edf9ff1e5d55851851744dcdb963054f0e80311b\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$7d7482403d2dbfbc5fbdb786a12d37f134850864\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$45072728ef4c8f0c8c7dacbac7a5dc5cea4d3d77\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~617 debug messages>

20.33. Executing ICE40_BRAMINIT pass.

20.34. Executing OPT pass (performing simple optimizations).

20.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~401 debug messages>

20.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

20.34.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$2489 ($dffe) from module vsd_mini_fpga.
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$2453 ($dffe) from module vsd_mini_fpga.
Setting constant 0-bit at position 0 on $auto$opt_mem.cc:128:execute$2447 ($dff) from module vsd_mini_fpga.

20.34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 1 unused cells and 661 unused wires.
<suppressed ~2 debug messages>

20.34.5. Rerunning OPT passes. (Removed registers in this run.)

20.34.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~13 debug messages>

20.34.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

20.34.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$mem.cc:1623:emulate_read_first$2541 ($dff) from module vsd_mini_fpga (D = \rx_data, Q = $auto$mem.cc:1619:emulate_read_first$2538 [7:0], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2240 ($sdff) from module vsd_mini_fpga (D = \rx_phase [0], Q = \rx_phase [0]).
Handling D = Q on $auto$ff.cc:266:slice$3135 ($sdffe) from module vsd_mini_fpga (conecting SRST instead).
Adding EN signal on $auto$ff.cc:266:slice$2222 ($sdff) from module vsd_mini_fpga (D = \tx_phase [0], Q = \tx_phase [0]).
Handling D = Q on $auto$ff.cc:266:slice$3139 ($sdffe) from module vsd_mini_fpga (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3139 ($dffe) from module vsd_mini_fpga.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3135 ($dffe) from module vsd_mini_fpga.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3134 ($dff) from module vsd_mini_fpga.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3134 ($dff) from module vsd_mini_fpga.
Setting constant 0-bit at position 8 on $auto$mem.cc:1623:emulate_read_first$2522 ($dff) from module vsd_mini_fpga.
Setting constant 0-bit at position 9 on $auto$mem.cc:1623:emulate_read_first$2522 ($dff) from module vsd_mini_fpga.

20.34.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 5 unused cells and 12 unused wires.
<suppressed ~10 debug messages>

20.34.10. Rerunning OPT passes. (Removed registers in this run.)

20.34.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~16 debug messages>

20.34.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

20.34.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 8 on $auto$mem.cc:1146:emulate_transparency$2526 ($dffe) from module vsd_mini_fpga.
Setting constant 0-bit at position 9 on $auto$mem.cc:1146:emulate_transparency$2526 ($dffe) from module vsd_mini_fpga.
Setting constant 0-bit at position 8 on $auto$mem.cc:1146:emulate_transparency$2545 ($dffe) from module vsd_mini_fpga.
Setting constant 0-bit at position 9 on $auto$mem.cc:1146:emulate_transparency$2545 ($dffe) from module vsd_mini_fpga.

20.34.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

20.34.15. Rerunning OPT passes. (Removed registers in this run.)

20.34.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

20.34.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

20.34.18. Executing OPT_DFF pass (perform DFF optimizations).

20.34.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

20.34.20. Finished fast OPT passes.

20.35. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \vsd_mini_fpga:
  created 28 $dff cells and 0 static cells of width 7.
Extracted data FF from read port 0 of vsd_mini_fpga.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 31 $mux cells.
  write interface: 0 write mux blocks.

20.36. Executing OPT pass (performing simple optimizations).

20.36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~7 debug messages>

20.36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

20.36.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~75 debug messages>

20.36.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][11]$3224:
      Old ports: A=7'0100000, B=7'1101111, Y=$memory\mem$rdmux[0][3][5]$b$3184
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][3][5]$b$3184 [0]
      New connections: $memory\mem$rdmux[0][3][5]$b$3184 [6:1] = { $memory\mem$rdmux[0][3][5]$b$3184 [0] 2'10 $memory\mem$rdmux[0][3][5]$b$3184 [0] $memory\mem$rdmux[0][3][5]$b$3184 [0] $memory\mem$rdmux[0][3][5]$b$3184 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][10]$3221:
      Old ports: A=7'1001111, B=7'1001101, Y=$memory\mem$rdmux[0][3][5]$a$3183
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][3][5]$a$3183 [1]
      New connections: { $memory\mem$rdmux[0][3][5]$a$3183 [6:2] $memory\mem$rdmux[0][3][5]$a$3183 [0] } = 6'100111
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$3218:
      Old ports: A=7'0100000, B=7'1010010, Y=$memory\mem$rdmux[0][3][4]$b$3181
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][3][4]$b$3181 [5] $memory\mem$rdmux[0][3][4]$b$3181 [1] }
      New connections: { $memory\mem$rdmux[0][3][4]$b$3181 [6] $memory\mem$rdmux[0][3][4]$b$3181 [4:2] $memory\mem$rdmux[0][3][4]$b$3181 [0] } = { $memory\mem$rdmux[0][3][4]$b$3181 [1] $memory\mem$rdmux[0][3][4]$b$3181 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$3215:
      Old ports: A=7'0100000, B=7'0101101, Y=$memory\mem$rdmux[0][3][4]$a$3180
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][3][4]$a$3180 [0]
      New connections: $memory\mem$rdmux[0][3][4]$a$3180 [6:1] = { 3'010 $memory\mem$rdmux[0][3][4]$a$3180 [0] $memory\mem$rdmux[0][3][4]$a$3180 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][7]$3212:
      Old ports: A=7'1101111, B=7'1000011, Y=$memory\mem$rdmux[0][3][3]$b$3178
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][3][3]$b$3178 [2]
      New connections: { $memory\mem$rdmux[0][3][3]$b$3178 [6:3] $memory\mem$rdmux[0][3][3]$b$3178 [1:0] } = { 1'1 $memory\mem$rdmux[0][3][3]$b$3178 [2] 1'0 $memory\mem$rdmux[0][3][3]$b$3178 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$3209:
      Old ports: A=7'0100000, B=7'1010011, Y=$memory\mem$rdmux[0][3][3]$a$3177
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][3][3]$a$3177 [5] $memory\mem$rdmux[0][3][3]$a$3177 [0] }
      New connections: { $memory\mem$rdmux[0][3][3]$a$3177 [6] $memory\mem$rdmux[0][3][3]$a$3177 [4:1] } = { $memory\mem$rdmux[0][3][3]$a$3177 [0] $memory\mem$rdmux[0][3][3]$a$3177 [0] 2'00 $memory\mem$rdmux[0][3][3]$a$3177 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][5]$3206:
      Old ports: A=7'1010010, B=7'1010110, Y=$memory\mem$rdmux[0][3][2]$b$3175
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][3][2]$b$3175 [2]
      New connections: { $memory\mem$rdmux[0][3][2]$b$3175 [6:3] $memory\mem$rdmux[0][3][2]$b$3175 [1:0] } = 6'101010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][4]$3203:
      Old ports: A=7'1010011, B=7'1000101, Y=$memory\mem$rdmux[0][3][2]$a$3174
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][3][2]$a$3174 [2:1]
      New connections: { $memory\mem$rdmux[0][3][2]$a$3174 [6:3] $memory\mem$rdmux[0][3][2]$a$3174 [0] } = { 2'10 $memory\mem$rdmux[0][3][2]$a$3174 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$3200:
      Old ports: A=7'1101100, B=7'0100000, Y=$memory\mem$rdmux[0][3][1]$b$3172
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][3][1]$b$3172 [2]
      New connections: { $memory\mem$rdmux[0][3][1]$b$3172 [6:3] $memory\mem$rdmux[0][3][1]$b$3172 [1:0] } = { $memory\mem$rdmux[0][3][1]$b$3172 [2] 2'10 $memory\mem$rdmux[0][3][1]$b$3172 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][2]$3197:
      Old ports: A=7'1101101, B=7'1100001, Y=$memory\mem$rdmux[0][3][1]$a$3171
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][3][1]$a$3171 [2]
      New connections: { $memory\mem$rdmux[0][3][1]$a$3171 [6:3] $memory\mem$rdmux[0][3][1]$a$3171 [1:0] } = { 3'110 $memory\mem$rdmux[0][3][1]$a$3171 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][1]$3194:
      Old ports: A=7'1101110, B=7'1101001, Y=$memory\mem$rdmux[0][3][0]$b$3169
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][3][0]$b$3169 [1:0]
      New connections: $memory\mem$rdmux[0][3][0]$b$3169 [6:2] = { 4'1101 $memory\mem$rdmux[0][3][0]$b$3169 [1] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$3191:
      Old ports: A=7'1001101, B=7'1101001, Y=$memory\mem$rdmux[0][3][0]$a$3168
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][3][0]$a$3168 [5] $memory\mem$rdmux[0][3][0]$a$3168 [2] }
      New connections: { $memory\mem$rdmux[0][3][0]$a$3168 [6] $memory\mem$rdmux[0][3][0]$a$3168 [4:3] $memory\mem$rdmux[0][3][0]$a$3168 [1:0] } = 5'10101
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][12]$3227:
      Old ports: A=7'1101110, B=7'1101100, Y=$memory\mem$rdmux[0][3][6]$a$3186
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][3][6]$a$3186 [1]
      New connections: { $memory\mem$rdmux[0][3][6]$a$3186 [6:2] $memory\mem$rdmux[0][3][6]$a$3186 [0] } = 6'110110
    Consolidated identical input bits for $mux cell $procmux$1859:
      Old ports: A=8'00000000, B={ 1'0 \csr_bankarray_dat_r [6:0] }, Y=\csr_bankarray_sram_bus_dat_r
      New ports: A=7'0000000, B=\csr_bankarray_dat_r [6:0], Y=\csr_bankarray_sram_bus_dat_r [6:0]
      New connections: \csr_bankarray_sram_bus_dat_r [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][13]$3230:
      Old ports: A=7'1111001, B=7'0000000, Y=$memory\mem$rdmux[0][3][6]$b$3187
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][3][6]$b$3187 [0]
      New connections: $memory\mem$rdmux[0][3][6]$b$3187 [6:1] = { $memory\mem$rdmux[0][3][6]$b$3187 [0] $memory\mem$rdmux[0][3][6]$b$3187 [0] $memory\mem$rdmux[0][3][6]$b$3187 [0] $memory\mem$rdmux[0][3][6]$b$3187 [0] 2'00 }
  Optimizing cells in module \vsd_mini_fpga.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][6]$3185:
      Old ports: A=$memory\mem$rdmux[0][3][6]$a$3186, B=$memory\mem$rdmux[0][3][6]$b$3187, Y=$memory\mem$rdmux[0][2][3]$a$3165
      New ports: A={ 2'11 $memory\mem$rdmux[0][3][6]$a$3186 [1] 1'0 }, B={ $memory\mem$rdmux[0][3][6]$b$3187 [0] 2'00 $memory\mem$rdmux[0][3][6]$b$3187 [0] }, Y=$memory\mem$rdmux[0][2][3]$a$3165 [3:0]
      New connections: $memory\mem$rdmux[0][2][3]$a$3165 [6:4] = { $memory\mem$rdmux[0][2][3]$a$3165 [3] $memory\mem$rdmux[0][2][3]$a$3165 [3] $memory\mem$rdmux[0][2][3]$a$3165 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][5]$3182:
      Old ports: A=$memory\mem$rdmux[0][3][5]$a$3183, B=$memory\mem$rdmux[0][3][5]$b$3184, Y=$memory\mem$rdmux[0][2][2]$b$3163
      New ports: A={ 1'0 $memory\mem$rdmux[0][3][5]$a$3183 [1] 1'1 }, B={ 1'1 $memory\mem$rdmux[0][3][5]$b$3184 [0] $memory\mem$rdmux[0][3][5]$b$3184 [0] }, Y={ $memory\mem$rdmux[0][2][2]$b$3163 [5] $memory\mem$rdmux[0][2][2]$b$3163 [1:0] }
      New connections: { $memory\mem$rdmux[0][2][2]$b$3163 [6] $memory\mem$rdmux[0][2][2]$b$3163 [4:2] } = { $memory\mem$rdmux[0][2][2]$b$3163 [0] 1'0 $memory\mem$rdmux[0][2][2]$b$3163 [0] $memory\mem$rdmux[0][2][2]$b$3163 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][4]$3179:
      Old ports: A=$memory\mem$rdmux[0][3][4]$a$3180, B=$memory\mem$rdmux[0][3][4]$b$3181, Y=$memory\mem$rdmux[0][2][2]$a$3162
      New ports: A={ 2'10 $memory\mem$rdmux[0][3][4]$a$3180 [0] }, B={ $memory\mem$rdmux[0][3][4]$b$3181 [5] $memory\mem$rdmux[0][3][4]$b$3181 [1] 1'0 }, Y={ $memory\mem$rdmux[0][2][2]$a$3162 [5] $memory\mem$rdmux[0][2][2]$a$3162 [1:0] }
      New connections: { $memory\mem$rdmux[0][2][2]$a$3162 [6] $memory\mem$rdmux[0][2][2]$a$3162 [4:2] } = { $memory\mem$rdmux[0][2][2]$a$3162 [1] $memory\mem$rdmux[0][2][2]$a$3162 [1:0] $memory\mem$rdmux[0][2][2]$a$3162 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][3]$3176:
      Old ports: A=$memory\mem$rdmux[0][3][3]$a$3177, B=$memory\mem$rdmux[0][3][3]$b$3178, Y=$memory\mem$rdmux[0][2][1]$b$3160
      New ports: A={ $memory\mem$rdmux[0][3][3]$a$3177 [5] $memory\mem$rdmux[0][3][3]$a$3177 [0] 1'0 $memory\mem$rdmux[0][3][3]$a$3177 [0] }, B={ $memory\mem$rdmux[0][3][3]$b$3178 [2] 1'0 $memory\mem$rdmux[0][3][3]$b$3178 [2] 1'1 }, Y={ $memory\mem$rdmux[0][2][1]$b$3160 [5:4] $memory\mem$rdmux[0][2][1]$b$3160 [2] $memory\mem$rdmux[0][2][1]$b$3160 [0] }
      New connections: { $memory\mem$rdmux[0][2][1]$b$3160 [6] $memory\mem$rdmux[0][2][1]$b$3160 [3] $memory\mem$rdmux[0][2][1]$b$3160 [1] } = { $memory\mem$rdmux[0][2][1]$b$3160 [0] $memory\mem$rdmux[0][2][1]$b$3160 [2] $memory\mem$rdmux[0][2][1]$b$3160 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][2]$3173:
      Old ports: A=$memory\mem$rdmux[0][3][2]$a$3174, B=$memory\mem$rdmux[0][3][2]$b$3175, Y=$memory\mem$rdmux[0][2][1]$a$3159
      New ports: A={ $memory\mem$rdmux[0][3][2]$a$3174 [2:1] 1'1 }, B={ $memory\mem$rdmux[0][3][2]$b$3175 [2] 2'10 }, Y=$memory\mem$rdmux[0][2][1]$a$3159 [2:0]
      New connections: $memory\mem$rdmux[0][2][1]$a$3159 [6:3] = { 2'10 $memory\mem$rdmux[0][2][1]$a$3159 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$3170:
      Old ports: A=$memory\mem$rdmux[0][3][1]$a$3171, B=$memory\mem$rdmux[0][3][1]$b$3172, Y=$memory\mem$rdmux[0][2][0]$b$3157
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][1]$a$3171 [2] 1'1 }, B={ $memory\mem$rdmux[0][3][1]$b$3172 [2] $memory\mem$rdmux[0][3][1]$b$3172 [2] 1'0 }, Y={ $memory\mem$rdmux[0][2][0]$b$3157 [6] $memory\mem$rdmux[0][2][0]$b$3157 [2] $memory\mem$rdmux[0][2][0]$b$3157 [0] }
      New connections: { $memory\mem$rdmux[0][2][0]$b$3157 [5:3] $memory\mem$rdmux[0][2][0]$b$3157 [1] } = { 2'10 $memory\mem$rdmux[0][2][0]$b$3157 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][0]$3167:
      Old ports: A=$memory\mem$rdmux[0][3][0]$a$3168, B=$memory\mem$rdmux[0][3][0]$b$3169, Y=$memory\mem$rdmux[0][2][0]$a$3156
      New ports: A={ $memory\mem$rdmux[0][3][0]$a$3168 [5] $memory\mem$rdmux[0][3][0]$a$3168 [2] 2'01 }, B={ 1'1 $memory\mem$rdmux[0][3][0]$b$3169 [1] $memory\mem$rdmux[0][3][0]$b$3169 [1:0] }, Y={ $memory\mem$rdmux[0][2][0]$a$3156 [5] $memory\mem$rdmux[0][2][0]$a$3156 [2:0] }
      New connections: { $memory\mem$rdmux[0][2][0]$a$3156 [6] $memory\mem$rdmux[0][2][0]$a$3156 [4:3] } = 3'101
  Optimizing cells in module \vsd_mini_fpga.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][3]$3164:
      Old ports: A=$memory\mem$rdmux[0][2][3]$a$3165, B=7'x, Y=$memory\mem$rdmux[0][1][1]$b$3154
      New ports: A=$memory\mem$rdmux[0][2][3]$a$3165 [3:0], B=4'x, Y=$memory\mem$rdmux[0][1][1]$b$3154 [3:0]
      New connections: $memory\mem$rdmux[0][1][1]$b$3154 [6:4] = { $memory\mem$rdmux[0][1][1]$b$3154 [3] $memory\mem$rdmux[0][1][1]$b$3154 [3] $memory\mem$rdmux[0][1][1]$b$3154 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][2]$3161:
      Old ports: A=$memory\mem$rdmux[0][2][2]$a$3162, B=$memory\mem$rdmux[0][2][2]$b$3163, Y=$memory\mem$rdmux[0][1][1]$a$3153
      New ports: A={ $memory\mem$rdmux[0][2][2]$a$3162 [1] $memory\mem$rdmux[0][2][2]$a$3162 [5] $memory\mem$rdmux[0][2][2]$a$3162 [1] $memory\mem$rdmux[0][2][2]$a$3162 [1:0] }, B={ $memory\mem$rdmux[0][2][2]$b$3163 [0] $memory\mem$rdmux[0][2][2]$b$3163 [5] 1'0 $memory\mem$rdmux[0][2][2]$b$3163 [1:0] }, Y={ $memory\mem$rdmux[0][1][1]$a$3153 [6:4] $memory\mem$rdmux[0][1][1]$a$3153 [1:0] }
      New connections: $memory\mem$rdmux[0][1][1]$a$3153 [3:2] = { $memory\mem$rdmux[0][1][1]$a$3153 [0] $memory\mem$rdmux[0][1][1]$a$3153 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][0]$3155:
      Old ports: A=$memory\mem$rdmux[0][2][0]$a$3156, B=$memory\mem$rdmux[0][2][0]$b$3157, Y=$memory\mem$rdmux[0][1][0]$a$3150
      New ports: A={ 1'1 $memory\mem$rdmux[0][2][0]$a$3156 [5] 1'1 $memory\mem$rdmux[0][2][0]$a$3156 [2:0] }, B={ $memory\mem$rdmux[0][2][0]$b$3157 [6] 1'1 $memory\mem$rdmux[0][2][0]$b$3157 [2] $memory\mem$rdmux[0][2][0]$b$3157 [2] 1'0 $memory\mem$rdmux[0][2][0]$b$3157 [0] }, Y={ $memory\mem$rdmux[0][1][0]$a$3150 [6:5] $memory\mem$rdmux[0][1][0]$a$3150 [3:0] }
      New connections: $memory\mem$rdmux[0][1][0]$a$3150 [4] = 1'0
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 25 changes.

20.36.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

20.36.6. Executing OPT_DFF pass (perform DFF optimizations).

20.36.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 45 unused wires.
<suppressed ~1 debug messages>

20.36.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~5 debug messages>

20.36.9. Rerunning OPT passes. (Maybe there is more to do..)

20.36.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~79 debug messages>

20.36.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$3170:
      Old ports: A={ 1'1 $memory\mem$rdmux[0][3][1]$a$3171 [3] 1'1 }, B={ $memory\mem$rdmux[0][3][1]$a$3171 [3] $memory\mem$rdmux[0][3][1]$a$3171 [3] 1'0 }, Y={ $memory\mem$rdmux[0][2][0]$b$3157 [6] $memory\mem$rdmux[0][2][0]$b$3157 [3] $memory\mem$rdmux[0][2][0]$b$3157 [0] }
      New ports: A=2'11, B={ $memory\mem$rdmux[0][3][1]$a$3171 [3] 1'0 }, Y={ $memory\mem$rdmux[0][2][0]$b$3157 [6] $memory\mem$rdmux[0][2][0]$b$3157 [0] }
      New connections: $memory\mem$rdmux[0][2][0]$b$3157 [3] = $memory\mem$rdmux[0][3][1]$a$3171 [3]
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 1 changes.

20.36.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

20.36.13. Executing OPT_DFF pass (perform DFF optimizations).

20.36.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

20.36.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

20.36.16. Rerunning OPT passes. (Maybe there is more to do..)

20.36.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~79 debug messages>

20.36.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

20.36.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

20.36.20. Executing OPT_DFF pass (perform DFF optimizations).

20.36.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

20.36.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

20.36.23. Finished OPT passes. (There is nothing left to do.)

20.37. Executing ICE40_WRAPCARRY pass (wrap carries).

20.38. Executing TECHMAP pass (map to technology primitives).

20.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

20.38.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

20.38.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using template $paramod$3db153e1a765c5f364a19299b3f3b9fb2ee9fafe\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$72f7795a18b8bd21d2def9f98cbb7d0e4ff65a7f\_90_pmux for cells of type $pmux.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_80_ice40_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$eae5c6d909a05153739c7821f34da2cbc0422532\_80_ice40_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
No more expansions possible.
<suppressed ~1548 debug messages>

20.39. Executing OPT pass (performing simple optimizations).

20.39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~1369 debug messages>

20.39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~585 debug messages>
Removed a total of 195 cells.

20.39.3. Executing OPT_DFF pass (perform DFF optimizations).

20.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 169 unused cells and 1029 unused wires.
<suppressed ~174 debug messages>

20.39.5. Finished fast OPT passes.

20.40. Executing ICE40_OPT pass (performing simple optimizations).

20.40.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2375.slice[0].carry: CO=\bus_errors [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2378.slice[0].carry: CO=\tx_phase [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2378.slice[31].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2381.slice[0].carry: CO=\rx_phase [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2381.slice[31].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2384.slice[0].carry: CO=\uart_tx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2387.slice[0].carry: CO=\uart_tx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2390.slice[0].carry: CO=\uart_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2393.slice[0].carry: CO=\uart_rx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2396.slice[0].carry: CO=\uart_rx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2399.slice[0].carry: CO=\uart_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2402.slice[0].carry: CO=\tx_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2405.slice[0].carry: CO=\rx_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2408.slice[0].carry: CO=\timer_value [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2414.slice[0].carry: CO=\uart_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2420.slice[0].carry: CO=\uart_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2426.slice[0].carry: CO=\serv_rf_top.cpu.bufreg2.dat [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2429.slice[0].carry: CO=\count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2435.slice[0].carry: CO=\serv_rf_top.rf_ram_if.rcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2444.slice[0].carry: CO=\serv_rf_top.rf_ram_if.rcnt [0]

20.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~35 debug messages>

20.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

20.40.4. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$5199 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1535.B_AND_S [63], Q = \csr_bankarray_interface2_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5198 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1535.B_AND_S [62], Q = \csr_bankarray_interface2_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5197 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1535.B_AND_S [61], Q = \csr_bankarray_interface2_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5196 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1535.B_AND_S [60], Q = \csr_bankarray_interface2_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5195 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1535.B_AND_S [59], Q = \csr_bankarray_interface2_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5194 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1535.B_AND_S [58], Q = \csr_bankarray_interface2_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5193 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1535.Y_B [1], Q = \csr_bankarray_interface2_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5192 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1535.Y_B [0], Q = \csr_bankarray_interface2_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5184 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [31], Q = \csr_bankarray_interface1_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5183 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [30], Q = \csr_bankarray_interface1_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5182 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [29], Q = \csr_bankarray_interface1_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5181 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [28], Q = \csr_bankarray_interface1_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5180 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [27], Q = \csr_bankarray_interface1_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5179 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [26], Q = \csr_bankarray_interface1_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5178 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [25], Q = \csr_bankarray_interface1_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5177 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [24], Q = \csr_bankarray_interface1_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5176 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [23], Q = \csr_bankarray_interface1_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5175 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [22], Q = \csr_bankarray_interface1_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5174 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [21], Q = \csr_bankarray_interface1_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5173 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [20], Q = \csr_bankarray_interface1_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5172 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [19], Q = \csr_bankarray_interface1_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5171 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [18], Q = \csr_bankarray_interface1_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5170 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [17], Q = \csr_bankarray_interface1_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5169 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [16], Q = \csr_bankarray_interface1_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5168 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [15], Q = \csr_bankarray_interface1_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5167 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [14], Q = \csr_bankarray_interface1_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5166 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [13], Q = \csr_bankarray_interface1_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5165 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [12], Q = \csr_bankarray_interface1_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5164 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [11], Q = \csr_bankarray_interface1_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5163 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [10], Q = \csr_bankarray_interface1_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5162 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [9], Q = \csr_bankarray_interface1_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5161 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [8], Q = \csr_bankarray_interface1_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5160 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [7], Q = \csr_bankarray_interface1_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5159 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [6], Q = \csr_bankarray_interface1_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5158 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [5], Q = \csr_bankarray_interface1_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5157 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [4], Q = \csr_bankarray_interface1_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5156 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [3], Q = \csr_bankarray_interface1_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5155 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [2], Q = \csr_bankarray_interface1_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5154 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [1], Q = \csr_bankarray_interface1_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5153 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1562.Y_B [0], Q = \csr_bankarray_interface1_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5152 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [31], Q = \csr_bankarray_interface0_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5151 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [30], Q = \csr_bankarray_interface0_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5150 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [29], Q = \csr_bankarray_interface0_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5149 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [28], Q = \csr_bankarray_interface0_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5148 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [27], Q = \csr_bankarray_interface0_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5147 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [26], Q = \csr_bankarray_interface0_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5146 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [25], Q = \csr_bankarray_interface0_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5145 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [24], Q = \csr_bankarray_interface0_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5144 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [23], Q = \csr_bankarray_interface0_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5143 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [22], Q = \csr_bankarray_interface0_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5142 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [21], Q = \csr_bankarray_interface0_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5141 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [20], Q = \csr_bankarray_interface0_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5140 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [19], Q = \csr_bankarray_interface0_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5139 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [18], Q = \csr_bankarray_interface0_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5138 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [17], Q = \csr_bankarray_interface0_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5137 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [16], Q = \csr_bankarray_interface0_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5136 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [15], Q = \csr_bankarray_interface0_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5135 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [14], Q = \csr_bankarray_interface0_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5134 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [13], Q = \csr_bankarray_interface0_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5133 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [12], Q = \csr_bankarray_interface0_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5132 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [11], Q = \csr_bankarray_interface0_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5131 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [10], Q = \csr_bankarray_interface0_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5130 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [9], Q = \csr_bankarray_interface0_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5129 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [8], Q = \csr_bankarray_interface0_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5128 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [7], Q = \csr_bankarray_interface0_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5127 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [6], Q = \csr_bankarray_interface0_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5126 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [5], Q = \csr_bankarray_interface0_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5125 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [4], Q = \csr_bankarray_interface0_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5124 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [3], Q = \csr_bankarray_interface0_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5123 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [2], Q = \csr_bankarray_interface0_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5122 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [1], Q = \csr_bankarray_interface0_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5121 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1581.Y_B [0], Q = \csr_bankarray_interface0_bank_bus_dat_r [0], rval = 1'0).

20.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 72 unused cells and 79 unused wires.
<suppressed ~73 debug messages>

20.40.6. Rerunning OPT passes. (Removed registers in this run.)

20.40.7. Running ICE40 specific optimizations.

20.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

20.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~417 debug messages>
Removed a total of 139 cells.

20.40.10. Executing OPT_DFF pass (perform DFF optimizations).

20.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 139 unused wires.
<suppressed ~1 debug messages>

20.40.12. Rerunning OPT passes. (Removed registers in this run.)

20.40.13. Running ICE40 specific optimizations.

20.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

20.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

20.40.16. Executing OPT_DFF pass (perform DFF optimizations).

20.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

20.40.18. Finished OPT passes. (There is nothing left to do.)

20.41. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

20.42. Executing TECHMAP pass (map to technology primitives).

20.42.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

20.42.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
No more expansions possible.
<suppressed ~725 debug messages>

20.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

20.44. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2378.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2378.slice[31].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2381.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2381.slice[31].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2384.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2387.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2390.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2393.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2396.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2399.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2402.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2405.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2408.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2414.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2420.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2426.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2429.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2435.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2444.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$2375.slice[0].carry ($lut).

20.45. Executing ICE40_OPT pass (performing simple optimizations).

20.45.1. Running ICE40 specific optimizations.

20.45.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~422 debug messages>

20.45.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~417 debug messages>
Removed a total of 139 cells.

20.45.4. Executing OPT_DFF pass (perform DFF optimizations).

20.45.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 3671 unused wires.
<suppressed ~1 debug messages>

20.45.6. Rerunning OPT passes. (Removed registers in this run.)

20.45.7. Running ICE40 specific optimizations.

20.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~2 debug messages>

20.45.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

20.45.10. Executing OPT_DFF pass (perform DFF optimizations).

20.45.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

20.45.12. Rerunning OPT passes. (Removed registers in this run.)

20.45.13. Running ICE40 specific optimizations.

20.45.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

20.45.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

20.45.16. Executing OPT_DFF pass (perform DFF optimizations).

20.45.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

20.45.18. Finished OPT passes. (There is nothing left to do.)

20.46. Executing TECHMAP pass (map to technology primitives).

20.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

20.46.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

20.47. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

20.48. Executing ABC9 pass.

20.48.1. Executing ABC9_OPS pass (helper functions for ABC9).

20.48.2. Executing ABC9_OPS pass (helper functions for ABC9).

20.48.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module vsd_mini_fpga.
Found 0 SCCs.

20.48.4. Executing ABC9_OPS pass (helper functions for ABC9).

20.48.5. Executing TECHMAP pass (map to technology primitives).

20.48.5.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

20.48.5.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~155 debug messages>

20.48.6. Executing OPT pass (performing simple optimizations).

20.48.6.1. Executing OPT_EXPR pass (perform const folding).

20.48.6.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

20.48.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

20.48.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

20.48.6.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

20.48.6.6. Executing OPT_DFF pass (perform DFF optimizations).

20.48.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).

20.48.6.8. Executing OPT_EXPR pass (perform const folding).

20.48.6.9. Finished OPT passes. (There is nothing left to do.)

20.48.7. Executing TECHMAP pass (map to technology primitives).

20.48.7.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

20.48.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

20.48.8. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

20.48.9. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~3496 debug messages>

20.48.10. Executing ABC9_OPS pass (helper functions for ABC9).

20.48.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

20.48.12. Executing TECHMAP pass (map to technology primitives).

20.48.12.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

20.48.12.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~182 debug messages>

20.48.13. Executing OPT pass (performing simple optimizations).

20.48.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~4 debug messages>

20.48.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

20.48.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

20.48.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

20.48.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

20.48.13.6. Executing OPT_DFF pass (perform DFF optimizations).

20.48.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

20.48.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

20.48.13.9. Rerunning OPT passes. (Maybe there is more to do..)

20.48.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

20.48.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

20.48.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

20.48.13.13. Executing OPT_DFF pass (perform DFF optimizations).

20.48.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

20.48.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

20.48.13.16. Finished OPT passes. (There is nothing left to do.)

20.48.14. Executing AIGMAP pass (map logic to AIG).
Module vsd_mini_fpga: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

20.48.15. Executing AIGMAP pass (map logic to AIG).
Module vsd_mini_fpga: replaced 1170 cells with 6437 new cells, skipped 5269 cells.
  replaced 4 cell types:
     583 $_OR_
      21 $_XOR_
       1 $_ORNOT_
     565 $_MUX_
  not replaced 45 cell types:
      14 $scopeinfo
     200 $_NOT_
     623 $_AND_
     127 SB_DFF
     337 SB_DFFE
     148 SB_DFFSR
      14 SB_DFFSS
      72 SB_DFFESR
       5 SB_DFFESS
       1 $paramod$577864bc8f550c0ca504ddee7faffe0092ef7ab8\SB_RAM40_4K
       1 $paramod$5c9b6153b07f584fa8789a53872ccc6b6689d570\SB_RAM40_4K
       1 $paramod$6987fb14431f50b5ad50e1a404d1d24b20875cdd\SB_RAM40_4K
       1 $paramod$bcc8efd255083152df15e1b9e23b21593ad1909b\SB_RAM40_4K
     723 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011001011
       1 $paramod$5c6ec52865a659c98a00771b6c1cdd33573d7199\SB_RAM40_4K
       1 $paramod$4da93953690874764fc965c27b30f5f37c36347b\SB_RAM40_4K
       1 $paramod$a024b67e8b594e87b6969cd6ef85ab32fc07b76e\SB_RAM40_4K
       1 $paramod$34102a13cb7e67c8129697077a935b89fa22b9a8\SB_RAM40_4K
       1 $paramod$a98722482556b6ff69b766d950767ceb60834f22\SB_RAM40_4K
     191 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1
       1 $paramod$f4a1e17125fdafa30d766876e6d5ab556f01fb8b\SB_RAM40_4K
       1 $paramod$3a7bf5c63ffd784e17e078bd5e9f5482bade437f\SB_RAM40_4K
       1 $paramod$c230fbdb55ae097e790a7714545aef12c5172317\SB_RAM40_4K
       1 $paramod$558c18000b6b720ac95ff07c5ae3223474a2b99a\SB_RAM40_4K
       1 $paramod$acccbb6b088f2a327993f77737de090f630634f6\SB_RAM40_4K
       1 $paramod$71227f96ab228d6586c32afdb915f3a13592b49e\SB_RAM40_4K
       1 $paramod$35fba4233b3319d576e3fc858fcb157663e5f398\SB_RAM40_4K
       1 $paramod$4b8b9fb09524a4a71a00903089b644c3ffe04733\SB_RAM40_4K
       1 $paramod$af074ecb0dcdc84b30e7421186a74927d4008e16\SB_RAM40_4K
       1 $paramod$148911c9c52fe0661be8b8aec42ca70d0f9341d1\SB_RAM40_4K
       1 $paramod$75671d9a50e4a277ae784be8186d917418bcecca\SB_RAM40_4K
       1 $paramod$b13285c16a4f87392e621cae6c535071c1226ac1\SB_RAM40_4K
       1 $paramod$ba575135a8a1c5185134fda19983539300f57c02\SB_RAM40_4K
      17 $paramod$33541574c892189ea1415ceac45125d7d397c516\SB_RAM40_4K
       2 $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K
     703 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000010101
     704 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100010010
      44 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000001100010
      88 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100001011
      44 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010000101
       1 $paramod$37d3f76af7197c779fdf2efa06de8d992f2d04cc\SB_RAM40_4K
     704 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010100001
     484 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011100000
       1 $paramod$d9a4a462904962885ca1517328ebb7c3f476243a\SB_RAM40_4K
       1 $paramod$59af70f45b18658fcd73cbbddf91acee5e03d3c3\SB_RAM40_4K

20.48.15.1. Executing ABC9_OPS pass (helper functions for ABC9).

20.48.15.2. Executing ABC9_OPS pass (helper functions for ABC9).

20.48.15.3. Executing XAIGER backend.
<suppressed ~1418 debug messages>
Extracted 2965 AND gates and 12504 wires from module `vsd_mini_fpga' to a netlist network with 951 inputs and 3543 outputs.

20.48.15.4. Executing ABC9_EXE pass (technology mapping using ABC9).

20.48.15.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    951/   3543  and =    2757  lev =   25 (0.90)  mem = 0.23 MB  box = 3685  bb = 3494
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    951/   3543  and =    4493  lev =   23 (0.81)  mem = 0.25 MB  ch =  682  box = 3685  bb = 3494
ABC: cst =       0  cls =    581  lit =     682  unused =    8057  proof =     0
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   52. Obj =  136. Set =  564. CutMin = no
ABC: Node =    4493.  Ch =   581.  Total mem =    2.51 MB. Peak cut mem =    0.07 MB.
ABC: P:  Del = 5787.00.  Ar =    1269.0.  Edge =     4373.  Cut =    22697.  T =     0.00 sec
ABC: P:  Del = 5787.00.  Ar =    1238.0.  Edge =     4360.  Cut =    21522.  T =     0.00 sec
ABC: P:  Del = 5787.00.  Ar =    1092.0.  Edge =     3556.  Cut =    23517.  T =     0.00 sec
ABC: F:  Del = 5787.00.  Ar =    1015.0.  Edge =     3396.  Cut =    20978.  T =     0.00 sec
ABC: A:  Del = 5787.00.  Ar =    1002.0.  Edge =     3207.  Cut =    21094.  T =     0.00 sec
ABC: A:  Del = 5787.00.  Ar =     999.0.  Edge =     3201.  Cut =    20959.  T =     0.01 sec
ABC: Total time =     0.02 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    951/   3543  and =    2655  lev =   22 (0.81)  mem = 0.23 MB  box = 3685  bb = 3494
ABC: Mapping (K=4)  :  lut =    994  edge =    3175  lev =    9 (0.48)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   22  mem = 0.08 MB
ABC: LUT = 994 : 2=183 18.4 %  3=435 43.8 %  4=376 37.8 %  Ave = 3.19
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.31 seconds, total: 0.31 seconds

20.48.15.6. Executing AIGER frontend.
<suppressed ~9000 debug messages>
Removed 3949 unused cells and 17088 unused wires.

20.48.15.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     1026
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:      191
ABC RESULTS:           input signals:      152
ABC RESULTS:          output signals:     3543
Removing temp directory.

20.48.16. Executing TECHMAP pass (map to technology primitives).

20.48.16.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

20.48.16.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod$33541574c892189ea1415ceac45125d7d397c516\SB_RAM40_4K for cells of type $paramod$33541574c892189ea1415ceac45125d7d397c516\SB_RAM40_4K.
Using template $paramod$59af70f45b18658fcd73cbbddf91acee5e03d3c3\SB_RAM40_4K for cells of type $paramod$59af70f45b18658fcd73cbbddf91acee5e03d3c3\SB_RAM40_4K.
Using template $paramod$ba575135a8a1c5185134fda19983539300f57c02\SB_RAM40_4K for cells of type $paramod$ba575135a8a1c5185134fda19983539300f57c02\SB_RAM40_4K.
Using template $paramod$5c9b6153b07f584fa8789a53872ccc6b6689d570\SB_RAM40_4K for cells of type $paramod$5c9b6153b07f584fa8789a53872ccc6b6689d570\SB_RAM40_4K.
Using template $paramod$a024b67e8b594e87b6969cd6ef85ab32fc07b76e\SB_RAM40_4K for cells of type $paramod$a024b67e8b594e87b6969cd6ef85ab32fc07b76e\SB_RAM40_4K.
Using template $paramod$4da93953690874764fc965c27b30f5f37c36347b\SB_RAM40_4K for cells of type $paramod$4da93953690874764fc965c27b30f5f37c36347b\SB_RAM40_4K.
Using template $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K for cells of type $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K.
Using template $paramod$6987fb14431f50b5ad50e1a404d1d24b20875cdd\SB_RAM40_4K for cells of type $paramod$6987fb14431f50b5ad50e1a404d1d24b20875cdd\SB_RAM40_4K.
Using template $paramod$acccbb6b088f2a327993f77737de090f630634f6\SB_RAM40_4K for cells of type $paramod$acccbb6b088f2a327993f77737de090f630634f6\SB_RAM40_4K.
Using template $paramod$71227f96ab228d6586c32afdb915f3a13592b49e\SB_RAM40_4K for cells of type $paramod$71227f96ab228d6586c32afdb915f3a13592b49e\SB_RAM40_4K.
Using template $paramod$d9a4a462904962885ca1517328ebb7c3f476243a\SB_RAM40_4K for cells of type $paramod$d9a4a462904962885ca1517328ebb7c3f476243a\SB_RAM40_4K.
Using template $paramod$35fba4233b3319d576e3fc858fcb157663e5f398\SB_RAM40_4K for cells of type $paramod$35fba4233b3319d576e3fc858fcb157663e5f398\SB_RAM40_4K.
Using template $paramod$37d3f76af7197c779fdf2efa06de8d992f2d04cc\SB_RAM40_4K for cells of type $paramod$37d3f76af7197c779fdf2efa06de8d992f2d04cc\SB_RAM40_4K.
Using template $paramod$3a7bf5c63ffd784e17e078bd5e9f5482bade437f\SB_RAM40_4K for cells of type $paramod$3a7bf5c63ffd784e17e078bd5e9f5482bade437f\SB_RAM40_4K.
Using template $paramod$bcc8efd255083152df15e1b9e23b21593ad1909b\SB_RAM40_4K for cells of type $paramod$bcc8efd255083152df15e1b9e23b21593ad1909b\SB_RAM40_4K.
Using template $paramod$b13285c16a4f87392e621cae6c535071c1226ac1\SB_RAM40_4K for cells of type $paramod$b13285c16a4f87392e621cae6c535071c1226ac1\SB_RAM40_4K.
Using template $paramod$75671d9a50e4a277ae784be8186d917418bcecca\SB_RAM40_4K for cells of type $paramod$75671d9a50e4a277ae784be8186d917418bcecca\SB_RAM40_4K.
Using template $paramod$148911c9c52fe0661be8b8aec42ca70d0f9341d1\SB_RAM40_4K for cells of type $paramod$148911c9c52fe0661be8b8aec42ca70d0f9341d1\SB_RAM40_4K.
Using template $paramod$af074ecb0dcdc84b30e7421186a74927d4008e16\SB_RAM40_4K for cells of type $paramod$af074ecb0dcdc84b30e7421186a74927d4008e16\SB_RAM40_4K.
Using template $paramod$577864bc8f550c0ca504ddee7faffe0092ef7ab8\SB_RAM40_4K for cells of type $paramod$577864bc8f550c0ca504ddee7faffe0092ef7ab8\SB_RAM40_4K.
Using template $paramod$f4a1e17125fdafa30d766876e6d5ab556f01fb8b\SB_RAM40_4K for cells of type $paramod$f4a1e17125fdafa30d766876e6d5ab556f01fb8b\SB_RAM40_4K.
Using template $paramod$c230fbdb55ae097e790a7714545aef12c5172317\SB_RAM40_4K for cells of type $paramod$c230fbdb55ae097e790a7714545aef12c5172317\SB_RAM40_4K.
Using template $paramod$558c18000b6b720ac95ff07c5ae3223474a2b99a\SB_RAM40_4K for cells of type $paramod$558c18000b6b720ac95ff07c5ae3223474a2b99a\SB_RAM40_4K.
Using template $paramod$34102a13cb7e67c8129697077a935b89fa22b9a8\SB_RAM40_4K for cells of type $paramod$34102a13cb7e67c8129697077a935b89fa22b9a8\SB_RAM40_4K.
Using template $paramod$5c6ec52865a659c98a00771b6c1cdd33573d7199\SB_RAM40_4K for cells of type $paramod$5c6ec52865a659c98a00771b6c1cdd33573d7199\SB_RAM40_4K.
Using template $paramod$4b8b9fb09524a4a71a00903089b644c3ffe04733\SB_RAM40_4K for cells of type $paramod$4b8b9fb09524a4a71a00903089b644c3ffe04733\SB_RAM40_4K.
Using template $paramod$a98722482556b6ff69b766d950767ceb60834f22\SB_RAM40_4K for cells of type $paramod$a98722482556b6ff69b766d950767ceb60834f22\SB_RAM40_4K.
No more expansions possible.
<suppressed ~268 debug messages>

20.49. Executing ICE40_WRAPCARRY pass (wrap carries).

20.50. Executing TECHMAP pass (map to technology primitives).

20.50.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

20.50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 253 unused cells and 17310 unused wires.

20.51. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1227
  1-LUT               32
  2-LUT              214
  3-LUT              605
  4-LUT              376
  with \SB_CARRY    (#0)  170
  with \SB_CARRY    (#1)  171

Eliminating LUTs.
Number of LUTs:     1227
  1-LUT               32
  2-LUT              214
  3-LUT              605
  4-LUT              376
  with \SB_CARRY    (#0)  170
  with \SB_CARRY    (#1)  171

Combining LUTs.
Number of LUTs:     1215
  1-LUT               24
  2-LUT              210
  3-LUT              601
  4-LUT              380
  with \SB_CARRY    (#0)  170
  with \SB_CARRY    (#1)  171

Eliminated 0 LUTs.
Combined 12 LUTs.
<suppressed ~6591 debug messages>

20.52. Executing TECHMAP pass (map to technology primitives).

20.52.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

20.52.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$581b84176f11a18f327b1ea6c43637b3f5543297\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod$923a34bca12d215b7d61635060bb4ef616b5625f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$f509505c8b31df179f95b03d0a4828ec02f1a784\$lut for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$62e34d236b5cf9e50e7481784c0097067a15fba4\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$baa9d2fb2d21010939721b85aa9f11effe0b53c4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$2ec6422db00d358fc7469efce6208bffbc8521cd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$148f221bbe7b352e7af6eb9c1a77ec0431413ab9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$526e4703e3f9e5bf75da836fd3d4410dd76747a6\$lut for cells of type $lut.
Using template $paramod$6ca49d6d7e3fcf38c09b514f93cffe85e648de18\$lut for cells of type $lut.
Using template $paramod$e22058cfd669d2b622373b99b6b90f5a2f07eac8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$7991e43c533565df3969b82a304afcde859daeba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$1e47b2c82141d6a54f09852fad33b92b9763040f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110100 for cells of type $lut.
Using template $paramod$f6205ea4d16154fcc0de4d21dff0bd55a57f1ba0\$lut for cells of type $lut.
Using template $paramod$1816ab9d89d34338423e92baed3cee854d70815a\$lut for cells of type $lut.
Using template $paramod$10a6d42c84663fca6c1622800fdec61acbd34667\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$15942ac7be0dd725beac7480dcc74ee28533af66\$lut for cells of type $lut.
Using template $paramod$5c7d886f3b88971ac55fed4bca034a87bf180f7d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod$2b81c22187dcd49311a976bb63273aa43c4d3b68\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$dbdbcb07b9994e498bb1324e5c006c6aa08a7a37\$lut for cells of type $lut.
Using template $paramod$c045e54223c42444ef585f3b4941543c0ec8d58a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$8f7210088a40da1859d27e900c288fd298d68bed\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$e57bcb018bfe8170bc04f13a73befe2def28cdf3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$a467e3aee4b54a60cdec89714694957109e0405d\$lut for cells of type $lut.
Using template $paramod$dd860dc915df955be7c55367504d6e99660c7b0b\$lut for cells of type $lut.
Using template $paramod$4b83df1f0080aa3ab346656b011cba0b72d4ca9a\$lut for cells of type $lut.
Using template $paramod$121f66828c71d3c18a58c99e9f44b94525cfca81\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a\$lut for cells of type $lut.
Using template $paramod$fcff9a7b1687e357a40264efcefe8443c8b2971a\$lut for cells of type $lut.
Using template $paramod$9dd298ae76fb41ac94779a83c068607fbc09ce4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$6375ab94b303a3f3c8d7ca6946328cb3c0b443a7\$lut for cells of type $lut.
Using template $paramod$f9df0bb8fc3cbb332d575e165ec04d3cfd4c90ca\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$fb5496753f4cd235e71c284b2ffee9d41a960ca2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010101 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$4976b5f7a7b9f6e596e742c7d9dd919d8c62448f\$lut for cells of type $lut.
Using template $paramod$f1029f646005abda698426a043a7c8fe4e2bd078\$lut for cells of type $lut.
Using template $paramod$1b985a9ae52778d1dcee696920da7c3fc3b9af24\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$81df3b5b0c68f16cd64a76012a4213a1b5a86efa\$lut for cells of type $lut.
Using template $paramod$7c085cdbf0919cd3ad402d9495d97f0d71e4db93\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$cf93df6a751c015d454aef52e32716809f254f3e\$lut for cells of type $lut.
Using template $paramod$cef3d344f236016ad78f511d970c0ed55dc829c5\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$990f0fb2b3d003f8b16e47a6e2203c03f05c2581\$lut for cells of type $lut.
Using template $paramod$c67ff654dfa9062d61db52bd013fb1271e5b9a9b\$lut for cells of type $lut.
Using template $paramod$4741707193a814544e089d164ce0a04f15070709\$lut for cells of type $lut.
Using template $paramod$a5a9d48041af65bd5d7b6a1f6014e7ed22f6b87a\$lut for cells of type $lut.
Using template $paramod$2d16d98a73f779592a6ae68ab4ee6d7b27d3ccb4\$lut for cells of type $lut.
Using template $paramod$a238bb199d4b53d4c976c9e68dafcfe86b19f40f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$3eb8805ccd6f91bad96dcbf190c2fb4f72f4634f\$lut for cells of type $lut.
Using template $paramod$b28b4ecbaa07efdcc51c93348ccdc2395f8b41c1\$lut for cells of type $lut.
Using template $paramod$779a912c2e61b008e2ba6da235f91f694eb7e6d7\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod$b600d182ae966d09f33a746441e104587fe7a58f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$641cbc20a3cb16917a37338d25ce8eb8b37bd7ff\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$0ee0167fb5dd83bdfe7197fff23e2c7146c57037\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$3e63470ea7a06b3eefdfb990254dd83d20fa13a7\$lut for cells of type $lut.
Using template $paramod$498daa9936ffa1c0b12d774cacc95a35d14b818e\$lut for cells of type $lut.
Using template $paramod$70f68cc10fbeada9b6fa90c3bb75475e348ca467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010101 for cells of type $lut.
Using template $paramod$e3f0f1b1a91dadf82d87013c252f9f5fc0dc6888\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$d0cfbfa794431f7e2ccafbbeaaefbd5ed7deeac7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$0ba75a5c39fee2305ddf265d5f92b5da7e37f554\$lut for cells of type $lut.
Using template $paramod$65f1ff7be04d4e6845f52e26be882f3e1d48a59a\$lut for cells of type $lut.
Using template $paramod$8494168726d27c2200605afcf1fb7470bf987857\$lut for cells of type $lut.
Using template $paramod$f3b603d1450c2c61ce732232fcb5fe1f2884aa83\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$21eec977c2ba62e532de58d602e74bf0a3c778ba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$cb92beff9eab733e7181d891fbc8c3950b9abc0a\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$e67f7401ddeed7957ea40cf37767a32ba5d5b941\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$1fbd89bfe3dd991c37c7bbe6f6352a0156ac0689\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$edc3c77d6d0cfa370b4c94131cecc413b4b0ef1c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$310dc7912bb5756ab08137f6868c0abbecf66466\$lut for cells of type $lut.
Using template $paramod$9daee386039d07b0aa344545d30dda7d98529f57\$lut for cells of type $lut.
Using template $paramod$a20b0c093af372402eecf32644de5f0208303079\$lut for cells of type $lut.
Using template $paramod$0ffed3f1b5c77ee64f98fa08f1f8cebb1cced88f\$lut for cells of type $lut.
Using template $paramod$723eb79ef8d5d376f3f196f4acfa8e347145a0fa\$lut for cells of type $lut.
Using template $paramod$35369ee2661bc6f22afa7fd33e082ebba93672ba\$lut for cells of type $lut.
Using template $paramod$480d3b9fc7c6a57575657fd8f0dc2a86c4cc650e\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$c9b834dc9c2f376b2a44311c706cb34f7f0a4014\$lut for cells of type $lut.
Using template $paramod$66658cbed86a8310f9b7ba1190d35eff90ee749b\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$cd35857a9ef9537eac3e33d18425da57e6c128cb\$lut for cells of type $lut.
Using template $paramod$9ba6c77773cbe11ecaf7290c923eccd68a077803\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$e2d96f36ef28053ecd27167cd95b944485ac3146\$lut for cells of type $lut.
Using template $paramod$e6a488add0b5a2d742e2ae29f62ce7616e04271d\$lut for cells of type $lut.
Using template $paramod$a36debbcfde9e32a01ea5076ccf3d75225452c4d\$lut for cells of type $lut.
Using template $paramod$037be5c00d8a02858cdb1ab049b58a0133287ff1\$lut for cells of type $lut.
Using template $paramod$e134ec2a47a2462a591072e65d34fb15b81c90e0\$lut for cells of type $lut.
Using template $paramod$e6cdab0d9707205ee04fa232c187f6330513db79\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$19e5b38cca183d8b6b3a15d20dc995c09cd71893\$lut for cells of type $lut.
Using template $paramod$f4c73d849f7d47805ca1aefb950c4e26e4eae9d0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod$de68b48f5e5cc44e39580f7592c486d0ff3e75d3\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3727 debug messages>
Removed 0 unused cells and 2558 unused wires.

20.53. Executing AUTONAME pass.
Renamed 18949 objects in module vsd_mini_fpga (55 iterations).
<suppressed ~3456 debug messages>

20.54. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `vsd_mini_fpga'. Setting top module to vsd_mini_fpga.

20.54.1. Analyzing design hierarchy..
Top module:  \vsd_mini_fpga

20.54.2. Analyzing design hierarchy..
Top module:  \vsd_mini_fpga
Removed 0 unused modules.

20.55. Printing statistics.

=== vsd_mini_fpga ===

   Number of wires:               1809
   Number of wire bits:           5857
   Number of public wires:        1809
   Number of public wire bits:    5857
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2150
     $scopeinfo                     14
     SB_CARRY                      174
     SB_DFF                        127
     SB_DFFE                       337
     SB_DFFESR                      72
     SB_DFFESS                       5
     SB_DFFSR                      148
     SB_DFFSS                       14
     SB_LUT4                      1215
     SB_RAM40_4K                    44

20.56. Executing CHECK pass (checking for obvious problems).
Checking module vsd_mini_fpga...
Found and reported 0 problems.

21. Executing JSON backend.

End of script. Logfile hash: 8af747e240, CPU: user 6.85s system 0.05s, MEM: 76.26 MB peak
Yosys 0.55+8 (git sha1 9334a5c27, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 60% 12x techmap (4 sec), 7% 34x opt_clean (0 sec), ...
