set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {reg11.vho reg11_vhd.sdo}}
	{{"Fast Model"} {reg11_fast.vho reg11_vhd_fast.sdo}}
}
