{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729752810961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729752810962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 08:53:30 2024 " "Processing started: Thu Oct 24 08:53:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729752810962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752810962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EPT_10M04_AF_S2_Top -c EPT_10M04_AF_S2_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EPT_10M04_AF_S2_Top -c EPT_10M04_AF_S2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752810962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729752811231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729752811231 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_10M04_AF_S2_Top.v(222) " "Verilog HDL information at EPT_10M04_AF_S2_Top.v(222): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 222 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1729752817344 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EPT_10M04_AF_S2_Top.v(301) " "Verilog HDL warning at EPT_10M04_AF_S2_Top.v(301): extended using \"x\" or \"z\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 301 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1729752817344 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_10M04_AF_S2_Top.v(298) " "Verilog HDL information at EPT_10M04_AF_S2_Top.v(298): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 298 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1729752817344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/23.1std/quartus/qdesigns/ept_10m04_af_blinky/src/ept_10m04_af_s2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/23.1std/quartus/qdesigns/ept_10m04_af_blinky/src/ept_10m04_af_s2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPT_10M04_AF_S2_Top " "Found entity 1: EPT_10M04_AF_S2_Top" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729752817345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817345 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_reset EPT_10M04_AF_S2_Top.v(115) " "Verilog HDL Implicit Net warning at EPT_10M04_AF_S2_Top.v(115): created implicit net for \"led_reset\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729752817345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EPT_10M04_AF_S2_Top " "Elaborating entity \"EPT_10M04_AF_S2_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729752817364 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_reset EPT_10M04_AF_S2_Top.v(115) " "Verilog HDL or VHDL warning at EPT_10M04_AF_S2_Top.v(115): object \"led_reset\" assigned a value but never read" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729752817365 "|EPT_10M04_AF_S2_Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timer_value EPT_10M04_AF_S2_Top.v(171) " "Verilog HDL Always Construct warning at EPT_10M04_AF_S2_Top.v(171): inferring latch(es) for variable \"timer_value\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729752817365 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[0\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[0\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[1\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[1\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[2\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[2\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[3\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[3\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[4\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[4\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[5\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[5\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[6\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[6\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[7\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[7\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[8\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[8\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[9\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[9\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[10\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[10\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[11\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[11\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[12\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[12\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[13\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[13\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[14\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[14\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[15\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[15\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[16\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[16\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[17\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[17\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[18\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[18\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[19\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[19\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[20\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[20\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[21\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[21\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[22\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[22\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[23\] EPT_10M04_AF_S2_Top.v(171) " "Inferred latch for \"timer_value\[23\]\" at EPT_10M04_AF_S2_Top.v(171)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817368 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 228 -1 0 } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 258 -1 0 } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 357 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1729752817597 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1729752817597 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CLK_50MHZ_ENABLE VCC " "Pin \"CLK_50MHZ_ENABLE\" is stuck at VCC" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729752817609 "|EPT_10M04_AF_S2_Top|CLK_50MHZ_ENABLE"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLK_32KHZ_ENABLE GND " "Pin \"CLK_32KHZ_ENABLE\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729752817609 "|EPT_10M04_AF_S2_Top|CLK_32KHZ_ENABLE"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[2\] GND " "Pin \"XIO_1\[2\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729752817609 "|EPT_10M04_AF_S2_Top|XIO_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[3\] GND " "Pin \"XIO_1\[3\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729752817609 "|EPT_10M04_AF_S2_Top|XIO_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[4\] VCC " "Pin \"XIO_1\[4\]\" is stuck at VCC" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729752817609 "|EPT_10M04_AF_S2_Top|XIO_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[5\] GND " "Pin \"XIO_1\[5\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729752817609 "|EPT_10M04_AF_S2_Top|XIO_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[6\] GND " "Pin \"XIO_1\[6\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729752817609 "|EPT_10M04_AF_S2_Top|XIO_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[7\] GND " "Pin \"XIO_1\[7\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729752817609 "|EPT_10M04_AF_S2_Top|XIO_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[0\] GND " "Pin \"XIO_4\[0\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729752817609 "|EPT_10M04_AF_S2_Top|XIO_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[1\] GND " "Pin \"XIO_4\[1\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729752817609 "|EPT_10M04_AF_S2_Top|XIO_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[2\] GND " "Pin \"XIO_4\[2\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729752817609 "|EPT_10M04_AF_S2_Top|XIO_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[3\] GND " "Pin \"XIO_4\[3\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729752817609 "|EPT_10M04_AF_S2_Top|XIO_4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[4\] GND " "Pin \"XIO_4\[4\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729752817609 "|EPT_10M04_AF_S2_Top|XIO_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[5\] GND " "Pin \"XIO_4\[5\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729752817609 "|EPT_10M04_AF_S2_Top|XIO_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[6\] GND " "Pin \"XIO_4\[6\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729752817609 "|EPT_10M04_AF_S2_Top|XIO_4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[7\] GND " "Pin \"XIO_4\[7\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729752817609 "|EPT_10M04_AF_S2_Top|XIO_4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[8\] VCC " "Pin \"XIO_4\[8\]\" is stuck at VCC" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729752817609 "|EPT_10M04_AF_S2_Top|XIO_4[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729752817609 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729752817648 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/output_files/EPT_10M04_AF_S2_Top.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/output_files/EPT_10M04_AF_S2_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752817843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729752817923 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729752817923 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_32KHZ " "No output dependent on input pin \"CLK_32KHZ\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729752817986 "|EPT_10M04_AF_S2_Top|CLK_32KHZ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2\[0\] " "No output dependent on input pin \"XIO_2\[0\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729752817986 "|EPT_10M04_AF_S2_Top|XIO_2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2\[1\] " "No output dependent on input pin \"XIO_2\[1\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729752817986 "|EPT_10M04_AF_S2_Top|XIO_2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2\[2\] " "No output dependent on input pin \"XIO_2\[2\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729752817986 "|EPT_10M04_AF_S2_Top|XIO_2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2\[3\] " "No output dependent on input pin \"XIO_2\[3\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729752817986 "|EPT_10M04_AF_S2_Top|XIO_2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2\[4\] " "No output dependent on input pin \"XIO_2\[4\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729752817986 "|EPT_10M04_AF_S2_Top|XIO_2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2\[5\] " "No output dependent on input pin \"XIO_2\[5\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729752817986 "|EPT_10M04_AF_S2_Top|XIO_2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2\[6\] " "No output dependent on input pin \"XIO_2\[6\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729752817986 "|EPT_10M04_AF_S2_Top|XIO_2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2\[7\] " "No output dependent on input pin \"XIO_2\[7\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729752817986 "|EPT_10M04_AF_S2_Top|XIO_2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_3\[0\] " "No output dependent on input pin \"XIO_3\[0\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729752817986 "|EPT_10M04_AF_S2_Top|XIO_3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_3\[1\] " "No output dependent on input pin \"XIO_3\[1\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729752817986 "|EPT_10M04_AF_S2_Top|XIO_3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_3\[2\] " "No output dependent on input pin \"XIO_3\[2\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729752817986 "|EPT_10M04_AF_S2_Top|XIO_3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_3\[3\] " "No output dependent on input pin \"XIO_3\[3\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729752817986 "|EPT_10M04_AF_S2_Top|XIO_3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_3\[4\] " "No output dependent on input pin \"XIO_3\[4\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729752817986 "|EPT_10M04_AF_S2_Top|XIO_3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_3\[5\] " "No output dependent on input pin \"XIO_3\[5\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729752817986 "|EPT_10M04_AF_S2_Top|XIO_3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_3\[6\] " "No output dependent on input pin \"XIO_3\[6\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729752817986 "|EPT_10M04_AF_S2_Top|XIO_3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_3\[7\] " "No output dependent on input pin \"XIO_3\[7\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729752817986 "|EPT_10M04_AF_S2_Top|XIO_3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWR_ENABLE " "No output dependent on input pin \"PWR_ENABLE\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/intelFPGA_lite/23.1std/quartus/qdesigns/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729752817986 "|EPT_10M04_AF_S2_Top|PWR_ENABLE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1729752817986 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729752817987 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729752817987 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729752817987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729752817987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729752818000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 08:53:37 2024 " "Processing ended: Thu Oct 24 08:53:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729752818000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729752818000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729752818000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729752818000 ""}
