// Seed: 3197161641
module module_0 (
    output wor id_0,
    input wand id_1,
    output supply0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    input supply0 id_5,
    input uwire id_6,
    input tri id_7,
    input supply1 id_8,
    input wand id_9,
    output uwire id_10,
    output tri id_11,
    input wire id_12,
    output supply1 id_13,
    input supply0 id_14,
    output tri id_15,
    output tri1 id_16,
    output tri1 id_17,
    input wor id_18,
    output supply1 id_19,
    output wor id_20,
    output wire id_21,
    inout supply0 id_22,
    output uwire id_23
    , id_25
);
  assign id_16 = id_6;
endmodule
module module_1 #(
    parameter id_10 = 32'd43,
    parameter id_6  = 32'd76
) (
    input tri id_0,
    input tri0 id_1,
    output uwire id_2,
    output supply0 id_3,
    input supply1 id_4,
    inout supply0 id_5
    , _id_10,
    input tri _id_6,
    input supply0 id_7,
    output wire id_8
    , id_11
);
  logic id_12;
  ;
  assign id_3 = id_10 - id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_3,
      id_8,
      id_3,
      id_4,
      id_5,
      id_1,
      id_1,
      id_1,
      id_2,
      id_3,
      id_4,
      id_8,
      id_4,
      id_2,
      id_2,
      id_2,
      id_7,
      id_5,
      id_5,
      id_8,
      id_5,
      id_2
  );
  assign modCall_1.id_23 = 0;
  wire [id_6 : id_10] id_13;
endmodule
