(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param12 = ((((-(8'ha9)) + ((8'hab) >> (8'ha5))) ^~ (~((8'ha9) == (8'ha2)))) ~^ ({(~&(8'ha7))} ? ({(8'h9f)} ? {(8'ha2)} : {(8'haa)}) : (&((8'h9e) ? (8'h9f) : (8'haf))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h5):(1'h0)] wire3;
  input wire [(3'h4):(1'h0)] wire2;
  input wire signed [(4'h8):(1'h0)] wire1;
  input wire [(2'h2):(1'h0)] wire0;
  wire signed [(3'h6):(1'h0)] wire11;
  wire signed [(3'h6):(1'h0)] wire10;
  wire [(4'h9):(1'h0)] wire9;
  wire [(3'h4):(1'h0)] wire8;
  wire [(2'h3):(1'h0)] wire7;
  wire [(4'h8):(1'h0)] wire6;
  wire [(3'h7):(1'h0)] wire5;
  wire [(2'h2):(1'h0)] wire4;
  assign y = {wire11, wire10, wire9, wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = (&{wire1[(2'h3):(1'h0)]});
  assign wire5 = ((^~wire4[(2'h2):(1'h0)]) ?
                     ($signed((wire3 * wire3)) ?
                         ((wire1 ? wire3 : wire0) ?
                             $unsigned(wire3) : (wire3 == wire3)) : wire1) : $signed($unsigned((+wire0))));
  assign wire6 = wire2[(2'h3):(1'h0)];
  assign wire7 = $signed($unsigned($unsigned((~wire4))));
  assign wire8 = ((~^wire3) ?
                     (|$signed((wire7 & wire4))) : ({{wire7}} * (wire6 & $unsigned(wire0))));
  assign wire9 = $signed((~((wire8 && wire5) >= (~^wire2))));
  assign wire10 = wire6;
  assign wire11 = $unsigned({({wire5} * (~^wire8))});
endmodule