{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663255825409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663255825409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 15 21:00:22 2022 " "Processing started: Thu Sep 15 21:00:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663255825409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1663255825409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_sync -c router_sync --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_sync -c router_sync --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1663255825415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1663255826159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1663255826159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mavenverilog/router3x1/design/synchroniserdesign/router_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /mavenverilog/router3x1/design/synchroniserdesign/router_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_sync " "Found entity 1: router_sync" {  } { { "../../Design/Synchroniserdesign/router_sync.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Synchroniserdesign/router_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663255846349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663255846349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "router_sync " "Elaborating entity \"router_sync\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1663255846440 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_enb router_sync.v(16) " "Verilog HDL Always Construct warning at router_sync.v(16): inferring latch(es) for variable \"write_enb\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Synchroniserdesign/router_sync.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Synchroniserdesign/router_sync.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1663255846446 "|router_sync"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "router_sync.v(28) " "Verilog HDL Case Statement warning at router_sync.v(28): incomplete case statement has no default case item" {  } { { "../../Design/Synchroniserdesign/router_sync.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Synchroniserdesign/router_sync.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1663255846446 "|router_sync"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fifo_full router_sync.v(28) " "Verilog HDL Always Construct warning at router_sync.v(28): inferring latch(es) for variable \"fifo_full\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Synchroniserdesign/router_sync.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Synchroniserdesign/router_sync.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1663255846447 "|router_sync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_full router_sync.v(28) " "Inferred latch for \"fifo_full\" at router_sync.v(28)" {  } { { "../../Design/Synchroniserdesign/router_sync.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Synchroniserdesign/router_sync.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1663255846449 "|router_sync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_enb\[0\] router_sync.v(16) " "Inferred latch for \"write_enb\[0\]\" at router_sync.v(16)" {  } { { "../../Design/Synchroniserdesign/router_sync.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Synchroniserdesign/router_sync.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1663255846449 "|router_sync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_enb\[1\] router_sync.v(16) " "Inferred latch for \"write_enb\[1\]\" at router_sync.v(16)" {  } { { "../../Design/Synchroniserdesign/router_sync.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Synchroniserdesign/router_sync.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1663255846449 "|router_sync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_enb\[2\] router_sync.v(16) " "Inferred latch for \"write_enb\[2\]\" at router_sync.v(16)" {  } { { "../../Design/Synchroniserdesign/router_sync.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Synchroniserdesign/router_sync.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1663255846451 "|router_sync"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663255846619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 15 21:00:46 2022 " "Processing ended: Thu Sep 15 21:00:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663255846619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663255846619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663255846619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1663255846619 ""}
