// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.3
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

#ifndef _LENET5_HW_H
#define _LENET5_HW_H

#include <stdio.h>
#include <stdlib.h>
#include <sys/mman.h>
#include <fcntl.h>
#include <sys/ioctl.h>
#include <unistd.h>
#include <linux/fb.h>
#include <string.h>
#include <time.h>
#include <stdint.h>
#include <sys/time.h>

#define XYOLO2_FPGA_CTRL_BUS_ADDR_AP_CTRL            0x000
#define XYOLO2_FPGA_CTRL_BUS_ADDR_GIE                0x004
#define XYOLO2_FPGA_CTRL_BUS_ADDR_IER                0x008
#define XYOLO2_FPGA_CTRL_BUS_ADDR_ISR                0x00c
#define XYOLO2_FPGA_CTRL_BUS_ADDR_INPUT_R_DATA       0x010
#define XYOLO2_FPGA_CTRL_BUS_BITS_INPUT_R_DATA       32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_INPUT1_DATA        0x018
#define XYOLO2_FPGA_CTRL_BUS_BITS_INPUT1_DATA        32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_INPUT2_DATA        0x020
#define XYOLO2_FPGA_CTRL_BUS_BITS_INPUT2_DATA        32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_INPUT3_DATA        0x028
#define XYOLO2_FPGA_CTRL_BUS_BITS_INPUT3_DATA        32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_OUTPUT_R_DATA      0x030
#define XYOLO2_FPGA_CTRL_BUS_BITS_OUTPUT_R_DATA      32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_OUTPUT1_DATA       0x038
#define XYOLO2_FPGA_CTRL_BUS_BITS_OUTPUT1_DATA       32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_WEIGHT_DATA        0x040
#define XYOLO2_FPGA_CTRL_BUS_BITS_WEIGHT_DATA        32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_BETA_DATA          0x048
#define XYOLO2_FPGA_CTRL_BUS_BITS_BETA_DATA          32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_INFM_NUM_DATA      0x050
#define XYOLO2_FPGA_CTRL_BUS_BITS_INFM_NUM_DATA      32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_OUTFM_NUM_DATA     0x058
#define XYOLO2_FPGA_CTRL_BUS_BITS_OUTFM_NUM_DATA     32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_KERNEL_SIZE_DATA   0x060
#define XYOLO2_FPGA_CTRL_BUS_BITS_KERNEL_SIZE_DATA   32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_KERNEL_STRIDE_DATA 0x068
#define XYOLO2_FPGA_CTRL_BUS_BITS_KERNEL_STRIDE_DATA 32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_INPUT_W_DATA       0x070
#define XYOLO2_FPGA_CTRL_BUS_BITS_INPUT_W_DATA       32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_INPUT_H_DATA       0x078
#define XYOLO2_FPGA_CTRL_BUS_BITS_INPUT_H_DATA       32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_OUTPUT_W_DATA      0x080
#define XYOLO2_FPGA_CTRL_BUS_BITS_OUTPUT_W_DATA      32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_OUTPUT_H_DATA      0x088
#define XYOLO2_FPGA_CTRL_BUS_BITS_OUTPUT_H_DATA      32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_PADDING_DATA       0x090
#define XYOLO2_FPGA_CTRL_BUS_BITS_PADDING_DATA       32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_ISNL_DATA          0x098
#define XYOLO2_FPGA_CTRL_BUS_BITS_ISNL_DATA          1
#define XYOLO2_FPGA_CTRL_BUS_ADDR_ISBN_DATA          0x0a0
#define XYOLO2_FPGA_CTRL_BUS_BITS_ISBN_DATA          1
#define XYOLO2_FPGA_CTRL_BUS_ADDR_TM_DATA            0x0a8
#define XYOLO2_FPGA_CTRL_BUS_BITS_TM_DATA            32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_TN_DATA            0x0b0
#define XYOLO2_FPGA_CTRL_BUS_BITS_TN_DATA            32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_TR_DATA            0x0b8
#define XYOLO2_FPGA_CTRL_BUS_BITS_TR_DATA            32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_TC_DATA            0x0c0
#define XYOLO2_FPGA_CTRL_BUS_BITS_TC_DATA            32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_MLOOPS_DATA        0x0c8
#define XYOLO2_FPGA_CTRL_BUS_BITS_MLOOPS_DATA        32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_NLOOPS_DATA        0x0d0
#define XYOLO2_FPGA_CTRL_BUS_BITS_NLOOPS_DATA        32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_RLOOPS_DATA        0x0d8
#define XYOLO2_FPGA_CTRL_BUS_BITS_RLOOPS_DATA        32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_CLOOPS_DATA        0x0e0
#define XYOLO2_FPGA_CTRL_BUS_BITS_CLOOPS_DATA        32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_LAYERTYPE_DATA     0x0e8
#define XYOLO2_FPGA_CTRL_BUS_BITS_LAYERTYPE_DATA     32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_INPUTQ_DATA        0x0f0
#define XYOLO2_FPGA_CTRL_BUS_BITS_INPUTQ_DATA        32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_OUTPUTQ_DATA       0x0f8
#define XYOLO2_FPGA_CTRL_BUS_BITS_OUTPUTQ_DATA       32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_WEIGHTQ_DATA       0x100
#define XYOLO2_FPGA_CTRL_BUS_BITS_WEIGHTQ_DATA       32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_BETAQ_DATA         0x108
#define XYOLO2_FPGA_CTRL_BUS_BITS_BETAQ_DATA         32
#define XYOLO2_FPGA_CTRL_BUS_ADDR_TROW_LOOPS_DATA    0x110
#define XYOLO2_FPGA_CTRL_BUS_BITS_TROW_LOOPS_DATA    32


#define YOLO2_BASEADDR 0x43c00000

#define WriteReg(BaseAddress, RegOffset, Data) *(volatile unsigned int*)((BaseAddress) + (RegOffset)) = (Data)
#define ReadReg(BaseAddress, RegOffset) *(volatile unsigned int*)((BaseAddress) + (RegOffset))


#endif
