
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={35,rS,rT,offset}                      Premise(F2)
	S3= ICache[addr]={35,rS,rT,offset}                          Premise(F3)
	S4= GPR[rS]=base                                            Premise(F4)
	S5= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a          Premise(F5)
	S6= DCache[FU(base)+{16{offset[15]},offset}]=a              Premise(F6)
	S7= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataPremise(F7)

IF	S8= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S9= PC.Out=addr                                             PC-Out(S1)
	S10= CP0.ASID=>IMMU.PID                                     Premise(F8)
	S11= IMMU.PID=pid                                           Path(S8,S10)
	S12= PC.Out=>IMMU.IEA                                       Premise(F9)
	S13= IMMU.IEA=addr                                          Path(S9,S12)
	S14= IMMU.Addr={pid,addr}                                   IMMU-Search(S11,S13)
	S15= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S11,S13)
	S16= IMMU.Addr=>IAddrReg.In                                 Premise(F10)
	S17= IAddrReg.In={pid,addr}                                 Path(S14,S16)
	S18= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F11)
	S19= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S15,S18)
	S20= PC.Out=>ICache.IEA                                     Premise(F12)
	S21= ICache.IEA=addr                                        Path(S9,S20)
	S22= ICache.Hit=ICacheHit(addr)                             ICache-Search(S21)
	S23= ICache.Out={35,rS,rT,offset}                           ICache-Search(S21,S3)
	S24= ICache.Out=>IR_IMMU.In                                 Premise(F13)
	S25= IR_IMMU.In={35,rS,rT,offset}                           Path(S23,S24)
	S26= ICache.Out=>ICacheReg.In                               Premise(F14)
	S27= ICacheReg.In={35,rS,rT,offset}                         Path(S23,S26)
	S28= ICache.Hit=>CU_IF.ICacheHit                            Premise(F15)
	S29= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S22,S28)
	S30= ICache.Out=>IR_ID.In                                   Premise(F16)
	S31= IR_ID.In={35,rS,rT,offset}                             Path(S23,S30)
	S32= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F17)
	S33= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F18)
	S34= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F19)
	S35= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F20)
	S36= ICache.Hit=>FU.ICacheHit                               Premise(F21)
	S37= FU.ICacheHit=ICacheHit(addr)                           Path(S22,S36)
	S38= FU.Halt_IF=>CU_IF.Halt                                 Premise(F22)
	S39= FU.Bub_IF=>CU_IF.Bub                                   Premise(F23)
	S40= CtrlASIDIn=0                                           Premise(F24)
	S41= CtrlCP0=0                                              Premise(F25)
	S42= CP0[ASID]=pid                                          CP0-Hold(S0,S41)
	S43= CtrlEPCIn=0                                            Premise(F26)
	S44= CtrlExCodeIn=0                                         Premise(F27)
	S45= CtrlIMMU=0                                             Premise(F28)
	S46= CtrlPC=0                                               Premise(F29)
	S47= CtrlPCInc=1                                            Premise(F30)
	S48= PC[Out]=addr+4                                         PC-Inc(S1,S46,S47)
	S49= PC[CIA]=addr                                           PC-Inc(S1,S46,S47)
	S50= CtrlIAddrReg=0                                         Premise(F31)
	S51= CtrlICache=0                                           Premise(F32)
	S52= ICache[addr]={35,rS,rT,offset}                         ICache-Hold(S3,S51)
	S53= CtrlIR_IMMU=0                                          Premise(F33)
	S54= CtrlICacheReg=0                                        Premise(F34)
	S55= CtrlIR_ID=1                                            Premise(F35)
	S56= [IR_ID]={35,rS,rT,offset}                              IR_ID-Write(S31,S55)
	S57= CtrlIMem=0                                             Premise(F36)
	S58= IMem[{pid,addr}]={35,rS,rT,offset}                     IMem-Hold(S2,S57)
	S59= CtrlIRMux=0                                            Premise(F37)
	S60= CtrlGPR=0                                              Premise(F38)
	S61= GPR[rS]=base                                           GPR-Hold(S4,S60)
	S62= CtrlA_EX=0                                             Premise(F39)
	S63= CtrlB_EX=0                                             Premise(F40)
	S64= CtrlIR_EX=0                                            Premise(F41)
	S65= CtrlALUOut_MEM=0                                       Premise(F42)
	S66= CtrlIR_MEM=0                                           Premise(F43)
	S67= CtrlDMMU=0                                             Premise(F44)
	S68= CtrlDAddrReg_DMMU1=0                                   Premise(F45)
	S69= CtrlDCache=0                                           Premise(F46)
	S70= DCache[FU(base)+{16{offset[15]},offset}]=a             DCache-Hold(S6,S69)
	S71= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S7,S69)
	S72= CtrlDR_DMMU1=0                                         Premise(F47)
	S73= CtrlDCacheReg=0                                        Premise(F48)
	S74= CtrlIR_DMMU1=0                                         Premise(F49)
	S75= CtrlIR_WB=0                                            Premise(F50)
	S76= CtrlA_MEM=0                                            Premise(F51)
	S77= CtrlA_WB=0                                             Premise(F52)
	S78= CtrlB_MEM=0                                            Premise(F53)
	S79= CtrlB_WB=0                                             Premise(F54)
	S80= CtrlALUOut_DMMU1=0                                     Premise(F55)
	S81= CtrlALUOut_WB=0                                        Premise(F56)
	S82= CtrlDR_WB=0                                            Premise(F57)
	S83= CtrlDAddrReg_MEM=0                                     Premise(F58)
	S84= CtrlDAddrReg_WB=0                                      Premise(F59)
	S85= CtrlDR_DMMU2=0                                         Premise(F60)
	S86= CtrlDMem=0                                             Premise(F61)
	S87= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a         DMem-Hold(S5,S86)
	S88= CtrlDMem8Word=0                                        Premise(F62)
	S89= CtrlIR_DMMU2=0                                         Premise(F63)
	S90= CtrlALUOut_DMMU2=0                                     Premise(F64)
	S91= CtrlDAddrReg_DMMU2=0                                   Premise(F65)

ID	S92= CP0.ASID=pid                                           CP0-Read-ASID(S42)
	S93= PC.Out=addr+4                                          PC-Out(S48)
	S94= PC.CIA=addr                                            PC-Out(S49)
	S95= PC.CIA31_28=addr[31:28]                                PC-Out(S49)
	S96= IR_ID.Out={35,rS,rT,offset}                            IR-Out(S56)
	S97= IR_ID.Out31_26=35                                      IR-Out(S56)
	S98= IR_ID.Out25_21=rS                                      IR-Out(S56)
	S99= IR_ID.Out20_16=rT                                      IR-Out(S56)
	S100= IR_ID.Out15_0=offset                                  IR-Out(S56)
	S101= IR_ID.Out=>FU.IR_ID                                   Premise(F108)
	S102= FU.IR_ID={35,rS,rT,offset}                            Path(S96,S101)
	S103= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F109)
	S104= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F110)
	S105= IR_ID.Out31_26=>CU_ID.Op                              Premise(F111)
	S106= CU_ID.Op=35                                           Path(S97,S105)
	S107= CU_ID.Func=alu_add                                    CU_ID(S106)
	S108= CU_ID.MemDataSelFunc=mds_lbz                          CU_ID(S106)
	S109= IR_ID.Out25_21=>GPR.RReg1                             Premise(F112)
	S110= GPR.RReg1=rS                                          Path(S98,S109)
	S111= GPR.Rdata1=base                                       GPR-Read(S110,S61)
	S112= IR_ID.Out15_0=>IMMEXT.In                              Premise(F113)
	S113= IMMEXT.In=offset                                      Path(S100,S112)
	S114= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S113)
	S115= GPR.Rdata1=>FU.InID1                                  Premise(F114)
	S116= FU.InID1=base                                         Path(S111,S115)
	S117= FU.OutID1=FU(base)                                    FU-Forward(S116)
	S118= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F115)
	S119= FU.InID1_RReg=rS                                      Path(S98,S118)
	S120= FU.OutID1=>A_EX.In                                    Premise(F116)
	S121= A_EX.In=FU(base)                                      Path(S117,S120)
	S122= IMMEXT.Out=>B_EX.In                                   Premise(F117)
	S123= B_EX.In={16{offset[15]},offset}                       Path(S114,S122)
	S124= IR_ID.Out=>IR_EX.In                                   Premise(F118)
	S125= IR_EX.In={35,rS,rT,offset}                            Path(S96,S124)
	S126= FU.Halt_ID=>CU_ID.Halt                                Premise(F119)
	S127= FU.Bub_ID=>CU_ID.Bub                                  Premise(F120)
	S128= FU.InID2_RReg=5'b00000                                Premise(F121)
	S129= CtrlASIDIn=0                                          Premise(F122)
	S130= CtrlCP0=0                                             Premise(F123)
	S131= CP0[ASID]=pid                                         CP0-Hold(S42,S130)
	S132= CtrlEPCIn=0                                           Premise(F124)
	S133= CtrlExCodeIn=0                                        Premise(F125)
	S134= CtrlIMMU=0                                            Premise(F126)
	S135= CtrlPC=0                                              Premise(F127)
	S136= CtrlPCInc=0                                           Premise(F128)
	S137= PC[CIA]=addr                                          PC-Hold(S49,S136)
	S138= PC[Out]=addr+4                                        PC-Hold(S48,S135,S136)
	S139= CtrlIAddrReg=0                                        Premise(F129)
	S140= CtrlICache=0                                          Premise(F130)
	S141= ICache[addr]={35,rS,rT,offset}                        ICache-Hold(S52,S140)
	S142= CtrlIR_IMMU=0                                         Premise(F131)
	S143= CtrlICacheReg=0                                       Premise(F132)
	S144= CtrlIR_ID=0                                           Premise(F133)
	S145= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S56,S144)
	S146= CtrlIMem=0                                            Premise(F134)
	S147= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S58,S146)
	S148= CtrlIRMux=0                                           Premise(F135)
	S149= CtrlGPR=0                                             Premise(F136)
	S150= GPR[rS]=base                                          GPR-Hold(S61,S149)
	S151= CtrlA_EX=1                                            Premise(F137)
	S152= [A_EX]=FU(base)                                       A_EX-Write(S121,S151)
	S153= CtrlB_EX=1                                            Premise(F138)
	S154= [B_EX]={16{offset[15]},offset}                        B_EX-Write(S123,S153)
	S155= CtrlIR_EX=1                                           Premise(F139)
	S156= [IR_EX]={35,rS,rT,offset}                             IR_EX-Write(S125,S155)
	S157= CtrlALUOut_MEM=0                                      Premise(F140)
	S158= CtrlIR_MEM=0                                          Premise(F141)
	S159= CtrlDMMU=0                                            Premise(F142)
	S160= CtrlDAddrReg_DMMU1=0                                  Premise(F143)
	S161= CtrlDCache=0                                          Premise(F144)
	S162= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S70,S161)
	S163= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S71,S161)
	S164= CtrlDR_DMMU1=0                                        Premise(F145)
	S165= CtrlDCacheReg=0                                       Premise(F146)
	S166= CtrlIR_DMMU1=0                                        Premise(F147)
	S167= CtrlIR_WB=0                                           Premise(F148)
	S168= CtrlA_MEM=0                                           Premise(F149)
	S169= CtrlA_WB=0                                            Premise(F150)
	S170= CtrlB_MEM=0                                           Premise(F151)
	S171= CtrlB_WB=0                                            Premise(F152)
	S172= CtrlALUOut_DMMU1=0                                    Premise(F153)
	S173= CtrlALUOut_WB=0                                       Premise(F154)
	S174= CtrlDR_WB=0                                           Premise(F155)
	S175= CtrlDAddrReg_MEM=0                                    Premise(F156)
	S176= CtrlDAddrReg_WB=0                                     Premise(F157)
	S177= CtrlDR_DMMU2=0                                        Premise(F158)
	S178= CtrlDMem=0                                            Premise(F159)
	S179= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S87,S178)
	S180= CtrlDMem8Word=0                                       Premise(F160)
	S181= CtrlIR_DMMU2=0                                        Premise(F161)
	S182= CtrlALUOut_DMMU2=0                                    Premise(F162)
	S183= CtrlDAddrReg_DMMU2=0                                  Premise(F163)

EX	S184= CP0.ASID=pid                                          CP0-Read-ASID(S131)
	S185= PC.CIA=addr                                           PC-Out(S137)
	S186= PC.CIA31_28=addr[31:28]                               PC-Out(S137)
	S187= PC.Out=addr+4                                         PC-Out(S138)
	S188= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S145)
	S189= IR_ID.Out31_26=35                                     IR-Out(S145)
	S190= IR_ID.Out25_21=rS                                     IR-Out(S145)
	S191= IR_ID.Out20_16=rT                                     IR-Out(S145)
	S192= IR_ID.Out15_0=offset                                  IR-Out(S145)
	S193= A_EX.Out=FU(base)                                     A_EX-Out(S152)
	S194= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S152)
	S195= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S152)
	S196= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S154)
	S197= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S154)
	S198= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S154)
	S199= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S156)
	S200= IR_EX.Out31_26=35                                     IR_EX-Out(S156)
	S201= IR_EX.Out25_21=rS                                     IR_EX-Out(S156)
	S202= IR_EX.Out20_16=rT                                     IR_EX-Out(S156)
	S203= IR_EX.Out15_0=offset                                  IR_EX-Out(S156)
	S204= IR_EX.Out=>FU.IR_EX                                   Premise(F164)
	S205= FU.IR_EX={35,rS,rT,offset}                            Path(S199,S204)
	S206= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F165)
	S207= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F166)
	S208= IR_EX.Out31_26=>CU_EX.Op                              Premise(F167)
	S209= CU_EX.Op=35                                           Path(S200,S208)
	S210= CU_EX.Func=alu_add                                    CU_EX(S209)
	S211= CU_EX.MemDataSelFunc=mds_lbz                          CU_EX(S209)
	S212= A_EX.Out=>ALU.A                                       Premise(F168)
	S213= ALU.A=FU(base)                                        Path(S193,S212)
	S214= B_EX.Out=>ALU.B                                       Premise(F169)
	S215= ALU.B={16{offset[15]},offset}                         Path(S196,S214)
	S216= ALU.Func=6'b010010                                    Premise(F170)
	S217= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S213,S215)
	S218= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S213,S215)
	S219= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S213,S215)
	S220= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S213,S215)
	S221= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S213,S215)
	S222= ALU.Out=>ALUOut_MEM.In                                Premise(F171)
	S223= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S217,S222)
	S224= IR_EX.Out=>IR_MEM.In                                  Premise(F172)
	S225= IR_MEM.In={35,rS,rT,offset}                           Path(S199,S224)
	S226= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F173)
	S227= FU.InEX_WReg=rT                                       Path(S202,S226)
	S228= CtrlASIDIn=0                                          Premise(F174)
	S229= CtrlCP0=0                                             Premise(F175)
	S230= CP0[ASID]=pid                                         CP0-Hold(S131,S229)
	S231= CtrlEPCIn=0                                           Premise(F176)
	S232= CtrlExCodeIn=0                                        Premise(F177)
	S233= CtrlIMMU=0                                            Premise(F178)
	S234= CtrlPC=0                                              Premise(F179)
	S235= CtrlPCInc=0                                           Premise(F180)
	S236= PC[CIA]=addr                                          PC-Hold(S137,S235)
	S237= PC[Out]=addr+4                                        PC-Hold(S138,S234,S235)
	S238= CtrlIAddrReg=0                                        Premise(F181)
	S239= CtrlICache=0                                          Premise(F182)
	S240= ICache[addr]={35,rS,rT,offset}                        ICache-Hold(S141,S239)
	S241= CtrlIR_IMMU=0                                         Premise(F183)
	S242= CtrlICacheReg=0                                       Premise(F184)
	S243= CtrlIR_ID=0                                           Premise(F185)
	S244= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S145,S243)
	S245= CtrlIMem=0                                            Premise(F186)
	S246= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S147,S245)
	S247= CtrlIRMux=0                                           Premise(F187)
	S248= CtrlGPR=0                                             Premise(F188)
	S249= GPR[rS]=base                                          GPR-Hold(S150,S248)
	S250= CtrlA_EX=0                                            Premise(F189)
	S251= [A_EX]=FU(base)                                       A_EX-Hold(S152,S250)
	S252= CtrlB_EX=0                                            Premise(F190)
	S253= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S154,S252)
	S254= CtrlIR_EX=0                                           Premise(F191)
	S255= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S156,S254)
	S256= CtrlALUOut_MEM=1                                      Premise(F192)
	S257= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S223,S256)
	S258= CtrlIR_MEM=1                                          Premise(F193)
	S259= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Write(S225,S258)
	S260= CtrlDMMU=0                                            Premise(F194)
	S261= CtrlDAddrReg_DMMU1=0                                  Premise(F195)
	S262= CtrlDCache=0                                          Premise(F196)
	S263= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S162,S262)
	S264= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S163,S262)
	S265= CtrlDR_DMMU1=0                                        Premise(F197)
	S266= CtrlDCacheReg=0                                       Premise(F198)
	S267= CtrlIR_DMMU1=0                                        Premise(F199)
	S268= CtrlIR_WB=0                                           Premise(F200)
	S269= CtrlA_MEM=0                                           Premise(F201)
	S270= CtrlA_WB=0                                            Premise(F202)
	S271= CtrlB_MEM=0                                           Premise(F203)
	S272= CtrlB_WB=0                                            Premise(F204)
	S273= CtrlALUOut_DMMU1=0                                    Premise(F205)
	S274= CtrlALUOut_WB=0                                       Premise(F206)
	S275= CtrlDR_WB=0                                           Premise(F207)
	S276= CtrlDAddrReg_MEM=0                                    Premise(F208)
	S277= CtrlDAddrReg_WB=0                                     Premise(F209)
	S278= CtrlDR_DMMU2=0                                        Premise(F210)
	S279= CtrlDMem=0                                            Premise(F211)
	S280= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S179,S279)
	S281= CtrlDMem8Word=0                                       Premise(F212)
	S282= CtrlIR_DMMU2=0                                        Premise(F213)
	S283= CtrlALUOut_DMMU2=0                                    Premise(F214)
	S284= CtrlDAddrReg_DMMU2=0                                  Premise(F215)

MEM	S285= CP0.ASID=pid                                          CP0-Read-ASID(S230)
	S286= PC.CIA=addr                                           PC-Out(S236)
	S287= PC.CIA31_28=addr[31:28]                               PC-Out(S236)
	S288= PC.Out=addr+4                                         PC-Out(S237)
	S289= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S244)
	S290= IR_ID.Out31_26=35                                     IR-Out(S244)
	S291= IR_ID.Out25_21=rS                                     IR-Out(S244)
	S292= IR_ID.Out20_16=rT                                     IR-Out(S244)
	S293= IR_ID.Out15_0=offset                                  IR-Out(S244)
	S294= A_EX.Out=FU(base)                                     A_EX-Out(S251)
	S295= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S251)
	S296= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S251)
	S297= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S253)
	S298= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S253)
	S299= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S253)
	S300= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S255)
	S301= IR_EX.Out31_26=35                                     IR_EX-Out(S255)
	S302= IR_EX.Out25_21=rS                                     IR_EX-Out(S255)
	S303= IR_EX.Out20_16=rT                                     IR_EX-Out(S255)
	S304= IR_EX.Out15_0=offset                                  IR_EX-Out(S255)
	S305= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S257)
	S306= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S257)
	S307= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S257)
	S308= IR_MEM.Out={35,rS,rT,offset}                          IR_MEM-Out(S259)
	S309= IR_MEM.Out31_26=35                                    IR_MEM-Out(S259)
	S310= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S259)
	S311= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S259)
	S312= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S259)
	S313= IR_MEM.Out=>FU.IR_MEM                                 Premise(F216)
	S314= FU.IR_MEM={35,rS,rT,offset}                           Path(S308,S313)
	S315= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F217)
	S316= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F218)
	S317= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F219)
	S318= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F220)
	S319= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F221)
	S320= CU_MEM.Op=35                                          Path(S309,S319)
	S321= CU_MEM.Func=alu_add                                   CU_MEM(S320)
	S322= CU_MEM.MemDataSelFunc=mds_lbz                         CU_MEM(S320)
	S323= CP0.ASID=>DMMU.PID                                    Premise(F222)
	S324= DMMU.PID=pid                                          Path(S285,S323)
	S325= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F223)
	S326= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S305,S325)
	S327= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S324,S326)
	S328= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S324,S326)
	S329= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F224)
	S330= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S327,S329)
	S331= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F225)
	S332= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S328,S331)
	S333= ALUOut_MEM.Out=>DCache.IEA                            Premise(F226)
	S334= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S305,S333)
	S335= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S334)
	S336= DCache.Out=a                                          DCache-Search(S334,S263)
	S337= DCache.Out=>DR_DMMU1.In                               Premise(F227)
	S338= DR_DMMU1.In=a                                         Path(S336,S337)
	S339= DCache.Out=>DCacheReg.In                              Premise(F228)
	S340= DCacheReg.In=a                                        Path(S336,S339)
	S341= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F229)
	S342= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S335,S341)
	S343= IR_MEM.Out=>IR_DMMU1.In                               Premise(F230)
	S344= IR_DMMU1.In={35,rS,rT,offset}                         Path(S308,S343)
	S345= IR_MEM.Out=>IR_WB.In                                  Premise(F231)
	S346= IR_WB.In={35,rS,rT,offset}                            Path(S308,S345)
	S347= A_MEM.Out=>A_WB.In                                    Premise(F232)
	S348= B_MEM.Out=>B_WB.In                                    Premise(F233)
	S349= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F234)
	S350= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S305,S349)
	S351= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F235)
	S352= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S305,S351)
	S353= DCache.Out=>DR_WB.In                                  Premise(F236)
	S354= DR_WB.In=a                                            Path(S336,S353)
	S355= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F237)
	S356= DCache.Out=>DR_DMMU1.In                               Premise(F238)
	S357= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F239)
	S358= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F240)
	S359= DCache.Hit=>FU.DCacheHit                              Premise(F241)
	S360= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S335,S359)
	S361= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F242)
	S362= FU.InMEM_WReg=rT                                      Path(S311,S361)
	S363= CtrlASIDIn=0                                          Premise(F243)
	S364= CtrlCP0=0                                             Premise(F244)
	S365= CP0[ASID]=pid                                         CP0-Hold(S230,S364)
	S366= CtrlEPCIn=0                                           Premise(F245)
	S367= CtrlExCodeIn=0                                        Premise(F246)
	S368= CtrlIMMU=0                                            Premise(F247)
	S369= CtrlPC=0                                              Premise(F248)
	S370= CtrlPCInc=0                                           Premise(F249)
	S371= PC[CIA]=addr                                          PC-Hold(S236,S370)
	S372= PC[Out]=addr+4                                        PC-Hold(S237,S369,S370)
	S373= CtrlIAddrReg=0                                        Premise(F250)
	S374= CtrlICache=0                                          Premise(F251)
	S375= ICache[addr]={35,rS,rT,offset}                        ICache-Hold(S240,S374)
	S376= CtrlIR_IMMU=0                                         Premise(F252)
	S377= CtrlICacheReg=0                                       Premise(F253)
	S378= CtrlIR_ID=0                                           Premise(F254)
	S379= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S244,S378)
	S380= CtrlIMem=0                                            Premise(F255)
	S381= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S246,S380)
	S382= CtrlIRMux=0                                           Premise(F256)
	S383= CtrlGPR=0                                             Premise(F257)
	S384= GPR[rS]=base                                          GPR-Hold(S249,S383)
	S385= CtrlA_EX=0                                            Premise(F258)
	S386= [A_EX]=FU(base)                                       A_EX-Hold(S251,S385)
	S387= CtrlB_EX=0                                            Premise(F259)
	S388= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S253,S387)
	S389= CtrlIR_EX=0                                           Premise(F260)
	S390= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S255,S389)
	S391= CtrlALUOut_MEM=0                                      Premise(F261)
	S392= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S257,S391)
	S393= CtrlIR_MEM=0                                          Premise(F262)
	S394= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Hold(S259,S393)
	S395= CtrlDMMU=0                                            Premise(F263)
	S396= CtrlDAddrReg_DMMU1=0                                  Premise(F264)
	S397= CtrlDCache=0                                          Premise(F265)
	S398= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S263,S397)
	S399= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S264,S397)
	S400= CtrlDR_DMMU1=0                                        Premise(F266)
	S401= CtrlDCacheReg=0                                       Premise(F267)
	S402= CtrlIR_DMMU1=1                                        Premise(F268)
	S403= [IR_DMMU1]={35,rS,rT,offset}                          IR_DMMU1-Write(S344,S402)
	S404= CtrlIR_WB=1                                           Premise(F269)
	S405= [IR_WB]={35,rS,rT,offset}                             IR_WB-Write(S346,S404)
	S406= CtrlA_MEM=0                                           Premise(F270)
	S407= CtrlA_WB=1                                            Premise(F271)
	S408= CtrlB_MEM=0                                           Premise(F272)
	S409= CtrlB_WB=1                                            Premise(F273)
	S410= CtrlALUOut_DMMU1=1                                    Premise(F274)
	S411= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Write(S350,S410)
	S412= CtrlALUOut_WB=1                                       Premise(F275)
	S413= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Write(S352,S412)
	S414= CtrlDR_WB=1                                           Premise(F276)
	S415= [DR_WB]=a                                             DR_WB-Write(S354,S414)
	S416= CtrlDAddrReg_MEM=0                                    Premise(F277)
	S417= CtrlDAddrReg_WB=1                                     Premise(F278)
	S418= CtrlDR_DMMU2=0                                        Premise(F279)
	S419= CtrlDMem=0                                            Premise(F280)
	S420= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S280,S419)
	S421= CtrlDMem8Word=0                                       Premise(F281)
	S422= CtrlIR_DMMU2=0                                        Premise(F282)
	S423= CtrlALUOut_DMMU2=0                                    Premise(F283)
	S424= CtrlDAddrReg_DMMU2=0                                  Premise(F284)

WB	S425= CP0.ASID=pid                                          CP0-Read-ASID(S365)
	S426= PC.CIA=addr                                           PC-Out(S371)
	S427= PC.CIA31_28=addr[31:28]                               PC-Out(S371)
	S428= PC.Out=addr+4                                         PC-Out(S372)
	S429= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S379)
	S430= IR_ID.Out31_26=35                                     IR-Out(S379)
	S431= IR_ID.Out25_21=rS                                     IR-Out(S379)
	S432= IR_ID.Out20_16=rT                                     IR-Out(S379)
	S433= IR_ID.Out15_0=offset                                  IR-Out(S379)
	S434= A_EX.Out=FU(base)                                     A_EX-Out(S386)
	S435= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S386)
	S436= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S386)
	S437= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S388)
	S438= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S388)
	S439= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S388)
	S440= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S390)
	S441= IR_EX.Out31_26=35                                     IR_EX-Out(S390)
	S442= IR_EX.Out25_21=rS                                     IR_EX-Out(S390)
	S443= IR_EX.Out20_16=rT                                     IR_EX-Out(S390)
	S444= IR_EX.Out15_0=offset                                  IR_EX-Out(S390)
	S445= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S392)
	S446= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S392)
	S447= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S392)
	S448= IR_MEM.Out={35,rS,rT,offset}                          IR_MEM-Out(S394)
	S449= IR_MEM.Out31_26=35                                    IR_MEM-Out(S394)
	S450= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S394)
	S451= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S394)
	S452= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S394)
	S453= IR_DMMU1.Out={35,rS,rT,offset}                        IR_DMMU1-Out(S403)
	S454= IR_DMMU1.Out31_26=35                                  IR_DMMU1-Out(S403)
	S455= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S403)
	S456= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S403)
	S457= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S403)
	S458= IR_WB.Out={35,rS,rT,offset}                           IR-Out(S405)
	S459= IR_WB.Out31_26=35                                     IR-Out(S405)
	S460= IR_WB.Out25_21=rS                                     IR-Out(S405)
	S461= IR_WB.Out20_16=rT                                     IR-Out(S405)
	S462= IR_WB.Out15_0=offset                                  IR-Out(S405)
	S463= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S411)
	S464= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S411)
	S465= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S411)
	S466= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}        ALUOut_WB-Out(S413)
	S467= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S413)
	S468= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S413)
	S469= DR_WB.Out=a                                           DR_WB-Out(S415)
	S470= DR_WB.Out1_0={a}[1:0]                                 DR_WB-Out(S415)
	S471= DR_WB.Out4_0={a}[4:0]                                 DR_WB-Out(S415)
	S472= IR_WB.Out=>FU.IR_WB                                   Premise(F369)
	S473= FU.IR_WB={35,rS,rT,offset}                            Path(S458,S472)
	S474= IR_WB.Out31_26=>CU_WB.Op                              Premise(F370)
	S475= CU_WB.Op=35                                           Path(S459,S474)
	S476= CU_WB.Func=alu_add                                    CU_WB(S475)
	S477= CU_WB.MemDataSelFunc=mds_lbz                          CU_WB(S475)
	S478= IR_WB.Out20_16=>GPR.WReg                              Premise(F371)
	S479= GPR.WReg=rT                                           Path(S461,S478)
	S480= DR_WB.Out=>MemDataSelL.In                             Premise(F372)
	S481= MemDataSelL.In=a                                      Path(S469,S480)
	S482= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F373)
	S483= MemDataSelL.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S467,S482)
	S484= MemDataSelL.Func=6'b000101                            Premise(F374)
	S485= MemDataSelL.Out=a                                     MemDataSelL(S481,S483)
	S486= MemDataSelL.Out=>GPR.WData                            Premise(F375)
	S487= GPR.WData=a                                           Path(S485,S486)
	S488= MemDataSelL.Out=>FU.InWB                              Premise(F376)
	S489= FU.InWB=a                                             Path(S485,S488)
	S490= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F377)
	S491= FU.InWB_WReg=rT                                       Path(S461,S490)
	S492= CtrlASIDIn=0                                          Premise(F378)
	S493= CtrlCP0=0                                             Premise(F379)
	S494= CP0[ASID]=pid                                         CP0-Hold(S365,S493)
	S495= CtrlEPCIn=0                                           Premise(F380)
	S496= CtrlExCodeIn=0                                        Premise(F381)
	S497= CtrlIMMU=0                                            Premise(F382)
	S498= CtrlPC=0                                              Premise(F383)
	S499= CtrlPCInc=0                                           Premise(F384)
	S500= PC[CIA]=addr                                          PC-Hold(S371,S499)
	S501= PC[Out]=addr+4                                        PC-Hold(S372,S498,S499)
	S502= CtrlIAddrReg=0                                        Premise(F385)
	S503= CtrlICache=0                                          Premise(F386)
	S504= ICache[addr]={35,rS,rT,offset}                        ICache-Hold(S375,S503)
	S505= CtrlIR_IMMU=0                                         Premise(F387)
	S506= CtrlICacheReg=0                                       Premise(F388)
	S507= CtrlIR_ID=0                                           Premise(F389)
	S508= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S379,S507)
	S509= CtrlIMem=0                                            Premise(F390)
	S510= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S381,S509)
	S511= CtrlIRMux=0                                           Premise(F391)
	S512= CtrlGPR=1                                             Premise(F392)
	S513= GPR[rT]=a                                             GPR-Write(S479,S487,S512)
	S514= CtrlA_EX=0                                            Premise(F393)
	S515= [A_EX]=FU(base)                                       A_EX-Hold(S386,S514)
	S516= CtrlB_EX=0                                            Premise(F394)
	S517= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S388,S516)
	S518= CtrlIR_EX=0                                           Premise(F395)
	S519= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S390,S518)
	S520= CtrlALUOut_MEM=0                                      Premise(F396)
	S521= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S392,S520)
	S522= CtrlIR_MEM=0                                          Premise(F397)
	S523= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Hold(S394,S522)
	S524= CtrlDMMU=0                                            Premise(F398)
	S525= CtrlDAddrReg_DMMU1=0                                  Premise(F399)
	S526= CtrlDCache=0                                          Premise(F400)
	S527= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S398,S526)
	S528= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S399,S526)
	S529= CtrlDR_DMMU1=0                                        Premise(F401)
	S530= CtrlDCacheReg=0                                       Premise(F402)
	S531= CtrlIR_DMMU1=0                                        Premise(F403)
	S532= [IR_DMMU1]={35,rS,rT,offset}                          IR_DMMU1-Hold(S403,S531)
	S533= CtrlIR_WB=0                                           Premise(F404)
	S534= [IR_WB]={35,rS,rT,offset}                             IR_WB-Hold(S405,S533)
	S535= CtrlA_MEM=0                                           Premise(F405)
	S536= CtrlA_WB=0                                            Premise(F406)
	S537= CtrlB_MEM=0                                           Premise(F407)
	S538= CtrlB_WB=0                                            Premise(F408)
	S539= CtrlALUOut_DMMU1=0                                    Premise(F409)
	S540= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S411,S539)
	S541= CtrlALUOut_WB=0                                       Premise(F410)
	S542= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S413,S541)
	S543= CtrlDR_WB=0                                           Premise(F411)
	S544= [DR_WB]=a                                             DR_WB-Hold(S415,S543)
	S545= CtrlDAddrReg_MEM=0                                    Premise(F412)
	S546= CtrlDAddrReg_WB=0                                     Premise(F413)
	S547= CtrlDR_DMMU2=0                                        Premise(F414)
	S548= CtrlDMem=0                                            Premise(F415)
	S549= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S420,S548)
	S550= CtrlDMem8Word=0                                       Premise(F416)
	S551= CtrlIR_DMMU2=0                                        Premise(F417)
	S552= CtrlALUOut_DMMU2=0                                    Premise(F418)
	S553= CtrlDAddrReg_DMMU2=0                                  Premise(F419)

POST	S494= CP0[ASID]=pid                                         CP0-Hold(S365,S493)
	S500= PC[CIA]=addr                                          PC-Hold(S371,S499)
	S501= PC[Out]=addr+4                                        PC-Hold(S372,S498,S499)
	S504= ICache[addr]={35,rS,rT,offset}                        ICache-Hold(S375,S503)
	S508= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S379,S507)
	S510= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S381,S509)
	S513= GPR[rT]=a                                             GPR-Write(S479,S487,S512)
	S515= [A_EX]=FU(base)                                       A_EX-Hold(S386,S514)
	S517= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S388,S516)
	S519= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S390,S518)
	S521= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S392,S520)
	S523= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Hold(S394,S522)
	S527= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S398,S526)
	S528= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S399,S526)
	S532= [IR_DMMU1]={35,rS,rT,offset}                          IR_DMMU1-Hold(S403,S531)
	S534= [IR_WB]={35,rS,rT,offset}                             IR_WB-Hold(S405,S533)
	S540= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S411,S539)
	S542= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S413,S541)
	S544= [DR_WB]=a                                             DR_WB-Hold(S415,S543)
	S549= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S420,S548)

